
STM32F446RE_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098ec  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008ec  08009ac0  08009ac0  0000aac0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3ac  0800a3ac  0000c1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a3ac  0800a3ac  0000b3ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3b4  0800a3b4  0000c1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3b4  0800a3b4  0000b3b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a3b8  0800a3b8  0000b3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800a3bc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002f0c  200001e8  0800a5a4  0000c1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200030f4  0800a5a4  0000d0f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012c4b  00000000  00000000  0000c218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003620  00000000  00000000  0001ee63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001078  00000000  00000000  00022488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c9c  00000000  00000000  00023500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000268d5  00000000  00000000  0002419c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ad39  00000000  00000000  0004aa71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1e72  00000000  00000000  000657aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014761c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053f4  00000000  00000000  00147660  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0014ca54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009aa4 	.word	0x08009aa4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	08009aa4 	.word	0x08009aa4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f26:	4b21      	ldr	r3, [pc, #132]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f28:	4a21      	ldr	r2, [pc, #132]	@ (8000fb0 <MX_ADC1_Init+0x9c>)
 8000f2a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8000f2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f2e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f32:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f34:	4b1d      	ldr	r3, [pc, #116]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000f3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000f40:	4b1a      	ldr	r3, [pc, #104]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f46:	4b19      	ldr	r3, [pc, #100]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f4e:	4b17      	ldr	r3, [pc, #92]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f54:	4b15      	ldr	r3, [pc, #84]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f56:	4a17      	ldr	r2, [pc, #92]	@ (8000fb4 <MX_ADC1_Init+0xa0>)
 8000f58:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f5a:	4b14      	ldr	r3, [pc, #80]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f60:	4b12      	ldr	r3, [pc, #72]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f66:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f74:	480d      	ldr	r0, [pc, #52]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f76:	f001 fcbf 	bl	80028f8 <HAL_ADC_Init>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f80:	f000 fd96 	bl	8001ab0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f84:	230c      	movs	r3, #12
 8000f86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000f8c:	2307      	movs	r3, #7
 8000f8e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f90:	463b      	mov	r3, r7
 8000f92:	4619      	mov	r1, r3
 8000f94:	4805      	ldr	r0, [pc, #20]	@ (8000fac <MX_ADC1_Init+0x98>)
 8000f96:	f001 fe91 	bl	8002cbc <HAL_ADC_ConfigChannel>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000fa0:	f000 fd86 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fa4:	bf00      	nop
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	20000204 	.word	0x20000204
 8000fb0:	40012000 	.word	0x40012000
 8000fb4:	0f000001 	.word	0x0f000001

08000fb8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	@ 0x28
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a17      	ldr	r2, [pc, #92]	@ (8001034 <HAL_ADC_MspInit+0x7c>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d127      	bne.n	800102a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	613b      	str	r3, [r7, #16]
 8000fde:	4b16      	ldr	r3, [pc, #88]	@ (8001038 <HAL_ADC_MspInit+0x80>)
 8000fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fe2:	4a15      	ldr	r2, [pc, #84]	@ (8001038 <HAL_ADC_MspInit+0x80>)
 8000fe4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fe8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fea:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <HAL_ADC_MspInit+0x80>)
 8000fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ff2:	613b      	str	r3, [r7, #16]
 8000ff4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8001038 <HAL_ADC_MspInit+0x80>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	4a0e      	ldr	r2, [pc, #56]	@ (8001038 <HAL_ADC_MspInit+0x80>)
 8001000:	f043 0304 	orr.w	r3, r3, #4
 8001004:	6313      	str	r3, [r2, #48]	@ 0x30
 8001006:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <HAL_ADC_MspInit+0x80>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	f003 0304 	and.w	r3, r3, #4
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001012:	2304      	movs	r3, #4
 8001014:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001016:	2303      	movs	r3, #3
 8001018:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101a:	2300      	movs	r3, #0
 800101c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	4619      	mov	r1, r3
 8001024:	4805      	ldr	r0, [pc, #20]	@ (800103c <HAL_ADC_MspInit+0x84>)
 8001026:	f002 f95d 	bl	80032e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800102a:	bf00      	nop
 800102c:	3728      	adds	r7, #40	@ 0x28
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40012000 	.word	0x40012000
 8001038:	40023800 	.word	0x40023800
 800103c:	40020800 	.word	0x40020800

08001040 <read_adc_once>:


uint16_t dry_counts = 3000;   // measure in air & set
uint16_t wet_counts = 1000;   // measure in water/very wet soil & set

uint16_t read_adc_once(void) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8001046:	480a      	ldr	r0, [pc, #40]	@ (8001070 <read_adc_once+0x30>)
 8001048:	f001 fc9a 	bl	8002980 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 5);
 800104c:	2105      	movs	r1, #5
 800104e:	4808      	ldr	r0, [pc, #32]	@ (8001070 <read_adc_once+0x30>)
 8001050:	f001 fd9b 	bl	8002b8a <HAL_ADC_PollForConversion>
	uint16_t v = HAL_ADC_GetValue(&hadc1);
 8001054:	4806      	ldr	r0, [pc, #24]	@ (8001070 <read_adc_once+0x30>)
 8001056:	f001 fe23 	bl	8002ca0 <HAL_ADC_GetValue>
 800105a:	4603      	mov	r3, r0
 800105c:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc1);
 800105e:	4804      	ldr	r0, [pc, #16]	@ (8001070 <read_adc_once+0x30>)
 8001060:	f001 fd60 	bl	8002b24 <HAL_ADC_Stop>
	return v;
 8001064:	88fb      	ldrh	r3, [r7, #6]
}
 8001066:	4618      	mov	r0, r3
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000204 	.word	0x20000204

08001074 <read_adc_avg>:

uint16_t read_adc_avg(uint8_t samples) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
	uint32_t acc = 0;
 800107e:	2300      	movs	r3, #0
 8001080:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < samples; i++) {
 8001082:	2300      	movs	r3, #0
 8001084:	72fb      	strb	r3, [r7, #11]
 8001086:	e009      	b.n	800109c <read_adc_avg+0x28>
		acc += read_adc_once();
 8001088:	f7ff ffda 	bl	8001040 <read_adc_once>
 800108c:	4603      	mov	r3, r0
 800108e:	461a      	mov	r2, r3
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	4413      	add	r3, r2
 8001094:	60fb      	str	r3, [r7, #12]
	for (uint8_t i = 0; i < samples; i++) {
 8001096:	7afb      	ldrb	r3, [r7, #11]
 8001098:	3301      	adds	r3, #1
 800109a:	72fb      	strb	r3, [r7, #11]
 800109c:	7afa      	ldrb	r2, [r7, #11]
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d3f1      	bcc.n	8001088 <read_adc_avg+0x14>
	}
	return (uint16_t) (acc / samples);
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ac:	b29b      	uxth	r3, r3
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <getMoisture>:

float adc_counts_to_volt(uint16_t counts) {
	return (3.3f * counts) / 4095.0f;
}

float getMoisture() {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
	uint16_t raw = read_adc_avg(16);
 80010be:	2010      	movs	r0, #16
 80010c0:	f7ff ffd8 	bl	8001074 <read_adc_avg>
 80010c4:	4603      	mov	r3, r0
 80010c6:	807b      	strh	r3, [r7, #2]
//	uint16_t raw = read_adc_avg(16);
	//	float v = adc_counts_to_volt(raw);
	float pct = 0.0f;
 80010c8:	f04f 0300 	mov.w	r3, #0
 80010cc:	607b      	str	r3, [r7, #4]
	if (dry_counts != wet_counts) {
 80010ce:	4b1f      	ldr	r3, [pc, #124]	@ (800114c <getMoisture+0x94>)
 80010d0:	881a      	ldrh	r2, [r3, #0]
 80010d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001150 <getMoisture+0x98>)
 80010d4:	881b      	ldrh	r3, [r3, #0]
 80010d6:	429a      	cmp	r2, r3
 80010d8:	d02f      	beq.n	800113a <getMoisture+0x82>
		pct = 100.0f * (float) (dry_counts - raw)
 80010da:	4b1c      	ldr	r3, [pc, #112]	@ (800114c <getMoisture+0x94>)
 80010dc:	881b      	ldrh	r3, [r3, #0]
 80010de:	461a      	mov	r2, r3
 80010e0:	887b      	ldrh	r3, [r7, #2]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	ee07 3a90 	vmov	s15, r3
 80010e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ec:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001154 <getMoisture+0x9c>
 80010f0:	ee67 6a87 	vmul.f32	s13, s15, s14
				/ (float) (dry_counts - wet_counts);
 80010f4:	4b15      	ldr	r3, [pc, #84]	@ (800114c <getMoisture+0x94>)
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	461a      	mov	r2, r3
 80010fa:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <getMoisture+0x98>)
 80010fc:	881b      	ldrh	r3, [r3, #0]
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	ee07 3a90 	vmov	s15, r3
 8001104:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
		pct = 100.0f * (float) (dry_counts - raw)
 8001108:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800110c:	edc7 7a01 	vstr	s15, [r7, #4]
		if (pct < 0.0f)
 8001110:	edd7 7a01 	vldr	s15, [r7, #4]
 8001114:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111c:	d502      	bpl.n	8001124 <getMoisture+0x6c>
			pct = 0.0f;
 800111e:	f04f 0300 	mov.w	r3, #0
 8001122:	607b      	str	r3, [r7, #4]
		if (pct > 100.0f)
 8001124:	edd7 7a01 	vldr	s15, [r7, #4]
 8001128:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001154 <getMoisture+0x9c>
 800112c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001134:	dd01      	ble.n	800113a <getMoisture+0x82>
			pct = 100.0f;
 8001136:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <getMoisture+0xa0>)
 8001138:	607b      	str	r3, [r7, #4]
	}
	return pct;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	ee07 3a90 	vmov	s15, r3

}
 8001140:	eeb0 0a67 	vmov.f32	s0, s15
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000000 	.word	0x20000000
 8001150:	20000002 	.word	0x20000002
 8001154:	42c80000 	.word	0x42c80000
 8001158:	42c80000 	.word	0x42c80000

0800115c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b08a      	sub	sp, #40	@ 0x28
 8001160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]
 800116c:	609a      	str	r2, [r3, #8]
 800116e:	60da      	str	r2, [r3, #12]
 8001170:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001172:	2300      	movs	r3, #0
 8001174:	613b      	str	r3, [r7, #16]
 8001176:	4b42      	ldr	r3, [pc, #264]	@ (8001280 <MX_GPIO_Init+0x124>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	4a41      	ldr	r2, [pc, #260]	@ (8001280 <MX_GPIO_Init+0x124>)
 800117c:	f043 0304 	orr.w	r3, r3, #4
 8001180:	6313      	str	r3, [r2, #48]	@ 0x30
 8001182:	4b3f      	ldr	r3, [pc, #252]	@ (8001280 <MX_GPIO_Init+0x124>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	f003 0304 	and.w	r3, r3, #4
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800118e:	2300      	movs	r3, #0
 8001190:	60fb      	str	r3, [r7, #12]
 8001192:	4b3b      	ldr	r3, [pc, #236]	@ (8001280 <MX_GPIO_Init+0x124>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	4a3a      	ldr	r2, [pc, #232]	@ (8001280 <MX_GPIO_Init+0x124>)
 8001198:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800119c:	6313      	str	r3, [r2, #48]	@ 0x30
 800119e:	4b38      	ldr	r3, [pc, #224]	@ (8001280 <MX_GPIO_Init+0x124>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	60bb      	str	r3, [r7, #8]
 80011ae:	4b34      	ldr	r3, [pc, #208]	@ (8001280 <MX_GPIO_Init+0x124>)
 80011b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b2:	4a33      	ldr	r2, [pc, #204]	@ (8001280 <MX_GPIO_Init+0x124>)
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ba:	4b31      	ldr	r3, [pc, #196]	@ (8001280 <MX_GPIO_Init+0x124>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011be:	f003 0301 	and.w	r3, r3, #1
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001280 <MX_GPIO_Init+0x124>)
 80011cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ce:	4a2c      	ldr	r2, [pc, #176]	@ (8001280 <MX_GPIO_Init+0x124>)
 80011d0:	f043 0302 	orr.w	r3, r3, #2
 80011d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001280 <MX_GPIO_Init+0x124>)
 80011d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	607b      	str	r3, [r7, #4]
 80011e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_RESET_Pin|LCD_A0_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	f44f 7150 	mov.w	r1, #832	@ 0x340
 80011e8:	4826      	ldr	r0, [pc, #152]	@ (8001284 <MX_GPIO_Init+0x128>)
 80011ea:	f002 fa27 	bl	800363c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RELAIS_K2_Pin|LEVEL_TX_Pin|RELAIS_K1_Pin|LED_RED_Pin
 80011ee:	2200      	movs	r2, #0
 80011f0:	f242 4158 	movw	r1, #9304	@ 0x2458
 80011f4:	4824      	ldr	r0, [pc, #144]	@ (8001288 <MX_GPIO_Init+0x12c>)
 80011f6:	f002 fa21 	bl	800363c <HAL_GPIO_WritePin>
                          |LCD_CS_N_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2180      	movs	r1, #128	@ 0x80
 80011fe:	4823      	ldr	r0, [pc, #140]	@ (800128c <MX_GPIO_Init+0x130>)
 8001200:	f002 fa1c 	bl	800363c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_RESET_Pin LCD_A0_Pin LED_BLUE_Pin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin|LCD_A0_Pin|LED_BLUE_Pin;
 8001204:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8001208:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120a:	2301      	movs	r3, #1
 800120c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001212:	2300      	movs	r3, #0
 8001214:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001216:	f107 0314 	add.w	r3, r7, #20
 800121a:	4619      	mov	r1, r3
 800121c:	4819      	ldr	r0, [pc, #100]	@ (8001284 <MX_GPIO_Init+0x128>)
 800121e:	f002 f861 	bl	80032e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAIS_K2_Pin LEVEL_TX_Pin RELAIS_K1_Pin LED_RED_Pin
                           LCD_CS_N_Pin */
  GPIO_InitStruct.Pin = RELAIS_K2_Pin|LEVEL_TX_Pin|RELAIS_K1_Pin|LED_RED_Pin
 8001222:	f242 4358 	movw	r3, #9304	@ 0x2458
 8001226:	617b      	str	r3, [r7, #20]
                          |LCD_CS_N_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001228:	2301      	movs	r3, #1
 800122a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001230:	2300      	movs	r3, #0
 8001232:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001234:	f107 0314 	add.w	r3, r7, #20
 8001238:	4619      	mov	r1, r3
 800123a:	4813      	ldr	r0, [pc, #76]	@ (8001288 <MX_GPIO_Init+0x12c>)
 800123c:	f002 f852 	bl	80032e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEVEL_RX_Pin */
  GPIO_InitStruct.Pin = LEVEL_RX_Pin;
 8001240:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001244:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001246:	2300      	movs	r3, #0
 8001248:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LEVEL_RX_GPIO_Port, &GPIO_InitStruct);
 800124e:	f107 0314 	add.w	r3, r7, #20
 8001252:	4619      	mov	r1, r3
 8001254:	480c      	ldr	r0, [pc, #48]	@ (8001288 <MX_GPIO_Init+0x12c>)
 8001256:	f002 f845 	bl	80032e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800125a:	2380      	movs	r3, #128	@ 0x80
 800125c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125e:	2301      	movs	r3, #1
 8001260:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	2300      	movs	r3, #0
 8001264:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001266:	2300      	movs	r3, #0
 8001268:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800126a:	f107 0314 	add.w	r3, r7, #20
 800126e:	4619      	mov	r1, r3
 8001270:	4806      	ldr	r0, [pc, #24]	@ (800128c <MX_GPIO_Init+0x130>)
 8001272:	f002 f837 	bl	80032e4 <HAL_GPIO_Init>

}
 8001276:	bf00      	nop
 8001278:	3728      	adds	r7, #40	@ 0x28
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40023800 	.word	0x40023800
 8001284:	40020000 	.word	0x40020000
 8001288:	40020400 	.word	0x40020400
 800128c:	40020800 	.word	0x40020800

08001290 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001294:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <MX_I2C1_Init+0x50>)
 8001296:	4a13      	ldr	r2, [pc, #76]	@ (80012e4 <MX_I2C1_Init+0x54>)
 8001298:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800129a:	4b11      	ldr	r3, [pc, #68]	@ (80012e0 <MX_I2C1_Init+0x50>)
 800129c:	4a12      	ldr	r2, [pc, #72]	@ (80012e8 <MX_I2C1_Init+0x58>)
 800129e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012a0:	4b0f      	ldr	r3, [pc, #60]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012ac:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012b4:	4b0a      	ldr	r3, [pc, #40]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012ba:	4b09      	ldr	r3, [pc, #36]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012bc:	2200      	movs	r2, #0
 80012be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012c0:	4b07      	ldr	r3, [pc, #28]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012c6:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012cc:	4804      	ldr	r0, [pc, #16]	@ (80012e0 <MX_I2C1_Init+0x50>)
 80012ce:	f002 f9cf 	bl	8003670 <HAL_I2C_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012d8:	f000 fbea 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	2000024c 	.word	0x2000024c
 80012e4:	40005400 	.word	0x40005400
 80012e8:	000186a0 	.word	0x000186a0

080012ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b08a      	sub	sp, #40	@ 0x28
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f4:	f107 0314 	add.w	r3, r7, #20
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
 80012fc:	605a      	str	r2, [r3, #4]
 80012fe:	609a      	str	r2, [r3, #8]
 8001300:	60da      	str	r2, [r3, #12]
 8001302:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a19      	ldr	r2, [pc, #100]	@ (8001370 <HAL_I2C_MspInit+0x84>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d12c      	bne.n	8001368 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	613b      	str	r3, [r7, #16]
 8001312:	4b18      	ldr	r3, [pc, #96]	@ (8001374 <HAL_I2C_MspInit+0x88>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001316:	4a17      	ldr	r2, [pc, #92]	@ (8001374 <HAL_I2C_MspInit+0x88>)
 8001318:	f043 0302 	orr.w	r3, r3, #2
 800131c:	6313      	str	r3, [r2, #48]	@ 0x30
 800131e:	4b15      	ldr	r3, [pc, #84]	@ (8001374 <HAL_I2C_MspInit+0x88>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	613b      	str	r3, [r7, #16]
 8001328:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800132a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800132e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001330:	2312      	movs	r3, #18
 8001332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001334:	2300      	movs	r3, #0
 8001336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001338:	2303      	movs	r3, #3
 800133a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800133c:	2304      	movs	r3, #4
 800133e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001340:	f107 0314 	add.w	r3, r7, #20
 8001344:	4619      	mov	r1, r3
 8001346:	480c      	ldr	r0, [pc, #48]	@ (8001378 <HAL_I2C_MspInit+0x8c>)
 8001348:	f001 ffcc 	bl	80032e4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800134c:	2300      	movs	r3, #0
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	4b08      	ldr	r3, [pc, #32]	@ (8001374 <HAL_I2C_MspInit+0x88>)
 8001352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001354:	4a07      	ldr	r2, [pc, #28]	@ (8001374 <HAL_I2C_MspInit+0x88>)
 8001356:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800135a:	6413      	str	r3, [r2, #64]	@ 0x40
 800135c:	4b05      	ldr	r3, [pc, #20]	@ (8001374 <HAL_I2C_MspInit+0x88>)
 800135e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001360:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001368:	bf00      	nop
 800136a:	3728      	adds	r7, #40	@ 0x28
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40005400 	.word	0x40005400
 8001374:	40023800 	.word	0x40023800
 8001378:	40020400 	.word	0x40020400

0800137c <Irrigation_Init>:

uint32_t ledBlinkLastToggle = 0;
bool ledBlinkState = false;
static uint8_t pumpCyclesThisCheck = 0;

void Irrigation_Init(void) {
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	// reset timers, counters, etc.
	lcd_init();
 8001380:	f005 fb1b 	bl	80069ba <lcd_init>
	lcd_clear();
 8001384:	f005 fb74 	bl	8006a70 <lcd_clear>
	lcd_show();
 8001388:	f005 fc30 	bl	8006bec <lcd_show>
	Settings_Init();
 800138c:	f000 fc1a 	bl	8001bc4 <Settings_Init>
	HAL_GPIO_WritePin(LEVEL_TX_GPIO_Port, LEVEL_TX_Pin, 1);
 8001390:	2201      	movs	r2, #1
 8001392:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001396:	480a      	ldr	r0, [pc, #40]	@ (80013c0 <Irrigation_Init+0x44>)
 8001398:	f002 f950 	bl	800363c <HAL_GPIO_WritePin>
	setLED(1, 1, 1);
 800139c:	2201      	movs	r2, #1
 800139e:	2101      	movs	r1, #1
 80013a0:	2001      	movs	r0, #1
 80013a2:	f000 f9d1 	bl	8001748 <setLED>
	justEnteredState = 1;
 80013a6:	4b07      	ldr	r3, [pc, #28]	@ (80013c4 <Irrigation_Init+0x48>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	701a      	strb	r2, [r3, #0]
	nextCheckTime = HAL_GetTick() + CHECK_PERIOD_MS;
 80013ac:	f001 fa74 	bl	8002898 <HAL_GetTick>
 80013b0:	4603      	mov	r3, r0
 80013b2:	f503 536a 	add.w	r3, r3, #14976	@ 0x3a80
 80013b6:	3318      	adds	r3, #24
 80013b8:	4a03      	ldr	r2, [pc, #12]	@ (80013c8 <Irrigation_Init+0x4c>)
 80013ba:	6013      	str	r3, [r2, #0]
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40020400 	.word	0x40020400
 80013c4:	200002c8 	.word	0x200002c8
 80013c8:	200002a0 	.word	0x200002a0

080013cc <Irrigation_Tick>:

void Irrigation_Tick(void) {
 80013cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80013d0:	b08b      	sub	sp, #44	@ 0x2c
 80013d2:	af04      	add	r7, sp, #16
	uint32_t now = HAL_GetTick();
 80013d4:	f001 fa60 	bl	8002898 <HAL_GetTick>
 80013d8:	6178      	str	r0, [r7, #20]
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80013da:	2200      	movs	r2, #0
 80013dc:	49aa      	ldr	r1, [pc, #680]	@ (8001688 <Irrigation_Tick+0x2bc>)
 80013de:	48ab      	ldr	r0, [pc, #684]	@ (800168c <Irrigation_Tick+0x2c0>)
 80013e0:	f004 f9bf 	bl	8005762 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80013e4:	2200      	movs	r2, #0
 80013e6:	49aa      	ldr	r1, [pc, #680]	@ (8001690 <Irrigation_Tick+0x2c4>)
 80013e8:	48a8      	ldr	r0, [pc, #672]	@ (800168c <Irrigation_Tick+0x2c0>)
 80013ea:	f004 fa9c 	bl	8005926 <HAL_RTC_GetDate>

	switch (currentState) {
 80013ee:	4ba9      	ldr	r3, [pc, #676]	@ (8001694 <Irrigation_Tick+0x2c8>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b05      	cmp	r3, #5
 80013f4:	f200 819b 	bhi.w	800172e <Irrigation_Tick+0x362>
 80013f8:	a201      	add	r2, pc, #4	@ (adr r2, 8001400 <Irrigation_Tick+0x34>)
 80013fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013fe:	bf00      	nop
 8001400:	08001419 	.word	0x08001419
 8001404:	0800145f 	.word	0x0800145f
 8001408:	08001555 	.word	0x08001555
 800140c:	080015e9 	.word	0x080015e9
 8001410:	080016cd 	.word	0x080016cd
 8001414:	08001657 	.word	0x08001657
	case STATE_IDLE:
		if (justEnteredState) {
 8001418:	4b9f      	ldr	r3, [pc, #636]	@ (8001698 <Irrigation_Tick+0x2cc>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d00a      	beq.n	8001436 <Irrigation_Tick+0x6a>
			printf("STATE IDLE\r\n");
 8001420:	489e      	ldr	r0, [pc, #632]	@ (800169c <Irrigation_Tick+0x2d0>)
 8001422:	f006 f9ed 	bl	8007800 <puts>
			setLED(1, 0, 1);
 8001426:	2201      	movs	r2, #1
 8001428:	2100      	movs	r1, #0
 800142a:	2001      	movs	r0, #1
 800142c:	f000 f98c 	bl	8001748 <setLED>
			justEnteredState = 0;
 8001430:	4b99      	ldr	r3, [pc, #612]	@ (8001698 <Irrigation_Tick+0x2cc>)
 8001432:	2200      	movs	r2, #0
 8001434:	701a      	strb	r2, [r3, #0]
		}
		if ((int32_t) (now - nextCheckTime) >= 0) { // signed trick for wraparound
 8001436:	4b9a      	ldr	r3, [pc, #616]	@ (80016a0 <Irrigation_Tick+0x2d4>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	2b00      	cmp	r3, #0
 8001440:	f2c0 816c 	blt.w	800171c <Irrigation_Tick+0x350>
			currentState = STATE_CHECK_CONDITIONS;
 8001444:	4b93      	ldr	r3, [pc, #588]	@ (8001694 <Irrigation_Tick+0x2c8>)
 8001446:	2201      	movs	r2, #1
 8001448:	701a      	strb	r2, [r3, #0]
			nextCheckTime = now + CHECK_PERIOD_MS;  // schedule next check
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	f503 536a 	add.w	r3, r3, #14976	@ 0x3a80
 8001450:	3318      	adds	r3, #24
 8001452:	4a93      	ldr	r2, [pc, #588]	@ (80016a0 <Irrigation_Tick+0x2d4>)
 8001454:	6013      	str	r3, [r2, #0]
			justEnteredState = 1;
 8001456:	4b90      	ldr	r3, [pc, #576]	@ (8001698 <Irrigation_Tick+0x2cc>)
 8001458:	2201      	movs	r2, #1
 800145a:	701a      	strb	r2, [r3, #0]
//		if (HAL_GPIO_ReadPin(BTN_SELECT_GPIO_Port, BTN_SELECT_Pin)
//				== GPIO_PIN_SET) {
//			currentState = STATE_SETTINGS;
//			justEnteredState = 1;
//		}
		break;
 800145c:	e15e      	b.n	800171c <Irrigation_Tick+0x350>

	case STATE_CHECK_CONDITIONS:

		float moisture = getMoisture();
 800145e:	f7ff fe2b 	bl	80010b8 <getMoisture>
 8001462:	ed87 0a03 	vstr	s0, [r7, #12]
		float temp = readTemp();
 8001466:	f005 fbf5 	bl	8006c54 <readTemp>
 800146a:	ed87 0a02 	vstr	s0, [r7, #8]
		bool waterOK = tankLevelOK();
 800146e:	f000 f9c1 	bl	80017f4 <tankLevelOK>
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
		bool window = inWateringWindow(&sTime);
 8001476:	4884      	ldr	r0, [pc, #528]	@ (8001688 <Irrigation_Tick+0x2bc>)
 8001478:	f000 f98c 	bl	8001794 <inWateringWindow>
 800147c:	4603      	mov	r3, r0
 800147e:	71bb      	strb	r3, [r7, #6]

		if (justEnteredState) {
 8001480:	4b85      	ldr	r3, [pc, #532]	@ (8001698 <Irrigation_Tick+0x2cc>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	f000 8152 	beq.w	800172e <Irrigation_Tick+0x362>

			logSample(moisture, temp, pumpCyclesSinceLastSample);
 800148a:	4b86      	ldr	r3, [pc, #536]	@ (80016a4 <Irrigation_Tick+0x2d8>)
 800148c:	881b      	ldrh	r3, [r3, #0]
 800148e:	4618      	mov	r0, r3
 8001490:	edd7 0a02 	vldr	s1, [r7, #8]
 8001494:	ed97 0a03 	vldr	s0, [r7, #12]
 8001498:	f000 fa12 	bl	80018c0 <logSample>
			pumpCyclesSinceLastSample = 0;
 800149c:	4b81      	ldr	r3, [pc, #516]	@ (80016a4 <Irrigation_Tick+0x2d8>)
 800149e:	2200      	movs	r2, #0
 80014a0:	801a      	strh	r2, [r3, #0]
			pumpCyclesThisCheck = 0;      // <-- reset per 15-min check
 80014a2:	4b81      	ldr	r3, [pc, #516]	@ (80016a8 <Irrigation_Tick+0x2dc>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	701a      	strb	r2, [r3, #0]
			justEnteredState = 0;
 80014a8:	4b7b      	ldr	r3, [pc, #492]	@ (8001698 <Irrigation_Tick+0x2cc>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	701a      	strb	r2, [r3, #0]
			printf("STATE CHECK CONDITIONS [%02u:%02u:%02u]:  %0.2f  %0.2f\r\n",
					sTime.Hours, sTime.Minutes, sTime.Seconds, moisture, temp);
 80014ae:	4b76      	ldr	r3, [pc, #472]	@ (8001688 <Irrigation_Tick+0x2bc>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
			printf("STATE CHECK CONDITIONS [%02u:%02u:%02u]:  %0.2f  %0.2f\r\n",
 80014b2:	461e      	mov	r6, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds, moisture, temp);
 80014b4:	4b74      	ldr	r3, [pc, #464]	@ (8001688 <Irrigation_Tick+0x2bc>)
 80014b6:	785b      	ldrb	r3, [r3, #1]
			printf("STATE CHECK CONDITIONS [%02u:%02u:%02u]:  %0.2f  %0.2f\r\n",
 80014b8:	4698      	mov	r8, r3
					sTime.Hours, sTime.Minutes, sTime.Seconds, moisture, temp);
 80014ba:	4b73      	ldr	r3, [pc, #460]	@ (8001688 <Irrigation_Tick+0x2bc>)
 80014bc:	789b      	ldrb	r3, [r3, #2]
			printf("STATE CHECK CONDITIONS [%02u:%02u:%02u]:  %0.2f  %0.2f\r\n",
 80014be:	4699      	mov	r9, r3
 80014c0:	68f8      	ldr	r0, [r7, #12]
 80014c2:	f7ff f861 	bl	8000588 <__aeabi_f2d>
 80014c6:	4604      	mov	r4, r0
 80014c8:	460d      	mov	r5, r1
 80014ca:	68b8      	ldr	r0, [r7, #8]
 80014cc:	f7ff f85c 	bl	8000588 <__aeabi_f2d>
 80014d0:	4602      	mov	r2, r0
 80014d2:	460b      	mov	r3, r1
 80014d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80014d8:	e9cd 4500 	strd	r4, r5, [sp]
 80014dc:	464b      	mov	r3, r9
 80014de:	4642      	mov	r2, r8
 80014e0:	4631      	mov	r1, r6
 80014e2:	4872      	ldr	r0, [pc, #456]	@ (80016ac <Irrigation_Tick+0x2e0>)
 80014e4:	f006 f924 	bl	8007730 <iprintf>

			if (!window) {
 80014e8:	79bb      	ldrb	r3, [r7, #6]
 80014ea:	f083 0301 	eor.w	r3, r3, #1
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d003      	beq.n	80014fc <Irrigation_Tick+0x130>
				currentState = STATE_IDLE;
 80014f4:	4b67      	ldr	r3, [pc, #412]	@ (8001694 <Irrigation_Tick+0x2c8>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	701a      	strb	r2, [r3, #0]
				break;
 80014fa:	e118      	b.n	800172e <Irrigation_Tick+0x362>
			}
			if (!waterOK) {
 80014fc:	79fb      	ldrb	r3, [r7, #7]
 80014fe:	f083 0301 	eor.w	r3, r3, #1
 8001502:	b2db      	uxtb	r3, r3
 8001504:	2b00      	cmp	r3, #0
 8001506:	d003      	beq.n	8001510 <Irrigation_Tick+0x144>
				currentState = STATE_ERROR;
 8001508:	4b62      	ldr	r3, [pc, #392]	@ (8001694 <Irrigation_Tick+0x2c8>)
 800150a:	2204      	movs	r2, #4
 800150c:	701a      	strb	r2, [r3, #0]
				break;
 800150e:	e10e      	b.n	800172e <Irrigation_Tick+0x362>
			}
			if (temp < 10.0f) {
 8001510:	edd7 7a02 	vldr	s15, [r7, #8]
 8001514:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001518:	eef4 7ac7 	vcmpe.f32	s15, s14
 800151c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001520:	d503      	bpl.n	800152a <Irrigation_Tick+0x15e>
				currentState = STATE_IDLE;
 8001522:	4b5c      	ldr	r3, [pc, #368]	@ (8001694 <Irrigation_Tick+0x2c8>)
 8001524:	2200      	movs	r2, #0
 8001526:	701a      	strb	r2, [r3, #0]
				break;
 8001528:	e101      	b.n	800172e <Irrigation_Tick+0x362>
			}
			if (moisture >= moistureMinPct) {
 800152a:	4b61      	ldr	r3, [pc, #388]	@ (80016b0 <Irrigation_Tick+0x2e4>)
 800152c:	edd3 7a00 	vldr	s15, [r3]
 8001530:	ed97 7a03 	vldr	s14, [r7, #12]
 8001534:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153c:	db03      	blt.n	8001546 <Irrigation_Tick+0x17a>
				currentState = STATE_IDLE;
 800153e:	4b55      	ldr	r3, [pc, #340]	@ (8001694 <Irrigation_Tick+0x2c8>)
 8001540:	2200      	movs	r2, #0
 8001542:	701a      	strb	r2, [r3, #0]
				break;
 8001544:	e0f3      	b.n	800172e <Irrigation_Tick+0x362>
			}
			// All conditions satisfied  start watering
			currentState = STATE_PUMP_ON;
 8001546:	4b53      	ldr	r3, [pc, #332]	@ (8001694 <Irrigation_Tick+0x2c8>)
 8001548:	2202      	movs	r2, #2
 800154a:	701a      	strb	r2, [r3, #0]
			justEnteredState = 1;
 800154c:	4b52      	ldr	r3, [pc, #328]	@ (8001698 <Irrigation_Tick+0x2cc>)
 800154e:	2201      	movs	r2, #1
 8001550:	701a      	strb	r2, [r3, #0]
			break;
 8001552:	e0ec      	b.n	800172e <Irrigation_Tick+0x362>

			case STATE_PUMP_ON:

			if (pumpCyclesThisCheck >= PUMP_CYCLES_MAX) {
 8001554:	4b54      	ldr	r3, [pc, #336]	@ (80016a8 <Irrigation_Tick+0x2dc>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b04      	cmp	r3, #4
 800155a:	d90b      	bls.n	8001574 <Irrigation_Tick+0x1a8>
				// safety: make sure pump is OFF
				HAL_GPIO_WritePin(RELAIS_K1_GPIO_Port, RELAIS_K1_Pin,
 800155c:	2200      	movs	r2, #0
 800155e:	2108      	movs	r1, #8
 8001560:	4854      	ldr	r0, [pc, #336]	@ (80016b4 <Irrigation_Tick+0x2e8>)
 8001562:	f002 f86b 	bl	800363c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET);
				currentState = STATE_IDLE;       // or STATE_ERROR if you prefer
 8001566:	4b4b      	ldr	r3, [pc, #300]	@ (8001694 <Irrigation_Tick+0x2c8>)
 8001568:	2200      	movs	r2, #0
 800156a:	701a      	strb	r2, [r3, #0]
				justEnteredState = 1;
 800156c:	4b4a      	ldr	r3, [pc, #296]	@ (8001698 <Irrigation_Tick+0x2cc>)
 800156e:	2201      	movs	r2, #1
 8001570:	701a      	strb	r2, [r3, #0]
				break;
 8001572:	e0dc      	b.n	800172e <Irrigation_Tick+0x362>
			}

			if (justEnteredState) {
 8001574:	4b48      	ldr	r3, [pc, #288]	@ (8001698 <Irrigation_Tick+0x2cc>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d01c      	beq.n	80015b6 <Irrigation_Tick+0x1ea>
				HAL_GPIO_WritePin(RELAIS_K1_GPIO_Port, RELAIS_K1_Pin,
 800157c:	2201      	movs	r2, #1
 800157e:	2108      	movs	r1, #8
 8001580:	484c      	ldr	r0, [pc, #304]	@ (80016b4 <Irrigation_Tick+0x2e8>)
 8001582:	f002 f85b 	bl	800363c <HAL_GPIO_WritePin>
						GPIO_PIN_SET);
				pumpStartTime = now;
 8001586:	4a4c      	ldr	r2, [pc, #304]	@ (80016b8 <Irrigation_Tick+0x2ec>)
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	6013      	str	r3, [r2, #0]
				pumpCyclesSinceLastSample++;
 800158c:	4b45      	ldr	r3, [pc, #276]	@ (80016a4 <Irrigation_Tick+0x2d8>)
 800158e:	881b      	ldrh	r3, [r3, #0]
 8001590:	3301      	adds	r3, #1
 8001592:	b29a      	uxth	r2, r3
 8001594:	4b43      	ldr	r3, [pc, #268]	@ (80016a4 <Irrigation_Tick+0x2d8>)
 8001596:	801a      	strh	r2, [r3, #0]
				justEnteredState = 0;
 8001598:	4b3f      	ldr	r3, [pc, #252]	@ (8001698 <Irrigation_Tick+0x2cc>)
 800159a:	2200      	movs	r2, #0
 800159c:	701a      	strb	r2, [r3, #0]
				pumpCyclesThisCheck++;
 800159e:	4b42      	ldr	r3, [pc, #264]	@ (80016a8 <Irrigation_Tick+0x2dc>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	3301      	adds	r3, #1
 80015a4:	b2da      	uxtb	r2, r3
 80015a6:	4b40      	ldr	r3, [pc, #256]	@ (80016a8 <Irrigation_Tick+0x2dc>)
 80015a8:	701a      	strb	r2, [r3, #0]
				printf("STATE PUMP ON:  %u\r\n", pumpCyclesThisCheck);
 80015aa:	4b3f      	ldr	r3, [pc, #252]	@ (80016a8 <Irrigation_Tick+0x2dc>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	4619      	mov	r1, r3
 80015b0:	4842      	ldr	r0, [pc, #264]	@ (80016bc <Irrigation_Tick+0x2f0>)
 80015b2:	f006 f8bd 	bl	8007730 <iprintf>
			}
			if ((int32_t) (now - pumpStartTime) >= (int32_t) PUMP_ON_MS) {
 80015b6:	4b40      	ldr	r3, [pc, #256]	@ (80016b8 <Irrigation_Tick+0x2ec>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	697a      	ldr	r2, [r7, #20]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	461a      	mov	r2, r3
 80015c0:	f241 3387 	movw	r3, #4999	@ 0x1387
 80015c4:	429a      	cmp	r2, r3
 80015c6:	f340 80ab 	ble.w	8001720 <Irrigation_Tick+0x354>
				HAL_GPIO_WritePin(RELAIS_K1_GPIO_Port, RELAIS_K1_Pin,
 80015ca:	2200      	movs	r2, #0
 80015cc:	2108      	movs	r1, #8
 80015ce:	4839      	ldr	r0, [pc, #228]	@ (80016b4 <Irrigation_Tick+0x2e8>)
 80015d0:	f002 f834 	bl	800363c <HAL_GPIO_WritePin>
						GPIO_PIN_RESET); // pump OFF
				soakStartTime = now;
 80015d4:	4a3a      	ldr	r2, [pc, #232]	@ (80016c0 <Irrigation_Tick+0x2f4>)
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	6013      	str	r3, [r2, #0]
				currentState = STATE_SOAK_WAIT;
 80015da:	4b2e      	ldr	r3, [pc, #184]	@ (8001694 <Irrigation_Tick+0x2c8>)
 80015dc:	2203      	movs	r2, #3
 80015de:	701a      	strb	r2, [r3, #0]
				justEnteredState = 1;
 80015e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001698 <Irrigation_Tick+0x2cc>)
 80015e2:	2201      	movs	r2, #1
 80015e4:	701a      	strb	r2, [r3, #0]
			}
			//			check max cycle counts

			break;
 80015e6:	e09b      	b.n	8001720 <Irrigation_Tick+0x354>
			case STATE_SOAK_WAIT:

			if ((int32_t) (now - soakStartTime) >= (int32_t) SOAK_WAIT_MS) {
 80015e8:	4b35      	ldr	r3, [pc, #212]	@ (80016c0 <Irrigation_Tick+0x2f4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	461a      	mov	r2, r3
 80015f2:	f247 532f 	movw	r3, #29999	@ 0x752f
 80015f6:	429a      	cmp	r2, r3
 80015f8:	f340 8094 	ble.w	8001724 <Irrigation_Tick+0x358>

				float moisture = getMoisture();
 80015fc:	f7ff fd5c 	bl	80010b8 <getMoisture>
 8001600:	ed87 0a04 	vstr	s0, [r7, #16]
				printf("STATE SOAK WAIT:  %f\r\n", moisture);
 8001604:	6938      	ldr	r0, [r7, #16]
 8001606:	f7fe ffbf 	bl	8000588 <__aeabi_f2d>
 800160a:	4602      	mov	r2, r0
 800160c:	460b      	mov	r3, r1
 800160e:	482d      	ldr	r0, [pc, #180]	@ (80016c4 <Irrigation_Tick+0x2f8>)
 8001610:	f006 f88e 	bl	8007730 <iprintf>
				if (moisture
						< moistureMaxPct&& pumpCyclesThisCheck < PUMP_CYCLES_MAX) {
 8001614:	4b2c      	ldr	r3, [pc, #176]	@ (80016c8 <Irrigation_Tick+0x2fc>)
 8001616:	edd3 7a00 	vldr	s15, [r3]
				if (moisture
 800161a:	ed97 7a04 	vldr	s14, [r7, #16]
 800161e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001626:	d507      	bpl.n	8001638 <Irrigation_Tick+0x26c>
						< moistureMaxPct&& pumpCyclesThisCheck < PUMP_CYCLES_MAX) {
 8001628:	4b1f      	ldr	r3, [pc, #124]	@ (80016a8 <Irrigation_Tick+0x2dc>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b04      	cmp	r3, #4
 800162e:	d803      	bhi.n	8001638 <Irrigation_Tick+0x26c>
					currentState = STATE_PUMP_ON;
 8001630:	4b18      	ldr	r3, [pc, #96]	@ (8001694 <Irrigation_Tick+0x2c8>)
 8001632:	2202      	movs	r2, #2
 8001634:	701a      	strb	r2, [r3, #0]
 8001636:	e00a      	b.n	800164e <Irrigation_Tick+0x282>
				} else if (pumpCyclesThisCheck >= PUMP_CYCLES_MAX) {
 8001638:	4b1b      	ldr	r3, [pc, #108]	@ (80016a8 <Irrigation_Tick+0x2dc>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b04      	cmp	r3, #4
 800163e:	d903      	bls.n	8001648 <Irrigation_Tick+0x27c>
					currentState = STATE_ERROR;
 8001640:	4b14      	ldr	r3, [pc, #80]	@ (8001694 <Irrigation_Tick+0x2c8>)
 8001642:	2204      	movs	r2, #4
 8001644:	701a      	strb	r2, [r3, #0]
 8001646:	e002      	b.n	800164e <Irrigation_Tick+0x282>
				} else {
					currentState = STATE_CHECK_CONDITIONS;
 8001648:	4b12      	ldr	r3, [pc, #72]	@ (8001694 <Irrigation_Tick+0x2c8>)
 800164a:	2201      	movs	r2, #1
 800164c:	701a      	strb	r2, [r3, #0]
				}
				justEnteredState = 1;
 800164e:	4b12      	ldr	r3, [pc, #72]	@ (8001698 <Irrigation_Tick+0x2cc>)
 8001650:	2201      	movs	r2, #1
 8001652:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001654:	e066      	b.n	8001724 <Irrigation_Tick+0x358>

			case STATE_SETTINGS:
			{
				if (justEnteredState) {
 8001656:	4b10      	ldr	r3, [pc, #64]	@ (8001698 <Irrigation_Tick+0x2cc>)
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d004      	beq.n	8001668 <Irrigation_Tick+0x29c>
					Settings_Enter();
 800165e:	f000 fab9 	bl	8001bd4 <Settings_Enter>
					justEnteredState = 0;
 8001662:	4b0d      	ldr	r3, [pc, #52]	@ (8001698 <Irrigation_Tick+0x2cc>)
 8001664:	2200      	movs	r2, #0
 8001666:	701a      	strb	r2, [r3, #0]
				}

				Settings_Tick();
 8001668:	f000 faf8 	bl	8001c5c <Settings_Tick>

				// Settings_Tick() could set a flag or return a value to indicate "finished"
				if (Settings_IsDone()) {  // or a boolean flag
 800166c:	f000 faea 	bl	8001c44 <Settings_IsDone>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d058      	beq.n	8001728 <Irrigation_Tick+0x35c>
					Settings_Leave();
 8001676:	f000 fad7 	bl	8001c28 <Settings_Leave>
					currentState = STATE_IDLE;
 800167a:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <Irrigation_Tick+0x2c8>)
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]
					justEnteredState = 1;
 8001680:	4b05      	ldr	r3, [pc, #20]	@ (8001698 <Irrigation_Tick+0x2cc>)
 8001682:	2201      	movs	r2, #1
 8001684:	701a      	strb	r2, [r3, #0]
				}
				break;
 8001686:	e04f      	b.n	8001728 <Irrigation_Tick+0x35c>
 8001688:	200002b0 	.word	0x200002b0
 800168c:	20002cd8 	.word	0x20002cd8
 8001690:	200002c4 	.word	0x200002c4
 8001694:	200002c9 	.word	0x200002c9
 8001698:	200002c8 	.word	0x200002c8
 800169c:	08009ac0 	.word	0x08009ac0
 80016a0:	200002a0 	.word	0x200002a0
 80016a4:	200002ac 	.word	0x200002ac
 80016a8:	200002d1 	.word	0x200002d1
 80016ac:	08009acc 	.word	0x08009acc
 80016b0:	2000000c 	.word	0x2000000c
 80016b4:	40020400 	.word	0x40020400
 80016b8:	200002a4 	.word	0x200002a4
 80016bc:	08009b08 	.word	0x08009b08
 80016c0:	200002a8 	.word	0x200002a8
 80016c4:	08009b20 	.word	0x08009b20
 80016c8:	20000010 	.word	0x20000010
			}

			case STATE_ERROR:
			HAL_GPIO_WritePin(RELAIS_K1_GPIO_Port, RELAIS_K1_Pin,
 80016cc:	2200      	movs	r2, #0
 80016ce:	2108      	movs	r1, #8
 80016d0:	4819      	ldr	r0, [pc, #100]	@ (8001738 <Irrigation_Tick+0x36c>)
 80016d2:	f001 ffb3 	bl	800363c <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);

			if (!tankLevelOK()) {
 80016d6:	f000 f88d 	bl	80017f4 <tankLevelOK>
 80016da:	4603      	mov	r3, r0
 80016dc:	f083 0301 	eor.w	r3, r3, #1
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d005      	beq.n	80016f2 <Irrigation_Tick+0x326>
				blinkLED(LED_BLUE, 500);
 80016e6:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80016ea:	2002      	movs	r0, #2
 80016ec:	f000 f894 	bl	8001818 <blinkLED>
 80016f0:	e008      	b.n	8001704 <Irrigation_Tick+0x338>
			} else if (pumpCyclesThisCheck >= PUMP_CYCLES_MAX) {
 80016f2:	4b12      	ldr	r3, [pc, #72]	@ (800173c <Irrigation_Tick+0x370>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	2b04      	cmp	r3, #4
 80016f8:	d904      	bls.n	8001704 <Irrigation_Tick+0x338>
				blinkLED(LED_RED, 500);
 80016fa:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80016fe:	2000      	movs	r0, #0
 8001700:	f000 f88a 	bl	8001818 <blinkLED>
			}
			if (tankLevelOK()) {
 8001704:	f000 f876 	bl	80017f4 <tankLevelOK>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d00e      	beq.n	800172c <Irrigation_Tick+0x360>
				currentState = STATE_IDLE;
 800170e:	4b0c      	ldr	r3, [pc, #48]	@ (8001740 <Irrigation_Tick+0x374>)
 8001710:	2200      	movs	r2, #0
 8001712:	701a      	strb	r2, [r3, #0]
				justEnteredState = 1;
 8001714:	4b0b      	ldr	r3, [pc, #44]	@ (8001744 <Irrigation_Tick+0x378>)
 8001716:	2201      	movs	r2, #1
 8001718:	701a      	strb	r2, [r3, #0]
			}
			break;
 800171a:	e007      	b.n	800172c <Irrigation_Tick+0x360>
		break;
 800171c:	bf00      	nop
 800171e:	e006      	b.n	800172e <Irrigation_Tick+0x362>
			break;
 8001720:	bf00      	nop
 8001722:	e004      	b.n	800172e <Irrigation_Tick+0x362>
			break;
 8001724:	bf00      	nop
 8001726:	e002      	b.n	800172e <Irrigation_Tick+0x362>
				break;
 8001728:	bf00      	nop
 800172a:	e000      	b.n	800172e <Irrigation_Tick+0x362>
			break;
 800172c:	bf00      	nop
		}
	}
}
 800172e:	bf00      	nop
 8001730:	371c      	adds	r7, #28
 8001732:	46bd      	mov	sp, r7
 8001734:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001738:	40020400 	.word	0x40020400
 800173c:	200002d1 	.word	0x200002d1
 8001740:	200002c9 	.word	0x200002c9
 8001744:	200002c8 	.word	0x200002c8

08001748 <setLED>:

void setLED(int rState, int gState, int bState) {
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, rState);
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	b2db      	uxtb	r3, r3
 8001758:	461a      	mov	r2, r3
 800175a:	2110      	movs	r1, #16
 800175c:	480a      	ldr	r0, [pc, #40]	@ (8001788 <setLED+0x40>)
 800175e:	f001 ff6d 	bl	800363c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, gState);
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	b2db      	uxtb	r3, r3
 8001766:	461a      	mov	r2, r3
 8001768:	2180      	movs	r1, #128	@ 0x80
 800176a:	4808      	ldr	r0, [pc, #32]	@ (800178c <setLED+0x44>)
 800176c:	f001 ff66 	bl	800363c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, bState);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	b2db      	uxtb	r3, r3
 8001774:	461a      	mov	r2, r3
 8001776:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800177a:	4805      	ldr	r0, [pc, #20]	@ (8001790 <setLED+0x48>)
 800177c:	f001 ff5e 	bl	800363c <HAL_GPIO_WritePin>
}
 8001780:	bf00      	nop
 8001782:	3710      	adds	r7, #16
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40020400 	.word	0x40020400
 800178c:	40020800 	.word	0x40020800
 8001790:	40020000 	.word	0x40020000

08001794 <inWateringWindow>:

bool inWateringWindow(RTC_TimeTypeDef *t) {
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
	// Morning: 06:0008:00   hours 6 or 7
	if (t->Hours >= morningStartHour && t->Hours < morningEndHour)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	781a      	ldrb	r2, [r3, #0]
 80017a0:	4b10      	ldr	r3, [pc, #64]	@ (80017e4 <inWateringWindow+0x50>)
 80017a2:	781b      	ldrb	r3, [r3, #0]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d307      	bcc.n	80017b8 <inWateringWindow+0x24>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	781a      	ldrb	r2, [r3, #0]
 80017ac:	4b0e      	ldr	r3, [pc, #56]	@ (80017e8 <inWateringWindow+0x54>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d201      	bcs.n	80017b8 <inWateringWindow+0x24>
		return true;
 80017b4:	2301      	movs	r3, #1
 80017b6:	e00e      	b.n	80017d6 <inWateringWindow+0x42>

	// Evening: 20:0022:00  hours 20 or 21
	if (t->Hours >= eveningStartHour && t->Hours < eveningEndHour)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	781a      	ldrb	r2, [r3, #0]
 80017bc:	4b0b      	ldr	r3, [pc, #44]	@ (80017ec <inWateringWindow+0x58>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d307      	bcc.n	80017d4 <inWateringWindow+0x40>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	781a      	ldrb	r2, [r3, #0]
 80017c8:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <inWateringWindow+0x5c>)
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d201      	bcs.n	80017d4 <inWateringWindow+0x40>
		return true;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e000      	b.n	80017d6 <inWateringWindow+0x42>

	return false;
 80017d4:	2300      	movs	r3, #0
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	20000004 	.word	0x20000004
 80017e8:	20000005 	.word	0x20000005
 80017ec:	20000006 	.word	0x20000006
 80017f0:	20000007 	.word	0x20000007

080017f4 <tankLevelOK>:

bool tankLevelOK(void) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(LEVEL_RX_GPIO_Port, LEVEL_RX_Pin);  // HIGH = OK
 80017f8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017fc:	4805      	ldr	r0, [pc, #20]	@ (8001814 <tankLevelOK+0x20>)
 80017fe:	f001 ff05 	bl	800360c <HAL_GPIO_ReadPin>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	bf14      	ite	ne
 8001808:	2301      	movne	r3, #1
 800180a:	2300      	moveq	r3, #0
 800180c:	b2db      	uxtb	r3, r3
}
 800180e:	4618      	mov	r0, r3
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40020400 	.word	0x40020400

08001818 <blinkLED>:

void blinkLED(LedColor_t color, uint32_t intervalMs) {
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	6039      	str	r1, [r7, #0]
 8001822:	71fb      	strb	r3, [r7, #7]
	uint32_t now = HAL_GetTick();
 8001824:	f001 f838 	bl	8002898 <HAL_GetTick>
 8001828:	60f8      	str	r0, [r7, #12]

	// Toggle only when interval elapsed
	if ((now - ledBlinkLastToggle) >= intervalMs) {
 800182a:	4b20      	ldr	r3, [pc, #128]	@ (80018ac <blinkLED+0x94>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	68fa      	ldr	r2, [r7, #12]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	683a      	ldr	r2, [r7, #0]
 8001834:	429a      	cmp	r2, r3
 8001836:	d834      	bhi.n	80018a2 <blinkLED+0x8a>
		ledBlinkLastToggle = now;
 8001838:	4a1c      	ldr	r2, [pc, #112]	@ (80018ac <blinkLED+0x94>)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	6013      	str	r3, [r2, #0]
		ledBlinkState = !ledBlinkState;
 800183e:	4b1c      	ldr	r3, [pc, #112]	@ (80018b0 <blinkLED+0x98>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b00      	cmp	r3, #0
 8001844:	bf14      	ite	ne
 8001846:	2301      	movne	r3, #1
 8001848:	2300      	moveq	r3, #0
 800184a:	b2db      	uxtb	r3, r3
 800184c:	f083 0301 	eor.w	r3, r3, #1
 8001850:	b2db      	uxtb	r3, r3
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	b2da      	uxtb	r2, r3
 8001858:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <blinkLED+0x98>)
 800185a:	701a      	strb	r2, [r3, #0]
		switch (color) {
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	2b02      	cmp	r3, #2
 8001860:	d016      	beq.n	8001890 <blinkLED+0x78>
 8001862:	2b02      	cmp	r3, #2
 8001864:	dc1d      	bgt.n	80018a2 <blinkLED+0x8a>
 8001866:	2b00      	cmp	r3, #0
 8001868:	d002      	beq.n	8001870 <blinkLED+0x58>
 800186a:	2b01      	cmp	r3, #1
 800186c:	d008      	beq.n	8001880 <blinkLED+0x68>
		case LED_BLUE:
			HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, ledBlinkState);
			break;
		}
	}
}
 800186e:	e018      	b.n	80018a2 <blinkLED+0x8a>
			HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, ledBlinkState);
 8001870:	4b0f      	ldr	r3, [pc, #60]	@ (80018b0 <blinkLED+0x98>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	461a      	mov	r2, r3
 8001876:	2110      	movs	r1, #16
 8001878:	480e      	ldr	r0, [pc, #56]	@ (80018b4 <blinkLED+0x9c>)
 800187a:	f001 fedf 	bl	800363c <HAL_GPIO_WritePin>
			break;
 800187e:	e010      	b.n	80018a2 <blinkLED+0x8a>
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin,
 8001880:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <blinkLED+0x98>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	461a      	mov	r2, r3
 8001886:	2180      	movs	r1, #128	@ 0x80
 8001888:	480b      	ldr	r0, [pc, #44]	@ (80018b8 <blinkLED+0xa0>)
 800188a:	f001 fed7 	bl	800363c <HAL_GPIO_WritePin>
			break;
 800188e:	e008      	b.n	80018a2 <blinkLED+0x8a>
			HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, ledBlinkState);
 8001890:	4b07      	ldr	r3, [pc, #28]	@ (80018b0 <blinkLED+0x98>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	461a      	mov	r2, r3
 8001896:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800189a:	4808      	ldr	r0, [pc, #32]	@ (80018bc <blinkLED+0xa4>)
 800189c:	f001 fece 	bl	800363c <HAL_GPIO_WritePin>
			break;
 80018a0:	bf00      	nop
}
 80018a2:	bf00      	nop
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	200002cc 	.word	0x200002cc
 80018b0:	200002d0 	.word	0x200002d0
 80018b4:	40020400 	.word	0x40020400
 80018b8:	40020800 	.word	0x40020800
 80018bc:	40020000 	.word	0x40020000

080018c0 <logSample>:
LogEntry logBuffer[LOG_SAMPLES];
uint16_t logIndex = 0;     // where the next sample will be written
uint16_t logCount = 0;     // how many valid entries we have (<= LOG_SAMPLES)


void logSample(float moisture, float temp, uint16_t pumpCycles) {
 80018c0:	b480      	push	{r7}
 80018c2:	b087      	sub	sp, #28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	ed87 0a03 	vstr	s0, [r7, #12]
 80018ca:	edc7 0a02 	vstr	s1, [r7, #8]
 80018ce:	4603      	mov	r3, r0
 80018d0:	80fb      	strh	r3, [r7, #6]
	uint32_t now = 0;/* get from RTC, or HAL_GetTick()/1000 */
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]

	logBuffer[logIndex].timestamp = now;
 80018d6:	4b1f      	ldr	r3, [pc, #124]	@ (8001954 <logSample+0x94>)
 80018d8:	881b      	ldrh	r3, [r3, #0]
 80018da:	4a1f      	ldr	r2, [pc, #124]	@ (8001958 <logSample+0x98>)
 80018dc:	011b      	lsls	r3, r3, #4
 80018de:	4413      	add	r3, r2
 80018e0:	697a      	ldr	r2, [r7, #20]
 80018e2:	601a      	str	r2, [r3, #0]
	logBuffer[logIndex].moisture_pct = moisture;
 80018e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001954 <logSample+0x94>)
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001958 <logSample+0x98>)
 80018ea:	011b      	lsls	r3, r3, #4
 80018ec:	4413      	add	r3, r2
 80018ee:	3304      	adds	r3, #4
 80018f0:	68fa      	ldr	r2, [r7, #12]
 80018f2:	601a      	str	r2, [r3, #0]
	logBuffer[logIndex].temperature = temp;
 80018f4:	4b17      	ldr	r3, [pc, #92]	@ (8001954 <logSample+0x94>)
 80018f6:	881b      	ldrh	r3, [r3, #0]
 80018f8:	4a17      	ldr	r2, [pc, #92]	@ (8001958 <logSample+0x98>)
 80018fa:	011b      	lsls	r3, r3, #4
 80018fc:	4413      	add	r3, r2
 80018fe:	3308      	adds	r3, #8
 8001900:	68ba      	ldr	r2, [r7, #8]
 8001902:	601a      	str	r2, [r3, #0]
	logBuffer[logIndex].pumpCycles = pumpCycles;
 8001904:	4b13      	ldr	r3, [pc, #76]	@ (8001954 <logSample+0x94>)
 8001906:	881b      	ldrh	r3, [r3, #0]
 8001908:	4a13      	ldr	r2, [pc, #76]	@ (8001958 <logSample+0x98>)
 800190a:	011b      	lsls	r3, r3, #4
 800190c:	4413      	add	r3, r2
 800190e:	330c      	adds	r3, #12
 8001910:	88fa      	ldrh	r2, [r7, #6]
 8001912:	801a      	strh	r2, [r3, #0]

	logIndex++;
 8001914:	4b0f      	ldr	r3, [pc, #60]	@ (8001954 <logSample+0x94>)
 8001916:	881b      	ldrh	r3, [r3, #0]
 8001918:	3301      	adds	r3, #1
 800191a:	b29a      	uxth	r2, r3
 800191c:	4b0d      	ldr	r3, [pc, #52]	@ (8001954 <logSample+0x94>)
 800191e:	801a      	strh	r2, [r3, #0]
	if (logIndex >= LOG_SAMPLES) {
 8001920:	4b0c      	ldr	r3, [pc, #48]	@ (8001954 <logSample+0x94>)
 8001922:	881b      	ldrh	r3, [r3, #0]
 8001924:	f5b3 7f28 	cmp.w	r3, #672	@ 0x2a0
 8001928:	d302      	bcc.n	8001930 <logSample+0x70>
		logIndex = 0; // wrap around -> ring buffer
 800192a:	4b0a      	ldr	r3, [pc, #40]	@ (8001954 <logSample+0x94>)
 800192c:	2200      	movs	r2, #0
 800192e:	801a      	strh	r2, [r3, #0]
	}

	if (logCount < LOG_SAMPLES) {
 8001930:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <logSample+0x9c>)
 8001932:	881b      	ldrh	r3, [r3, #0]
 8001934:	f5b3 7f28 	cmp.w	r3, #672	@ 0x2a0
 8001938:	d205      	bcs.n	8001946 <logSample+0x86>
		logCount++;
 800193a:	4b08      	ldr	r3, [pc, #32]	@ (800195c <logSample+0x9c>)
 800193c:	881b      	ldrh	r3, [r3, #0]
 800193e:	3301      	adds	r3, #1
 8001940:	b29a      	uxth	r2, r3
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <logSample+0x9c>)
 8001944:	801a      	strh	r2, [r3, #0]
	}
}
 8001946:	bf00      	nop
 8001948:	371c      	adds	r7, #28
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	20002cd4 	.word	0x20002cd4
 8001958:	200002d4 	.word	0x200002d4
 800195c:	20002cd6 	.word	0x20002cd6

08001960 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001964:	f000 ff32 	bl	80027cc <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001968:	f000 f816 	bl	8001998 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800196c:	f7ff fbf6 	bl	800115c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001970:	f000 fe90 	bl	8002694 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001974:	f7ff face 	bl	8000f14 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001978:	f7ff fc8a 	bl	8001290 <MX_I2C1_Init>
  MX_SPI1_Init();
 800197c:	f000 fcf6 	bl	800236c <MX_SPI1_Init>
  MX_RTC_Init();
 8001980:	f000 f89c 	bl	8001abc <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
	Irrigation_Init();
 8001984:	f7ff fcfa 	bl	800137c <Irrigation_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	printf("Tomato Irrigation System Starting up...\r\n");
 8001988:	4802      	ldr	r0, [pc, #8]	@ (8001994 <main+0x34>)
 800198a:	f005 ff39 	bl	8007800 <puts>
	while (1) {

		Irrigation_Tick();
 800198e:	f7ff fd1d 	bl	80013cc <Irrigation_Tick>
 8001992:	e7fc      	b.n	800198e <main+0x2e>
 8001994:	08009b38 	.word	0x08009b38

08001998 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b094      	sub	sp, #80	@ 0x50
 800199c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800199e:	f107 031c 	add.w	r3, r7, #28
 80019a2:	2234      	movs	r2, #52	@ 0x34
 80019a4:	2100      	movs	r1, #0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f006 f840 	bl	8007a2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019ac:	f107 0308 	add.w	r3, r7, #8
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019bc:	2300      	movs	r3, #0
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001a70 <SystemClock_Config+0xd8>)
 80019c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019c4:	4a2a      	ldr	r2, [pc, #168]	@ (8001a70 <SystemClock_Config+0xd8>)
 80019c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80019cc:	4b28      	ldr	r3, [pc, #160]	@ (8001a70 <SystemClock_Config+0xd8>)
 80019ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019d4:	607b      	str	r3, [r7, #4]
 80019d6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80019d8:	2300      	movs	r3, #0
 80019da:	603b      	str	r3, [r7, #0]
 80019dc:	4b25      	ldr	r3, [pc, #148]	@ (8001a74 <SystemClock_Config+0xdc>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80019e4:	4a23      	ldr	r2, [pc, #140]	@ (8001a74 <SystemClock_Config+0xdc>)
 80019e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019ea:	6013      	str	r3, [r2, #0]
 80019ec:	4b21      	ldr	r3, [pc, #132]	@ (8001a74 <SystemClock_Config+0xdc>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019f4:	603b      	str	r3, [r7, #0]
 80019f6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80019f8:	230a      	movs	r3, #10
 80019fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80019fc:	2301      	movs	r3, #1
 80019fe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a00:	2301      	movs	r3, #1
 8001a02:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a04:	2310      	movs	r3, #16
 8001a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a10:	2300      	movs	r3, #0
 8001a12:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a14:	2308      	movs	r3, #8
 8001a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001a18:	2348      	movs	r3, #72	@ 0x48
 8001a1a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001a20:	2302      	movs	r3, #2
 8001a22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a24:	2302      	movs	r3, #2
 8001a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a28:	f107 031c 	add.w	r3, r7, #28
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f003 fadf 	bl	8004ff0 <HAL_RCC_OscConfig>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001a38:	f000 f83a 	bl	8001ab0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a3c:	230f      	movs	r3, #15
 8001a3e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a40:	2302      	movs	r3, #2
 8001a42:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a44:	2300      	movs	r3, #0
 8001a46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a4c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a52:	f107 0308 	add.w	r3, r7, #8
 8001a56:	2102      	movs	r1, #2
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f002 fc55 	bl	8004308 <HAL_RCC_ClockConfig>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001a64:	f000 f824 	bl	8001ab0 <Error_Handler>
  }
}
 8001a68:	bf00      	nop
 8001a6a:	3750      	adds	r7, #80	@ 0x50
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40007000 	.word	0x40007000

08001a78 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b084      	sub	sp, #16
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
	// good version
	if (HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	f04f 33ff 	mov.w	r3, #4294967295
 8001a8c:	68b9      	ldr	r1, [r7, #8]
 8001a8e:	4807      	ldr	r0, [pc, #28]	@ (8001aac <_write+0x34>)
 8001a90:	f004 fb50 	bl	8006134 <HAL_UART_Transmit>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d101      	bne.n	8001a9e <_write+0x26>
			== HAL_OK)
		return len;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	e001      	b.n	8001aa2 <_write+0x2a>
	else
		return -1;
 8001a9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	20002d5c 	.word	0x20002d5c

08001ab0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ab4:	b672      	cpsid	i
}
 8001ab6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <Error_Handler+0x8>

08001abc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001ac2:	1d3b      	adds	r3, r7, #4
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]
 8001ace:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001ad4:	4b24      	ldr	r3, [pc, #144]	@ (8001b68 <MX_RTC_Init+0xac>)
 8001ad6:	4a25      	ldr	r2, [pc, #148]	@ (8001b6c <MX_RTC_Init+0xb0>)
 8001ad8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001ada:	4b23      	ldr	r3, [pc, #140]	@ (8001b68 <MX_RTC_Init+0xac>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001ae0:	4b21      	ldr	r3, [pc, #132]	@ (8001b68 <MX_RTC_Init+0xac>)
 8001ae2:	227f      	movs	r2, #127	@ 0x7f
 8001ae4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001ae6:	4b20      	ldr	r3, [pc, #128]	@ (8001b68 <MX_RTC_Init+0xac>)
 8001ae8:	22ff      	movs	r2, #255	@ 0xff
 8001aea:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001aec:	4b1e      	ldr	r3, [pc, #120]	@ (8001b68 <MX_RTC_Init+0xac>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001af2:	4b1d      	ldr	r3, [pc, #116]	@ (8001b68 <MX_RTC_Init+0xac>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001af8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b68 <MX_RTC_Init+0xac>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001afe:	481a      	ldr	r0, [pc, #104]	@ (8001b68 <MX_RTC_Init+0xac>)
 8001b00:	f003 fd14 	bl	800552c <HAL_RTC_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001b0a:	f7ff ffd1 	bl	8001ab0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 17;
 8001b0e:	2311      	movs	r3, #17
 8001b10:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 21;
 8001b12:	2315      	movs	r3, #21
 8001b14:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001b22:	1d3b      	adds	r3, r7, #4
 8001b24:	2200      	movs	r2, #0
 8001b26:	4619      	mov	r1, r3
 8001b28:	480f      	ldr	r0, [pc, #60]	@ (8001b68 <MX_RTC_Init+0xac>)
 8001b2a:	f003 fd80 	bl	800562e <HAL_RTC_SetTime>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001b34:	f7ff ffbc 	bl	8001ab0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8001b38:	2306      	movs	r3, #6
 8001b3a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_NOVEMBER;
 8001b3c:	2311      	movs	r3, #17
 8001b3e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 29;
 8001b40:	231d      	movs	r3, #29
 8001b42:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 25;
 8001b44:	2319      	movs	r3, #25
 8001b46:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001b48:	463b      	mov	r3, r7
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4806      	ldr	r0, [pc, #24]	@ (8001b68 <MX_RTC_Init+0xac>)
 8001b50:	f003 fe65 	bl	800581e <HAL_RTC_SetDate>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001b5a:	f7ff ffa9 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001b5e:	bf00      	nop
 8001b60:	3718      	adds	r7, #24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20002cd8 	.word	0x20002cd8
 8001b6c:	40002800 	.word	0x40002800

08001b70 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b09a      	sub	sp, #104	@ 0x68
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b78:	f107 030c 	add.w	r3, r7, #12
 8001b7c:	225c      	movs	r2, #92	@ 0x5c
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4618      	mov	r0, r3
 8001b82:	f005 ff53 	bl	8007a2c <memset>
  if(rtcHandle->Instance==RTC)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a0c      	ldr	r2, [pc, #48]	@ (8001bbc <HAL_RTC_MspInit+0x4c>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d111      	bne.n	8001bb4 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001b90:	2320      	movs	r3, #32
 8001b92:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001b94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b98:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b9a:	f107 030c 	add.w	r3, r7, #12
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f002 fccc 	bl	800453c <HAL_RCCEx_PeriphCLKConfig>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001baa:	f7ff ff81 	bl	8001ab0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001bae:	4b04      	ldr	r3, [pc, #16]	@ (8001bc0 <HAL_RTC_MspInit+0x50>)
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001bb4:	bf00      	nop
 8001bb6:	3768      	adds	r7, #104	@ 0x68
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40002800 	.word	0x40002800
 8001bc0:	42470e3c 	.word	0x42470e3c

08001bc4 <Settings_Init>:


// LED helper from other module
void setLED(int rState, int gState, int bState);

void Settings_Init(void) {
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
	// nothing yet
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
	...

08001bd4 <Settings_Enter>:

void Settings_Enter(void) {
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
	settingsDone = false;
 8001bd8:	4b0d      	ldr	r3, [pc, #52]	@ (8001c10 <Settings_Enter+0x3c>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	701a      	strb	r2, [r3, #0]
	currentMenuItem = MENU_ITEM_WW_MORNING;
 8001bde:	4b0d      	ldr	r3, [pc, #52]	@ (8001c14 <Settings_Enter+0x40>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	701a      	strb	r2, [r3, #0]
	editState = EDIT_STATE_NONE;
 8001be4:	4b0c      	ldr	r3, [pc, #48]	@ (8001c18 <Settings_Enter+0x44>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	701a      	strb	r2, [r3, #0]

	// clear any stale button events
	selectClick = 0;
 8001bea:	4b0c      	ldr	r3, [pc, #48]	@ (8001c1c <Settings_Enter+0x48>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	701a      	strb	r2, [r3, #0]
	upClick = 0;
 8001bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8001c20 <Settings_Enter+0x4c>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	701a      	strb	r2, [r3, #0]
	downClick = 0;
 8001bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c24 <Settings_Enter+0x50>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	701a      	strb	r2, [r3, #0]

	setLED(0, 1, 0);   // e.g. purple in settings
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2101      	movs	r1, #1
 8001c00:	2000      	movs	r0, #0
 8001c02:	f7ff fda1 	bl	8001748 <setLED>
	Settings_DrawMenu();
 8001c06:	f000 fa31 	bl	800206c <Settings_DrawMenu>
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20002cf9 	.word	0x20002cf9
 8001c14:	20002cf8 	.word	0x20002cf8
 8001c18:	20002cfa 	.word	0x20002cfa
 8001c1c:	20002cfb 	.word	0x20002cfb
 8001c20:	20002cfc 	.word	0x20002cfc
 8001c24:	20002cfd 	.word	0x20002cfd

08001c28 <Settings_Leave>:

void Settings_Leave(void) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
	lcd_clear();
 8001c2c:	f004 ff20 	bl	8006a70 <lcd_clear>
	lcd_show();
 8001c30:	f004 ffdc 	bl	8006bec <lcd_show>
	setLED(1, 0, 1); // set green again for main menu
 8001c34:	2201      	movs	r2, #1
 8001c36:	2100      	movs	r1, #0
 8001c38:	2001      	movs	r0, #1
 8001c3a:	f7ff fd85 	bl	8001748 <setLED>
}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
	...

08001c44 <Settings_IsDone>:

bool Settings_IsDone(void) {
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
	return settingsDone;
 8001c48:	4b03      	ldr	r3, [pc, #12]	@ (8001c58 <Settings_IsDone+0x14>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	20002cf9 	.word	0x20002cf9

08001c5c <Settings_Tick>:

void Settings_Tick(void) {
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
	// --- BROWSING MODE: EDIT_STATE_NONE -----------------------------------
	if (editState == EDIT_STATE_NONE) {
 8001c62:	4bae      	ldr	r3, [pc, #696]	@ (8001f1c <Settings_Tick+0x2c0>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d13e      	bne.n	8001ce8 <Settings_Tick+0x8c>

		// Move through menu with UP/DOWN
		if (takeUpClick()) {
 8001c6a:	f000 fb57 	bl	800231c <takeUpClick>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d010      	beq.n	8001c96 <Settings_Tick+0x3a>
			if (currentMenuItem > 0)
 8001c74:	4baa      	ldr	r3, [pc, #680]	@ (8001f20 <Settings_Tick+0x2c4>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d006      	beq.n	8001c8a <Settings_Tick+0x2e>
				currentMenuItem--;
 8001c7c:	4ba8      	ldr	r3, [pc, #672]	@ (8001f20 <Settings_Tick+0x2c4>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	3b01      	subs	r3, #1
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	4ba6      	ldr	r3, [pc, #664]	@ (8001f20 <Settings_Tick+0x2c4>)
 8001c86:	701a      	strb	r2, [r3, #0]
 8001c88:	e002      	b.n	8001c90 <Settings_Tick+0x34>
			else
				currentMenuItem = MENU_ITEM_COUNT - 1;
 8001c8a:	4ba5      	ldr	r3, [pc, #660]	@ (8001f20 <Settings_Tick+0x2c4>)
 8001c8c:	2205      	movs	r2, #5
 8001c8e:	701a      	strb	r2, [r3, #0]
			Settings_DrawMenu();
 8001c90:	f000 f9ec 	bl	800206c <Settings_DrawMenu>
 8001c94:	e014      	b.n	8001cc0 <Settings_Tick+0x64>
		} else if (takeDownClick()) {
 8001c96:	f000 fb55 	bl	8002344 <takeDownClick>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d00f      	beq.n	8001cc0 <Settings_Tick+0x64>
			if (currentMenuItem < MENU_ITEM_COUNT - 1)
 8001ca0:	4b9f      	ldr	r3, [pc, #636]	@ (8001f20 <Settings_Tick+0x2c4>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b04      	cmp	r3, #4
 8001ca6:	d806      	bhi.n	8001cb6 <Settings_Tick+0x5a>
				currentMenuItem++;
 8001ca8:	4b9d      	ldr	r3, [pc, #628]	@ (8001f20 <Settings_Tick+0x2c4>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	3301      	adds	r3, #1
 8001cae:	b2da      	uxtb	r2, r3
 8001cb0:	4b9b      	ldr	r3, [pc, #620]	@ (8001f20 <Settings_Tick+0x2c4>)
 8001cb2:	701a      	strb	r2, [r3, #0]
 8001cb4:	e002      	b.n	8001cbc <Settings_Tick+0x60>
			else
				currentMenuItem = 0;
 8001cb6:	4b9a      	ldr	r3, [pc, #616]	@ (8001f20 <Settings_Tick+0x2c4>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	701a      	strb	r2, [r3, #0]
			Settings_DrawMenu();
 8001cbc:	f000 f9d6 	bl	800206c <Settings_DrawMenu>
		}

		// SELECT: either start editing, or if on EXIT, leave settings
		if (takeSelectClick()) {
 8001cc0:	f000 fb18 	bl	80022f4 <takeSelectClick>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 81c3 	beq.w	8002052 <Settings_Tick+0x3f6>
			if (currentMenuItem == MENU_ITEM_EXIT) {
 8001ccc:	4b94      	ldr	r3, [pc, #592]	@ (8001f20 <Settings_Tick+0x2c4>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	2b05      	cmp	r3, #5
 8001cd2:	d103      	bne.n	8001cdc <Settings_Tick+0x80>
				settingsDone = true;
 8001cd4:	4b93      	ldr	r3, [pc, #588]	@ (8001f24 <Settings_Tick+0x2c8>)
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	701a      	strb	r2, [r3, #0]
				return;
 8001cda:	e1bb      	b.n	8002054 <Settings_Tick+0x3f8>
			} else {
				editState = EDIT_STATE_VALUE1; // start editing first value
 8001cdc:	4b8f      	ldr	r3, [pc, #572]	@ (8001f1c <Settings_Tick+0x2c0>)
 8001cde:	2201      	movs	r2, #1
 8001ce0:	701a      	strb	r2, [r3, #0]
				Settings_DrawMenu();     // redraw with edit hint if desired
 8001ce2:	f000 f9c3 	bl	800206c <Settings_DrawMenu>
			}
		}

		return;   // no editing logic in this mode
 8001ce6:	e1b4      	b.n	8002052 <Settings_Tick+0x3f6>
	}

	// --- EDITING MODE ------------------------------------------------------

	// Common handling: SELECT advances editing state
	if (takeSelectClick()) {
 8001ce8:	f000 fb04 	bl	80022f4 <takeSelectClick>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d01d      	beq.n	8001d2e <Settings_Tick+0xd2>
		if (editState == EDIT_STATE_VALUE1) {
 8001cf2:	4b8a      	ldr	r3, [pc, #552]	@ (8001f1c <Settings_Tick+0x2c0>)
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d10f      	bne.n	8001d1a <Settings_Tick+0xbe>
			// If this item has a second value, go there. Otherwise, back to browsing.
			if (currentMenuItem == MENU_ITEM_WW_MORNING
 8001cfa:	4b89      	ldr	r3, [pc, #548]	@ (8001f20 <Settings_Tick+0x2c4>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d003      	beq.n	8001d0a <Settings_Tick+0xae>
					|| currentMenuItem == MENU_ITEM_WW_EVENING) {
 8001d02:	4b87      	ldr	r3, [pc, #540]	@ (8001f20 <Settings_Tick+0x2c4>)
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d103      	bne.n	8001d12 <Settings_Tick+0xb6>
				editState = EDIT_STATE_VALUE2;
 8001d0a:	4b84      	ldr	r3, [pc, #528]	@ (8001f1c <Settings_Tick+0x2c0>)
 8001d0c:	2202      	movs	r2, #2
 8001d0e:	701a      	strb	r2, [r3, #0]
 8001d10:	e00a      	b.n	8001d28 <Settings_Tick+0xcc>
			} else {
				editState = EDIT_STATE_NONE;
 8001d12:	4b82      	ldr	r3, [pc, #520]	@ (8001f1c <Settings_Tick+0x2c0>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	701a      	strb	r2, [r3, #0]
 8001d18:	e006      	b.n	8001d28 <Settings_Tick+0xcc>
			}
		} else if (editState == EDIT_STATE_VALUE2) {
 8001d1a:	4b80      	ldr	r3, [pc, #512]	@ (8001f1c <Settings_Tick+0x2c0>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d102      	bne.n	8001d28 <Settings_Tick+0xcc>
			// after editing second value, back to browsing
			editState = EDIT_STATE_NONE;
 8001d22:	4b7e      	ldr	r3, [pc, #504]	@ (8001f1c <Settings_Tick+0x2c0>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	701a      	strb	r2, [r3, #0]
		}

		Settings_DrawMenu();
 8001d28:	f000 f9a0 	bl	800206c <Settings_DrawMenu>
		return; // we don't change values on the same tick as a select
 8001d2c:	e192      	b.n	8002054 <Settings_Tick+0x3f8>
	}

	// Now handle UP/DOWN edits depending on which item + which editState
	bool changed = false;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	71fb      	strb	r3, [r7, #7]

	switch (currentMenuItem) {
 8001d32:	4b7b      	ldr	r3, [pc, #492]	@ (8001f20 <Settings_Tick+0x2c4>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	f200 8178 	bhi.w	800202c <Settings_Tick+0x3d0>
 8001d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8001d44 <Settings_Tick+0xe8>)
 8001d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d42:	bf00      	nop
 8001d44:	08001d59 	.word	0x08001d59
 8001d48:	08001e3b 	.word	0x08001e3b
 8001d4c:	08001f3d 	.word	0x08001f3d
 8001d50:	08001f8d 	.word	0x08001f8d
 8001d54:	08001fdd 	.word	0x08001fdd
	case MENU_ITEM_WW_MORNING:
		if (editState == EDIT_STATE_VALUE1) {
 8001d58:	4b70      	ldr	r3, [pc, #448]	@ (8001f1c <Settings_Tick+0x2c0>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d133      	bne.n	8001dc8 <Settings_Tick+0x16c>
			// edit start hour
			if (takeUpClick()) {
 8001d60:	f000 fadc 	bl	800231c <takeUpClick>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d013      	beq.n	8001d92 <Settings_Tick+0x136>
				morningStartHour = (morningStartHour + 1) % 24;
 8001d6a:	4b6f      	ldr	r3, [pc, #444]	@ (8001f28 <Settings_Tick+0x2cc>)
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	1c5a      	adds	r2, r3, #1
 8001d70:	4b6e      	ldr	r3, [pc, #440]	@ (8001f2c <Settings_Tick+0x2d0>)
 8001d72:	fb83 1302 	smull	r1, r3, r3, r2
 8001d76:	1099      	asrs	r1, r3, #2
 8001d78:	17d3      	asrs	r3, r2, #31
 8001d7a:	1ac9      	subs	r1, r1, r3
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	440b      	add	r3, r1
 8001d82:	00db      	lsls	r3, r3, #3
 8001d84:	1ad1      	subs	r1, r2, r3
 8001d86:	b2ca      	uxtb	r2, r1
 8001d88:	4b67      	ldr	r3, [pc, #412]	@ (8001f28 <Settings_Tick+0x2cc>)
 8001d8a:	701a      	strb	r2, [r3, #0]
				changed = true;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	71fb      	strb	r3, [r7, #7]
			} else if (takeDownClick()) {
				morningEndHour = (morningEndHour + 23) % 24;
				changed = true;
			}
		}
		break;
 8001d90:	e150      	b.n	8002034 <Settings_Tick+0x3d8>
			} else if (takeDownClick()) {
 8001d92:	f000 fad7 	bl	8002344 <takeDownClick>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f000 814b 	beq.w	8002034 <Settings_Tick+0x3d8>
				morningStartHour = (morningStartHour + 23) % 24;
 8001d9e:	4b62      	ldr	r3, [pc, #392]	@ (8001f28 <Settings_Tick+0x2cc>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	f103 0217 	add.w	r2, r3, #23
 8001da6:	4b61      	ldr	r3, [pc, #388]	@ (8001f2c <Settings_Tick+0x2d0>)
 8001da8:	fb83 1302 	smull	r1, r3, r3, r2
 8001dac:	1099      	asrs	r1, r3, #2
 8001dae:	17d3      	asrs	r3, r2, #31
 8001db0:	1ac9      	subs	r1, r1, r3
 8001db2:	460b      	mov	r3, r1
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	440b      	add	r3, r1
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	1ad1      	subs	r1, r2, r3
 8001dbc:	b2ca      	uxtb	r2, r1
 8001dbe:	4b5a      	ldr	r3, [pc, #360]	@ (8001f28 <Settings_Tick+0x2cc>)
 8001dc0:	701a      	strb	r2, [r3, #0]
				changed = true;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	71fb      	strb	r3, [r7, #7]
		break;
 8001dc6:	e135      	b.n	8002034 <Settings_Tick+0x3d8>
		} else if (editState == EDIT_STATE_VALUE2) {
 8001dc8:	4b54      	ldr	r3, [pc, #336]	@ (8001f1c <Settings_Tick+0x2c0>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	f040 8131 	bne.w	8002034 <Settings_Tick+0x3d8>
			if (takeUpClick()) {
 8001dd2:	f000 faa3 	bl	800231c <takeUpClick>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d013      	beq.n	8001e04 <Settings_Tick+0x1a8>
				morningEndHour = (morningEndHour + 1) % 24;
 8001ddc:	4b54      	ldr	r3, [pc, #336]	@ (8001f30 <Settings_Tick+0x2d4>)
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	1c5a      	adds	r2, r3, #1
 8001de2:	4b52      	ldr	r3, [pc, #328]	@ (8001f2c <Settings_Tick+0x2d0>)
 8001de4:	fb83 1302 	smull	r1, r3, r3, r2
 8001de8:	1099      	asrs	r1, r3, #2
 8001dea:	17d3      	asrs	r3, r2, #31
 8001dec:	1ac9      	subs	r1, r1, r3
 8001dee:	460b      	mov	r3, r1
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	440b      	add	r3, r1
 8001df4:	00db      	lsls	r3, r3, #3
 8001df6:	1ad1      	subs	r1, r2, r3
 8001df8:	b2ca      	uxtb	r2, r1
 8001dfa:	4b4d      	ldr	r3, [pc, #308]	@ (8001f30 <Settings_Tick+0x2d4>)
 8001dfc:	701a      	strb	r2, [r3, #0]
				changed = true;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	71fb      	strb	r3, [r7, #7]
		break;
 8001e02:	e117      	b.n	8002034 <Settings_Tick+0x3d8>
			} else if (takeDownClick()) {
 8001e04:	f000 fa9e 	bl	8002344 <takeDownClick>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	f000 8112 	beq.w	8002034 <Settings_Tick+0x3d8>
				morningEndHour = (morningEndHour + 23) % 24;
 8001e10:	4b47      	ldr	r3, [pc, #284]	@ (8001f30 <Settings_Tick+0x2d4>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	f103 0217 	add.w	r2, r3, #23
 8001e18:	4b44      	ldr	r3, [pc, #272]	@ (8001f2c <Settings_Tick+0x2d0>)
 8001e1a:	fb83 1302 	smull	r1, r3, r3, r2
 8001e1e:	1099      	asrs	r1, r3, #2
 8001e20:	17d3      	asrs	r3, r2, #31
 8001e22:	1ac9      	subs	r1, r1, r3
 8001e24:	460b      	mov	r3, r1
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	440b      	add	r3, r1
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	1ad1      	subs	r1, r2, r3
 8001e2e:	b2ca      	uxtb	r2, r1
 8001e30:	4b3f      	ldr	r3, [pc, #252]	@ (8001f30 <Settings_Tick+0x2d4>)
 8001e32:	701a      	strb	r2, [r3, #0]
				changed = true;
 8001e34:	2301      	movs	r3, #1
 8001e36:	71fb      	strb	r3, [r7, #7]
		break;
 8001e38:	e0fc      	b.n	8002034 <Settings_Tick+0x3d8>

	case MENU_ITEM_WW_EVENING:
		if (editState == EDIT_STATE_VALUE1) {
 8001e3a:	4b38      	ldr	r3, [pc, #224]	@ (8001f1c <Settings_Tick+0x2c0>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d133      	bne.n	8001eaa <Settings_Tick+0x24e>
			// edit start hour
			if (takeUpClick()) {
 8001e42:	f000 fa6b 	bl	800231c <takeUpClick>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d013      	beq.n	8001e74 <Settings_Tick+0x218>
				eveningStartHour = (eveningStartHour + 1) % 24;
 8001e4c:	4b39      	ldr	r3, [pc, #228]	@ (8001f34 <Settings_Tick+0x2d8>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	1c5a      	adds	r2, r3, #1
 8001e52:	4b36      	ldr	r3, [pc, #216]	@ (8001f2c <Settings_Tick+0x2d0>)
 8001e54:	fb83 1302 	smull	r1, r3, r3, r2
 8001e58:	1099      	asrs	r1, r3, #2
 8001e5a:	17d3      	asrs	r3, r2, #31
 8001e5c:	1ac9      	subs	r1, r1, r3
 8001e5e:	460b      	mov	r3, r1
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	440b      	add	r3, r1
 8001e64:	00db      	lsls	r3, r3, #3
 8001e66:	1ad1      	subs	r1, r2, r3
 8001e68:	b2ca      	uxtb	r2, r1
 8001e6a:	4b32      	ldr	r3, [pc, #200]	@ (8001f34 <Settings_Tick+0x2d8>)
 8001e6c:	701a      	strb	r2, [r3, #0]
				changed = true;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	71fb      	strb	r3, [r7, #7]
			} else if (takeDownClick()) {
				eveningEndHour = (eveningEndHour + 23) % 24;
				changed = true;
			}
		}
		break;
 8001e72:	e0e1      	b.n	8002038 <Settings_Tick+0x3dc>
			} else if (takeDownClick()) {
 8001e74:	f000 fa66 	bl	8002344 <takeDownClick>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	f000 80dc 	beq.w	8002038 <Settings_Tick+0x3dc>
				eveningStartHour = (eveningStartHour + 23) % 24;
 8001e80:	4b2c      	ldr	r3, [pc, #176]	@ (8001f34 <Settings_Tick+0x2d8>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	f103 0217 	add.w	r2, r3, #23
 8001e88:	4b28      	ldr	r3, [pc, #160]	@ (8001f2c <Settings_Tick+0x2d0>)
 8001e8a:	fb83 1302 	smull	r1, r3, r3, r2
 8001e8e:	1099      	asrs	r1, r3, #2
 8001e90:	17d3      	asrs	r3, r2, #31
 8001e92:	1ac9      	subs	r1, r1, r3
 8001e94:	460b      	mov	r3, r1
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	440b      	add	r3, r1
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	1ad1      	subs	r1, r2, r3
 8001e9e:	b2ca      	uxtb	r2, r1
 8001ea0:	4b24      	ldr	r3, [pc, #144]	@ (8001f34 <Settings_Tick+0x2d8>)
 8001ea2:	701a      	strb	r2, [r3, #0]
				changed = true;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	71fb      	strb	r3, [r7, #7]
		break;
 8001ea8:	e0c6      	b.n	8002038 <Settings_Tick+0x3dc>
		} else if (editState == EDIT_STATE_VALUE2) {
 8001eaa:	4b1c      	ldr	r3, [pc, #112]	@ (8001f1c <Settings_Tick+0x2c0>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	f040 80c2 	bne.w	8002038 <Settings_Tick+0x3dc>
			if (takeUpClick()) {
 8001eb4:	f000 fa32 	bl	800231c <takeUpClick>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d013      	beq.n	8001ee6 <Settings_Tick+0x28a>
				eveningEndHour = (eveningEndHour + 1) % 24;
 8001ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8001f38 <Settings_Tick+0x2dc>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	1c5a      	adds	r2, r3, #1
 8001ec4:	4b19      	ldr	r3, [pc, #100]	@ (8001f2c <Settings_Tick+0x2d0>)
 8001ec6:	fb83 1302 	smull	r1, r3, r3, r2
 8001eca:	1099      	asrs	r1, r3, #2
 8001ecc:	17d3      	asrs	r3, r2, #31
 8001ece:	1ac9      	subs	r1, r1, r3
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	440b      	add	r3, r1
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	1ad1      	subs	r1, r2, r3
 8001eda:	b2ca      	uxtb	r2, r1
 8001edc:	4b16      	ldr	r3, [pc, #88]	@ (8001f38 <Settings_Tick+0x2dc>)
 8001ede:	701a      	strb	r2, [r3, #0]
				changed = true;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	71fb      	strb	r3, [r7, #7]
		break;
 8001ee4:	e0a8      	b.n	8002038 <Settings_Tick+0x3dc>
			} else if (takeDownClick()) {
 8001ee6:	f000 fa2d 	bl	8002344 <takeDownClick>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	f000 80a3 	beq.w	8002038 <Settings_Tick+0x3dc>
				eveningEndHour = (eveningEndHour + 23) % 24;
 8001ef2:	4b11      	ldr	r3, [pc, #68]	@ (8001f38 <Settings_Tick+0x2dc>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	f103 0217 	add.w	r2, r3, #23
 8001efa:	4b0c      	ldr	r3, [pc, #48]	@ (8001f2c <Settings_Tick+0x2d0>)
 8001efc:	fb83 1302 	smull	r1, r3, r3, r2
 8001f00:	1099      	asrs	r1, r3, #2
 8001f02:	17d3      	asrs	r3, r2, #31
 8001f04:	1ac9      	subs	r1, r1, r3
 8001f06:	460b      	mov	r3, r1
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	440b      	add	r3, r1
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	1ad1      	subs	r1, r2, r3
 8001f10:	b2ca      	uxtb	r2, r1
 8001f12:	4b09      	ldr	r3, [pc, #36]	@ (8001f38 <Settings_Tick+0x2dc>)
 8001f14:	701a      	strb	r2, [r3, #0]
				changed = true;
 8001f16:	2301      	movs	r3, #1
 8001f18:	71fb      	strb	r3, [r7, #7]
		break;
 8001f1a:	e08d      	b.n	8002038 <Settings_Tick+0x3dc>
 8001f1c:	20002cfa 	.word	0x20002cfa
 8001f20:	20002cf8 	.word	0x20002cf8
 8001f24:	20002cf9 	.word	0x20002cf9
 8001f28:	20000004 	.word	0x20000004
 8001f2c:	2aaaaaab 	.word	0x2aaaaaab
 8001f30:	20000005 	.word	0x20000005
 8001f34:	20000006 	.word	0x20000006
 8001f38:	20000007 	.word	0x20000007

	case MENU_ITEM_MIN_TEMP:
		if (editState == EDIT_STATE_VALUE1) {
 8001f3c:	4b47      	ldr	r3, [pc, #284]	@ (800205c <Settings_Tick+0x400>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d17b      	bne.n	800203c <Settings_Tick+0x3e0>
			if (takeUpClick()) {
 8001f44:	f000 f9ea 	bl	800231c <takeUpClick>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d00c      	beq.n	8001f68 <Settings_Tick+0x30c>
				minTempC += 0.5f;
 8001f4e:	4b44      	ldr	r3, [pc, #272]	@ (8002060 <Settings_Tick+0x404>)
 8001f50:	edd3 7a00 	vldr	s15, [r3]
 8001f54:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001f58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f5c:	4b40      	ldr	r3, [pc, #256]	@ (8002060 <Settings_Tick+0x404>)
 8001f5e:	edc3 7a00 	vstr	s15, [r3]
				changed = true;
 8001f62:	2301      	movs	r3, #1
 8001f64:	71fb      	strb	r3, [r7, #7]
			} else if (takeDownClick()) {
				minTempC -= 0.5f;
				changed = true;
			}
		}
		break;
 8001f66:	e069      	b.n	800203c <Settings_Tick+0x3e0>
			} else if (takeDownClick()) {
 8001f68:	f000 f9ec 	bl	8002344 <takeDownClick>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d064      	beq.n	800203c <Settings_Tick+0x3e0>
				minTempC -= 0.5f;
 8001f72:	4b3b      	ldr	r3, [pc, #236]	@ (8002060 <Settings_Tick+0x404>)
 8001f74:	edd3 7a00 	vldr	s15, [r3]
 8001f78:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001f7c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f80:	4b37      	ldr	r3, [pc, #220]	@ (8002060 <Settings_Tick+0x404>)
 8001f82:	edc3 7a00 	vstr	s15, [r3]
				changed = true;
 8001f86:	2301      	movs	r3, #1
 8001f88:	71fb      	strb	r3, [r7, #7]
		break;
 8001f8a:	e057      	b.n	800203c <Settings_Tick+0x3e0>

	case MENU_ITEM_MOISTURE_MIN:
		if (editState == EDIT_STATE_VALUE1) {
 8001f8c:	4b33      	ldr	r3, [pc, #204]	@ (800205c <Settings_Tick+0x400>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d155      	bne.n	8002040 <Settings_Tick+0x3e4>
			if (takeUpClick()) {
 8001f94:	f000 f9c2 	bl	800231c <takeUpClick>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d00c      	beq.n	8001fb8 <Settings_Tick+0x35c>
				moistureMinPct += 1.0f;
 8001f9e:	4b31      	ldr	r3, [pc, #196]	@ (8002064 <Settings_Tick+0x408>)
 8001fa0:	edd3 7a00 	vldr	s15, [r3]
 8001fa4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001fa8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fac:	4b2d      	ldr	r3, [pc, #180]	@ (8002064 <Settings_Tick+0x408>)
 8001fae:	edc3 7a00 	vstr	s15, [r3]
				changed = true;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	71fb      	strb	r3, [r7, #7]
			} else if (takeDownClick()) {
				moistureMinPct -= 1.0f;
				changed = true;
			}
		}
		break;
 8001fb6:	e043      	b.n	8002040 <Settings_Tick+0x3e4>
			} else if (takeDownClick()) {
 8001fb8:	f000 f9c4 	bl	8002344 <takeDownClick>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d03e      	beq.n	8002040 <Settings_Tick+0x3e4>
				moistureMinPct -= 1.0f;
 8001fc2:	4b28      	ldr	r3, [pc, #160]	@ (8002064 <Settings_Tick+0x408>)
 8001fc4:	edd3 7a00 	vldr	s15, [r3]
 8001fc8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001fcc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001fd0:	4b24      	ldr	r3, [pc, #144]	@ (8002064 <Settings_Tick+0x408>)
 8001fd2:	edc3 7a00 	vstr	s15, [r3]
				changed = true;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	71fb      	strb	r3, [r7, #7]
		break;
 8001fda:	e031      	b.n	8002040 <Settings_Tick+0x3e4>

	case MENU_ITEM_MOISTURE_MAX:
		if (editState == EDIT_STATE_VALUE1) {
 8001fdc:	4b1f      	ldr	r3, [pc, #124]	@ (800205c <Settings_Tick+0x400>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d12f      	bne.n	8002044 <Settings_Tick+0x3e8>
			if (takeUpClick()) {
 8001fe4:	f000 f99a 	bl	800231c <takeUpClick>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00c      	beq.n	8002008 <Settings_Tick+0x3ac>
				moistureMaxPct += 1.0f;
 8001fee:	4b1e      	ldr	r3, [pc, #120]	@ (8002068 <Settings_Tick+0x40c>)
 8001ff0:	edd3 7a00 	vldr	s15, [r3]
 8001ff4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001ff8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ffc:	4b1a      	ldr	r3, [pc, #104]	@ (8002068 <Settings_Tick+0x40c>)
 8001ffe:	edc3 7a00 	vstr	s15, [r3]
				changed = true;
 8002002:	2301      	movs	r3, #1
 8002004:	71fb      	strb	r3, [r7, #7]
			} else if (takeDownClick()) {
				moistureMaxPct -= 1.0f;
				changed = true;
			}
		}
		break;
 8002006:	e01d      	b.n	8002044 <Settings_Tick+0x3e8>
			} else if (takeDownClick()) {
 8002008:	f000 f99c 	bl	8002344 <takeDownClick>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d018      	beq.n	8002044 <Settings_Tick+0x3e8>
				moistureMaxPct -= 1.0f;
 8002012:	4b15      	ldr	r3, [pc, #84]	@ (8002068 <Settings_Tick+0x40c>)
 8002014:	edd3 7a00 	vldr	s15, [r3]
 8002018:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800201c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002020:	4b11      	ldr	r3, [pc, #68]	@ (8002068 <Settings_Tick+0x40c>)
 8002022:	edc3 7a00 	vstr	s15, [r3]
				changed = true;
 8002026:	2301      	movs	r3, #1
 8002028:	71fb      	strb	r3, [r7, #7]
		break;
 800202a:	e00b      	b.n	8002044 <Settings_Tick+0x3e8>

	default:
		// EXIT has no editing; if we ended up here, just go back
		editState = EDIT_STATE_NONE;
 800202c:	4b0b      	ldr	r3, [pc, #44]	@ (800205c <Settings_Tick+0x400>)
 800202e:	2200      	movs	r2, #0
 8002030:	701a      	strb	r2, [r3, #0]
		break;
 8002032:	e008      	b.n	8002046 <Settings_Tick+0x3ea>
		break;
 8002034:	bf00      	nop
 8002036:	e006      	b.n	8002046 <Settings_Tick+0x3ea>
		break;
 8002038:	bf00      	nop
 800203a:	e004      	b.n	8002046 <Settings_Tick+0x3ea>
		break;
 800203c:	bf00      	nop
 800203e:	e002      	b.n	8002046 <Settings_Tick+0x3ea>
		break;
 8002040:	bf00      	nop
 8002042:	e000      	b.n	8002046 <Settings_Tick+0x3ea>
		break;
 8002044:	bf00      	nop
	}

	if (changed) {
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d003      	beq.n	8002054 <Settings_Tick+0x3f8>
		Settings_DrawMenu();
 800204c:	f000 f80e 	bl	800206c <Settings_DrawMenu>
 8002050:	e000      	b.n	8002054 <Settings_Tick+0x3f8>
		return;   // no editing logic in this mode
 8002052:	bf00      	nop
	}
}
 8002054:	3708      	adds	r7, #8
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	20002cfa 	.word	0x20002cfa
 8002060:	20000008 	.word	0x20000008
 8002064:	2000000c 	.word	0x2000000c
 8002068:	20000010 	.word	0x20000010

0800206c <Settings_DrawMenu>:

static void Settings_DrawMenu(void) {
 800206c:	b580      	push	{r7, lr}
 800206e:	b092      	sub	sp, #72	@ 0x48
 8002070:	af02      	add	r7, sp, #8
	lcd_clear();
 8002072:	f004 fcfd 	bl	8006a70 <lcd_clear>

	char line1[32];
	char line2[32];

	switch (currentMenuItem) {
 8002076:	4b83      	ldr	r3, [pc, #524]	@ (8002284 <Settings_DrawMenu+0x218>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	2b05      	cmp	r3, #5
 800207c:	f200 80dc 	bhi.w	8002238 <Settings_DrawMenu+0x1cc>
 8002080:	a201      	add	r2, pc, #4	@ (adr r2, 8002088 <Settings_DrawMenu+0x1c>)
 8002082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002086:	bf00      	nop
 8002088:	080020a1 	.word	0x080020a1
 800208c:	080020f9 	.word	0x080020f9
 8002090:	08002151 	.word	0x08002151
 8002094:	08002195 	.word	0x08002195
 8002098:	080021d9 	.word	0x080021d9
 800209c:	0800221d 	.word	0x0800221d
	case MENU_ITEM_WW_MORNING:
		if (editState == EDIT_STATE_NONE) {
 80020a0:	4b79      	ldr	r3, [pc, #484]	@ (8002288 <Settings_DrawMenu+0x21c>)
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d107      	bne.n	80020b8 <Settings_DrawMenu+0x4c>
			snprintf(line1, sizeof(line1), "> Morning Window");
 80020a8:	f107 0320 	add.w	r3, r7, #32
 80020ac:	4a77      	ldr	r2, [pc, #476]	@ (800228c <Settings_DrawMenu+0x220>)
 80020ae:	2120      	movs	r1, #32
 80020b0:	4618      	mov	r0, r3
 80020b2:	f005 fbad 	bl	8007810 <sniprintf>
 80020b6:	e012      	b.n	80020de <Settings_DrawMenu+0x72>
		} else if (editState == EDIT_STATE_VALUE1) {
 80020b8:	4b73      	ldr	r3, [pc, #460]	@ (8002288 <Settings_DrawMenu+0x21c>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d107      	bne.n	80020d0 <Settings_DrawMenu+0x64>
			snprintf(line1, sizeof(line1), "* M Start Hour");
 80020c0:	f107 0320 	add.w	r3, r7, #32
 80020c4:	4a72      	ldr	r2, [pc, #456]	@ (8002290 <Settings_DrawMenu+0x224>)
 80020c6:	2120      	movs	r1, #32
 80020c8:	4618      	mov	r0, r3
 80020ca:	f005 fba1 	bl	8007810 <sniprintf>
 80020ce:	e006      	b.n	80020de <Settings_DrawMenu+0x72>
		} else {
			snprintf(line1, sizeof(line1), "* M End Hour");
 80020d0:	f107 0320 	add.w	r3, r7, #32
 80020d4:	4a6f      	ldr	r2, [pc, #444]	@ (8002294 <Settings_DrawMenu+0x228>)
 80020d6:	2120      	movs	r1, #32
 80020d8:	4618      	mov	r0, r3
 80020da:	f005 fb99 	bl	8007810 <sniprintf>
		}

		snprintf(line2, sizeof(line2), "  %02u:00-%02u:00", morningStartHour,
 80020de:	4b6e      	ldr	r3, [pc, #440]	@ (8002298 <Settings_DrawMenu+0x22c>)
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	4b6d      	ldr	r3, [pc, #436]	@ (800229c <Settings_DrawMenu+0x230>)
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	4638      	mov	r0, r7
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	4613      	mov	r3, r2
 80020ee:	4a6c      	ldr	r2, [pc, #432]	@ (80022a0 <Settings_DrawMenu+0x234>)
 80020f0:	2120      	movs	r1, #32
 80020f2:	f005 fb8d 	bl	8007810 <sniprintf>
				morningEndHour);

//			    lcd_setString(0, 0, line1, LCD_FONT_8, false);
//			    lcd_setString(0, 12, line2, LCD_FONT_8, false);
		break;
 80020f6:	e0ad      	b.n	8002254 <Settings_DrawMenu+0x1e8>

	case MENU_ITEM_WW_EVENING:
//			snprintf(line1, sizeof(line1), "> Watering Evening");
//			snprintf(line2, sizeof(line2), "  %02u:00-%02u:00",
//					eveningStartHour, eveningEndHour);
		if (editState == EDIT_STATE_NONE) {
 80020f8:	4b63      	ldr	r3, [pc, #396]	@ (8002288 <Settings_DrawMenu+0x21c>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d107      	bne.n	8002110 <Settings_DrawMenu+0xa4>
			snprintf(line1, sizeof(line1), "> Evening Window");
 8002100:	f107 0320 	add.w	r3, r7, #32
 8002104:	4a67      	ldr	r2, [pc, #412]	@ (80022a4 <Settings_DrawMenu+0x238>)
 8002106:	2120      	movs	r1, #32
 8002108:	4618      	mov	r0, r3
 800210a:	f005 fb81 	bl	8007810 <sniprintf>
 800210e:	e012      	b.n	8002136 <Settings_DrawMenu+0xca>
		} else if (editState == EDIT_STATE_VALUE1) {
 8002110:	4b5d      	ldr	r3, [pc, #372]	@ (8002288 <Settings_DrawMenu+0x21c>)
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d107      	bne.n	8002128 <Settings_DrawMenu+0xbc>
			snprintf(line1, sizeof(line1), "* E Start Hour");
 8002118:	f107 0320 	add.w	r3, r7, #32
 800211c:	4a62      	ldr	r2, [pc, #392]	@ (80022a8 <Settings_DrawMenu+0x23c>)
 800211e:	2120      	movs	r1, #32
 8002120:	4618      	mov	r0, r3
 8002122:	f005 fb75 	bl	8007810 <sniprintf>
 8002126:	e006      	b.n	8002136 <Settings_DrawMenu+0xca>
		} else {
			snprintf(line1, sizeof(line1), "* E End Hour");
 8002128:	f107 0320 	add.w	r3, r7, #32
 800212c:	4a5f      	ldr	r2, [pc, #380]	@ (80022ac <Settings_DrawMenu+0x240>)
 800212e:	2120      	movs	r1, #32
 8002130:	4618      	mov	r0, r3
 8002132:	f005 fb6d 	bl	8007810 <sniprintf>
		}

		snprintf(line2, sizeof(line2), "  %02u:00-%02u:00", eveningStartHour,
 8002136:	4b5e      	ldr	r3, [pc, #376]	@ (80022b0 <Settings_DrawMenu+0x244>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	461a      	mov	r2, r3
 800213c:	4b5d      	ldr	r3, [pc, #372]	@ (80022b4 <Settings_DrawMenu+0x248>)
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	4638      	mov	r0, r7
 8002142:	9300      	str	r3, [sp, #0]
 8002144:	4613      	mov	r3, r2
 8002146:	4a56      	ldr	r2, [pc, #344]	@ (80022a0 <Settings_DrawMenu+0x234>)
 8002148:	2120      	movs	r1, #32
 800214a:	f005 fb61 	bl	8007810 <sniprintf>
				eveningEndHour);
		break;
 800214e:	e081      	b.n	8002254 <Settings_DrawMenu+0x1e8>

	case MENU_ITEM_MIN_TEMP:
		if (editState == EDIT_STATE_NONE) {
 8002150:	4b4d      	ldr	r3, [pc, #308]	@ (8002288 <Settings_DrawMenu+0x21c>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d107      	bne.n	8002168 <Settings_DrawMenu+0xfc>
			snprintf(line1, sizeof(line1), "> Min Temp");
 8002158:	f107 0320 	add.w	r3, r7, #32
 800215c:	4a56      	ldr	r2, [pc, #344]	@ (80022b8 <Settings_DrawMenu+0x24c>)
 800215e:	2120      	movs	r1, #32
 8002160:	4618      	mov	r0, r3
 8002162:	f005 fb55 	bl	8007810 <sniprintf>
 8002166:	e006      	b.n	8002176 <Settings_DrawMenu+0x10a>
		} else {
			snprintf(line1, sizeof(line1), "* Min Temp");
 8002168:	f107 0320 	add.w	r3, r7, #32
 800216c:	4a53      	ldr	r2, [pc, #332]	@ (80022bc <Settings_DrawMenu+0x250>)
 800216e:	2120      	movs	r1, #32
 8002170:	4618      	mov	r0, r3
 8002172:	f005 fb4d 	bl	8007810 <sniprintf>
		}

		snprintf(line2, sizeof(line2), "  %.1f degC", minTempC);
 8002176:	4b52      	ldr	r3, [pc, #328]	@ (80022c0 <Settings_DrawMenu+0x254>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe fa04 	bl	8000588 <__aeabi_f2d>
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	4638      	mov	r0, r7
 8002186:	e9cd 2300 	strd	r2, r3, [sp]
 800218a:	4a4e      	ldr	r2, [pc, #312]	@ (80022c4 <Settings_DrawMenu+0x258>)
 800218c:	2120      	movs	r1, #32
 800218e:	f005 fb3f 	bl	8007810 <sniprintf>
		//			snprintf(line1, sizeof(line1), "> Min Temp");
//			snprintf(line2, sizeof(line2), "  %.1f degC", minTempC);
		break;
 8002192:	e05f      	b.n	8002254 <Settings_DrawMenu+0x1e8>

	case MENU_ITEM_MOISTURE_MIN:
		if (editState == EDIT_STATE_NONE) {
 8002194:	4b3c      	ldr	r3, [pc, #240]	@ (8002288 <Settings_DrawMenu+0x21c>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d107      	bne.n	80021ac <Settings_DrawMenu+0x140>
			snprintf(line1, sizeof(line1), "> Moisture Min");
 800219c:	f107 0320 	add.w	r3, r7, #32
 80021a0:	4a49      	ldr	r2, [pc, #292]	@ (80022c8 <Settings_DrawMenu+0x25c>)
 80021a2:	2120      	movs	r1, #32
 80021a4:	4618      	mov	r0, r3
 80021a6:	f005 fb33 	bl	8007810 <sniprintf>
 80021aa:	e006      	b.n	80021ba <Settings_DrawMenu+0x14e>
		} else {
			snprintf(line1, sizeof(line1), "* Moisture Min");
 80021ac:	f107 0320 	add.w	r3, r7, #32
 80021b0:	4a46      	ldr	r2, [pc, #280]	@ (80022cc <Settings_DrawMenu+0x260>)
 80021b2:	2120      	movs	r1, #32
 80021b4:	4618      	mov	r0, r3
 80021b6:	f005 fb2b 	bl	8007810 <sniprintf>
		}

		snprintf(line2, sizeof(line2), "  %.1f %%", moistureMinPct);
 80021ba:	4b45      	ldr	r3, [pc, #276]	@ (80022d0 <Settings_DrawMenu+0x264>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4618      	mov	r0, r3
 80021c0:	f7fe f9e2 	bl	8000588 <__aeabi_f2d>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	4638      	mov	r0, r7
 80021ca:	e9cd 2300 	strd	r2, r3, [sp]
 80021ce:	4a41      	ldr	r2, [pc, #260]	@ (80022d4 <Settings_DrawMenu+0x268>)
 80021d0:	2120      	movs	r1, #32
 80021d2:	f005 fb1d 	bl	8007810 <sniprintf>
//			snprintf(line1, sizeof(line1), "> Moisture min");
//			snprintf(line2, sizeof(line2), "  %.1f %%", moistureMinPct);
		break;
 80021d6:	e03d      	b.n	8002254 <Settings_DrawMenu+0x1e8>

	case MENU_ITEM_MOISTURE_MAX:
		if (editState == EDIT_STATE_NONE) {
 80021d8:	4b2b      	ldr	r3, [pc, #172]	@ (8002288 <Settings_DrawMenu+0x21c>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d107      	bne.n	80021f0 <Settings_DrawMenu+0x184>
			snprintf(line1, sizeof(line1), "> Moisture Max");
 80021e0:	f107 0320 	add.w	r3, r7, #32
 80021e4:	4a3c      	ldr	r2, [pc, #240]	@ (80022d8 <Settings_DrawMenu+0x26c>)
 80021e6:	2120      	movs	r1, #32
 80021e8:	4618      	mov	r0, r3
 80021ea:	f005 fb11 	bl	8007810 <sniprintf>
 80021ee:	e006      	b.n	80021fe <Settings_DrawMenu+0x192>
		} else {
			snprintf(line1, sizeof(line1), "* Moisture Max");
 80021f0:	f107 0320 	add.w	r3, r7, #32
 80021f4:	4a39      	ldr	r2, [pc, #228]	@ (80022dc <Settings_DrawMenu+0x270>)
 80021f6:	2120      	movs	r1, #32
 80021f8:	4618      	mov	r0, r3
 80021fa:	f005 fb09 	bl	8007810 <sniprintf>
		}

		snprintf(line2, sizeof(line2), "  %.1f %%", moistureMaxPct);
 80021fe:	4b38      	ldr	r3, [pc, #224]	@ (80022e0 <Settings_DrawMenu+0x274>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4618      	mov	r0, r3
 8002204:	f7fe f9c0 	bl	8000588 <__aeabi_f2d>
 8002208:	4602      	mov	r2, r0
 800220a:	460b      	mov	r3, r1
 800220c:	4638      	mov	r0, r7
 800220e:	e9cd 2300 	strd	r2, r3, [sp]
 8002212:	4a30      	ldr	r2, [pc, #192]	@ (80022d4 <Settings_DrawMenu+0x268>)
 8002214:	2120      	movs	r1, #32
 8002216:	f005 fafb 	bl	8007810 <sniprintf>
//			snprintf(line1, sizeof(line1), "> Moisture max");
//			snprintf(line2, sizeof(line2), "  %.1f %%", moistureMaxPct);
		break;
 800221a:	e01b      	b.n	8002254 <Settings_DrawMenu+0x1e8>

	case MENU_ITEM_EXIT:
		snprintf(line1, sizeof(line1), "> Exit Settings");
 800221c:	f107 0320 	add.w	r3, r7, #32
 8002220:	4a30      	ldr	r2, [pc, #192]	@ (80022e4 <Settings_DrawMenu+0x278>)
 8002222:	2120      	movs	r1, #32
 8002224:	4618      	mov	r0, r3
 8002226:	f005 faf3 	bl	8007810 <sniprintf>
		snprintf(line2, sizeof(line2), "  Press select");
 800222a:	463b      	mov	r3, r7
 800222c:	4a2e      	ldr	r2, [pc, #184]	@ (80022e8 <Settings_DrawMenu+0x27c>)
 800222e:	2120      	movs	r1, #32
 8002230:	4618      	mov	r0, r3
 8002232:	f005 faed 	bl	8007810 <sniprintf>
//			snprintf(line1, sizeof(line1), "> Exit Settings");
//			snprintf(line2, sizeof(line2), "  Press left");
		break;
 8002236:	e00d      	b.n	8002254 <Settings_DrawMenu+0x1e8>

	default:
		snprintf(line1, sizeof(line1), "Settings");
 8002238:	f107 0320 	add.w	r3, r7, #32
 800223c:	4a2b      	ldr	r2, [pc, #172]	@ (80022ec <Settings_DrawMenu+0x280>)
 800223e:	2120      	movs	r1, #32
 8002240:	4618      	mov	r0, r3
 8002242:	f005 fae5 	bl	8007810 <sniprintf>
		snprintf(line2, sizeof(line2), " ");
 8002246:	463b      	mov	r3, r7
 8002248:	4a29      	ldr	r2, [pc, #164]	@ (80022f0 <Settings_DrawMenu+0x284>)
 800224a:	2120      	movs	r1, #32
 800224c:	4618      	mov	r0, r3
 800224e:	f005 fadf 	bl	8007810 <sniprintf>
		break;
 8002252:	bf00      	nop
	}

	lcd_setString(0, 0, line1, LCD_FONT_8, false);
 8002254:	f107 0220 	add.w	r2, r7, #32
 8002258:	2300      	movs	r3, #0
 800225a:	9300      	str	r3, [sp, #0]
 800225c:	2300      	movs	r3, #0
 800225e:	2100      	movs	r1, #0
 8002260:	2000      	movs	r0, #0
 8002262:	f004 fc91 	bl	8006b88 <lcd_setString>
	lcd_setString(0, 12, line2, LCD_FONT_8, false);
 8002266:	463a      	mov	r2, r7
 8002268:	2300      	movs	r3, #0
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	2300      	movs	r3, #0
 800226e:	210c      	movs	r1, #12
 8002270:	2000      	movs	r0, #0
 8002272:	f004 fc89 	bl	8006b88 <lcd_setString>
	lcd_show();
 8002276:	f004 fcb9 	bl	8006bec <lcd_show>
}
 800227a:	bf00      	nop
 800227c:	3740      	adds	r7, #64	@ 0x40
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20002cf8 	.word	0x20002cf8
 8002288:	20002cfa 	.word	0x20002cfa
 800228c:	08009b64 	.word	0x08009b64
 8002290:	08009b78 	.word	0x08009b78
 8002294:	08009b88 	.word	0x08009b88
 8002298:	20000004 	.word	0x20000004
 800229c:	20000005 	.word	0x20000005
 80022a0:	08009b98 	.word	0x08009b98
 80022a4:	08009bac 	.word	0x08009bac
 80022a8:	08009bc0 	.word	0x08009bc0
 80022ac:	08009bd0 	.word	0x08009bd0
 80022b0:	20000006 	.word	0x20000006
 80022b4:	20000007 	.word	0x20000007
 80022b8:	08009be0 	.word	0x08009be0
 80022bc:	08009bec 	.word	0x08009bec
 80022c0:	20000008 	.word	0x20000008
 80022c4:	08009bf8 	.word	0x08009bf8
 80022c8:	08009c04 	.word	0x08009c04
 80022cc:	08009c14 	.word	0x08009c14
 80022d0:	2000000c 	.word	0x2000000c
 80022d4:	08009c24 	.word	0x08009c24
 80022d8:	08009c30 	.word	0x08009c30
 80022dc:	08009c40 	.word	0x08009c40
 80022e0:	20000010 	.word	0x20000010
 80022e4:	08009c50 	.word	0x08009c50
 80022e8:	08009c60 	.word	0x08009c60
 80022ec:	08009c70 	.word	0x08009c70
 80022f0:	08009c7c 	.word	0x08009c7c

080022f4 <takeSelectClick>:
//		} else if (GPIO_Pin == BTN_RIGHT_Pin
//				&& pressed(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)) {
//			rightClick = 1;
//		}

static bool takeSelectClick(void) {
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
	if (selectClick) {
 80022f8:	4b07      	ldr	r3, [pc, #28]	@ (8002318 <takeSelectClick+0x24>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d004      	beq.n	800230c <takeSelectClick+0x18>
		selectClick = 0;
 8002302:	4b05      	ldr	r3, [pc, #20]	@ (8002318 <takeSelectClick+0x24>)
 8002304:	2200      	movs	r2, #0
 8002306:	701a      	strb	r2, [r3, #0]
		return true;
 8002308:	2301      	movs	r3, #1
 800230a:	e000      	b.n	800230e <takeSelectClick+0x1a>
	}
	return false;
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr
 8002318:	20002cfb 	.word	0x20002cfb

0800231c <takeUpClick>:
static bool takeUpClick(void) {
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
	if (upClick) {
 8002320:	4b07      	ldr	r3, [pc, #28]	@ (8002340 <takeUpClick+0x24>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	b2db      	uxtb	r3, r3
 8002326:	2b00      	cmp	r3, #0
 8002328:	d004      	beq.n	8002334 <takeUpClick+0x18>
		upClick = 0;
 800232a:	4b05      	ldr	r3, [pc, #20]	@ (8002340 <takeUpClick+0x24>)
 800232c:	2200      	movs	r2, #0
 800232e:	701a      	strb	r2, [r3, #0]
		return true;
 8002330:	2301      	movs	r3, #1
 8002332:	e000      	b.n	8002336 <takeUpClick+0x1a>
	}
	return false;
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	20002cfc 	.word	0x20002cfc

08002344 <takeDownClick>:
static bool takeDownClick(void) {
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
	if (downClick) {
 8002348:	4b07      	ldr	r3, [pc, #28]	@ (8002368 <takeDownClick+0x24>)
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d004      	beq.n	800235c <takeDownClick+0x18>
		downClick = 0;
 8002352:	4b05      	ldr	r3, [pc, #20]	@ (8002368 <takeDownClick+0x24>)
 8002354:	2200      	movs	r2, #0
 8002356:	701a      	strb	r2, [r3, #0]
		return true;
 8002358:	2301      	movs	r3, #1
 800235a:	e000      	b.n	800235e <takeDownClick+0x1a>
	}
	return false;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	20002cfd 	.word	0x20002cfd

0800236c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002370:	4b18      	ldr	r3, [pc, #96]	@ (80023d4 <MX_SPI1_Init+0x68>)
 8002372:	4a19      	ldr	r2, [pc, #100]	@ (80023d8 <MX_SPI1_Init+0x6c>)
 8002374:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002376:	4b17      	ldr	r3, [pc, #92]	@ (80023d4 <MX_SPI1_Init+0x68>)
 8002378:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800237c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800237e:	4b15      	ldr	r3, [pc, #84]	@ (80023d4 <MX_SPI1_Init+0x68>)
 8002380:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002384:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002386:	4b13      	ldr	r3, [pc, #76]	@ (80023d4 <MX_SPI1_Init+0x68>)
 8002388:	2200      	movs	r2, #0
 800238a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800238c:	4b11      	ldr	r3, [pc, #68]	@ (80023d4 <MX_SPI1_Init+0x68>)
 800238e:	2200      	movs	r2, #0
 8002390:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002392:	4b10      	ldr	r3, [pc, #64]	@ (80023d4 <MX_SPI1_Init+0x68>)
 8002394:	2200      	movs	r2, #0
 8002396:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002398:	4b0e      	ldr	r3, [pc, #56]	@ (80023d4 <MX_SPI1_Init+0x68>)
 800239a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800239e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80023a0:	4b0c      	ldr	r3, [pc, #48]	@ (80023d4 <MX_SPI1_Init+0x68>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023a6:	4b0b      	ldr	r3, [pc, #44]	@ (80023d4 <MX_SPI1_Init+0x68>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80023ac:	4b09      	ldr	r3, [pc, #36]	@ (80023d4 <MX_SPI1_Init+0x68>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023b2:	4b08      	ldr	r3, [pc, #32]	@ (80023d4 <MX_SPI1_Init+0x68>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80023b8:	4b06      	ldr	r3, [pc, #24]	@ (80023d4 <MX_SPI1_Init+0x68>)
 80023ba:	220a      	movs	r2, #10
 80023bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80023be:	4805      	ldr	r0, [pc, #20]	@ (80023d4 <MX_SPI1_Init+0x68>)
 80023c0:	f003 fbbe 	bl	8005b40 <HAL_SPI_Init>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80023ca:	f7ff fb71 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20002d00 	.word	0x20002d00
 80023d8:	40013000 	.word	0x40013000

080023dc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b08a      	sub	sp, #40	@ 0x28
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e4:	f107 0314 	add.w	r3, r7, #20
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a19      	ldr	r2, [pc, #100]	@ (8002460 <HAL_SPI_MspInit+0x84>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d12b      	bne.n	8002456 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023fe:	2300      	movs	r3, #0
 8002400:	613b      	str	r3, [r7, #16]
 8002402:	4b18      	ldr	r3, [pc, #96]	@ (8002464 <HAL_SPI_MspInit+0x88>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002406:	4a17      	ldr	r2, [pc, #92]	@ (8002464 <HAL_SPI_MspInit+0x88>)
 8002408:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800240c:	6453      	str	r3, [r2, #68]	@ 0x44
 800240e:	4b15      	ldr	r3, [pc, #84]	@ (8002464 <HAL_SPI_MspInit+0x88>)
 8002410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002412:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002416:	613b      	str	r3, [r7, #16]
 8002418:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
 800241e:	4b11      	ldr	r3, [pc, #68]	@ (8002464 <HAL_SPI_MspInit+0x88>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	4a10      	ldr	r2, [pc, #64]	@ (8002464 <HAL_SPI_MspInit+0x88>)
 8002424:	f043 0301 	orr.w	r3, r3, #1
 8002428:	6313      	str	r3, [r2, #48]	@ 0x30
 800242a:	4b0e      	ldr	r3, [pc, #56]	@ (8002464 <HAL_SPI_MspInit+0x88>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 8002436:	23a0      	movs	r3, #160	@ 0xa0
 8002438:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243a:	2302      	movs	r3, #2
 800243c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243e:	2300      	movs	r3, #0
 8002440:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002442:	2303      	movs	r3, #3
 8002444:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002446:	2305      	movs	r3, #5
 8002448:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800244a:	f107 0314 	add.w	r3, r7, #20
 800244e:	4619      	mov	r1, r3
 8002450:	4805      	ldr	r0, [pc, #20]	@ (8002468 <HAL_SPI_MspInit+0x8c>)
 8002452:	f000 ff47 	bl	80032e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002456:	bf00      	nop
 8002458:	3728      	adds	r7, #40	@ 0x28
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	40013000 	.word	0x40013000
 8002464:	40023800 	.word	0x40023800
 8002468:	40020000 	.word	0x40020000

0800246c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	607b      	str	r3, [r7, #4]
 8002476:	4b10      	ldr	r3, [pc, #64]	@ (80024b8 <HAL_MspInit+0x4c>)
 8002478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247a:	4a0f      	ldr	r2, [pc, #60]	@ (80024b8 <HAL_MspInit+0x4c>)
 800247c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002480:	6453      	str	r3, [r2, #68]	@ 0x44
 8002482:	4b0d      	ldr	r3, [pc, #52]	@ (80024b8 <HAL_MspInit+0x4c>)
 8002484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002486:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800248a:	607b      	str	r3, [r7, #4]
 800248c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800248e:	2300      	movs	r3, #0
 8002490:	603b      	str	r3, [r7, #0]
 8002492:	4b09      	ldr	r3, [pc, #36]	@ (80024b8 <HAL_MspInit+0x4c>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002496:	4a08      	ldr	r2, [pc, #32]	@ (80024b8 <HAL_MspInit+0x4c>)
 8002498:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800249c:	6413      	str	r3, [r2, #64]	@ 0x40
 800249e:	4b06      	ldr	r3, [pc, #24]	@ (80024b8 <HAL_MspInit+0x4c>)
 80024a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024a6:	603b      	str	r3, [r7, #0]
 80024a8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80024aa:	2007      	movs	r0, #7
 80024ac:	f000 fee6 	bl	800327c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024b0:	bf00      	nop
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40023800 	.word	0x40023800

080024bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024c0:	bf00      	nop
 80024c2:	e7fd      	b.n	80024c0 <NMI_Handler+0x4>

080024c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024c8:	bf00      	nop
 80024ca:	e7fd      	b.n	80024c8 <HardFault_Handler+0x4>

080024cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d0:	bf00      	nop
 80024d2:	e7fd      	b.n	80024d0 <MemManage_Handler+0x4>

080024d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <BusFault_Handler+0x4>

080024dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024e0:	bf00      	nop
 80024e2:	e7fd      	b.n	80024e0 <UsageFault_Handler+0x4>

080024e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024e8:	bf00      	nop
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr

080024f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024f2:	b480      	push	{r7}
 80024f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr

0800250e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002512:	f000 f9ad 	bl	8002870 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002516:	bf00      	nop
 8002518:	bd80      	pop	{r7, pc}

0800251a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800251a:	b480      	push	{r7}
 800251c:	af00      	add	r7, sp, #0
  return 1;
 800251e:	2301      	movs	r3, #1
}
 8002520:	4618      	mov	r0, r3
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr

0800252a <_kill>:

int _kill(int pid, int sig)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	b082      	sub	sp, #8
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
 8002532:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002534:	f005 facc 	bl	8007ad0 <__errno>
 8002538:	4603      	mov	r3, r0
 800253a:	2216      	movs	r2, #22
 800253c:	601a      	str	r2, [r3, #0]
  return -1;
 800253e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}

0800254a <_exit>:

void _exit (int status)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b082      	sub	sp, #8
 800254e:	af00      	add	r7, sp, #0
 8002550:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002552:	f04f 31ff 	mov.w	r1, #4294967295
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f7ff ffe7 	bl	800252a <_kill>
  while (1) {}    /* Make sure we hang here */
 800255c:	bf00      	nop
 800255e:	e7fd      	b.n	800255c <_exit+0x12>

08002560 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800256c:	2300      	movs	r3, #0
 800256e:	617b      	str	r3, [r7, #20]
 8002570:	e00a      	b.n	8002588 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002572:	f3af 8000 	nop.w
 8002576:	4601      	mov	r1, r0
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	1c5a      	adds	r2, r3, #1
 800257c:	60ba      	str	r2, [r7, #8]
 800257e:	b2ca      	uxtb	r2, r1
 8002580:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	3301      	adds	r3, #1
 8002586:	617b      	str	r3, [r7, #20]
 8002588:	697a      	ldr	r2, [r7, #20]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	429a      	cmp	r2, r3
 800258e:	dbf0      	blt.n	8002572 <_read+0x12>
  }

  return len;
 8002590:	687b      	ldr	r3, [r7, #4]
}
 8002592:	4618      	mov	r0, r3
 8002594:	3718      	adds	r7, #24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <_close>:
  }
  return len;
}

int _close(int file)
{
 800259a:	b480      	push	{r7}
 800259c:	b083      	sub	sp, #12
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	370c      	adds	r7, #12
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr

080025b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025b2:	b480      	push	{r7}
 80025b4:	b083      	sub	sp, #12
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
 80025ba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025c2:	605a      	str	r2, [r3, #4]
  return 0;
 80025c4:	2300      	movs	r3, #0
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr

080025d2 <_isatty>:

int _isatty(int file)
{
 80025d2:	b480      	push	{r7}
 80025d4:	b083      	sub	sp, #12
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025da:	2301      	movs	r3, #1
}
 80025dc:	4618      	mov	r0, r3
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3714      	adds	r7, #20
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
	...

08002604 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b086      	sub	sp, #24
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800260c:	4a14      	ldr	r2, [pc, #80]	@ (8002660 <_sbrk+0x5c>)
 800260e:	4b15      	ldr	r3, [pc, #84]	@ (8002664 <_sbrk+0x60>)
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002618:	4b13      	ldr	r3, [pc, #76]	@ (8002668 <_sbrk+0x64>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d102      	bne.n	8002626 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002620:	4b11      	ldr	r3, [pc, #68]	@ (8002668 <_sbrk+0x64>)
 8002622:	4a12      	ldr	r2, [pc, #72]	@ (800266c <_sbrk+0x68>)
 8002624:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002626:	4b10      	ldr	r3, [pc, #64]	@ (8002668 <_sbrk+0x64>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4413      	add	r3, r2
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	429a      	cmp	r2, r3
 8002632:	d207      	bcs.n	8002644 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002634:	f005 fa4c 	bl	8007ad0 <__errno>
 8002638:	4603      	mov	r3, r0
 800263a:	220c      	movs	r2, #12
 800263c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800263e:	f04f 33ff 	mov.w	r3, #4294967295
 8002642:	e009      	b.n	8002658 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002644:	4b08      	ldr	r3, [pc, #32]	@ (8002668 <_sbrk+0x64>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800264a:	4b07      	ldr	r3, [pc, #28]	@ (8002668 <_sbrk+0x64>)
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4413      	add	r3, r2
 8002652:	4a05      	ldr	r2, [pc, #20]	@ (8002668 <_sbrk+0x64>)
 8002654:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002656:	68fb      	ldr	r3, [r7, #12]
}
 8002658:	4618      	mov	r0, r3
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	20020000 	.word	0x20020000
 8002664:	00000400 	.word	0x00000400
 8002668:	20002d58 	.word	0x20002d58
 800266c:	200030f8 	.word	0x200030f8

08002670 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002674:	4b06      	ldr	r3, [pc, #24]	@ (8002690 <SystemInit+0x20>)
 8002676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800267a:	4a05      	ldr	r2, [pc, #20]	@ (8002690 <SystemInit+0x20>)
 800267c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002684:	bf00      	nop
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	e000ed00 	.word	0xe000ed00

08002694 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002698:	4b11      	ldr	r3, [pc, #68]	@ (80026e0 <MX_USART2_UART_Init+0x4c>)
 800269a:	4a12      	ldr	r2, [pc, #72]	@ (80026e4 <MX_USART2_UART_Init+0x50>)
 800269c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800269e:	4b10      	ldr	r3, [pc, #64]	@ (80026e0 <MX_USART2_UART_Init+0x4c>)
 80026a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80026a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026a6:	4b0e      	ldr	r3, [pc, #56]	@ (80026e0 <MX_USART2_UART_Init+0x4c>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026ac:	4b0c      	ldr	r3, [pc, #48]	@ (80026e0 <MX_USART2_UART_Init+0x4c>)
 80026ae:	2200      	movs	r2, #0
 80026b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026b2:	4b0b      	ldr	r3, [pc, #44]	@ (80026e0 <MX_USART2_UART_Init+0x4c>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026b8:	4b09      	ldr	r3, [pc, #36]	@ (80026e0 <MX_USART2_UART_Init+0x4c>)
 80026ba:	220c      	movs	r2, #12
 80026bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026be:	4b08      	ldr	r3, [pc, #32]	@ (80026e0 <MX_USART2_UART_Init+0x4c>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026c4:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <MX_USART2_UART_Init+0x4c>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026ca:	4805      	ldr	r0, [pc, #20]	@ (80026e0 <MX_USART2_UART_Init+0x4c>)
 80026cc:	f003 fce2 	bl	8006094 <HAL_UART_Init>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80026d6:	f7ff f9eb 	bl	8001ab0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	20002d5c 	.word	0x20002d5c
 80026e4:	40004400 	.word	0x40004400

080026e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b08a      	sub	sp, #40	@ 0x28
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f0:	f107 0314 	add.w	r3, r7, #20
 80026f4:	2200      	movs	r2, #0
 80026f6:	601a      	str	r2, [r3, #0]
 80026f8:	605a      	str	r2, [r3, #4]
 80026fa:	609a      	str	r2, [r3, #8]
 80026fc:	60da      	str	r2, [r3, #12]
 80026fe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a19      	ldr	r2, [pc, #100]	@ (800276c <HAL_UART_MspInit+0x84>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d12b      	bne.n	8002762 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800270a:	2300      	movs	r3, #0
 800270c:	613b      	str	r3, [r7, #16]
 800270e:	4b18      	ldr	r3, [pc, #96]	@ (8002770 <HAL_UART_MspInit+0x88>)
 8002710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002712:	4a17      	ldr	r2, [pc, #92]	@ (8002770 <HAL_UART_MspInit+0x88>)
 8002714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002718:	6413      	str	r3, [r2, #64]	@ 0x40
 800271a:	4b15      	ldr	r3, [pc, #84]	@ (8002770 <HAL_UART_MspInit+0x88>)
 800271c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800271e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002722:	613b      	str	r3, [r7, #16]
 8002724:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	4b11      	ldr	r3, [pc, #68]	@ (8002770 <HAL_UART_MspInit+0x88>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272e:	4a10      	ldr	r2, [pc, #64]	@ (8002770 <HAL_UART_MspInit+0x88>)
 8002730:	f043 0301 	orr.w	r3, r3, #1
 8002734:	6313      	str	r3, [r2, #48]	@ 0x30
 8002736:	4b0e      	ldr	r3, [pc, #56]	@ (8002770 <HAL_UART_MspInit+0x88>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273a:	f003 0301 	and.w	r3, r3, #1
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002742:	230c      	movs	r3, #12
 8002744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002746:	2302      	movs	r3, #2
 8002748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274a:	2300      	movs	r3, #0
 800274c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800274e:	2303      	movs	r3, #3
 8002750:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002752:	2307      	movs	r3, #7
 8002754:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002756:	f107 0314 	add.w	r3, r7, #20
 800275a:	4619      	mov	r1, r3
 800275c:	4805      	ldr	r0, [pc, #20]	@ (8002774 <HAL_UART_MspInit+0x8c>)
 800275e:	f000 fdc1 	bl	80032e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002762:	bf00      	nop
 8002764:	3728      	adds	r7, #40	@ 0x28
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	40004400 	.word	0x40004400
 8002770:	40023800 	.word	0x40023800
 8002774:	40020000 	.word	0x40020000

08002778 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002778:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027b0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800277c:	f7ff ff78 	bl	8002670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002780:	480c      	ldr	r0, [pc, #48]	@ (80027b4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002782:	490d      	ldr	r1, [pc, #52]	@ (80027b8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002784:	4a0d      	ldr	r2, [pc, #52]	@ (80027bc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002786:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002788:	e002      	b.n	8002790 <LoopCopyDataInit>

0800278a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800278a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800278c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800278e:	3304      	adds	r3, #4

08002790 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002790:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002792:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002794:	d3f9      	bcc.n	800278a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002796:	4a0a      	ldr	r2, [pc, #40]	@ (80027c0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002798:	4c0a      	ldr	r4, [pc, #40]	@ (80027c4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800279a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800279c:	e001      	b.n	80027a2 <LoopFillZerobss>

0800279e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800279e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027a0:	3204      	adds	r2, #4

080027a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027a4:	d3fb      	bcc.n	800279e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80027a6:	f005 f999 	bl	8007adc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027aa:	f7ff f8d9 	bl	8001960 <main>
  bx  lr    
 80027ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80027b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027b8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80027bc:	0800a3bc 	.word	0x0800a3bc
  ldr r2, =_sbss
 80027c0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80027c4:	200030f4 	.word	0x200030f4

080027c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027c8:	e7fe      	b.n	80027c8 <ADC_IRQHandler>
	...

080027cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027d0:	4b0e      	ldr	r3, [pc, #56]	@ (800280c <HAL_Init+0x40>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a0d      	ldr	r2, [pc, #52]	@ (800280c <HAL_Init+0x40>)
 80027d6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027dc:	4b0b      	ldr	r3, [pc, #44]	@ (800280c <HAL_Init+0x40>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a0a      	ldr	r2, [pc, #40]	@ (800280c <HAL_Init+0x40>)
 80027e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027e8:	4b08      	ldr	r3, [pc, #32]	@ (800280c <HAL_Init+0x40>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a07      	ldr	r2, [pc, #28]	@ (800280c <HAL_Init+0x40>)
 80027ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027f4:	2003      	movs	r0, #3
 80027f6:	f000 fd41 	bl	800327c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027fa:	2000      	movs	r0, #0
 80027fc:	f000 f808 	bl	8002810 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002800:	f7ff fe34 	bl	800246c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002804:	2300      	movs	r3, #0
}
 8002806:	4618      	mov	r0, r3
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	40023c00 	.word	0x40023c00

08002810 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002818:	4b12      	ldr	r3, [pc, #72]	@ (8002864 <HAL_InitTick+0x54>)
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	4b12      	ldr	r3, [pc, #72]	@ (8002868 <HAL_InitTick+0x58>)
 800281e:	781b      	ldrb	r3, [r3, #0]
 8002820:	4619      	mov	r1, r3
 8002822:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002826:	fbb3 f3f1 	udiv	r3, r3, r1
 800282a:	fbb2 f3f3 	udiv	r3, r2, r3
 800282e:	4618      	mov	r0, r3
 8002830:	f000 fd4b 	bl	80032ca <HAL_SYSTICK_Config>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e00e      	b.n	800285c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2b0f      	cmp	r3, #15
 8002842:	d80a      	bhi.n	800285a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002844:	2200      	movs	r2, #0
 8002846:	6879      	ldr	r1, [r7, #4]
 8002848:	f04f 30ff 	mov.w	r0, #4294967295
 800284c:	f000 fd21 	bl	8003292 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002850:	4a06      	ldr	r2, [pc, #24]	@ (800286c <HAL_InitTick+0x5c>)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002856:	2300      	movs	r3, #0
 8002858:	e000      	b.n	800285c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
}
 800285c:	4618      	mov	r0, r3
 800285e:	3708      	adds	r7, #8
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	20000014 	.word	0x20000014
 8002868:	2000001c 	.word	0x2000001c
 800286c:	20000018 	.word	0x20000018

08002870 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002874:	4b06      	ldr	r3, [pc, #24]	@ (8002890 <HAL_IncTick+0x20>)
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	461a      	mov	r2, r3
 800287a:	4b06      	ldr	r3, [pc, #24]	@ (8002894 <HAL_IncTick+0x24>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4413      	add	r3, r2
 8002880:	4a04      	ldr	r2, [pc, #16]	@ (8002894 <HAL_IncTick+0x24>)
 8002882:	6013      	str	r3, [r2, #0]
}
 8002884:	bf00      	nop
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	2000001c 	.word	0x2000001c
 8002894:	20002da4 	.word	0x20002da4

08002898 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  return uwTick;
 800289c:	4b03      	ldr	r3, [pc, #12]	@ (80028ac <HAL_GetTick+0x14>)
 800289e:	681b      	ldr	r3, [r3, #0]
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	20002da4 	.word	0x20002da4

080028b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b084      	sub	sp, #16
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028b8:	f7ff ffee 	bl	8002898 <HAL_GetTick>
 80028bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c8:	d005      	beq.n	80028d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028ca:	4b0a      	ldr	r3, [pc, #40]	@ (80028f4 <HAL_Delay+0x44>)
 80028cc:	781b      	ldrb	r3, [r3, #0]
 80028ce:	461a      	mov	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4413      	add	r3, r2
 80028d4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80028d6:	bf00      	nop
 80028d8:	f7ff ffde 	bl	8002898 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d8f7      	bhi.n	80028d8 <HAL_Delay+0x28>
  {
  }
}
 80028e8:	bf00      	nop
 80028ea:	bf00      	nop
 80028ec:	3710      	adds	r7, #16
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	2000001c 	.word	0x2000001c

080028f8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002900:	2300      	movs	r3, #0
 8002902:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d101      	bne.n	800290e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e033      	b.n	8002976 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002912:	2b00      	cmp	r3, #0
 8002914:	d109      	bne.n	800292a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f7fe fb4e 	bl	8000fb8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292e:	f003 0310 	and.w	r3, r3, #16
 8002932:	2b00      	cmp	r3, #0
 8002934:	d118      	bne.n	8002968 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800293a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800293e:	f023 0302 	bic.w	r3, r3, #2
 8002942:	f043 0202 	orr.w	r2, r3, #2
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 fae8 	bl	8002f20 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295a:	f023 0303 	bic.w	r3, r3, #3
 800295e:	f043 0201 	orr.w	r2, r3, #1
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	641a      	str	r2, [r3, #64]	@ 0x40
 8002966:	e001      	b.n	800296c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002974:	7bfb      	ldrb	r3, [r7, #15]
}
 8002976:	4618      	mov	r0, r3
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
	...

08002980 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002988:	2300      	movs	r3, #0
 800298a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002992:	2b01      	cmp	r3, #1
 8002994:	d101      	bne.n	800299a <HAL_ADC_Start+0x1a>
 8002996:	2302      	movs	r3, #2
 8002998:	e0b2      	b.n	8002b00 <HAL_ADC_Start+0x180>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2201      	movs	r2, #1
 800299e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f003 0301 	and.w	r3, r3, #1
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d018      	beq.n	80029e2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	689a      	ldr	r2, [r3, #8]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f042 0201 	orr.w	r2, r2, #1
 80029be:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80029c0:	4b52      	ldr	r3, [pc, #328]	@ (8002b0c <HAL_ADC_Start+0x18c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a52      	ldr	r2, [pc, #328]	@ (8002b10 <HAL_ADC_Start+0x190>)
 80029c6:	fba2 2303 	umull	r2, r3, r2, r3
 80029ca:	0c9a      	lsrs	r2, r3, #18
 80029cc:	4613      	mov	r3, r2
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	4413      	add	r3, r2
 80029d2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80029d4:	e002      	b.n	80029dc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	3b01      	subs	r3, #1
 80029da:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1f9      	bne.n	80029d6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f003 0301 	and.w	r3, r3, #1
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d17a      	bne.n	8002ae6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80029f8:	f023 0301 	bic.w	r3, r3, #1
 80029fc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d007      	beq.n	8002a22 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a1a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a2e:	d106      	bne.n	8002a3e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a34:	f023 0206 	bic.w	r2, r3, #6
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	645a      	str	r2, [r3, #68]	@ 0x44
 8002a3c:	e002      	b.n	8002a44 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a4c:	4b31      	ldr	r3, [pc, #196]	@ (8002b14 <HAL_ADC_Start+0x194>)
 8002a4e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002a58:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f003 031f 	and.w	r3, r3, #31
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d12a      	bne.n	8002abc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a2b      	ldr	r2, [pc, #172]	@ (8002b18 <HAL_ADC_Start+0x198>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d015      	beq.n	8002a9c <HAL_ADC_Start+0x11c>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a29      	ldr	r2, [pc, #164]	@ (8002b1c <HAL_ADC_Start+0x19c>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d105      	bne.n	8002a86 <HAL_ADC_Start+0x106>
 8002a7a:	4b26      	ldr	r3, [pc, #152]	@ (8002b14 <HAL_ADC_Start+0x194>)
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	f003 031f 	and.w	r3, r3, #31
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d00a      	beq.n	8002a9c <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a25      	ldr	r2, [pc, #148]	@ (8002b20 <HAL_ADC_Start+0x1a0>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d136      	bne.n	8002afe <HAL_ADC_Start+0x17e>
 8002a90:	4b20      	ldr	r3, [pc, #128]	@ (8002b14 <HAL_ADC_Start+0x194>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 0310 	and.w	r3, r3, #16
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d130      	bne.n	8002afe <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d129      	bne.n	8002afe <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ab8:	609a      	str	r2, [r3, #8]
 8002aba:	e020      	b.n	8002afe <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a15      	ldr	r2, [pc, #84]	@ (8002b18 <HAL_ADC_Start+0x198>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d11b      	bne.n	8002afe <HAL_ADC_Start+0x17e>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d114      	bne.n	8002afe <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	689a      	ldr	r2, [r3, #8]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ae2:	609a      	str	r2, [r3, #8]
 8002ae4:	e00b      	b.n	8002afe <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aea:	f043 0210 	orr.w	r2, r3, #16
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002af6:	f043 0201 	orr.w	r2, r3, #1
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr
 8002b0c:	20000014 	.word	0x20000014
 8002b10:	431bde83 	.word	0x431bde83
 8002b14:	40012300 	.word	0x40012300
 8002b18:	40012000 	.word	0x40012000
 8002b1c:	40012100 	.word	0x40012100
 8002b20:	40012200 	.word	0x40012200

08002b24 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d101      	bne.n	8002b3a <HAL_ADC_Stop+0x16>
 8002b36:	2302      	movs	r3, #2
 8002b38:	e021      	b.n	8002b7e <HAL_ADC_Stop+0x5a>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	689a      	ldr	r2, [r3, #8]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f022 0201 	bic.w	r2, r2, #1
 8002b50:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f003 0301 	and.w	r3, r3, #1
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d109      	bne.n	8002b74 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b64:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b68:	f023 0301 	bic.w	r3, r3, #1
 8002b6c:	f043 0201 	orr.w	r2, r3, #1
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002b8a:	b580      	push	{r7, lr}
 8002b8c:	b084      	sub	sp, #16
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
 8002b92:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002b94:	2300      	movs	r3, #0
 8002b96:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ba6:	d113      	bne.n	8002bd0 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002bb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002bb6:	d10b      	bne.n	8002bd0 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbc:	f043 0220 	orr.w	r2, r3, #32
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e063      	b.n	8002c98 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bd0:	f7ff fe62 	bl	8002898 <HAL_GetTick>
 8002bd4:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002bd6:	e021      	b.n	8002c1c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bde:	d01d      	beq.n	8002c1c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d007      	beq.n	8002bf6 <HAL_ADC_PollForConversion+0x6c>
 8002be6:	f7ff fe57 	bl	8002898 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	683a      	ldr	r2, [r7, #0]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d212      	bcs.n	8002c1c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0302 	and.w	r3, r3, #2
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d00b      	beq.n	8002c1c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c08:	f043 0204 	orr.w	r2, r3, #4
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e03d      	b.n	8002c98 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d1d6      	bne.n	8002bd8 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f06f 0212 	mvn.w	r2, #18
 8002c32:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c38:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d123      	bne.n	8002c96 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d11f      	bne.n	8002c96 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c5c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d006      	beq.n	8002c72 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d111      	bne.n	8002c96 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d105      	bne.n	8002c96 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c8e:	f043 0201 	orr.w	r2, r3, #1
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3710      	adds	r7, #16
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
	...

08002cbc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d101      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x1c>
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	e113      	b.n	8002f00 <HAL_ADC_ConfigChannel+0x244>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2b09      	cmp	r3, #9
 8002ce6:	d925      	bls.n	8002d34 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68d9      	ldr	r1, [r3, #12]
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	4613      	mov	r3, r2
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	4413      	add	r3, r2
 8002cfc:	3b1e      	subs	r3, #30
 8002cfe:	2207      	movs	r2, #7
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	43da      	mvns	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	400a      	ands	r2, r1
 8002d0c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68d9      	ldr	r1, [r3, #12]
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	689a      	ldr	r2, [r3, #8]
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	4618      	mov	r0, r3
 8002d20:	4603      	mov	r3, r0
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	4403      	add	r3, r0
 8002d26:	3b1e      	subs	r3, #30
 8002d28:	409a      	lsls	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	60da      	str	r2, [r3, #12]
 8002d32:	e022      	b.n	8002d7a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	6919      	ldr	r1, [r3, #16]
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	461a      	mov	r2, r3
 8002d42:	4613      	mov	r3, r2
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	4413      	add	r3, r2
 8002d48:	2207      	movs	r2, #7
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	43da      	mvns	r2, r3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	400a      	ands	r2, r1
 8002d56:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6919      	ldr	r1, [r3, #16]
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	689a      	ldr	r2, [r3, #8]
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	4618      	mov	r0, r3
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	4403      	add	r3, r0
 8002d70:	409a      	lsls	r2, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	430a      	orrs	r2, r1
 8002d78:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	2b06      	cmp	r3, #6
 8002d80:	d824      	bhi.n	8002dcc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685a      	ldr	r2, [r3, #4]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	009b      	lsls	r3, r3, #2
 8002d90:	4413      	add	r3, r2
 8002d92:	3b05      	subs	r3, #5
 8002d94:	221f      	movs	r2, #31
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	43da      	mvns	r2, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	400a      	ands	r2, r1
 8002da2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	4618      	mov	r0, r3
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685a      	ldr	r2, [r3, #4]
 8002db6:	4613      	mov	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4413      	add	r3, r2
 8002dbc:	3b05      	subs	r3, #5
 8002dbe:	fa00 f203 	lsl.w	r2, r0, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002dca:	e04c      	b.n	8002e66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	2b0c      	cmp	r3, #12
 8002dd2:	d824      	bhi.n	8002e1e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	4613      	mov	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	4413      	add	r3, r2
 8002de4:	3b23      	subs	r3, #35	@ 0x23
 8002de6:	221f      	movs	r2, #31
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	43da      	mvns	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	400a      	ands	r2, r1
 8002df4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	4618      	mov	r0, r3
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	4413      	add	r3, r2
 8002e0e:	3b23      	subs	r3, #35	@ 0x23
 8002e10:	fa00 f203 	lsl.w	r2, r0, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e1c:	e023      	b.n	8002e66 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	4413      	add	r3, r2
 8002e2e:	3b41      	subs	r3, #65	@ 0x41
 8002e30:	221f      	movs	r2, #31
 8002e32:	fa02 f303 	lsl.w	r3, r2, r3
 8002e36:	43da      	mvns	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	400a      	ands	r2, r1
 8002e3e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685a      	ldr	r2, [r3, #4]
 8002e52:	4613      	mov	r3, r2
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	4413      	add	r3, r2
 8002e58:	3b41      	subs	r3, #65	@ 0x41
 8002e5a:	fa00 f203 	lsl.w	r2, r0, r3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	430a      	orrs	r2, r1
 8002e64:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e66:	4b29      	ldr	r3, [pc, #164]	@ (8002f0c <HAL_ADC_ConfigChannel+0x250>)
 8002e68:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a28      	ldr	r2, [pc, #160]	@ (8002f10 <HAL_ADC_ConfigChannel+0x254>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d10f      	bne.n	8002e94 <HAL_ADC_ConfigChannel+0x1d8>
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2b12      	cmp	r3, #18
 8002e7a:	d10b      	bne.n	8002e94 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a1d      	ldr	r2, [pc, #116]	@ (8002f10 <HAL_ADC_ConfigChannel+0x254>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d12b      	bne.n	8002ef6 <HAL_ADC_ConfigChannel+0x23a>
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a1c      	ldr	r2, [pc, #112]	@ (8002f14 <HAL_ADC_ConfigChannel+0x258>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d003      	beq.n	8002eb0 <HAL_ADC_ConfigChannel+0x1f4>
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2b11      	cmp	r3, #17
 8002eae:	d122      	bne.n	8002ef6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a11      	ldr	r2, [pc, #68]	@ (8002f14 <HAL_ADC_ConfigChannel+0x258>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d111      	bne.n	8002ef6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002ed2:	4b11      	ldr	r3, [pc, #68]	@ (8002f18 <HAL_ADC_ConfigChannel+0x25c>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a11      	ldr	r2, [pc, #68]	@ (8002f1c <HAL_ADC_ConfigChannel+0x260>)
 8002ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8002edc:	0c9a      	lsrs	r2, r3, #18
 8002ede:	4613      	mov	r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	005b      	lsls	r3, r3, #1
 8002ee6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ee8:	e002      	b.n	8002ef0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	3b01      	subs	r3, #1
 8002eee:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f9      	bne.n	8002eea <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3714      	adds	r7, #20
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr
 8002f0c:	40012300 	.word	0x40012300
 8002f10:	40012000 	.word	0x40012000
 8002f14:	10000012 	.word	0x10000012
 8002f18:	20000014 	.word	0x20000014
 8002f1c:	431bde83 	.word	0x431bde83

08002f20 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f28:	4b79      	ldr	r3, [pc, #484]	@ (8003110 <ADC_Init+0x1f0>)
 8002f2a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	685a      	ldr	r2, [r3, #4]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	431a      	orrs	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	685a      	ldr	r2, [r3, #4]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f54:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	6859      	ldr	r1, [r3, #4]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	021a      	lsls	r2, r3, #8
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002f78:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6859      	ldr	r1, [r3, #4]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	689a      	ldr	r2, [r3, #8]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	430a      	orrs	r2, r1
 8002f8a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	689a      	ldr	r2, [r3, #8]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6899      	ldr	r1, [r3, #8]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68da      	ldr	r2, [r3, #12]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	430a      	orrs	r2, r1
 8002fac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb2:	4a58      	ldr	r2, [pc, #352]	@ (8003114 <ADC_Init+0x1f4>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d022      	beq.n	8002ffe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689a      	ldr	r2, [r3, #8]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002fc6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6899      	ldr	r1, [r3, #8]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002fe8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6899      	ldr	r1, [r3, #8]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	609a      	str	r2, [r3, #8]
 8002ffc:	e00f      	b.n	800301e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800300c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	689a      	ldr	r2, [r3, #8]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800301c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689a      	ldr	r2, [r3, #8]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f022 0202 	bic.w	r2, r2, #2
 800302c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	6899      	ldr	r1, [r3, #8]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	7e1b      	ldrb	r3, [r3, #24]
 8003038:	005a      	lsls	r2, r3, #1
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	430a      	orrs	r2, r1
 8003040:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d01b      	beq.n	8003084 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	685a      	ldr	r2, [r3, #4]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800305a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800306a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	6859      	ldr	r1, [r3, #4]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003076:	3b01      	subs	r3, #1
 8003078:	035a      	lsls	r2, r3, #13
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	430a      	orrs	r2, r1
 8003080:	605a      	str	r2, [r3, #4]
 8003082:	e007      	b.n	8003094 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	685a      	ldr	r2, [r3, #4]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003092:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80030a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	3b01      	subs	r3, #1
 80030b0:	051a      	lsls	r2, r3, #20
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	689a      	ldr	r2, [r3, #8]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80030c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	6899      	ldr	r1, [r3, #8]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80030d6:	025a      	lsls	r2, r3, #9
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	430a      	orrs	r2, r1
 80030de:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	689a      	ldr	r2, [r3, #8]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	6899      	ldr	r1, [r3, #8]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	695b      	ldr	r3, [r3, #20]
 80030fa:	029a      	lsls	r2, r3, #10
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	430a      	orrs	r2, r1
 8003102:	609a      	str	r2, [r3, #8]
}
 8003104:	bf00      	nop
 8003106:	3714      	adds	r7, #20
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	40012300 	.word	0x40012300
 8003114:	0f000001 	.word	0x0f000001

08003118 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003118:	b480      	push	{r7}
 800311a:	b085      	sub	sp, #20
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f003 0307 	and.w	r3, r3, #7
 8003126:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003128:	4b0c      	ldr	r3, [pc, #48]	@ (800315c <__NVIC_SetPriorityGrouping+0x44>)
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800312e:	68ba      	ldr	r2, [r7, #8]
 8003130:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003134:	4013      	ands	r3, r2
 8003136:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003140:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003144:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003148:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800314a:	4a04      	ldr	r2, [pc, #16]	@ (800315c <__NVIC_SetPriorityGrouping+0x44>)
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	60d3      	str	r3, [r2, #12]
}
 8003150:	bf00      	nop
 8003152:	3714      	adds	r7, #20
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr
 800315c:	e000ed00 	.word	0xe000ed00

08003160 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003164:	4b04      	ldr	r3, [pc, #16]	@ (8003178 <__NVIC_GetPriorityGrouping+0x18>)
 8003166:	68db      	ldr	r3, [r3, #12]
 8003168:	0a1b      	lsrs	r3, r3, #8
 800316a:	f003 0307 	and.w	r3, r3, #7
}
 800316e:	4618      	mov	r0, r3
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr
 8003178:	e000ed00 	.word	0xe000ed00

0800317c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	6039      	str	r1, [r7, #0]
 8003186:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800318c:	2b00      	cmp	r3, #0
 800318e:	db0a      	blt.n	80031a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	b2da      	uxtb	r2, r3
 8003194:	490c      	ldr	r1, [pc, #48]	@ (80031c8 <__NVIC_SetPriority+0x4c>)
 8003196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319a:	0112      	lsls	r2, r2, #4
 800319c:	b2d2      	uxtb	r2, r2
 800319e:	440b      	add	r3, r1
 80031a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031a4:	e00a      	b.n	80031bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	b2da      	uxtb	r2, r3
 80031aa:	4908      	ldr	r1, [pc, #32]	@ (80031cc <__NVIC_SetPriority+0x50>)
 80031ac:	79fb      	ldrb	r3, [r7, #7]
 80031ae:	f003 030f 	and.w	r3, r3, #15
 80031b2:	3b04      	subs	r3, #4
 80031b4:	0112      	lsls	r2, r2, #4
 80031b6:	b2d2      	uxtb	r2, r2
 80031b8:	440b      	add	r3, r1
 80031ba:	761a      	strb	r2, [r3, #24]
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr
 80031c8:	e000e100 	.word	0xe000e100
 80031cc:	e000ed00 	.word	0xe000ed00

080031d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b089      	sub	sp, #36	@ 0x24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f003 0307 	and.w	r3, r3, #7
 80031e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	f1c3 0307 	rsb	r3, r3, #7
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	bf28      	it	cs
 80031ee:	2304      	movcs	r3, #4
 80031f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	3304      	adds	r3, #4
 80031f6:	2b06      	cmp	r3, #6
 80031f8:	d902      	bls.n	8003200 <NVIC_EncodePriority+0x30>
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	3b03      	subs	r3, #3
 80031fe:	e000      	b.n	8003202 <NVIC_EncodePriority+0x32>
 8003200:	2300      	movs	r3, #0
 8003202:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003204:	f04f 32ff 	mov.w	r2, #4294967295
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	fa02 f303 	lsl.w	r3, r2, r3
 800320e:	43da      	mvns	r2, r3
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	401a      	ands	r2, r3
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003218:	f04f 31ff 	mov.w	r1, #4294967295
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	fa01 f303 	lsl.w	r3, r1, r3
 8003222:	43d9      	mvns	r1, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003228:	4313      	orrs	r3, r2
         );
}
 800322a:	4618      	mov	r0, r3
 800322c:	3724      	adds	r7, #36	@ 0x24
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
	...

08003238 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	3b01      	subs	r3, #1
 8003244:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003248:	d301      	bcc.n	800324e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800324a:	2301      	movs	r3, #1
 800324c:	e00f      	b.n	800326e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800324e:	4a0a      	ldr	r2, [pc, #40]	@ (8003278 <SysTick_Config+0x40>)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	3b01      	subs	r3, #1
 8003254:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003256:	210f      	movs	r1, #15
 8003258:	f04f 30ff 	mov.w	r0, #4294967295
 800325c:	f7ff ff8e 	bl	800317c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003260:	4b05      	ldr	r3, [pc, #20]	@ (8003278 <SysTick_Config+0x40>)
 8003262:	2200      	movs	r2, #0
 8003264:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003266:	4b04      	ldr	r3, [pc, #16]	@ (8003278 <SysTick_Config+0x40>)
 8003268:	2207      	movs	r2, #7
 800326a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3708      	adds	r7, #8
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	e000e010 	.word	0xe000e010

0800327c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff ff47 	bl	8003118 <__NVIC_SetPriorityGrouping>
}
 800328a:	bf00      	nop
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003292:	b580      	push	{r7, lr}
 8003294:	b086      	sub	sp, #24
 8003296:	af00      	add	r7, sp, #0
 8003298:	4603      	mov	r3, r0
 800329a:	60b9      	str	r1, [r7, #8]
 800329c:	607a      	str	r2, [r7, #4]
 800329e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032a0:	2300      	movs	r3, #0
 80032a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032a4:	f7ff ff5c 	bl	8003160 <__NVIC_GetPriorityGrouping>
 80032a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	68b9      	ldr	r1, [r7, #8]
 80032ae:	6978      	ldr	r0, [r7, #20]
 80032b0:	f7ff ff8e 	bl	80031d0 <NVIC_EncodePriority>
 80032b4:	4602      	mov	r2, r0
 80032b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032ba:	4611      	mov	r1, r2
 80032bc:	4618      	mov	r0, r3
 80032be:	f7ff ff5d 	bl	800317c <__NVIC_SetPriority>
}
 80032c2:	bf00      	nop
 80032c4:	3718      	adds	r7, #24
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}

080032ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032ca:	b580      	push	{r7, lr}
 80032cc:	b082      	sub	sp, #8
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f7ff ffb0 	bl	8003238 <SysTick_Config>
 80032d8:	4603      	mov	r3, r0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3708      	adds	r7, #8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
	...

080032e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b089      	sub	sp, #36	@ 0x24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032f2:	2300      	movs	r3, #0
 80032f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032f6:	2300      	movs	r3, #0
 80032f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032fa:	2300      	movs	r3, #0
 80032fc:	61fb      	str	r3, [r7, #28]
 80032fe:	e165      	b.n	80035cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003300:	2201      	movs	r2, #1
 8003302:	69fb      	ldr	r3, [r7, #28]
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	697a      	ldr	r2, [r7, #20]
 8003310:	4013      	ands	r3, r2
 8003312:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003314:	693a      	ldr	r2, [r7, #16]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	429a      	cmp	r2, r3
 800331a:	f040 8154 	bne.w	80035c6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	f003 0303 	and.w	r3, r3, #3
 8003326:	2b01      	cmp	r3, #1
 8003328:	d005      	beq.n	8003336 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003332:	2b02      	cmp	r3, #2
 8003334:	d130      	bne.n	8003398 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	005b      	lsls	r3, r3, #1
 8003340:	2203      	movs	r2, #3
 8003342:	fa02 f303 	lsl.w	r3, r2, r3
 8003346:	43db      	mvns	r3, r3
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	4013      	ands	r3, r2
 800334c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	68da      	ldr	r2, [r3, #12]
 8003352:	69fb      	ldr	r3, [r7, #28]
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	fa02 f303 	lsl.w	r3, r2, r3
 800335a:	69ba      	ldr	r2, [r7, #24]
 800335c:	4313      	orrs	r3, r2
 800335e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	69ba      	ldr	r2, [r7, #24]
 8003364:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800336c:	2201      	movs	r2, #1
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	43db      	mvns	r3, r3
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	4013      	ands	r3, r2
 800337a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	091b      	lsrs	r3, r3, #4
 8003382:	f003 0201 	and.w	r2, r3, #1
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	4313      	orrs	r3, r2
 8003390:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f003 0303 	and.w	r3, r3, #3
 80033a0:	2b03      	cmp	r3, #3
 80033a2:	d017      	beq.n	80033d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	2203      	movs	r2, #3
 80033b0:	fa02 f303 	lsl.w	r3, r2, r3
 80033b4:	43db      	mvns	r3, r3
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	4013      	ands	r3, r2
 80033ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	689a      	ldr	r2, [r3, #8]
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f003 0303 	and.w	r3, r3, #3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d123      	bne.n	8003428 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	08da      	lsrs	r2, r3, #3
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3208      	adds	r2, #8
 80033e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	f003 0307 	and.w	r3, r3, #7
 80033f4:	009b      	lsls	r3, r3, #2
 80033f6:	220f      	movs	r2, #15
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4013      	ands	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	691a      	ldr	r2, [r3, #16]
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	f003 0307 	and.w	r3, r3, #7
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	69ba      	ldr	r2, [r7, #24]
 8003416:	4313      	orrs	r3, r2
 8003418:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	08da      	lsrs	r2, r3, #3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	3208      	adds	r2, #8
 8003422:	69b9      	ldr	r1, [r7, #24]
 8003424:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	2203      	movs	r2, #3
 8003434:	fa02 f303 	lsl.w	r3, r2, r3
 8003438:	43db      	mvns	r3, r3
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	4013      	ands	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f003 0203 	and.w	r2, r3, #3
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	005b      	lsls	r3, r3, #1
 800344c:	fa02 f303 	lsl.w	r3, r2, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4313      	orrs	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003464:	2b00      	cmp	r3, #0
 8003466:	f000 80ae 	beq.w	80035c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800346a:	2300      	movs	r3, #0
 800346c:	60fb      	str	r3, [r7, #12]
 800346e:	4b5d      	ldr	r3, [pc, #372]	@ (80035e4 <HAL_GPIO_Init+0x300>)
 8003470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003472:	4a5c      	ldr	r2, [pc, #368]	@ (80035e4 <HAL_GPIO_Init+0x300>)
 8003474:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003478:	6453      	str	r3, [r2, #68]	@ 0x44
 800347a:	4b5a      	ldr	r3, [pc, #360]	@ (80035e4 <HAL_GPIO_Init+0x300>)
 800347c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800347e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003482:	60fb      	str	r3, [r7, #12]
 8003484:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003486:	4a58      	ldr	r2, [pc, #352]	@ (80035e8 <HAL_GPIO_Init+0x304>)
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	089b      	lsrs	r3, r3, #2
 800348c:	3302      	adds	r3, #2
 800348e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003492:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	220f      	movs	r2, #15
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	43db      	mvns	r3, r3
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4013      	ands	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a4f      	ldr	r2, [pc, #316]	@ (80035ec <HAL_GPIO_Init+0x308>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d025      	beq.n	80034fe <HAL_GPIO_Init+0x21a>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a4e      	ldr	r2, [pc, #312]	@ (80035f0 <HAL_GPIO_Init+0x30c>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d01f      	beq.n	80034fa <HAL_GPIO_Init+0x216>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a4d      	ldr	r2, [pc, #308]	@ (80035f4 <HAL_GPIO_Init+0x310>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d019      	beq.n	80034f6 <HAL_GPIO_Init+0x212>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a4c      	ldr	r2, [pc, #304]	@ (80035f8 <HAL_GPIO_Init+0x314>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d013      	beq.n	80034f2 <HAL_GPIO_Init+0x20e>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a4b      	ldr	r2, [pc, #300]	@ (80035fc <HAL_GPIO_Init+0x318>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d00d      	beq.n	80034ee <HAL_GPIO_Init+0x20a>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a4a      	ldr	r2, [pc, #296]	@ (8003600 <HAL_GPIO_Init+0x31c>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d007      	beq.n	80034ea <HAL_GPIO_Init+0x206>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a49      	ldr	r2, [pc, #292]	@ (8003604 <HAL_GPIO_Init+0x320>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d101      	bne.n	80034e6 <HAL_GPIO_Init+0x202>
 80034e2:	2306      	movs	r3, #6
 80034e4:	e00c      	b.n	8003500 <HAL_GPIO_Init+0x21c>
 80034e6:	2307      	movs	r3, #7
 80034e8:	e00a      	b.n	8003500 <HAL_GPIO_Init+0x21c>
 80034ea:	2305      	movs	r3, #5
 80034ec:	e008      	b.n	8003500 <HAL_GPIO_Init+0x21c>
 80034ee:	2304      	movs	r3, #4
 80034f0:	e006      	b.n	8003500 <HAL_GPIO_Init+0x21c>
 80034f2:	2303      	movs	r3, #3
 80034f4:	e004      	b.n	8003500 <HAL_GPIO_Init+0x21c>
 80034f6:	2302      	movs	r3, #2
 80034f8:	e002      	b.n	8003500 <HAL_GPIO_Init+0x21c>
 80034fa:	2301      	movs	r3, #1
 80034fc:	e000      	b.n	8003500 <HAL_GPIO_Init+0x21c>
 80034fe:	2300      	movs	r3, #0
 8003500:	69fa      	ldr	r2, [r7, #28]
 8003502:	f002 0203 	and.w	r2, r2, #3
 8003506:	0092      	lsls	r2, r2, #2
 8003508:	4093      	lsls	r3, r2
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	4313      	orrs	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003510:	4935      	ldr	r1, [pc, #212]	@ (80035e8 <HAL_GPIO_Init+0x304>)
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	089b      	lsrs	r3, r3, #2
 8003516:	3302      	adds	r3, #2
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800351e:	4b3a      	ldr	r3, [pc, #232]	@ (8003608 <HAL_GPIO_Init+0x324>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	43db      	mvns	r3, r3
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	4013      	ands	r3, r2
 800352c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d003      	beq.n	8003542 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	4313      	orrs	r3, r2
 8003540:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003542:	4a31      	ldr	r2, [pc, #196]	@ (8003608 <HAL_GPIO_Init+0x324>)
 8003544:	69bb      	ldr	r3, [r7, #24]
 8003546:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003548:	4b2f      	ldr	r3, [pc, #188]	@ (8003608 <HAL_GPIO_Init+0x324>)
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	43db      	mvns	r3, r3
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	4013      	ands	r3, r2
 8003556:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003560:	2b00      	cmp	r3, #0
 8003562:	d003      	beq.n	800356c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	4313      	orrs	r3, r2
 800356a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800356c:	4a26      	ldr	r2, [pc, #152]	@ (8003608 <HAL_GPIO_Init+0x324>)
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003572:	4b25      	ldr	r3, [pc, #148]	@ (8003608 <HAL_GPIO_Init+0x324>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	43db      	mvns	r3, r3
 800357c:	69ba      	ldr	r2, [r7, #24]
 800357e:	4013      	ands	r3, r2
 8003580:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d003      	beq.n	8003596 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	4313      	orrs	r3, r2
 8003594:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003596:	4a1c      	ldr	r2, [pc, #112]	@ (8003608 <HAL_GPIO_Init+0x324>)
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800359c:	4b1a      	ldr	r3, [pc, #104]	@ (8003608 <HAL_GPIO_Init+0x324>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	43db      	mvns	r3, r3
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	4013      	ands	r3, r2
 80035aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d003      	beq.n	80035c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	4313      	orrs	r3, r2
 80035be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035c0:	4a11      	ldr	r2, [pc, #68]	@ (8003608 <HAL_GPIO_Init+0x324>)
 80035c2:	69bb      	ldr	r3, [r7, #24]
 80035c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	3301      	adds	r3, #1
 80035ca:	61fb      	str	r3, [r7, #28]
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	2b0f      	cmp	r3, #15
 80035d0:	f67f ae96 	bls.w	8003300 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035d4:	bf00      	nop
 80035d6:	bf00      	nop
 80035d8:	3724      	adds	r7, #36	@ 0x24
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	40023800 	.word	0x40023800
 80035e8:	40013800 	.word	0x40013800
 80035ec:	40020000 	.word	0x40020000
 80035f0:	40020400 	.word	0x40020400
 80035f4:	40020800 	.word	0x40020800
 80035f8:	40020c00 	.word	0x40020c00
 80035fc:	40021000 	.word	0x40021000
 8003600:	40021400 	.word	0x40021400
 8003604:	40021800 	.word	0x40021800
 8003608:	40013c00 	.word	0x40013c00

0800360c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	460b      	mov	r3, r1
 8003616:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	691a      	ldr	r2, [r3, #16]
 800361c:	887b      	ldrh	r3, [r7, #2]
 800361e:	4013      	ands	r3, r2
 8003620:	2b00      	cmp	r3, #0
 8003622:	d002      	beq.n	800362a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003624:	2301      	movs	r3, #1
 8003626:	73fb      	strb	r3, [r7, #15]
 8003628:	e001      	b.n	800362e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800362a:	2300      	movs	r3, #0
 800362c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800362e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003630:	4618      	mov	r0, r3
 8003632:	3714      	adds	r7, #20
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800363c:	b480      	push	{r7}
 800363e:	b083      	sub	sp, #12
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	460b      	mov	r3, r1
 8003646:	807b      	strh	r3, [r7, #2]
 8003648:	4613      	mov	r3, r2
 800364a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800364c:	787b      	ldrb	r3, [r7, #1]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003652:	887a      	ldrh	r2, [r7, #2]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003658:	e003      	b.n	8003662 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800365a:	887b      	ldrh	r3, [r7, #2]
 800365c:	041a      	lsls	r2, r3, #16
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	619a      	str	r2, [r3, #24]
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
	...

08003670 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b084      	sub	sp, #16
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e12b      	b.n	80038da <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d106      	bne.n	800369c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f7fd fe28 	bl	80012ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2224      	movs	r2, #36	@ 0x24
 80036a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f022 0201 	bic.w	r2, r2, #1
 80036b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80036d4:	f000 ff0a 	bl	80044ec <HAL_RCC_GetPCLK1Freq>
 80036d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	4a81      	ldr	r2, [pc, #516]	@ (80038e4 <HAL_I2C_Init+0x274>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d807      	bhi.n	80036f4 <HAL_I2C_Init+0x84>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	4a80      	ldr	r2, [pc, #512]	@ (80038e8 <HAL_I2C_Init+0x278>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	bf94      	ite	ls
 80036ec:	2301      	movls	r3, #1
 80036ee:	2300      	movhi	r3, #0
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	e006      	b.n	8003702 <HAL_I2C_Init+0x92>
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	4a7d      	ldr	r2, [pc, #500]	@ (80038ec <HAL_I2C_Init+0x27c>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	bf94      	ite	ls
 80036fc:	2301      	movls	r3, #1
 80036fe:	2300      	movhi	r3, #0
 8003700:	b2db      	uxtb	r3, r3
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e0e7      	b.n	80038da <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	4a78      	ldr	r2, [pc, #480]	@ (80038f0 <HAL_I2C_Init+0x280>)
 800370e:	fba2 2303 	umull	r2, r3, r2, r3
 8003712:	0c9b      	lsrs	r3, r3, #18
 8003714:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68ba      	ldr	r2, [r7, #8]
 8003726:	430a      	orrs	r2, r1
 8003728:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	4a6a      	ldr	r2, [pc, #424]	@ (80038e4 <HAL_I2C_Init+0x274>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d802      	bhi.n	8003744 <HAL_I2C_Init+0xd4>
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	3301      	adds	r3, #1
 8003742:	e009      	b.n	8003758 <HAL_I2C_Init+0xe8>
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800374a:	fb02 f303 	mul.w	r3, r2, r3
 800374e:	4a69      	ldr	r2, [pc, #420]	@ (80038f4 <HAL_I2C_Init+0x284>)
 8003750:	fba2 2303 	umull	r2, r3, r2, r3
 8003754:	099b      	lsrs	r3, r3, #6
 8003756:	3301      	adds	r3, #1
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	430b      	orrs	r3, r1
 800375e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800376a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	495c      	ldr	r1, [pc, #368]	@ (80038e4 <HAL_I2C_Init+0x274>)
 8003774:	428b      	cmp	r3, r1
 8003776:	d819      	bhi.n	80037ac <HAL_I2C_Init+0x13c>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	1e59      	subs	r1, r3, #1
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	fbb1 f3f3 	udiv	r3, r1, r3
 8003786:	1c59      	adds	r1, r3, #1
 8003788:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800378c:	400b      	ands	r3, r1
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00a      	beq.n	80037a8 <HAL_I2C_Init+0x138>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	1e59      	subs	r1, r3, #1
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	005b      	lsls	r3, r3, #1
 800379c:	fbb1 f3f3 	udiv	r3, r1, r3
 80037a0:	3301      	adds	r3, #1
 80037a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037a6:	e051      	b.n	800384c <HAL_I2C_Init+0x1dc>
 80037a8:	2304      	movs	r3, #4
 80037aa:	e04f      	b.n	800384c <HAL_I2C_Init+0x1dc>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d111      	bne.n	80037d8 <HAL_I2C_Init+0x168>
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	1e58      	subs	r0, r3, #1
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6859      	ldr	r1, [r3, #4]
 80037bc:	460b      	mov	r3, r1
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	440b      	add	r3, r1
 80037c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80037c6:	3301      	adds	r3, #1
 80037c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	bf0c      	ite	eq
 80037d0:	2301      	moveq	r3, #1
 80037d2:	2300      	movne	r3, #0
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	e012      	b.n	80037fe <HAL_I2C_Init+0x18e>
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	1e58      	subs	r0, r3, #1
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6859      	ldr	r1, [r3, #4]
 80037e0:	460b      	mov	r3, r1
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	440b      	add	r3, r1
 80037e6:	0099      	lsls	r1, r3, #2
 80037e8:	440b      	add	r3, r1
 80037ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80037ee:	3301      	adds	r3, #1
 80037f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	bf0c      	ite	eq
 80037f8:	2301      	moveq	r3, #1
 80037fa:	2300      	movne	r3, #0
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <HAL_I2C_Init+0x196>
 8003802:	2301      	movs	r3, #1
 8003804:	e022      	b.n	800384c <HAL_I2C_Init+0x1dc>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	689b      	ldr	r3, [r3, #8]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d10e      	bne.n	800382c <HAL_I2C_Init+0x1bc>
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	1e58      	subs	r0, r3, #1
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6859      	ldr	r1, [r3, #4]
 8003816:	460b      	mov	r3, r1
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	440b      	add	r3, r1
 800381c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003820:	3301      	adds	r3, #1
 8003822:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003826:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800382a:	e00f      	b.n	800384c <HAL_I2C_Init+0x1dc>
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	1e58      	subs	r0, r3, #1
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6859      	ldr	r1, [r3, #4]
 8003834:	460b      	mov	r3, r1
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	440b      	add	r3, r1
 800383a:	0099      	lsls	r1, r3, #2
 800383c:	440b      	add	r3, r1
 800383e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003842:	3301      	adds	r3, #1
 8003844:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003848:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800384c:	6879      	ldr	r1, [r7, #4]
 800384e:	6809      	ldr	r1, [r1, #0]
 8003850:	4313      	orrs	r3, r2
 8003852:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69da      	ldr	r2, [r3, #28]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	431a      	orrs	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	430a      	orrs	r2, r1
 800386e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800387a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	6911      	ldr	r1, [r2, #16]
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	68d2      	ldr	r2, [r2, #12]
 8003886:	4311      	orrs	r1, r2
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	6812      	ldr	r2, [r2, #0]
 800388c:	430b      	orrs	r3, r1
 800388e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	695a      	ldr	r2, [r3, #20]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	431a      	orrs	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f042 0201 	orr.w	r2, r2, #1
 80038ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2220      	movs	r2, #32
 80038c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3710      	adds	r7, #16
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	000186a0 	.word	0x000186a0
 80038e8:	001e847f 	.word	0x001e847f
 80038ec:	003d08ff 	.word	0x003d08ff
 80038f0:	431bde83 	.word	0x431bde83
 80038f4:	10624dd3 	.word	0x10624dd3

080038f8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b08c      	sub	sp, #48	@ 0x30
 80038fc:	af02      	add	r7, sp, #8
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	4608      	mov	r0, r1
 8003902:	4611      	mov	r1, r2
 8003904:	461a      	mov	r2, r3
 8003906:	4603      	mov	r3, r0
 8003908:	817b      	strh	r3, [r7, #10]
 800390a:	460b      	mov	r3, r1
 800390c:	813b      	strh	r3, [r7, #8]
 800390e:	4613      	mov	r3, r2
 8003910:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003912:	f7fe ffc1 	bl	8002898 <HAL_GetTick>
 8003916:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800391e:	b2db      	uxtb	r3, r3
 8003920:	2b20      	cmp	r3, #32
 8003922:	f040 8214 	bne.w	8003d4e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003928:	9300      	str	r3, [sp, #0]
 800392a:	2319      	movs	r3, #25
 800392c:	2201      	movs	r2, #1
 800392e:	497b      	ldr	r1, [pc, #492]	@ (8003b1c <HAL_I2C_Mem_Read+0x224>)
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	f000 fafb 	bl	8003f2c <I2C_WaitOnFlagUntilTimeout>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800393c:	2302      	movs	r3, #2
 800393e:	e207      	b.n	8003d50 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003946:	2b01      	cmp	r3, #1
 8003948:	d101      	bne.n	800394e <HAL_I2C_Mem_Read+0x56>
 800394a:	2302      	movs	r3, #2
 800394c:	e200      	b.n	8003d50 <HAL_I2C_Mem_Read+0x458>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2201      	movs	r2, #1
 8003952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0301 	and.w	r3, r3, #1
 8003960:	2b01      	cmp	r3, #1
 8003962:	d007      	beq.n	8003974 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681a      	ldr	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f042 0201 	orr.w	r2, r2, #1
 8003972:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003982:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2222      	movs	r2, #34	@ 0x22
 8003988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2240      	movs	r2, #64	@ 0x40
 8003990:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800399e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80039a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	4a5b      	ldr	r2, [pc, #364]	@ (8003b20 <HAL_I2C_Mem_Read+0x228>)
 80039b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039b6:	88f8      	ldrh	r0, [r7, #6]
 80039b8:	893a      	ldrh	r2, [r7, #8]
 80039ba:	8979      	ldrh	r1, [r7, #10]
 80039bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039be:	9301      	str	r3, [sp, #4]
 80039c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039c2:	9300      	str	r3, [sp, #0]
 80039c4:	4603      	mov	r3, r0
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 f9c8 	bl	8003d5c <I2C_RequestMemoryRead>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e1bc      	b.n	8003d50 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d113      	bne.n	8003a06 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039de:	2300      	movs	r3, #0
 80039e0:	623b      	str	r3, [r7, #32]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	623b      	str	r3, [r7, #32]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	699b      	ldr	r3, [r3, #24]
 80039f0:	623b      	str	r3, [r7, #32]
 80039f2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	e190      	b.n	8003d28 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d11b      	bne.n	8003a46 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a1e:	2300      	movs	r3, #0
 8003a20:	61fb      	str	r3, [r7, #28]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	695b      	ldr	r3, [r3, #20]
 8003a28:	61fb      	str	r3, [r7, #28]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	61fb      	str	r3, [r7, #28]
 8003a32:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	e170      	b.n	8003d28 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d11b      	bne.n	8003a86 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a5c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681a      	ldr	r2, [r3, #0]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a6e:	2300      	movs	r3, #0
 8003a70:	61bb      	str	r3, [r7, #24]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	61bb      	str	r3, [r7, #24]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	61bb      	str	r3, [r7, #24]
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	e150      	b.n	8003d28 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a86:	2300      	movs	r3, #0
 8003a88:	617b      	str	r3, [r7, #20]
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	695b      	ldr	r3, [r3, #20]
 8003a90:	617b      	str	r3, [r7, #20]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	617b      	str	r3, [r7, #20]
 8003a9a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003a9c:	e144      	b.n	8003d28 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aa2:	2b03      	cmp	r3, #3
 8003aa4:	f200 80f1 	bhi.w	8003c8a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d123      	bne.n	8003af8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ab0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ab2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f000 fb9b 	bl	80041f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d001      	beq.n	8003ac4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e145      	b.n	8003d50 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	691a      	ldr	r2, [r3, #16]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ace:	b2d2      	uxtb	r2, r2
 8003ad0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad6:	1c5a      	adds	r2, r3, #1
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae0:	3b01      	subs	r3, #1
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	3b01      	subs	r3, #1
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003af6:	e117      	b.n	8003d28 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d14e      	bne.n	8003b9e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b06:	2200      	movs	r2, #0
 8003b08:	4906      	ldr	r1, [pc, #24]	@ (8003b24 <HAL_I2C_Mem_Read+0x22c>)
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 fa0e 	bl	8003f2c <I2C_WaitOnFlagUntilTimeout>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d008      	beq.n	8003b28 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e11a      	b.n	8003d50 <HAL_I2C_Mem_Read+0x458>
 8003b1a:	bf00      	nop
 8003b1c:	00100002 	.word	0x00100002
 8003b20:	ffff0000 	.word	0xffff0000
 8003b24:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	691a      	ldr	r2, [r3, #16]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b42:	b2d2      	uxtb	r2, r2
 8003b44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4a:	1c5a      	adds	r2, r3, #1
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b54:	3b01      	subs	r3, #1
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	3b01      	subs	r3, #1
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	691a      	ldr	r2, [r3, #16]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b74:	b2d2      	uxtb	r2, r2
 8003b76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7c:	1c5a      	adds	r2, r3, #1
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b86:	3b01      	subs	r3, #1
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	3b01      	subs	r3, #1
 8003b96:	b29a      	uxth	r2, r3
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003b9c:	e0c4      	b.n	8003d28 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba0:	9300      	str	r3, [sp, #0]
 8003ba2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	496c      	ldr	r1, [pc, #432]	@ (8003d58 <HAL_I2C_Mem_Read+0x460>)
 8003ba8:	68f8      	ldr	r0, [r7, #12]
 8003baa:	f000 f9bf 	bl	8003f2c <I2C_WaitOnFlagUntilTimeout>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d001      	beq.n	8003bb8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e0cb      	b.n	8003d50 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bc6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	691a      	ldr	r2, [r3, #16]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd2:	b2d2      	uxtb	r2, r2
 8003bd4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bda:	1c5a      	adds	r2, r3, #1
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be4:	3b01      	subs	r3, #1
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfc:	9300      	str	r3, [sp, #0]
 8003bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c00:	2200      	movs	r2, #0
 8003c02:	4955      	ldr	r1, [pc, #340]	@ (8003d58 <HAL_I2C_Mem_Read+0x460>)
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f000 f991 	bl	8003f2c <I2C_WaitOnFlagUntilTimeout>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e09d      	b.n	8003d50 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	691a      	ldr	r2, [r3, #16]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2e:	b2d2      	uxtb	r2, r2
 8003c30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c36:	1c5a      	adds	r2, r3, #1
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c40:	3b01      	subs	r3, #1
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c4c:	b29b      	uxth	r3, r3
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	b29a      	uxth	r2, r3
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	691a      	ldr	r2, [r3, #16]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c60:	b2d2      	uxtb	r2, r2
 8003c62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c68:	1c5a      	adds	r2, r3, #1
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c72:	3b01      	subs	r3, #1
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	3b01      	subs	r3, #1
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c88:	e04e      	b.n	8003d28 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c8c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f000 faae 	bl	80041f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e058      	b.n	8003d50 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	691a      	ldr	r2, [r3, #16]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca8:	b2d2      	uxtb	r2, r2
 8003caa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb0:	1c5a      	adds	r2, r3, #1
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cba:	3b01      	subs	r3, #1
 8003cbc:	b29a      	uxth	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695b      	ldr	r3, [r3, #20]
 8003cd6:	f003 0304 	and.w	r3, r3, #4
 8003cda:	2b04      	cmp	r3, #4
 8003cdc:	d124      	bne.n	8003d28 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ce2:	2b03      	cmp	r3, #3
 8003ce4:	d107      	bne.n	8003cf6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cf4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	691a      	ldr	r2, [r3, #16]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d00:	b2d2      	uxtb	r2, r2
 8003d02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d08:	1c5a      	adds	r2, r3, #1
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d12:	3b01      	subs	r3, #1
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	3b01      	subs	r3, #1
 8003d22:	b29a      	uxth	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	f47f aeb6 	bne.w	8003a9e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2220      	movs	r2, #32
 8003d36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	e000      	b.n	8003d50 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003d4e:	2302      	movs	r3, #2
  }
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3728      	adds	r7, #40	@ 0x28
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	00010004 	.word	0x00010004

08003d5c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b088      	sub	sp, #32
 8003d60:	af02      	add	r7, sp, #8
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	4608      	mov	r0, r1
 8003d66:	4611      	mov	r1, r2
 8003d68:	461a      	mov	r2, r3
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	817b      	strh	r3, [r7, #10]
 8003d6e:	460b      	mov	r3, r1
 8003d70:	813b      	strh	r3, [r7, #8]
 8003d72:	4613      	mov	r3, r2
 8003d74:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003d84:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d94:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d98:	9300      	str	r3, [sp, #0]
 8003d9a:	6a3b      	ldr	r3, [r7, #32]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f000 f8c2 	bl	8003f2c <I2C_WaitOnFlagUntilTimeout>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d00d      	beq.n	8003dca <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003db8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dbc:	d103      	bne.n	8003dc6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dc4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e0aa      	b.n	8003f20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003dca:	897b      	ldrh	r3, [r7, #10]
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	461a      	mov	r2, r3
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003dd8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ddc:	6a3a      	ldr	r2, [r7, #32]
 8003dde:	4952      	ldr	r1, [pc, #328]	@ (8003f28 <I2C_RequestMemoryRead+0x1cc>)
 8003de0:	68f8      	ldr	r0, [r7, #12]
 8003de2:	f000 f91d 	bl	8004020 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d001      	beq.n	8003df0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e097      	b.n	8003f20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003df0:	2300      	movs	r3, #0
 8003df2:	617b      	str	r3, [r7, #20]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	617b      	str	r3, [r7, #20]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	699b      	ldr	r3, [r3, #24]
 8003e02:	617b      	str	r3, [r7, #20]
 8003e04:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e08:	6a39      	ldr	r1, [r7, #32]
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f000 f9a8 	bl	8004160 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d00d      	beq.n	8003e32 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1a:	2b04      	cmp	r3, #4
 8003e1c:	d107      	bne.n	8003e2e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e2c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e076      	b.n	8003f20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003e32:	88fb      	ldrh	r3, [r7, #6]
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d105      	bne.n	8003e44 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e38:	893b      	ldrh	r3, [r7, #8]
 8003e3a:	b2da      	uxtb	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	611a      	str	r2, [r3, #16]
 8003e42:	e021      	b.n	8003e88 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003e44:	893b      	ldrh	r3, [r7, #8]
 8003e46:	0a1b      	lsrs	r3, r3, #8
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	b2da      	uxtb	r2, r3
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e54:	6a39      	ldr	r1, [r7, #32]
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f000 f982 	bl	8004160 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00d      	beq.n	8003e7e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e66:	2b04      	cmp	r3, #4
 8003e68:	d107      	bne.n	8003e7a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681a      	ldr	r2, [r3, #0]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e78:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e050      	b.n	8003f20 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003e7e:	893b      	ldrh	r3, [r7, #8]
 8003e80:	b2da      	uxtb	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e8a:	6a39      	ldr	r1, [r7, #32]
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 f967 	bl	8004160 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d00d      	beq.n	8003eb4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e9c:	2b04      	cmp	r3, #4
 8003e9e:	d107      	bne.n	8003eb0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e035      	b.n	8003f20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ec2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec6:	9300      	str	r3, [sp, #0]
 8003ec8:	6a3b      	ldr	r3, [r7, #32]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f000 f82b 	bl	8003f2c <I2C_WaitOnFlagUntilTimeout>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00d      	beq.n	8003ef8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eea:	d103      	bne.n	8003ef4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ef2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e013      	b.n	8003f20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003ef8:	897b      	ldrh	r3, [r7, #10]
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	f043 0301 	orr.w	r3, r3, #1
 8003f00:	b2da      	uxtb	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0a:	6a3a      	ldr	r2, [r7, #32]
 8003f0c:	4906      	ldr	r1, [pc, #24]	@ (8003f28 <I2C_RequestMemoryRead+0x1cc>)
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	f000 f886 	bl	8004020 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d001      	beq.n	8003f1e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e000      	b.n	8003f20 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003f1e:	2300      	movs	r3, #0
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3718      	adds	r7, #24
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	00010002 	.word	0x00010002

08003f2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	60b9      	str	r1, [r7, #8]
 8003f36:	603b      	str	r3, [r7, #0]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f3c:	e048      	b.n	8003fd0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f44:	d044      	beq.n	8003fd0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f46:	f7fe fca7 	bl	8002898 <HAL_GetTick>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	683a      	ldr	r2, [r7, #0]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d302      	bcc.n	8003f5c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d139      	bne.n	8003fd0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	0c1b      	lsrs	r3, r3, #16
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d10d      	bne.n	8003f82 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695b      	ldr	r3, [r3, #20]
 8003f6c:	43da      	mvns	r2, r3
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	4013      	ands	r3, r2
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	bf0c      	ite	eq
 8003f78:	2301      	moveq	r3, #1
 8003f7a:	2300      	movne	r3, #0
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	461a      	mov	r2, r3
 8003f80:	e00c      	b.n	8003f9c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	43da      	mvns	r2, r3
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	bf0c      	ite	eq
 8003f94:	2301      	moveq	r3, #1
 8003f96:	2300      	movne	r3, #0
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	79fb      	ldrb	r3, [r7, #7]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d116      	bne.n	8003fd0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	2220      	movs	r2, #32
 8003fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fbc:	f043 0220 	orr.w	r2, r3, #32
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e023      	b.n	8004018 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	0c1b      	lsrs	r3, r3, #16
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d10d      	bne.n	8003ff6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	695b      	ldr	r3, [r3, #20]
 8003fe0:	43da      	mvns	r2, r3
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	bf0c      	ite	eq
 8003fec:	2301      	moveq	r3, #1
 8003fee:	2300      	movne	r3, #0
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	e00c      	b.n	8004010 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	43da      	mvns	r2, r3
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	4013      	ands	r3, r2
 8004002:	b29b      	uxth	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	bf0c      	ite	eq
 8004008:	2301      	moveq	r3, #1
 800400a:	2300      	movne	r3, #0
 800400c:	b2db      	uxtb	r3, r3
 800400e:	461a      	mov	r2, r3
 8004010:	79fb      	ldrb	r3, [r7, #7]
 8004012:	429a      	cmp	r2, r3
 8004014:	d093      	beq.n	8003f3e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}

08004020 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	607a      	str	r2, [r7, #4]
 800402c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800402e:	e071      	b.n	8004114 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800403a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800403e:	d123      	bne.n	8004088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800404e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004058:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2220      	movs	r2, #32
 8004064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004074:	f043 0204 	orr.w	r2, r3, #4
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2200      	movs	r2, #0
 8004080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e067      	b.n	8004158 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800408e:	d041      	beq.n	8004114 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004090:	f7fe fc02 	bl	8002898 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	429a      	cmp	r2, r3
 800409e:	d302      	bcc.n	80040a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d136      	bne.n	8004114 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	0c1b      	lsrs	r3, r3, #16
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d10c      	bne.n	80040ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	43da      	mvns	r2, r3
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	4013      	ands	r3, r2
 80040bc:	b29b      	uxth	r3, r3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	bf14      	ite	ne
 80040c2:	2301      	movne	r3, #1
 80040c4:	2300      	moveq	r3, #0
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	e00b      	b.n	80040e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	699b      	ldr	r3, [r3, #24]
 80040d0:	43da      	mvns	r2, r3
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	4013      	ands	r3, r2
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	2b00      	cmp	r3, #0
 80040da:	bf14      	ite	ne
 80040dc:	2301      	movne	r3, #1
 80040de:	2300      	moveq	r3, #0
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d016      	beq.n	8004114 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2220      	movs	r2, #32
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004100:	f043 0220 	orr.w	r2, r3, #32
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e021      	b.n	8004158 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	0c1b      	lsrs	r3, r3, #16
 8004118:	b2db      	uxtb	r3, r3
 800411a:	2b01      	cmp	r3, #1
 800411c:	d10c      	bne.n	8004138 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	695b      	ldr	r3, [r3, #20]
 8004124:	43da      	mvns	r2, r3
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	4013      	ands	r3, r2
 800412a:	b29b      	uxth	r3, r3
 800412c:	2b00      	cmp	r3, #0
 800412e:	bf14      	ite	ne
 8004130:	2301      	movne	r3, #1
 8004132:	2300      	moveq	r3, #0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	e00b      	b.n	8004150 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	43da      	mvns	r2, r3
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	4013      	ands	r3, r2
 8004144:	b29b      	uxth	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	bf14      	ite	ne
 800414a:	2301      	movne	r3, #1
 800414c:	2300      	moveq	r3, #0
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b00      	cmp	r3, #0
 8004152:	f47f af6d 	bne.w	8004030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004156:	2300      	movs	r3, #0
}
 8004158:	4618      	mov	r0, r3
 800415a:	3710      	adds	r7, #16
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	60f8      	str	r0, [r7, #12]
 8004168:	60b9      	str	r1, [r7, #8]
 800416a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800416c:	e034      	b.n	80041d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f000 f89b 	bl	80042aa <I2C_IsAcknowledgeFailed>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e034      	b.n	80041e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004184:	d028      	beq.n	80041d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004186:	f7fe fb87 	bl	8002898 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	68ba      	ldr	r2, [r7, #8]
 8004192:	429a      	cmp	r2, r3
 8004194:	d302      	bcc.n	800419c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d11d      	bne.n	80041d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041a6:	2b80      	cmp	r3, #128	@ 0x80
 80041a8:	d016      	beq.n	80041d8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2220      	movs	r2, #32
 80041b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c4:	f043 0220 	orr.w	r2, r3, #32
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e007      	b.n	80041e8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041e2:	2b80      	cmp	r3, #128	@ 0x80
 80041e4:	d1c3      	bne.n	800416e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3710      	adds	r7, #16
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80041fc:	e049      	b.n	8004292 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	f003 0310 	and.w	r3, r3, #16
 8004208:	2b10      	cmp	r3, #16
 800420a:	d119      	bne.n	8004240 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f06f 0210 	mvn.w	r2, #16
 8004214:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2220      	movs	r2, #32
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e030      	b.n	80042a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004240:	f7fe fb2a 	bl	8002898 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	68ba      	ldr	r2, [r7, #8]
 800424c:	429a      	cmp	r2, r3
 800424e:	d302      	bcc.n	8004256 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d11d      	bne.n	8004292 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	695b      	ldr	r3, [r3, #20]
 800425c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004260:	2b40      	cmp	r3, #64	@ 0x40
 8004262:	d016      	beq.n	8004292 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2220      	movs	r2, #32
 800426e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427e:	f043 0220 	orr.w	r2, r3, #32
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e007      	b.n	80042a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	695b      	ldr	r3, [r3, #20]
 8004298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800429c:	2b40      	cmp	r3, #64	@ 0x40
 800429e:	d1ae      	bne.n	80041fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042a0:	2300      	movs	r3, #0
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b083      	sub	sp, #12
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	695b      	ldr	r3, [r3, #20]
 80042b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042c0:	d11b      	bne.n	80042fa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042ca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2200      	movs	r2, #0
 80042d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2220      	movs	r2, #32
 80042d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e6:	f043 0204 	orr.w	r2, r3, #4
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80042f6:	2301      	movs	r3, #1
 80042f8:	e000      	b.n	80042fc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	370c      	adds	r7, #12
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr

08004308 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e0cc      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800431c:	4b68      	ldr	r3, [pc, #416]	@ (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 030f 	and.w	r3, r3, #15
 8004324:	683a      	ldr	r2, [r7, #0]
 8004326:	429a      	cmp	r2, r3
 8004328:	d90c      	bls.n	8004344 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800432a:	4b65      	ldr	r3, [pc, #404]	@ (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 800432c:	683a      	ldr	r2, [r7, #0]
 800432e:	b2d2      	uxtb	r2, r2
 8004330:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004332:	4b63      	ldr	r3, [pc, #396]	@ (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 030f 	and.w	r3, r3, #15
 800433a:	683a      	ldr	r2, [r7, #0]
 800433c:	429a      	cmp	r2, r3
 800433e:	d001      	beq.n	8004344 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e0b8      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d020      	beq.n	8004392 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0304 	and.w	r3, r3, #4
 8004358:	2b00      	cmp	r3, #0
 800435a:	d005      	beq.n	8004368 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800435c:	4b59      	ldr	r3, [pc, #356]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	4a58      	ldr	r2, [pc, #352]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004362:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004366:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0308 	and.w	r3, r3, #8
 8004370:	2b00      	cmp	r3, #0
 8004372:	d005      	beq.n	8004380 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004374:	4b53      	ldr	r3, [pc, #332]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	4a52      	ldr	r2, [pc, #328]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800437a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800437e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004380:	4b50      	ldr	r3, [pc, #320]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	494d      	ldr	r1, [pc, #308]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800438e:	4313      	orrs	r3, r2
 8004390:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b00      	cmp	r3, #0
 800439c:	d044      	beq.n	8004428 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d107      	bne.n	80043b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043a6:	4b47      	ldr	r3, [pc, #284]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d119      	bne.n	80043e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e07f      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d003      	beq.n	80043c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043c2:	2b03      	cmp	r3, #3
 80043c4:	d107      	bne.n	80043d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043c6:	4b3f      	ldr	r3, [pc, #252]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d109      	bne.n	80043e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e06f      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043d6:	4b3b      	ldr	r3, [pc, #236]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e067      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80043e6:	4b37      	ldr	r3, [pc, #220]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	f023 0203 	bic.w	r2, r3, #3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	4934      	ldr	r1, [pc, #208]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 80043f4:	4313      	orrs	r3, r2
 80043f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80043f8:	f7fe fa4e 	bl	8002898 <HAL_GetTick>
 80043fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043fe:	e00a      	b.n	8004416 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004400:	f7fe fa4a 	bl	8002898 <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800440e:	4293      	cmp	r3, r2
 8004410:	d901      	bls.n	8004416 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e04f      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004416:	4b2b      	ldr	r3, [pc, #172]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 020c 	and.w	r2, r3, #12
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	429a      	cmp	r2, r3
 8004426:	d1eb      	bne.n	8004400 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004428:	4b25      	ldr	r3, [pc, #148]	@ (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 030f 	and.w	r3, r3, #15
 8004430:	683a      	ldr	r2, [r7, #0]
 8004432:	429a      	cmp	r2, r3
 8004434:	d20c      	bcs.n	8004450 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004436:	4b22      	ldr	r3, [pc, #136]	@ (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	b2d2      	uxtb	r2, r2
 800443c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800443e:	4b20      	ldr	r3, [pc, #128]	@ (80044c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 030f 	and.w	r3, r3, #15
 8004446:	683a      	ldr	r2, [r7, #0]
 8004448:	429a      	cmp	r2, r3
 800444a:	d001      	beq.n	8004450 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e032      	b.n	80044b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0304 	and.w	r3, r3, #4
 8004458:	2b00      	cmp	r3, #0
 800445a:	d008      	beq.n	800446e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800445c:	4b19      	ldr	r3, [pc, #100]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	4916      	ldr	r1, [pc, #88]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800446a:	4313      	orrs	r3, r2
 800446c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0308 	and.w	r3, r3, #8
 8004476:	2b00      	cmp	r3, #0
 8004478:	d009      	beq.n	800448e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800447a:	4b12      	ldr	r3, [pc, #72]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	691b      	ldr	r3, [r3, #16]
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	490e      	ldr	r1, [pc, #56]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 800448a:	4313      	orrs	r3, r2
 800448c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800448e:	f000 fb7f 	bl	8004b90 <HAL_RCC_GetSysClockFreq>
 8004492:	4602      	mov	r2, r0
 8004494:	4b0b      	ldr	r3, [pc, #44]	@ (80044c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	091b      	lsrs	r3, r3, #4
 800449a:	f003 030f 	and.w	r3, r3, #15
 800449e:	490a      	ldr	r1, [pc, #40]	@ (80044c8 <HAL_RCC_ClockConfig+0x1c0>)
 80044a0:	5ccb      	ldrb	r3, [r1, r3]
 80044a2:	fa22 f303 	lsr.w	r3, r2, r3
 80044a6:	4a09      	ldr	r2, [pc, #36]	@ (80044cc <HAL_RCC_ClockConfig+0x1c4>)
 80044a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80044aa:	4b09      	ldr	r3, [pc, #36]	@ (80044d0 <HAL_RCC_ClockConfig+0x1c8>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4618      	mov	r0, r3
 80044b0:	f7fe f9ae 	bl	8002810 <HAL_InitTick>

  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3710      	adds	r7, #16
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	40023c00 	.word	0x40023c00
 80044c4:	40023800 	.word	0x40023800
 80044c8:	08009c98 	.word	0x08009c98
 80044cc:	20000014 	.word	0x20000014
 80044d0:	20000018 	.word	0x20000018

080044d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044d4:	b480      	push	{r7}
 80044d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044d8:	4b03      	ldr	r3, [pc, #12]	@ (80044e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80044da:	681b      	ldr	r3, [r3, #0]
}
 80044dc:	4618      	mov	r0, r3
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	20000014 	.word	0x20000014

080044ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80044f0:	f7ff fff0 	bl	80044d4 <HAL_RCC_GetHCLKFreq>
 80044f4:	4602      	mov	r2, r0
 80044f6:	4b05      	ldr	r3, [pc, #20]	@ (800450c <HAL_RCC_GetPCLK1Freq+0x20>)
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	0a9b      	lsrs	r3, r3, #10
 80044fc:	f003 0307 	and.w	r3, r3, #7
 8004500:	4903      	ldr	r1, [pc, #12]	@ (8004510 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004502:	5ccb      	ldrb	r3, [r1, r3]
 8004504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004508:	4618      	mov	r0, r3
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40023800 	.word	0x40023800
 8004510:	08009ca8 	.word	0x08009ca8

08004514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004518:	f7ff ffdc 	bl	80044d4 <HAL_RCC_GetHCLKFreq>
 800451c:	4602      	mov	r2, r0
 800451e:	4b05      	ldr	r3, [pc, #20]	@ (8004534 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	0b5b      	lsrs	r3, r3, #13
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	4903      	ldr	r1, [pc, #12]	@ (8004538 <HAL_RCC_GetPCLK2Freq+0x24>)
 800452a:	5ccb      	ldrb	r3, [r1, r3]
 800452c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004530:	4618      	mov	r0, r3
 8004532:	bd80      	pop	{r7, pc}
 8004534:	40023800 	.word	0x40023800
 8004538:	08009ca8 	.word	0x08009ca8

0800453c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b08c      	sub	sp, #48	@ 0x30
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004544:	2300      	movs	r3, #0
 8004546:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8004548:	2300      	movs	r3, #0
 800454a:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 800454c:	2300      	movs	r3, #0
 800454e:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004550:	2300      	movs	r3, #0
 8004552:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004554:	2300      	movs	r3, #0
 8004556:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004558:	2300      	movs	r3, #0
 800455a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 800455c:	2300      	movs	r3, #0
 800455e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004560:	2300      	movs	r3, #0
 8004562:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8004564:	2300      	movs	r3, #0
 8004566:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0301 	and.w	r3, r3, #1
 8004570:	2b00      	cmp	r3, #0
 8004572:	d010      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004574:	4b6f      	ldr	r3, [pc, #444]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004576:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800457a:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004582:	496c      	ldr	r1, [pc, #432]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004584:	4313      	orrs	r3, r2
 8004586:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800458e:	2b00      	cmp	r3, #0
 8004590:	d101      	bne.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004592:	2301      	movs	r3, #1
 8004594:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 0302 	and.w	r3, r3, #2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d010      	beq.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80045a2:	4b64      	ldr	r3, [pc, #400]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045a8:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045b0:	4960      	ldr	r1, [pc, #384]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d101      	bne.n	80045c4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80045c0:	2301      	movs	r3, #1
 80045c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0304 	and.w	r3, r3, #4
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d017      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045d0:	4b58      	ldr	r3, [pc, #352]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045d6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045de:	4955      	ldr	r1, [pc, #340]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80045e0:	4313      	orrs	r3, r2
 80045e2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045ee:	d101      	bne.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80045f0:	2301      	movs	r3, #1
 80045f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d101      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80045fc:	2301      	movs	r3, #1
 80045fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0308 	and.w	r3, r3, #8
 8004608:	2b00      	cmp	r3, #0
 800460a:	d017      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800460c:	4b49      	ldr	r3, [pc, #292]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800460e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004612:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800461a:	4946      	ldr	r1, [pc, #280]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800461c:	4313      	orrs	r3, r2
 800461e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004626:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800462a:	d101      	bne.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 800462c:	2301      	movs	r3, #1
 800462e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004634:	2b00      	cmp	r3, #0
 8004636:	d101      	bne.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004638:	2301      	movs	r3, #1
 800463a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0320 	and.w	r3, r3, #32
 8004644:	2b00      	cmp	r3, #0
 8004646:	f000 808a 	beq.w	800475e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800464a:	2300      	movs	r3, #0
 800464c:	60bb      	str	r3, [r7, #8]
 800464e:	4b39      	ldr	r3, [pc, #228]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004652:	4a38      	ldr	r2, [pc, #224]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004654:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004658:	6413      	str	r3, [r2, #64]	@ 0x40
 800465a:	4b36      	ldr	r3, [pc, #216]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800465c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004662:	60bb      	str	r3, [r7, #8]
 8004664:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004666:	4b34      	ldr	r3, [pc, #208]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a33      	ldr	r2, [pc, #204]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800466c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004670:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004672:	f7fe f911 	bl	8002898 <HAL_GetTick>
 8004676:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004678:	e008      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800467a:	f7fe f90d 	bl	8002898 <HAL_GetTick>
 800467e:	4602      	mov	r2, r0
 8004680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	2b02      	cmp	r3, #2
 8004686:	d901      	bls.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e278      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800468c:	4b2a      	ldr	r3, [pc, #168]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004694:	2b00      	cmp	r3, #0
 8004696:	d0f0      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004698:	4b26      	ldr	r3, [pc, #152]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800469a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800469c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046a0:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80046a2:	6a3b      	ldr	r3, [r7, #32]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d02f      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046b0:	6a3a      	ldr	r2, [r7, #32]
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d028      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80046b6:	4b1f      	ldr	r3, [pc, #124]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80046b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046be:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80046c0:	4b1e      	ldr	r3, [pc, #120]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80046c2:	2201      	movs	r2, #1
 80046c4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80046c6:	4b1d      	ldr	r3, [pc, #116]	@ (800473c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80046cc:	4a19      	ldr	r2, [pc, #100]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80046ce:	6a3b      	ldr	r3, [r7, #32]
 80046d0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80046d2:	4b18      	ldr	r3, [pc, #96]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80046d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d6:	f003 0301 	and.w	r3, r3, #1
 80046da:	2b01      	cmp	r3, #1
 80046dc:	d114      	bne.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80046de:	f7fe f8db 	bl	8002898 <HAL_GetTick>
 80046e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046e4:	e00a      	b.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046e6:	f7fe f8d7 	bl	8002898 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d901      	bls.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e240      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80046fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004700:	f003 0302 	and.w	r3, r3, #2
 8004704:	2b00      	cmp	r3, #0
 8004706:	d0ee      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004710:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004714:	d114      	bne.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004716:	4b07      	ldr	r3, [pc, #28]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004722:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004726:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800472a:	4902      	ldr	r1, [pc, #8]	@ (8004734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800472c:	4313      	orrs	r3, r2
 800472e:	608b      	str	r3, [r1, #8]
 8004730:	e00c      	b.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8004732:	bf00      	nop
 8004734:	40023800 	.word	0x40023800
 8004738:	40007000 	.word	0x40007000
 800473c:	42470e40 	.word	0x42470e40
 8004740:	4b4a      	ldr	r3, [pc, #296]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	4a49      	ldr	r2, [pc, #292]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004746:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800474a:	6093      	str	r3, [r2, #8]
 800474c:	4b47      	ldr	r3, [pc, #284]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800474e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004754:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004758:	4944      	ldr	r1, [pc, #272]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800475a:	4313      	orrs	r3, r2
 800475c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0310 	and.w	r3, r3, #16
 8004766:	2b00      	cmp	r3, #0
 8004768:	d004      	beq.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8004770:	4b3f      	ldr	r3, [pc, #252]	@ (8004870 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004772:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00a      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004780:	4b3a      	ldr	r3, [pc, #232]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004782:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004786:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800478e:	4937      	ldr	r1, [pc, #220]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004790:	4313      	orrs	r3, r2
 8004792:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d00a      	beq.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80047a2:	4b32      	ldr	r3, [pc, #200]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047a8:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047b0:	492e      	ldr	r1, [pc, #184]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d011      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80047c4:	4b29      	ldr	r3, [pc, #164]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047ca:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047d2:	4926      	ldr	r1, [pc, #152]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047e2:	d101      	bne.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80047e4:	2301      	movs	r3, #1
 80047e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d00a      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80047f4:	4b1d      	ldr	r3, [pc, #116]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80047f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047fa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004802:	491a      	ldr	r1, [pc, #104]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004804:	4313      	orrs	r3, r2
 8004806:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004812:	2b00      	cmp	r3, #0
 8004814:	d011      	beq.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8004816:	4b15      	ldr	r3, [pc, #84]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004818:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800481c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004824:	4911      	ldr	r1, [pc, #68]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004826:	4313      	orrs	r3, r2
 8004828:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004830:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004834:	d101      	bne.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8004836:	2301      	movs	r3, #1
 8004838:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800483a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800483c:	2b01      	cmp	r3, #1
 800483e:	d005      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004848:	f040 80ff 	bne.w	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800484c:	4b09      	ldr	r3, [pc, #36]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800484e:	2200      	movs	r2, #0
 8004850:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004852:	f7fe f821 	bl	8002898 <HAL_GetTick>
 8004856:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004858:	e00e      	b.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800485a:	f7fe f81d 	bl	8002898 <HAL_GetTick>
 800485e:	4602      	mov	r2, r0
 8004860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	2b02      	cmp	r3, #2
 8004866:	d907      	bls.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004868:	2303      	movs	r3, #3
 800486a:	e188      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x642>
 800486c:	40023800 	.word	0x40023800
 8004870:	424711e0 	.word	0x424711e0
 8004874:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004878:	4b7e      	ldr	r3, [pc, #504]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d1ea      	bne.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0301 	and.w	r3, r3, #1
 800488c:	2b00      	cmp	r3, #0
 800488e:	d003      	beq.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004894:	2b00      	cmp	r3, #0
 8004896:	d009      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d028      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d124      	bne.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80048ac:	4b71      	ldr	r3, [pc, #452]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80048ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048b2:	0c1b      	lsrs	r3, r3, #16
 80048b4:	f003 0303 	and.w	r3, r3, #3
 80048b8:	3301      	adds	r3, #1
 80048ba:	005b      	lsls	r3, r3, #1
 80048bc:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80048be:	4b6d      	ldr	r3, [pc, #436]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80048c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048c4:	0e1b      	lsrs	r3, r3, #24
 80048c6:	f003 030f 	and.w	r3, r3, #15
 80048ca:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	019b      	lsls	r3, r3, #6
 80048d6:	431a      	orrs	r2, r3
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	085b      	lsrs	r3, r3, #1
 80048dc:	3b01      	subs	r3, #1
 80048de:	041b      	lsls	r3, r3, #16
 80048e0:	431a      	orrs	r2, r3
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	061b      	lsls	r3, r3, #24
 80048e6:	431a      	orrs	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	695b      	ldr	r3, [r3, #20]
 80048ec:	071b      	lsls	r3, r3, #28
 80048ee:	4961      	ldr	r1, [pc, #388]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80048f0:	4313      	orrs	r3, r2
 80048f2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f003 0304 	and.w	r3, r3, #4
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d004      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004906:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800490a:	d00a      	beq.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004914:	2b00      	cmp	r3, #0
 8004916:	d035      	beq.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800491c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004920:	d130      	bne.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004922:	4b54      	ldr	r3, [pc, #336]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004924:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004928:	0c1b      	lsrs	r3, r3, #16
 800492a:	f003 0303 	and.w	r3, r3, #3
 800492e:	3301      	adds	r3, #1
 8004930:	005b      	lsls	r3, r3, #1
 8004932:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004934:	4b4f      	ldr	r3, [pc, #316]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004936:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800493a:	0f1b      	lsrs	r3, r3, #28
 800493c:	f003 0307 	and.w	r3, r3, #7
 8004940:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685a      	ldr	r2, [r3, #4]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	019b      	lsls	r3, r3, #6
 800494c:	431a      	orrs	r2, r3
 800494e:	69fb      	ldr	r3, [r7, #28]
 8004950:	085b      	lsrs	r3, r3, #1
 8004952:	3b01      	subs	r3, #1
 8004954:	041b      	lsls	r3, r3, #16
 8004956:	431a      	orrs	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	061b      	lsls	r3, r3, #24
 800495e:	431a      	orrs	r2, r3
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	071b      	lsls	r3, r3, #28
 8004964:	4943      	ldr	r1, [pc, #268]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004966:	4313      	orrs	r3, r2
 8004968:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800496c:	4b41      	ldr	r3, [pc, #260]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800496e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004972:	f023 021f 	bic.w	r2, r3, #31
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800497a:	3b01      	subs	r3, #1
 800497c:	493d      	ldr	r1, [pc, #244]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800497e:	4313      	orrs	r3, r2
 8004980:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800498c:	2b00      	cmp	r3, #0
 800498e:	d029      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004994:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004998:	d124      	bne.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800499a:	4b36      	ldr	r3, [pc, #216]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800499c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049a0:	0c1b      	lsrs	r3, r3, #16
 80049a2:	f003 0303 	and.w	r3, r3, #3
 80049a6:	3301      	adds	r3, #1
 80049a8:	005b      	lsls	r3, r3, #1
 80049aa:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80049ac:	4b31      	ldr	r3, [pc, #196]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80049ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049b2:	0f1b      	lsrs	r3, r3, #28
 80049b4:	f003 0307 	and.w	r3, r3, #7
 80049b8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685a      	ldr	r2, [r3, #4]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	019b      	lsls	r3, r3, #6
 80049c4:	431a      	orrs	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	085b      	lsrs	r3, r3, #1
 80049cc:	3b01      	subs	r3, #1
 80049ce:	041b      	lsls	r3, r3, #16
 80049d0:	431a      	orrs	r2, r3
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	061b      	lsls	r3, r3, #24
 80049d6:	431a      	orrs	r2, r3
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	071b      	lsls	r3, r3, #28
 80049dc:	4925      	ldr	r1, [pc, #148]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d016      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	685a      	ldr	r2, [r3, #4]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	019b      	lsls	r3, r3, #6
 80049fa:	431a      	orrs	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	085b      	lsrs	r3, r3, #1
 8004a02:	3b01      	subs	r3, #1
 8004a04:	041b      	lsls	r3, r3, #16
 8004a06:	431a      	orrs	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	061b      	lsls	r3, r3, #24
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	695b      	ldr	r3, [r3, #20]
 8004a14:	071b      	lsls	r3, r3, #28
 8004a16:	4917      	ldr	r1, [pc, #92]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004a1e:	4b16      	ldr	r3, [pc, #88]	@ (8004a78 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8004a20:	2201      	movs	r2, #1
 8004a22:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a24:	f7fd ff38 	bl	8002898 <HAL_GetTick>
 8004a28:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a2a:	e008      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004a2c:	f7fd ff34 	bl	8002898 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d901      	bls.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e09f      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a74 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d0f0      	beq.n	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8004a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	f040 8095 	bne.w	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004a52:	4b0a      	ldr	r3, [pc, #40]	@ (8004a7c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a58:	f7fd ff1e 	bl	8002898 <HAL_GetTick>
 8004a5c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a5e:	e00f      	b.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004a60:	f7fd ff1a 	bl	8002898 <HAL_GetTick>
 8004a64:	4602      	mov	r2, r0
 8004a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a68:	1ad3      	subs	r3, r2, r3
 8004a6a:	2b02      	cmp	r3, #2
 8004a6c:	d908      	bls.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e085      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004a72:	bf00      	nop
 8004a74:	40023800 	.word	0x40023800
 8004a78:	42470068 	.word	0x42470068
 8004a7c:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004a80:	4b41      	ldr	r3, [pc, #260]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004a88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a8c:	d0e8      	beq.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0304 	and.w	r3, r3, #4
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d003      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d009      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d02b      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d127      	bne.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8004ab6:	4b34      	ldr	r3, [pc, #208]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004abc:	0c1b      	lsrs	r3, r3, #16
 8004abe:	f003 0303 	and.w	r3, r3, #3
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	699a      	ldr	r2, [r3, #24]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	69db      	ldr	r3, [r3, #28]
 8004ad0:	019b      	lsls	r3, r3, #6
 8004ad2:	431a      	orrs	r2, r3
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	085b      	lsrs	r3, r3, #1
 8004ad8:	3b01      	subs	r3, #1
 8004ada:	041b      	lsls	r3, r3, #16
 8004adc:	431a      	orrs	r2, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ae2:	061b      	lsls	r3, r3, #24
 8004ae4:	4928      	ldr	r1, [pc, #160]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004aec:	4b26      	ldr	r3, [pc, #152]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004aee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004af2:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004afa:	3b01      	subs	r3, #1
 8004afc:	021b      	lsls	r3, r3, #8
 8004afe:	4922      	ldr	r1, [pc, #136]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d01d      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b1a:	d118      	bne.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b22:	0e1b      	lsrs	r3, r3, #24
 8004b24:	f003 030f 	and.w	r3, r3, #15
 8004b28:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	699a      	ldr	r2, [r3, #24]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	69db      	ldr	r3, [r3, #28]
 8004b32:	019b      	lsls	r3, r3, #6
 8004b34:	431a      	orrs	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a1b      	ldr	r3, [r3, #32]
 8004b3a:	085b      	lsrs	r3, r3, #1
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	041b      	lsls	r3, r3, #16
 8004b40:	431a      	orrs	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	061b      	lsls	r3, r3, #24
 8004b46:	4910      	ldr	r1, [pc, #64]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004b4e:	4b0f      	ldr	r3, [pc, #60]	@ (8004b8c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8004b50:	2201      	movs	r2, #1
 8004b52:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b54:	f7fd fea0 	bl	8002898 <HAL_GetTick>
 8004b58:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004b5a:	e008      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004b5c:	f7fd fe9c 	bl	8002898 <HAL_GetTick>
 8004b60:	4602      	mov	r2, r0
 8004b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b64:	1ad3      	subs	r3, r2, r3
 8004b66:	2b02      	cmp	r3, #2
 8004b68:	d901      	bls.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b6a:	2303      	movs	r3, #3
 8004b6c:	e007      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004b6e:	4b06      	ldr	r3, [pc, #24]	@ (8004b88 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b7a:	d1ef      	bne.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3730      	adds	r7, #48	@ 0x30
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	40023800 	.word	0x40023800
 8004b8c:	42470070 	.word	0x42470070

08004b90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b94:	b0ae      	sub	sp, #184	@ 0xb8
 8004b96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004baa:	2300      	movs	r3, #0
 8004bac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bb6:	4bcb      	ldr	r3, [pc, #812]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f003 030c 	and.w	r3, r3, #12
 8004bbe:	2b0c      	cmp	r3, #12
 8004bc0:	f200 8206 	bhi.w	8004fd0 <HAL_RCC_GetSysClockFreq+0x440>
 8004bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8004bcc <HAL_RCC_GetSysClockFreq+0x3c>)
 8004bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bca:	bf00      	nop
 8004bcc:	08004c01 	.word	0x08004c01
 8004bd0:	08004fd1 	.word	0x08004fd1
 8004bd4:	08004fd1 	.word	0x08004fd1
 8004bd8:	08004fd1 	.word	0x08004fd1
 8004bdc:	08004c09 	.word	0x08004c09
 8004be0:	08004fd1 	.word	0x08004fd1
 8004be4:	08004fd1 	.word	0x08004fd1
 8004be8:	08004fd1 	.word	0x08004fd1
 8004bec:	08004c11 	.word	0x08004c11
 8004bf0:	08004fd1 	.word	0x08004fd1
 8004bf4:	08004fd1 	.word	0x08004fd1
 8004bf8:	08004fd1 	.word	0x08004fd1
 8004bfc:	08004e01 	.word	0x08004e01
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c00:	4bb9      	ldr	r3, [pc, #740]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004c02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004c06:	e1e7      	b.n	8004fd8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c08:	4bb8      	ldr	r3, [pc, #736]	@ (8004eec <HAL_RCC_GetSysClockFreq+0x35c>)
 8004c0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004c0e:	e1e3      	b.n	8004fd8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c10:	4bb4      	ldr	r3, [pc, #720]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c1c:	4bb1      	ldr	r3, [pc, #708]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d071      	beq.n	8004d0c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c28:	4bae      	ldr	r3, [pc, #696]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	099b      	lsrs	r3, r3, #6
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c34:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004c38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004c3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c44:	2300      	movs	r3, #0
 8004c46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004c4e:	4622      	mov	r2, r4
 8004c50:	462b      	mov	r3, r5
 8004c52:	f04f 0000 	mov.w	r0, #0
 8004c56:	f04f 0100 	mov.w	r1, #0
 8004c5a:	0159      	lsls	r1, r3, #5
 8004c5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c60:	0150      	lsls	r0, r2, #5
 8004c62:	4602      	mov	r2, r0
 8004c64:	460b      	mov	r3, r1
 8004c66:	4621      	mov	r1, r4
 8004c68:	1a51      	subs	r1, r2, r1
 8004c6a:	6439      	str	r1, [r7, #64]	@ 0x40
 8004c6c:	4629      	mov	r1, r5
 8004c6e:	eb63 0301 	sbc.w	r3, r3, r1
 8004c72:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c74:	f04f 0200 	mov.w	r2, #0
 8004c78:	f04f 0300 	mov.w	r3, #0
 8004c7c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004c80:	4649      	mov	r1, r9
 8004c82:	018b      	lsls	r3, r1, #6
 8004c84:	4641      	mov	r1, r8
 8004c86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c8a:	4641      	mov	r1, r8
 8004c8c:	018a      	lsls	r2, r1, #6
 8004c8e:	4641      	mov	r1, r8
 8004c90:	1a51      	subs	r1, r2, r1
 8004c92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004c94:	4649      	mov	r1, r9
 8004c96:	eb63 0301 	sbc.w	r3, r3, r1
 8004c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c9c:	f04f 0200 	mov.w	r2, #0
 8004ca0:	f04f 0300 	mov.w	r3, #0
 8004ca4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004ca8:	4649      	mov	r1, r9
 8004caa:	00cb      	lsls	r3, r1, #3
 8004cac:	4641      	mov	r1, r8
 8004cae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cb2:	4641      	mov	r1, r8
 8004cb4:	00ca      	lsls	r2, r1, #3
 8004cb6:	4610      	mov	r0, r2
 8004cb8:	4619      	mov	r1, r3
 8004cba:	4603      	mov	r3, r0
 8004cbc:	4622      	mov	r2, r4
 8004cbe:	189b      	adds	r3, r3, r2
 8004cc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cc2:	462b      	mov	r3, r5
 8004cc4:	460a      	mov	r2, r1
 8004cc6:	eb42 0303 	adc.w	r3, r2, r3
 8004cca:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ccc:	f04f 0200 	mov.w	r2, #0
 8004cd0:	f04f 0300 	mov.w	r3, #0
 8004cd4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004cd8:	4629      	mov	r1, r5
 8004cda:	024b      	lsls	r3, r1, #9
 8004cdc:	4621      	mov	r1, r4
 8004cde:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ce2:	4621      	mov	r1, r4
 8004ce4:	024a      	lsls	r2, r1, #9
 8004ce6:	4610      	mov	r0, r2
 8004ce8:	4619      	mov	r1, r3
 8004cea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004cf4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004cf8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004cfc:	f7fb ff74 	bl	8000be8 <__aeabi_uldivmod>
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	4613      	mov	r3, r2
 8004d06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d0a:	e067      	b.n	8004ddc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d0c:	4b75      	ldr	r3, [pc, #468]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	099b      	lsrs	r3, r3, #6
 8004d12:	2200      	movs	r2, #0
 8004d14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d18:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004d1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004d20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d24:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d26:	2300      	movs	r3, #0
 8004d28:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d2a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004d2e:	4622      	mov	r2, r4
 8004d30:	462b      	mov	r3, r5
 8004d32:	f04f 0000 	mov.w	r0, #0
 8004d36:	f04f 0100 	mov.w	r1, #0
 8004d3a:	0159      	lsls	r1, r3, #5
 8004d3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d40:	0150      	lsls	r0, r2, #5
 8004d42:	4602      	mov	r2, r0
 8004d44:	460b      	mov	r3, r1
 8004d46:	4621      	mov	r1, r4
 8004d48:	1a51      	subs	r1, r2, r1
 8004d4a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004d4c:	4629      	mov	r1, r5
 8004d4e:	eb63 0301 	sbc.w	r3, r3, r1
 8004d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d54:	f04f 0200 	mov.w	r2, #0
 8004d58:	f04f 0300 	mov.w	r3, #0
 8004d5c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004d60:	4649      	mov	r1, r9
 8004d62:	018b      	lsls	r3, r1, #6
 8004d64:	4641      	mov	r1, r8
 8004d66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d6a:	4641      	mov	r1, r8
 8004d6c:	018a      	lsls	r2, r1, #6
 8004d6e:	4641      	mov	r1, r8
 8004d70:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d74:	4649      	mov	r1, r9
 8004d76:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d7a:	f04f 0200 	mov.w	r2, #0
 8004d7e:	f04f 0300 	mov.w	r3, #0
 8004d82:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d86:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d8a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d8e:	4692      	mov	sl, r2
 8004d90:	469b      	mov	fp, r3
 8004d92:	4623      	mov	r3, r4
 8004d94:	eb1a 0303 	adds.w	r3, sl, r3
 8004d98:	623b      	str	r3, [r7, #32]
 8004d9a:	462b      	mov	r3, r5
 8004d9c:	eb4b 0303 	adc.w	r3, fp, r3
 8004da0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004da2:	f04f 0200 	mov.w	r2, #0
 8004da6:	f04f 0300 	mov.w	r3, #0
 8004daa:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004dae:	4629      	mov	r1, r5
 8004db0:	028b      	lsls	r3, r1, #10
 8004db2:	4621      	mov	r1, r4
 8004db4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004db8:	4621      	mov	r1, r4
 8004dba:	028a      	lsls	r2, r1, #10
 8004dbc:	4610      	mov	r0, r2
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	673b      	str	r3, [r7, #112]	@ 0x70
 8004dc8:	677a      	str	r2, [r7, #116]	@ 0x74
 8004dca:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004dce:	f7fb ff0b 	bl	8000be8 <__aeabi_uldivmod>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	4613      	mov	r3, r2
 8004dd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004ddc:	4b41      	ldr	r3, [pc, #260]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	0c1b      	lsrs	r3, r3, #16
 8004de2:	f003 0303 	and.w	r3, r3, #3
 8004de6:	3301      	adds	r3, #1
 8004de8:	005b      	lsls	r3, r3, #1
 8004dea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004dee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004df2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004dfe:	e0eb      	b.n	8004fd8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e00:	4b38      	ldr	r3, [pc, #224]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e0c:	4b35      	ldr	r3, [pc, #212]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d06b      	beq.n	8004ef0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e18:	4b32      	ldr	r3, [pc, #200]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	099b      	lsrs	r3, r3, #6
 8004e1e:	2200      	movs	r2, #0
 8004e20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004e24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e2a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e30:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004e34:	4622      	mov	r2, r4
 8004e36:	462b      	mov	r3, r5
 8004e38:	f04f 0000 	mov.w	r0, #0
 8004e3c:	f04f 0100 	mov.w	r1, #0
 8004e40:	0159      	lsls	r1, r3, #5
 8004e42:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e46:	0150      	lsls	r0, r2, #5
 8004e48:	4602      	mov	r2, r0
 8004e4a:	460b      	mov	r3, r1
 8004e4c:	4621      	mov	r1, r4
 8004e4e:	1a51      	subs	r1, r2, r1
 8004e50:	61b9      	str	r1, [r7, #24]
 8004e52:	4629      	mov	r1, r5
 8004e54:	eb63 0301 	sbc.w	r3, r3, r1
 8004e58:	61fb      	str	r3, [r7, #28]
 8004e5a:	f04f 0200 	mov.w	r2, #0
 8004e5e:	f04f 0300 	mov.w	r3, #0
 8004e62:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004e66:	4659      	mov	r1, fp
 8004e68:	018b      	lsls	r3, r1, #6
 8004e6a:	4651      	mov	r1, sl
 8004e6c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e70:	4651      	mov	r1, sl
 8004e72:	018a      	lsls	r2, r1, #6
 8004e74:	4651      	mov	r1, sl
 8004e76:	ebb2 0801 	subs.w	r8, r2, r1
 8004e7a:	4659      	mov	r1, fp
 8004e7c:	eb63 0901 	sbc.w	r9, r3, r1
 8004e80:	f04f 0200 	mov.w	r2, #0
 8004e84:	f04f 0300 	mov.w	r3, #0
 8004e88:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e8c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e90:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e94:	4690      	mov	r8, r2
 8004e96:	4699      	mov	r9, r3
 8004e98:	4623      	mov	r3, r4
 8004e9a:	eb18 0303 	adds.w	r3, r8, r3
 8004e9e:	613b      	str	r3, [r7, #16]
 8004ea0:	462b      	mov	r3, r5
 8004ea2:	eb49 0303 	adc.w	r3, r9, r3
 8004ea6:	617b      	str	r3, [r7, #20]
 8004ea8:	f04f 0200 	mov.w	r2, #0
 8004eac:	f04f 0300 	mov.w	r3, #0
 8004eb0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004eb4:	4629      	mov	r1, r5
 8004eb6:	024b      	lsls	r3, r1, #9
 8004eb8:	4621      	mov	r1, r4
 8004eba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ebe:	4621      	mov	r1, r4
 8004ec0:	024a      	lsls	r2, r1, #9
 8004ec2:	4610      	mov	r0, r2
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004eca:	2200      	movs	r2, #0
 8004ecc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ece:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004ed0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004ed4:	f7fb fe88 	bl	8000be8 <__aeabi_uldivmod>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	460b      	mov	r3, r1
 8004edc:	4613      	mov	r3, r2
 8004ede:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004ee2:	e065      	b.n	8004fb0 <HAL_RCC_GetSysClockFreq+0x420>
 8004ee4:	40023800 	.word	0x40023800
 8004ee8:	00f42400 	.word	0x00f42400
 8004eec:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ef0:	4b3d      	ldr	r3, [pc, #244]	@ (8004fe8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	099b      	lsrs	r3, r3, #6
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	4618      	mov	r0, r3
 8004efa:	4611      	mov	r1, r2
 8004efc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004f00:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f02:	2300      	movs	r3, #0
 8004f04:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f06:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004f0a:	4642      	mov	r2, r8
 8004f0c:	464b      	mov	r3, r9
 8004f0e:	f04f 0000 	mov.w	r0, #0
 8004f12:	f04f 0100 	mov.w	r1, #0
 8004f16:	0159      	lsls	r1, r3, #5
 8004f18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f1c:	0150      	lsls	r0, r2, #5
 8004f1e:	4602      	mov	r2, r0
 8004f20:	460b      	mov	r3, r1
 8004f22:	4641      	mov	r1, r8
 8004f24:	1a51      	subs	r1, r2, r1
 8004f26:	60b9      	str	r1, [r7, #8]
 8004f28:	4649      	mov	r1, r9
 8004f2a:	eb63 0301 	sbc.w	r3, r3, r1
 8004f2e:	60fb      	str	r3, [r7, #12]
 8004f30:	f04f 0200 	mov.w	r2, #0
 8004f34:	f04f 0300 	mov.w	r3, #0
 8004f38:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004f3c:	4659      	mov	r1, fp
 8004f3e:	018b      	lsls	r3, r1, #6
 8004f40:	4651      	mov	r1, sl
 8004f42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f46:	4651      	mov	r1, sl
 8004f48:	018a      	lsls	r2, r1, #6
 8004f4a:	4651      	mov	r1, sl
 8004f4c:	1a54      	subs	r4, r2, r1
 8004f4e:	4659      	mov	r1, fp
 8004f50:	eb63 0501 	sbc.w	r5, r3, r1
 8004f54:	f04f 0200 	mov.w	r2, #0
 8004f58:	f04f 0300 	mov.w	r3, #0
 8004f5c:	00eb      	lsls	r3, r5, #3
 8004f5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f62:	00e2      	lsls	r2, r4, #3
 8004f64:	4614      	mov	r4, r2
 8004f66:	461d      	mov	r5, r3
 8004f68:	4643      	mov	r3, r8
 8004f6a:	18e3      	adds	r3, r4, r3
 8004f6c:	603b      	str	r3, [r7, #0]
 8004f6e:	464b      	mov	r3, r9
 8004f70:	eb45 0303 	adc.w	r3, r5, r3
 8004f74:	607b      	str	r3, [r7, #4]
 8004f76:	f04f 0200 	mov.w	r2, #0
 8004f7a:	f04f 0300 	mov.w	r3, #0
 8004f7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f82:	4629      	mov	r1, r5
 8004f84:	028b      	lsls	r3, r1, #10
 8004f86:	4621      	mov	r1, r4
 8004f88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f8c:	4621      	mov	r1, r4
 8004f8e:	028a      	lsls	r2, r1, #10
 8004f90:	4610      	mov	r0, r2
 8004f92:	4619      	mov	r1, r3
 8004f94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f98:	2200      	movs	r2, #0
 8004f9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f9c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004f9e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004fa2:	f7fb fe21 	bl	8000be8 <__aeabi_uldivmod>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	460b      	mov	r3, r1
 8004faa:	4613      	mov	r3, r2
 8004fac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	0f1b      	lsrs	r3, r3, #28
 8004fb6:	f003 0307 	and.w	r3, r3, #7
 8004fba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004fbe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004fc2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004fce:	e003      	b.n	8004fd8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fd0:	4b06      	ldr	r3, [pc, #24]	@ (8004fec <HAL_RCC_GetSysClockFreq+0x45c>)
 8004fd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004fd6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fd8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	37b8      	adds	r7, #184	@ 0xb8
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fe6:	bf00      	nop
 8004fe8:	40023800 	.word	0x40023800
 8004fec:	00f42400 	.word	0x00f42400

08004ff0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d101      	bne.n	8005002 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e28d      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	f000 8083 	beq.w	8005116 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005010:	4b94      	ldr	r3, [pc, #592]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005012:	689b      	ldr	r3, [r3, #8]
 8005014:	f003 030c 	and.w	r3, r3, #12
 8005018:	2b04      	cmp	r3, #4
 800501a:	d019      	beq.n	8005050 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800501c:	4b91      	ldr	r3, [pc, #580]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f003 030c 	and.w	r3, r3, #12
        || \
 8005024:	2b08      	cmp	r3, #8
 8005026:	d106      	bne.n	8005036 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005028:	4b8e      	ldr	r3, [pc, #568]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005030:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005034:	d00c      	beq.n	8005050 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005036:	4b8b      	ldr	r3, [pc, #556]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800503e:	2b0c      	cmp	r3, #12
 8005040:	d112      	bne.n	8005068 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005042:	4b88      	ldr	r3, [pc, #544]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800504a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800504e:	d10b      	bne.n	8005068 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005050:	4b84      	ldr	r3, [pc, #528]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005058:	2b00      	cmp	r3, #0
 800505a:	d05b      	beq.n	8005114 <HAL_RCC_OscConfig+0x124>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d157      	bne.n	8005114 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e25a      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005070:	d106      	bne.n	8005080 <HAL_RCC_OscConfig+0x90>
 8005072:	4b7c      	ldr	r3, [pc, #496]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a7b      	ldr	r2, [pc, #492]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800507c:	6013      	str	r3, [r2, #0]
 800507e:	e01d      	b.n	80050bc <HAL_RCC_OscConfig+0xcc>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005088:	d10c      	bne.n	80050a4 <HAL_RCC_OscConfig+0xb4>
 800508a:	4b76      	ldr	r3, [pc, #472]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a75      	ldr	r2, [pc, #468]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005090:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005094:	6013      	str	r3, [r2, #0]
 8005096:	4b73      	ldr	r3, [pc, #460]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a72      	ldr	r2, [pc, #456]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 800509c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050a0:	6013      	str	r3, [r2, #0]
 80050a2:	e00b      	b.n	80050bc <HAL_RCC_OscConfig+0xcc>
 80050a4:	4b6f      	ldr	r3, [pc, #444]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a6e      	ldr	r2, [pc, #440]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 80050aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050ae:	6013      	str	r3, [r2, #0]
 80050b0:	4b6c      	ldr	r3, [pc, #432]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a6b      	ldr	r2, [pc, #428]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 80050b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d013      	beq.n	80050ec <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050c4:	f7fd fbe8 	bl	8002898 <HAL_GetTick>
 80050c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050ca:	e008      	b.n	80050de <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050cc:	f7fd fbe4 	bl	8002898 <HAL_GetTick>
 80050d0:	4602      	mov	r2, r0
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	1ad3      	subs	r3, r2, r3
 80050d6:	2b64      	cmp	r3, #100	@ 0x64
 80050d8:	d901      	bls.n	80050de <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80050da:	2303      	movs	r3, #3
 80050dc:	e21f      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050de:	4b61      	ldr	r3, [pc, #388]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d0f0      	beq.n	80050cc <HAL_RCC_OscConfig+0xdc>
 80050ea:	e014      	b.n	8005116 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ec:	f7fd fbd4 	bl	8002898 <HAL_GetTick>
 80050f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050f2:	e008      	b.n	8005106 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050f4:	f7fd fbd0 	bl	8002898 <HAL_GetTick>
 80050f8:	4602      	mov	r2, r0
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	2b64      	cmp	r3, #100	@ 0x64
 8005100:	d901      	bls.n	8005106 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e20b      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005106:	4b57      	ldr	r3, [pc, #348]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1f0      	bne.n	80050f4 <HAL_RCC_OscConfig+0x104>
 8005112:	e000      	b.n	8005116 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005114:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 0302 	and.w	r3, r3, #2
 800511e:	2b00      	cmp	r3, #0
 8005120:	d06f      	beq.n	8005202 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005122:	4b50      	ldr	r3, [pc, #320]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f003 030c 	and.w	r3, r3, #12
 800512a:	2b00      	cmp	r3, #0
 800512c:	d017      	beq.n	800515e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800512e:	4b4d      	ldr	r3, [pc, #308]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	f003 030c 	and.w	r3, r3, #12
        || \
 8005136:	2b08      	cmp	r3, #8
 8005138:	d105      	bne.n	8005146 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800513a:	4b4a      	ldr	r3, [pc, #296]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 800513c:	685b      	ldr	r3, [r3, #4]
 800513e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00b      	beq.n	800515e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005146:	4b47      	ldr	r3, [pc, #284]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800514e:	2b0c      	cmp	r3, #12
 8005150:	d11c      	bne.n	800518c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005152:	4b44      	ldr	r3, [pc, #272]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d116      	bne.n	800518c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800515e:	4b41      	ldr	r3, [pc, #260]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d005      	beq.n	8005176 <HAL_RCC_OscConfig+0x186>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	2b01      	cmp	r3, #1
 8005170:	d001      	beq.n	8005176 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e1d3      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005176:	4b3b      	ldr	r3, [pc, #236]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	00db      	lsls	r3, r3, #3
 8005184:	4937      	ldr	r1, [pc, #220]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005186:	4313      	orrs	r3, r2
 8005188:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800518a:	e03a      	b.n	8005202 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d020      	beq.n	80051d6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005194:	4b34      	ldr	r3, [pc, #208]	@ (8005268 <HAL_RCC_OscConfig+0x278>)
 8005196:	2201      	movs	r2, #1
 8005198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800519a:	f7fd fb7d 	bl	8002898 <HAL_GetTick>
 800519e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051a0:	e008      	b.n	80051b4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051a2:	f7fd fb79 	bl	8002898 <HAL_GetTick>
 80051a6:	4602      	mov	r2, r0
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	1ad3      	subs	r3, r2, r3
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d901      	bls.n	80051b4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80051b0:	2303      	movs	r3, #3
 80051b2:	e1b4      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051b4:	4b2b      	ldr	r3, [pc, #172]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 0302 	and.w	r3, r3, #2
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d0f0      	beq.n	80051a2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051c0:	4b28      	ldr	r3, [pc, #160]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	691b      	ldr	r3, [r3, #16]
 80051cc:	00db      	lsls	r3, r3, #3
 80051ce:	4925      	ldr	r1, [pc, #148]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	600b      	str	r3, [r1, #0]
 80051d4:	e015      	b.n	8005202 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051d6:	4b24      	ldr	r3, [pc, #144]	@ (8005268 <HAL_RCC_OscConfig+0x278>)
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051dc:	f7fd fb5c 	bl	8002898 <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051e4:	f7fd fb58 	bl	8002898 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e193      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0302 	and.w	r3, r3, #2
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f0      	bne.n	80051e4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0308 	and.w	r3, r3, #8
 800520a:	2b00      	cmp	r3, #0
 800520c:	d036      	beq.n	800527c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	695b      	ldr	r3, [r3, #20]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d016      	beq.n	8005244 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005216:	4b15      	ldr	r3, [pc, #84]	@ (800526c <HAL_RCC_OscConfig+0x27c>)
 8005218:	2201      	movs	r2, #1
 800521a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800521c:	f7fd fb3c 	bl	8002898 <HAL_GetTick>
 8005220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005222:	e008      	b.n	8005236 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005224:	f7fd fb38 	bl	8002898 <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	2b02      	cmp	r3, #2
 8005230:	d901      	bls.n	8005236 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e173      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005236:	4b0b      	ldr	r3, [pc, #44]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005238:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800523a:	f003 0302 	and.w	r3, r3, #2
 800523e:	2b00      	cmp	r3, #0
 8005240:	d0f0      	beq.n	8005224 <HAL_RCC_OscConfig+0x234>
 8005242:	e01b      	b.n	800527c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005244:	4b09      	ldr	r3, [pc, #36]	@ (800526c <HAL_RCC_OscConfig+0x27c>)
 8005246:	2200      	movs	r2, #0
 8005248:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800524a:	f7fd fb25 	bl	8002898 <HAL_GetTick>
 800524e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005250:	e00e      	b.n	8005270 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005252:	f7fd fb21 	bl	8002898 <HAL_GetTick>
 8005256:	4602      	mov	r2, r0
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	1ad3      	subs	r3, r2, r3
 800525c:	2b02      	cmp	r3, #2
 800525e:	d907      	bls.n	8005270 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e15c      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
 8005264:	40023800 	.word	0x40023800
 8005268:	42470000 	.word	0x42470000
 800526c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005270:	4b8a      	ldr	r3, [pc, #552]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005272:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005274:	f003 0302 	and.w	r3, r3, #2
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1ea      	bne.n	8005252 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0304 	and.w	r3, r3, #4
 8005284:	2b00      	cmp	r3, #0
 8005286:	f000 8097 	beq.w	80053b8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800528a:	2300      	movs	r3, #0
 800528c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800528e:	4b83      	ldr	r3, [pc, #524]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005296:	2b00      	cmp	r3, #0
 8005298:	d10f      	bne.n	80052ba <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800529a:	2300      	movs	r3, #0
 800529c:	60bb      	str	r3, [r7, #8]
 800529e:	4b7f      	ldr	r3, [pc, #508]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 80052a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a2:	4a7e      	ldr	r2, [pc, #504]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 80052a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80052aa:	4b7c      	ldr	r3, [pc, #496]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 80052ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052b2:	60bb      	str	r3, [r7, #8]
 80052b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052b6:	2301      	movs	r3, #1
 80052b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052ba:	4b79      	ldr	r3, [pc, #484]	@ (80054a0 <HAL_RCC_OscConfig+0x4b0>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d118      	bne.n	80052f8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052c6:	4b76      	ldr	r3, [pc, #472]	@ (80054a0 <HAL_RCC_OscConfig+0x4b0>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a75      	ldr	r2, [pc, #468]	@ (80054a0 <HAL_RCC_OscConfig+0x4b0>)
 80052cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052d2:	f7fd fae1 	bl	8002898 <HAL_GetTick>
 80052d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052d8:	e008      	b.n	80052ec <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052da:	f7fd fadd 	bl	8002898 <HAL_GetTick>
 80052de:	4602      	mov	r2, r0
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d901      	bls.n	80052ec <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e118      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052ec:	4b6c      	ldr	r3, [pc, #432]	@ (80054a0 <HAL_RCC_OscConfig+0x4b0>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d0f0      	beq.n	80052da <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	2b01      	cmp	r3, #1
 80052fe:	d106      	bne.n	800530e <HAL_RCC_OscConfig+0x31e>
 8005300:	4b66      	ldr	r3, [pc, #408]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005302:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005304:	4a65      	ldr	r2, [pc, #404]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005306:	f043 0301 	orr.w	r3, r3, #1
 800530a:	6713      	str	r3, [r2, #112]	@ 0x70
 800530c:	e01c      	b.n	8005348 <HAL_RCC_OscConfig+0x358>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	2b05      	cmp	r3, #5
 8005314:	d10c      	bne.n	8005330 <HAL_RCC_OscConfig+0x340>
 8005316:	4b61      	ldr	r3, [pc, #388]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800531a:	4a60      	ldr	r2, [pc, #384]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 800531c:	f043 0304 	orr.w	r3, r3, #4
 8005320:	6713      	str	r3, [r2, #112]	@ 0x70
 8005322:	4b5e      	ldr	r3, [pc, #376]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005326:	4a5d      	ldr	r2, [pc, #372]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005328:	f043 0301 	orr.w	r3, r3, #1
 800532c:	6713      	str	r3, [r2, #112]	@ 0x70
 800532e:	e00b      	b.n	8005348 <HAL_RCC_OscConfig+0x358>
 8005330:	4b5a      	ldr	r3, [pc, #360]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005332:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005334:	4a59      	ldr	r2, [pc, #356]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005336:	f023 0301 	bic.w	r3, r3, #1
 800533a:	6713      	str	r3, [r2, #112]	@ 0x70
 800533c:	4b57      	ldr	r3, [pc, #348]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 800533e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005340:	4a56      	ldr	r2, [pc, #344]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005342:	f023 0304 	bic.w	r3, r3, #4
 8005346:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d015      	beq.n	800537c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005350:	f7fd faa2 	bl	8002898 <HAL_GetTick>
 8005354:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005356:	e00a      	b.n	800536e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005358:	f7fd fa9e 	bl	8002898 <HAL_GetTick>
 800535c:	4602      	mov	r2, r0
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005366:	4293      	cmp	r3, r2
 8005368:	d901      	bls.n	800536e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e0d7      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800536e:	4b4b      	ldr	r3, [pc, #300]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005372:	f003 0302 	and.w	r3, r3, #2
 8005376:	2b00      	cmp	r3, #0
 8005378:	d0ee      	beq.n	8005358 <HAL_RCC_OscConfig+0x368>
 800537a:	e014      	b.n	80053a6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800537c:	f7fd fa8c 	bl	8002898 <HAL_GetTick>
 8005380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005382:	e00a      	b.n	800539a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005384:	f7fd fa88 	bl	8002898 <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005392:	4293      	cmp	r3, r2
 8005394:	d901      	bls.n	800539a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e0c1      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800539a:	4b40      	ldr	r3, [pc, #256]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 800539c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800539e:	f003 0302 	and.w	r3, r3, #2
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d1ee      	bne.n	8005384 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053a6:	7dfb      	ldrb	r3, [r7, #23]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d105      	bne.n	80053b8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053ac:	4b3b      	ldr	r3, [pc, #236]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 80053ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b0:	4a3a      	ldr	r2, [pc, #232]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 80053b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	699b      	ldr	r3, [r3, #24]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f000 80ad 	beq.w	800551c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053c2:	4b36      	ldr	r3, [pc, #216]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	f003 030c 	and.w	r3, r3, #12
 80053ca:	2b08      	cmp	r3, #8
 80053cc:	d060      	beq.n	8005490 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d145      	bne.n	8005462 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053d6:	4b33      	ldr	r3, [pc, #204]	@ (80054a4 <HAL_RCC_OscConfig+0x4b4>)
 80053d8:	2200      	movs	r2, #0
 80053da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053dc:	f7fd fa5c 	bl	8002898 <HAL_GetTick>
 80053e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053e2:	e008      	b.n	80053f6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053e4:	f7fd fa58 	bl	8002898 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e093      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053f6:	4b29      	ldr	r3, [pc, #164]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1f0      	bne.n	80053e4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	69da      	ldr	r2, [r3, #28]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	431a      	orrs	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005410:	019b      	lsls	r3, r3, #6
 8005412:	431a      	orrs	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005418:	085b      	lsrs	r3, r3, #1
 800541a:	3b01      	subs	r3, #1
 800541c:	041b      	lsls	r3, r3, #16
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005424:	061b      	lsls	r3, r3, #24
 8005426:	431a      	orrs	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800542c:	071b      	lsls	r3, r3, #28
 800542e:	491b      	ldr	r1, [pc, #108]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005430:	4313      	orrs	r3, r2
 8005432:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005434:	4b1b      	ldr	r3, [pc, #108]	@ (80054a4 <HAL_RCC_OscConfig+0x4b4>)
 8005436:	2201      	movs	r2, #1
 8005438:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800543a:	f7fd fa2d 	bl	8002898 <HAL_GetTick>
 800543e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005440:	e008      	b.n	8005454 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005442:	f7fd fa29 	bl	8002898 <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	2b02      	cmp	r3, #2
 800544e:	d901      	bls.n	8005454 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005450:	2303      	movs	r3, #3
 8005452:	e064      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005454:	4b11      	ldr	r3, [pc, #68]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800545c:	2b00      	cmp	r3, #0
 800545e:	d0f0      	beq.n	8005442 <HAL_RCC_OscConfig+0x452>
 8005460:	e05c      	b.n	800551c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005462:	4b10      	ldr	r3, [pc, #64]	@ (80054a4 <HAL_RCC_OscConfig+0x4b4>)
 8005464:	2200      	movs	r2, #0
 8005466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005468:	f7fd fa16 	bl	8002898 <HAL_GetTick>
 800546c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800546e:	e008      	b.n	8005482 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005470:	f7fd fa12 	bl	8002898 <HAL_GetTick>
 8005474:	4602      	mov	r2, r0
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	2b02      	cmp	r3, #2
 800547c:	d901      	bls.n	8005482 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e04d      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005482:	4b06      	ldr	r3, [pc, #24]	@ (800549c <HAL_RCC_OscConfig+0x4ac>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1f0      	bne.n	8005470 <HAL_RCC_OscConfig+0x480>
 800548e:	e045      	b.n	800551c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	699b      	ldr	r3, [r3, #24]
 8005494:	2b01      	cmp	r3, #1
 8005496:	d107      	bne.n	80054a8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005498:	2301      	movs	r3, #1
 800549a:	e040      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
 800549c:	40023800 	.word	0x40023800
 80054a0:	40007000 	.word	0x40007000
 80054a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054a8:	4b1f      	ldr	r3, [pc, #124]	@ (8005528 <HAL_RCC_OscConfig+0x538>)
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	699b      	ldr	r3, [r3, #24]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d030      	beq.n	8005518 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d129      	bne.n	8005518 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d122      	bne.n	8005518 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054d2:	68fa      	ldr	r2, [r7, #12]
 80054d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80054d8:	4013      	ands	r3, r2
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80054de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d119      	bne.n	8005518 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ee:	085b      	lsrs	r3, r3, #1
 80054f0:	3b01      	subs	r3, #1
 80054f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d10f      	bne.n	8005518 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005502:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005504:	429a      	cmp	r2, r3
 8005506:	d107      	bne.n	8005518 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005512:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005514:	429a      	cmp	r2, r3
 8005516:	d001      	beq.n	800551c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e000      	b.n	800551e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3718      	adds	r7, #24
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	40023800 	.word	0x40023800

0800552c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e073      	b.n	8005626 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	7f5b      	ldrb	r3, [r3, #29]
 8005542:	b2db      	uxtb	r3, r3
 8005544:	2b00      	cmp	r3, #0
 8005546:	d105      	bne.n	8005554 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f7fc fb0e 	bl	8001b70 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2202      	movs	r2, #2
 8005558:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	f003 0310 	and.w	r3, r3, #16
 8005564:	2b10      	cmp	r3, #16
 8005566:	d055      	beq.n	8005614 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	22ca      	movs	r2, #202	@ 0xca
 800556e:	625a      	str	r2, [r3, #36]	@ 0x24
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2253      	movs	r2, #83	@ 0x53
 8005576:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 fa49 	bl	8005a10 <RTC_EnterInitMode>
 800557e:	4603      	mov	r3, r0
 8005580:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005582:	7bfb      	ldrb	r3, [r7, #15]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d12c      	bne.n	80055e2 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	6812      	ldr	r2, [r2, #0]
 8005592:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005596:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800559a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	6899      	ldr	r1, [r3, #8]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685a      	ldr	r2, [r3, #4]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	691b      	ldr	r3, [r3, #16]
 80055aa:	431a      	orrs	r2, r3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	695b      	ldr	r3, [r3, #20]
 80055b0:	431a      	orrs	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	430a      	orrs	r2, r1
 80055b8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	68d2      	ldr	r2, [r2, #12]
 80055c2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	6919      	ldr	r1, [r3, #16]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	041a      	lsls	r2, r3, #16
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	430a      	orrs	r2, r1
 80055d6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f000 fa50 	bl	8005a7e <RTC_ExitInitMode>
 80055de:	4603      	mov	r3, r0
 80055e0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80055e2:	7bfb      	ldrb	r3, [r7, #15]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d110      	bne.n	800560a <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80055f6:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	699a      	ldr	r2, [r3, #24]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	430a      	orrs	r2, r1
 8005608:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	22ff      	movs	r2, #255	@ 0xff
 8005610:	625a      	str	r2, [r3, #36]	@ 0x24
 8005612:	e001      	b.n	8005618 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005614:	2300      	movs	r3, #0
 8005616:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005618:	7bfb      	ldrb	r3, [r7, #15]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d102      	bne.n	8005624 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2201      	movs	r2, #1
 8005622:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005624:	7bfb      	ldrb	r3, [r7, #15]
}
 8005626:	4618      	mov	r0, r3
 8005628:	3710      	adds	r7, #16
 800562a:	46bd      	mov	sp, r7
 800562c:	bd80      	pop	{r7, pc}

0800562e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800562e:	b590      	push	{r4, r7, lr}
 8005630:	b087      	sub	sp, #28
 8005632:	af00      	add	r7, sp, #0
 8005634:	60f8      	str	r0, [r7, #12]
 8005636:	60b9      	str	r1, [r7, #8]
 8005638:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800563a:	2300      	movs	r3, #0
 800563c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	7f1b      	ldrb	r3, [r3, #28]
 8005642:	2b01      	cmp	r3, #1
 8005644:	d101      	bne.n	800564a <HAL_RTC_SetTime+0x1c>
 8005646:	2302      	movs	r3, #2
 8005648:	e087      	b.n	800575a <HAL_RTC_SetTime+0x12c>
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2201      	movs	r2, #1
 800564e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2202      	movs	r2, #2
 8005654:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d126      	bne.n	80056aa <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005666:	2b00      	cmp	r3, #0
 8005668:	d102      	bne.n	8005670 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	2200      	movs	r2, #0
 800566e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	781b      	ldrb	r3, [r3, #0]
 8005674:	4618      	mov	r0, r3
 8005676:	f000 fa27 	bl	8005ac8 <RTC_ByteToBcd2>
 800567a:	4603      	mov	r3, r0
 800567c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	785b      	ldrb	r3, [r3, #1]
 8005682:	4618      	mov	r0, r3
 8005684:	f000 fa20 	bl	8005ac8 <RTC_ByteToBcd2>
 8005688:	4603      	mov	r3, r0
 800568a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800568c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	789b      	ldrb	r3, [r3, #2]
 8005692:	4618      	mov	r0, r3
 8005694:	f000 fa18 	bl	8005ac8 <RTC_ByteToBcd2>
 8005698:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800569a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	78db      	ldrb	r3, [r3, #3]
 80056a2:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80056a4:	4313      	orrs	r3, r2
 80056a6:	617b      	str	r3, [r7, #20]
 80056a8:	e018      	b.n	80056dc <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d102      	bne.n	80056be <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	2200      	movs	r2, #0
 80056bc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	785b      	ldrb	r3, [r3, #1]
 80056c8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80056ca:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80056cc:	68ba      	ldr	r2, [r7, #8]
 80056ce:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80056d0:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	78db      	ldrb	r3, [r3, #3]
 80056d6:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80056d8:	4313      	orrs	r3, r2
 80056da:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	22ca      	movs	r2, #202	@ 0xca
 80056e2:	625a      	str	r2, [r3, #36]	@ 0x24
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	2253      	movs	r2, #83	@ 0x53
 80056ea:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f000 f98f 	bl	8005a10 <RTC_EnterInitMode>
 80056f2:	4603      	mov	r3, r0
 80056f4:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80056f6:	7cfb      	ldrb	r3, [r7, #19]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d120      	bne.n	800573e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005706:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800570a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689a      	ldr	r2, [r3, #8]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800571a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	6899      	ldr	r1, [r3, #8]
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	68da      	ldr	r2, [r3, #12]
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	431a      	orrs	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	430a      	orrs	r2, r1
 8005732:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f000 f9a2 	bl	8005a7e <RTC_ExitInitMode>
 800573a:	4603      	mov	r3, r0
 800573c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800573e:	7cfb      	ldrb	r3, [r7, #19]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d102      	bne.n	800574a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2201      	movs	r2, #1
 8005748:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	22ff      	movs	r2, #255	@ 0xff
 8005750:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	771a      	strb	r2, [r3, #28]

  return status;
 8005758:	7cfb      	ldrb	r3, [r7, #19]
}
 800575a:	4618      	mov	r0, r3
 800575c:	371c      	adds	r7, #28
 800575e:	46bd      	mov	sp, r7
 8005760:	bd90      	pop	{r4, r7, pc}

08005762 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005762:	b580      	push	{r7, lr}
 8005764:	b086      	sub	sp, #24
 8005766:	af00      	add	r7, sp, #0
 8005768:	60f8      	str	r0, [r7, #12]
 800576a:	60b9      	str	r1, [r7, #8]
 800576c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800576e:	2300      	movs	r3, #0
 8005770:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005794:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005798:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	0c1b      	lsrs	r3, r3, #16
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057a4:	b2da      	uxtb	r2, r3
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	0a1b      	lsrs	r3, r3, #8
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057b4:	b2da      	uxtb	r2, r3
 80057b6:	68bb      	ldr	r3, [r7, #8]
 80057b8:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057c2:	b2da      	uxtb	r2, r3
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	0d9b      	lsrs	r3, r3, #22
 80057cc:	b2db      	uxtb	r3, r3
 80057ce:	f003 0301 	and.w	r3, r3, #1
 80057d2:	b2da      	uxtb	r2, r3
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d11a      	bne.n	8005814 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	4618      	mov	r0, r3
 80057e4:	f000 f98e 	bl	8005b04 <RTC_Bcd2ToByte>
 80057e8:	4603      	mov	r3, r0
 80057ea:	461a      	mov	r2, r3
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	785b      	ldrb	r3, [r3, #1]
 80057f4:	4618      	mov	r0, r3
 80057f6:	f000 f985 	bl	8005b04 <RTC_Bcd2ToByte>
 80057fa:	4603      	mov	r3, r0
 80057fc:	461a      	mov	r2, r3
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	789b      	ldrb	r3, [r3, #2]
 8005806:	4618      	mov	r0, r3
 8005808:	f000 f97c 	bl	8005b04 <RTC_Bcd2ToByte>
 800580c:	4603      	mov	r3, r0
 800580e:	461a      	mov	r2, r3
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3718      	adds	r7, #24
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800581e:	b590      	push	{r4, r7, lr}
 8005820:	b087      	sub	sp, #28
 8005822:	af00      	add	r7, sp, #0
 8005824:	60f8      	str	r0, [r7, #12]
 8005826:	60b9      	str	r1, [r7, #8]
 8005828:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800582a:	2300      	movs	r3, #0
 800582c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	7f1b      	ldrb	r3, [r3, #28]
 8005832:	2b01      	cmp	r3, #1
 8005834:	d101      	bne.n	800583a <HAL_RTC_SetDate+0x1c>
 8005836:	2302      	movs	r3, #2
 8005838:	e071      	b.n	800591e <HAL_RTC_SetDate+0x100>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2201      	movs	r2, #1
 800583e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2202      	movs	r2, #2
 8005844:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10e      	bne.n	800586a <HAL_RTC_SetDate+0x4c>
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	785b      	ldrb	r3, [r3, #1]
 8005850:	f003 0310 	and.w	r3, r3, #16
 8005854:	2b00      	cmp	r3, #0
 8005856:	d008      	beq.n	800586a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	785b      	ldrb	r3, [r3, #1]
 800585c:	f023 0310 	bic.w	r3, r3, #16
 8005860:	b2db      	uxtb	r3, r3
 8005862:	330a      	adds	r3, #10
 8005864:	b2da      	uxtb	r2, r3
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d11c      	bne.n	80058aa <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	78db      	ldrb	r3, [r3, #3]
 8005874:	4618      	mov	r0, r3
 8005876:	f000 f927 	bl	8005ac8 <RTC_ByteToBcd2>
 800587a:	4603      	mov	r3, r0
 800587c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	785b      	ldrb	r3, [r3, #1]
 8005882:	4618      	mov	r0, r3
 8005884:	f000 f920 	bl	8005ac8 <RTC_ByteToBcd2>
 8005888:	4603      	mov	r3, r0
 800588a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800588c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	789b      	ldrb	r3, [r3, #2]
 8005892:	4618      	mov	r0, r3
 8005894:	f000 f918 	bl	8005ac8 <RTC_ByteToBcd2>
 8005898:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800589a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80058a4:	4313      	orrs	r3, r2
 80058a6:	617b      	str	r3, [r7, #20]
 80058a8:	e00e      	b.n	80058c8 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	78db      	ldrb	r3, [r3, #3]
 80058ae:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	785b      	ldrb	r3, [r3, #1]
 80058b4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80058b6:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80058b8:	68ba      	ldr	r2, [r7, #8]
 80058ba:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80058bc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	781b      	ldrb	r3, [r3, #0]
 80058c2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80058c4:	4313      	orrs	r3, r2
 80058c6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	22ca      	movs	r2, #202	@ 0xca
 80058ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2253      	movs	r2, #83	@ 0x53
 80058d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f000 f899 	bl	8005a10 <RTC_EnterInitMode>
 80058de:	4603      	mov	r3, r0
 80058e0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80058e2:	7cfb      	ldrb	r3, [r7, #19]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d10c      	bne.n	8005902 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80058f2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80058f6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80058f8:	68f8      	ldr	r0, [r7, #12]
 80058fa:	f000 f8c0 	bl	8005a7e <RTC_ExitInitMode>
 80058fe:	4603      	mov	r3, r0
 8005900:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005902:	7cfb      	ldrb	r3, [r7, #19]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d102      	bne.n	800590e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2201      	movs	r2, #1
 800590c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	22ff      	movs	r2, #255	@ 0xff
 8005914:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	771a      	strb	r2, [r3, #28]

  return status;
 800591c:	7cfb      	ldrb	r3, [r7, #19]
}
 800591e:	4618      	mov	r0, r3
 8005920:	371c      	adds	r7, #28
 8005922:	46bd      	mov	sp, r7
 8005924:	bd90      	pop	{r4, r7, pc}

08005926 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005926:	b580      	push	{r7, lr}
 8005928:	b086      	sub	sp, #24
 800592a:	af00      	add	r7, sp, #0
 800592c:	60f8      	str	r0, [r7, #12]
 800592e:	60b9      	str	r1, [r7, #8]
 8005930:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005932:	2300      	movs	r3, #0
 8005934:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005940:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005944:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	0c1b      	lsrs	r3, r3, #16
 800594a:	b2da      	uxtb	r2, r3
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	0a1b      	lsrs	r3, r3, #8
 8005954:	b2db      	uxtb	r3, r3
 8005956:	f003 031f 	and.w	r3, r3, #31
 800595a:	b2da      	uxtb	r2, r3
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	b2db      	uxtb	r3, r3
 8005964:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005968:	b2da      	uxtb	r2, r3
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	0b5b      	lsrs	r3, r3, #13
 8005972:	b2db      	uxtb	r3, r3
 8005974:	f003 0307 	and.w	r3, r3, #7
 8005978:	b2da      	uxtb	r2, r3
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d11a      	bne.n	80059ba <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	78db      	ldrb	r3, [r3, #3]
 8005988:	4618      	mov	r0, r3
 800598a:	f000 f8bb 	bl	8005b04 <RTC_Bcd2ToByte>
 800598e:	4603      	mov	r3, r0
 8005990:	461a      	mov	r2, r3
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	785b      	ldrb	r3, [r3, #1]
 800599a:	4618      	mov	r0, r3
 800599c:	f000 f8b2 	bl	8005b04 <RTC_Bcd2ToByte>
 80059a0:	4603      	mov	r3, r0
 80059a2:	461a      	mov	r2, r3
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	789b      	ldrb	r3, [r3, #2]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f000 f8a9 	bl	8005b04 <RTC_Bcd2ToByte>
 80059b2:	4603      	mov	r3, r0
 80059b4:	461a      	mov	r2, r3
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80059ba:	2300      	movs	r3, #0
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3718      	adds	r7, #24
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b084      	sub	sp, #16
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80059cc:	2300      	movs	r3, #0
 80059ce:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a0d      	ldr	r2, [pc, #52]	@ (8005a0c <HAL_RTC_WaitForSynchro+0x48>)
 80059d6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80059d8:	f7fc ff5e 	bl	8002898 <HAL_GetTick>
 80059dc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80059de:	e009      	b.n	80059f4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80059e0:	f7fc ff5a 	bl	8002898 <HAL_GetTick>
 80059e4:	4602      	mov	r2, r0
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	1ad3      	subs	r3, r2, r3
 80059ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80059ee:	d901      	bls.n	80059f4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e007      	b.n	8005a04 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	f003 0320 	and.w	r3, r3, #32
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d0ee      	beq.n	80059e0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3710      	adds	r7, #16
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	00017f5f 	.word	0x00017f5f

08005a10 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a18:	2300      	movs	r3, #0
 8005a1a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	68db      	ldr	r3, [r3, #12]
 8005a26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d122      	bne.n	8005a74 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	68da      	ldr	r2, [r3, #12]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005a3c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005a3e:	f7fc ff2b 	bl	8002898 <HAL_GetTick>
 8005a42:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005a44:	e00c      	b.n	8005a60 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005a46:	f7fc ff27 	bl	8002898 <HAL_GetTick>
 8005a4a:	4602      	mov	r2, r0
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	1ad3      	subs	r3, r2, r3
 8005a50:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005a54:	d904      	bls.n	8005a60 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2204      	movs	r2, #4
 8005a5a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68db      	ldr	r3, [r3, #12]
 8005a66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d102      	bne.n	8005a74 <RTC_EnterInitMode+0x64>
 8005a6e:	7bfb      	ldrb	r3, [r7, #15]
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d1e8      	bne.n	8005a46 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3710      	adds	r7, #16
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}

08005a7e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005a7e:	b580      	push	{r7, lr}
 8005a80:	b084      	sub	sp, #16
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a86:	2300      	movs	r3, #0
 8005a88:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	68da      	ldr	r2, [r3, #12]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a98:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f003 0320 	and.w	r3, r3, #32
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d10a      	bne.n	8005abe <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f7ff ff8b 	bl	80059c4 <HAL_RTC_WaitForSynchro>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d004      	beq.n	8005abe <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2204      	movs	r2, #4
 8005ab8:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3710      	adds	r7, #16
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b085      	sub	sp, #20
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	4603      	mov	r3, r0
 8005ad0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005ad6:	e005      	b.n	8005ae4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	3301      	adds	r3, #1
 8005adc:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005ade:	79fb      	ldrb	r3, [r7, #7]
 8005ae0:	3b0a      	subs	r3, #10
 8005ae2:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005ae4:	79fb      	ldrb	r3, [r7, #7]
 8005ae6:	2b09      	cmp	r3, #9
 8005ae8:	d8f6      	bhi.n	8005ad8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	b2db      	uxtb	r3, r3
 8005aee:	011b      	lsls	r3, r3, #4
 8005af0:	b2da      	uxtb	r2, r3
 8005af2:	79fb      	ldrb	r3, [r7, #7]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	b2db      	uxtb	r3, r3
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3714      	adds	r7, #20
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b085      	sub	sp, #20
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8005b12:	79fb      	ldrb	r3, [r7, #7]
 8005b14:	091b      	lsrs	r3, r3, #4
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	461a      	mov	r2, r3
 8005b1a:	4613      	mov	r3, r2
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	4413      	add	r3, r2
 8005b20:	005b      	lsls	r3, r3, #1
 8005b22:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	b2da      	uxtb	r2, r3
 8005b28:	79fb      	ldrb	r3, [r7, #7]
 8005b2a:	f003 030f 	and.w	r3, r3, #15
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	4413      	add	r3, r2
 8005b32:	b2db      	uxtb	r3, r3
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3714      	adds	r7, #20
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d101      	bne.n	8005b52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e07b      	b.n	8005c4a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d108      	bne.n	8005b6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b62:	d009      	beq.n	8005b78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	61da      	str	r2, [r3, #28]
 8005b6a:	e005      	b.n	8005b78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b84:	b2db      	uxtb	r3, r3
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d106      	bne.n	8005b98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f7fc fc22 	bl	80023dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2202      	movs	r2, #2
 8005b9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005bc0:	431a      	orrs	r2, r3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005bca:	431a      	orrs	r2, r3
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	691b      	ldr	r3, [r3, #16]
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	431a      	orrs	r2, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	431a      	orrs	r2, r3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005be8:	431a      	orrs	r2, r3
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	69db      	ldr	r3, [r3, #28]
 8005bee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005bf2:	431a      	orrs	r2, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a1b      	ldr	r3, [r3, #32]
 8005bf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bfc:	ea42 0103 	orr.w	r1, r2, r3
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c04:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	430a      	orrs	r2, r1
 8005c0e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	699b      	ldr	r3, [r3, #24]
 8005c14:	0c1b      	lsrs	r3, r3, #16
 8005c16:	f003 0104 	and.w	r1, r3, #4
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c1e:	f003 0210 	and.w	r2, r3, #16
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	430a      	orrs	r2, r1
 8005c28:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	69da      	ldr	r2, [r3, #28]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c38:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2201      	movs	r2, #1
 8005c44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005c48:	2300      	movs	r3, #0
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3708      	adds	r7, #8
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}

08005c52 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c52:	b580      	push	{r7, lr}
 8005c54:	b088      	sub	sp, #32
 8005c56:	af00      	add	r7, sp, #0
 8005c58:	60f8      	str	r0, [r7, #12]
 8005c5a:	60b9      	str	r1, [r7, #8]
 8005c5c:	603b      	str	r3, [r7, #0]
 8005c5e:	4613      	mov	r3, r2
 8005c60:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005c62:	f7fc fe19 	bl	8002898 <HAL_GetTick>
 8005c66:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005c68:	88fb      	ldrh	r3, [r7, #6]
 8005c6a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d001      	beq.n	8005c7c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005c78:	2302      	movs	r3, #2
 8005c7a:	e12a      	b.n	8005ed2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d002      	beq.n	8005c88 <HAL_SPI_Transmit+0x36>
 8005c82:	88fb      	ldrh	r3, [r7, #6]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d101      	bne.n	8005c8c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e122      	b.n	8005ed2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d101      	bne.n	8005c9a <HAL_SPI_Transmit+0x48>
 8005c96:	2302      	movs	r3, #2
 8005c98:	e11b      	b.n	8005ed2 <HAL_SPI_Transmit+0x280>
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2203      	movs	r2, #3
 8005ca6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	88fa      	ldrh	r2, [r7, #6]
 8005cba:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	88fa      	ldrh	r2, [r7, #6]
 8005cc0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ce8:	d10f      	bne.n	8005d0a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cf8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	681a      	ldr	r2, [r3, #0]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d08:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d14:	2b40      	cmp	r3, #64	@ 0x40
 8005d16:	d007      	beq.n	8005d28 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d26:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d30:	d152      	bne.n	8005dd8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d002      	beq.n	8005d40 <HAL_SPI_Transmit+0xee>
 8005d3a:	8b7b      	ldrh	r3, [r7, #26]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d145      	bne.n	8005dcc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d44:	881a      	ldrh	r2, [r3, #0]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d50:	1c9a      	adds	r2, r3, #2
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	3b01      	subs	r3, #1
 8005d5e:	b29a      	uxth	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005d64:	e032      	b.n	8005dcc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	f003 0302 	and.w	r3, r3, #2
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d112      	bne.n	8005d9a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d78:	881a      	ldrh	r2, [r3, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d84:	1c9a      	adds	r2, r3, #2
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	3b01      	subs	r3, #1
 8005d92:	b29a      	uxth	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005d98:	e018      	b.n	8005dcc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d9a:	f7fc fd7d 	bl	8002898 <HAL_GetTick>
 8005d9e:	4602      	mov	r2, r0
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	1ad3      	subs	r3, r2, r3
 8005da4:	683a      	ldr	r2, [r7, #0]
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d803      	bhi.n	8005db2 <HAL_SPI_Transmit+0x160>
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db0:	d102      	bne.n	8005db8 <HAL_SPI_Transmit+0x166>
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d109      	bne.n	8005dcc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	e082      	b.n	8005ed2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d1c7      	bne.n	8005d66 <HAL_SPI_Transmit+0x114>
 8005dd6:	e053      	b.n	8005e80 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d002      	beq.n	8005de6 <HAL_SPI_Transmit+0x194>
 8005de0:	8b7b      	ldrh	r3, [r7, #26]
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d147      	bne.n	8005e76 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	330c      	adds	r3, #12
 8005df0:	7812      	ldrb	r2, [r2, #0]
 8005df2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df8:	1c5a      	adds	r2, r3, #1
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	3b01      	subs	r3, #1
 8005e06:	b29a      	uxth	r2, r3
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005e0c:	e033      	b.n	8005e76 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d113      	bne.n	8005e44 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	330c      	adds	r3, #12
 8005e26:	7812      	ldrb	r2, [r2, #0]
 8005e28:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e2e:	1c5a      	adds	r2, r3, #1
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	b29a      	uxth	r2, r3
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005e42:	e018      	b.n	8005e76 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e44:	f7fc fd28 	bl	8002898 <HAL_GetTick>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	683a      	ldr	r2, [r7, #0]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d803      	bhi.n	8005e5c <HAL_SPI_Transmit+0x20a>
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e5a:	d102      	bne.n	8005e62 <HAL_SPI_Transmit+0x210>
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d109      	bne.n	8005e76 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2201      	movs	r2, #1
 8005e66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e02d      	b.n	8005ed2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d1c6      	bne.n	8005e0e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e80:	69fa      	ldr	r2, [r7, #28]
 8005e82:	6839      	ldr	r1, [r7, #0]
 8005e84:	68f8      	ldr	r0, [r7, #12]
 8005e86:	f000 f8b1 	bl	8005fec <SPI_EndRxTxTransaction>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d002      	beq.n	8005e96 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2220      	movs	r2, #32
 8005e94:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d10a      	bne.n	8005eb4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	617b      	str	r3, [r7, #20]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	617b      	str	r3, [r7, #20]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	617b      	str	r3, [r7, #20]
 8005eb2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d001      	beq.n	8005ed0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e000      	b.n	8005ed2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
  }
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3720      	adds	r7, #32
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
	...

08005edc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b088      	sub	sp, #32
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	603b      	str	r3, [r7, #0]
 8005ee8:	4613      	mov	r3, r2
 8005eea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005eec:	f7fc fcd4 	bl	8002898 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef4:	1a9b      	subs	r3, r3, r2
 8005ef6:	683a      	ldr	r2, [r7, #0]
 8005ef8:	4413      	add	r3, r2
 8005efa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005efc:	f7fc fccc 	bl	8002898 <HAL_GetTick>
 8005f00:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f02:	4b39      	ldr	r3, [pc, #228]	@ (8005fe8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	015b      	lsls	r3, r3, #5
 8005f08:	0d1b      	lsrs	r3, r3, #20
 8005f0a:	69fa      	ldr	r2, [r7, #28]
 8005f0c:	fb02 f303 	mul.w	r3, r2, r3
 8005f10:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f12:	e055      	b.n	8005fc0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f1a:	d051      	beq.n	8005fc0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f1c:	f7fc fcbc 	bl	8002898 <HAL_GetTick>
 8005f20:	4602      	mov	r2, r0
 8005f22:	69bb      	ldr	r3, [r7, #24]
 8005f24:	1ad3      	subs	r3, r2, r3
 8005f26:	69fa      	ldr	r2, [r7, #28]
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d902      	bls.n	8005f32 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d13d      	bne.n	8005fae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	685a      	ldr	r2, [r3, #4]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005f40:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f4a:	d111      	bne.n	8005f70 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	689b      	ldr	r3, [r3, #8]
 8005f50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f54:	d004      	beq.n	8005f60 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f5e:	d107      	bne.n	8005f70 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f6e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f78:	d10f      	bne.n	8005f9a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	681a      	ldr	r2, [r3, #0]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f88:	601a      	str	r2, [r3, #0]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f98:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005faa:	2303      	movs	r3, #3
 8005fac:	e018      	b.n	8005fe0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d102      	bne.n	8005fba <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	61fb      	str	r3, [r7, #28]
 8005fb8:	e002      	b.n	8005fc0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	689a      	ldr	r2, [r3, #8]
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	4013      	ands	r3, r2
 8005fca:	68ba      	ldr	r2, [r7, #8]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	bf0c      	ite	eq
 8005fd0:	2301      	moveq	r3, #1
 8005fd2:	2300      	movne	r3, #0
 8005fd4:	b2db      	uxtb	r3, r3
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	79fb      	ldrb	r3, [r7, #7]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d19a      	bne.n	8005f14 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3720      	adds	r7, #32
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	20000014 	.word	0x20000014

08005fec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b088      	sub	sp, #32
 8005ff0:	af02      	add	r7, sp, #8
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	9300      	str	r3, [sp, #0]
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	2201      	movs	r2, #1
 8006000:	2102      	movs	r1, #2
 8006002:	68f8      	ldr	r0, [r7, #12]
 8006004:	f7ff ff6a 	bl	8005edc <SPI_WaitFlagStateUntilTimeout>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d007      	beq.n	800601e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006012:	f043 0220 	orr.w	r2, r3, #32
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800601a:	2303      	movs	r3, #3
 800601c:	e032      	b.n	8006084 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800601e:	4b1b      	ldr	r3, [pc, #108]	@ (800608c <SPI_EndRxTxTransaction+0xa0>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a1b      	ldr	r2, [pc, #108]	@ (8006090 <SPI_EndRxTxTransaction+0xa4>)
 8006024:	fba2 2303 	umull	r2, r3, r2, r3
 8006028:	0d5b      	lsrs	r3, r3, #21
 800602a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800602e:	fb02 f303 	mul.w	r3, r2, r3
 8006032:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800603c:	d112      	bne.n	8006064 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	9300      	str	r3, [sp, #0]
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	2200      	movs	r2, #0
 8006046:	2180      	movs	r1, #128	@ 0x80
 8006048:	68f8      	ldr	r0, [r7, #12]
 800604a:	f7ff ff47 	bl	8005edc <SPI_WaitFlagStateUntilTimeout>
 800604e:	4603      	mov	r3, r0
 8006050:	2b00      	cmp	r3, #0
 8006052:	d016      	beq.n	8006082 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006058:	f043 0220 	orr.w	r2, r3, #32
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006060:	2303      	movs	r3, #3
 8006062:	e00f      	b.n	8006084 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d00a      	beq.n	8006080 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	3b01      	subs	r3, #1
 800606e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800607a:	2b80      	cmp	r3, #128	@ 0x80
 800607c:	d0f2      	beq.n	8006064 <SPI_EndRxTxTransaction+0x78>
 800607e:	e000      	b.n	8006082 <SPI_EndRxTxTransaction+0x96>
        break;
 8006080:	bf00      	nop
  }

  return HAL_OK;
 8006082:	2300      	movs	r3, #0
}
 8006084:	4618      	mov	r0, r3
 8006086:	3718      	adds	r7, #24
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}
 800608c:	20000014 	.word	0x20000014
 8006090:	165e9f81 	.word	0x165e9f81

08006094 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d101      	bne.n	80060a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e042      	b.n	800612c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060ac:	b2db      	uxtb	r3, r3
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d106      	bne.n	80060c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7fc fb14 	bl	80026e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2224      	movs	r2, #36	@ 0x24
 80060c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	68da      	ldr	r2, [r3, #12]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80060d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 f973 	bl	80063c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	691a      	ldr	r2, [r3, #16]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80060ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	695a      	ldr	r2, [r3, #20]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80060fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68da      	ldr	r2, [r3, #12]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800610c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2220      	movs	r2, #32
 8006118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2220      	movs	r2, #32
 8006120:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800612a:	2300      	movs	r3, #0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3708      	adds	r7, #8
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b08a      	sub	sp, #40	@ 0x28
 8006138:	af02      	add	r7, sp, #8
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	603b      	str	r3, [r7, #0]
 8006140:	4613      	mov	r3, r2
 8006142:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006144:	2300      	movs	r3, #0
 8006146:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800614e:	b2db      	uxtb	r3, r3
 8006150:	2b20      	cmp	r3, #32
 8006152:	d175      	bne.n	8006240 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d002      	beq.n	8006160 <HAL_UART_Transmit+0x2c>
 800615a:	88fb      	ldrh	r3, [r7, #6]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d101      	bne.n	8006164 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	e06e      	b.n	8006242 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2221      	movs	r2, #33	@ 0x21
 800616e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006172:	f7fc fb91 	bl	8002898 <HAL_GetTick>
 8006176:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	88fa      	ldrh	r2, [r7, #6]
 800617c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	88fa      	ldrh	r2, [r7, #6]
 8006182:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800618c:	d108      	bne.n	80061a0 <HAL_UART_Transmit+0x6c>
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	691b      	ldr	r3, [r3, #16]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d104      	bne.n	80061a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006196:	2300      	movs	r3, #0
 8006198:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	61bb      	str	r3, [r7, #24]
 800619e:	e003      	b.n	80061a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061a4:	2300      	movs	r3, #0
 80061a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80061a8:	e02e      	b.n	8006208 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	9300      	str	r3, [sp, #0]
 80061ae:	697b      	ldr	r3, [r7, #20]
 80061b0:	2200      	movs	r2, #0
 80061b2:	2180      	movs	r1, #128	@ 0x80
 80061b4:	68f8      	ldr	r0, [r7, #12]
 80061b6:	f000 f848 	bl	800624a <UART_WaitOnFlagUntilTimeout>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d005      	beq.n	80061cc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2220      	movs	r2, #32
 80061c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80061c8:	2303      	movs	r3, #3
 80061ca:	e03a      	b.n	8006242 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d10b      	bne.n	80061ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061d2:	69bb      	ldr	r3, [r7, #24]
 80061d4:	881b      	ldrh	r3, [r3, #0]
 80061d6:	461a      	mov	r2, r3
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	3302      	adds	r3, #2
 80061e6:	61bb      	str	r3, [r7, #24]
 80061e8:	e007      	b.n	80061fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	781a      	ldrb	r2, [r3, #0]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80061f4:	69fb      	ldr	r3, [r7, #28]
 80061f6:	3301      	adds	r3, #1
 80061f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80061fe:	b29b      	uxth	r3, r3
 8006200:	3b01      	subs	r3, #1
 8006202:	b29a      	uxth	r2, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800620c:	b29b      	uxth	r3, r3
 800620e:	2b00      	cmp	r3, #0
 8006210:	d1cb      	bne.n	80061aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	9300      	str	r3, [sp, #0]
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	2200      	movs	r2, #0
 800621a:	2140      	movs	r1, #64	@ 0x40
 800621c:	68f8      	ldr	r0, [r7, #12]
 800621e:	f000 f814 	bl	800624a <UART_WaitOnFlagUntilTimeout>
 8006222:	4603      	mov	r3, r0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d005      	beq.n	8006234 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2220      	movs	r2, #32
 800622c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006230:	2303      	movs	r3, #3
 8006232:	e006      	b.n	8006242 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2220      	movs	r2, #32
 8006238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800623c:	2300      	movs	r3, #0
 800623e:	e000      	b.n	8006242 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006240:	2302      	movs	r3, #2
  }
}
 8006242:	4618      	mov	r0, r3
 8006244:	3720      	adds	r7, #32
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800624a:	b580      	push	{r7, lr}
 800624c:	b086      	sub	sp, #24
 800624e:	af00      	add	r7, sp, #0
 8006250:	60f8      	str	r0, [r7, #12]
 8006252:	60b9      	str	r1, [r7, #8]
 8006254:	603b      	str	r3, [r7, #0]
 8006256:	4613      	mov	r3, r2
 8006258:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800625a:	e03b      	b.n	80062d4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800625c:	6a3b      	ldr	r3, [r7, #32]
 800625e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006262:	d037      	beq.n	80062d4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006264:	f7fc fb18 	bl	8002898 <HAL_GetTick>
 8006268:	4602      	mov	r2, r0
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	1ad3      	subs	r3, r2, r3
 800626e:	6a3a      	ldr	r2, [r7, #32]
 8006270:	429a      	cmp	r2, r3
 8006272:	d302      	bcc.n	800627a <UART_WaitOnFlagUntilTimeout+0x30>
 8006274:	6a3b      	ldr	r3, [r7, #32]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d101      	bne.n	800627e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800627a:	2303      	movs	r3, #3
 800627c:	e03a      	b.n	80062f4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	f003 0304 	and.w	r3, r3, #4
 8006288:	2b00      	cmp	r3, #0
 800628a:	d023      	beq.n	80062d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	2b80      	cmp	r3, #128	@ 0x80
 8006290:	d020      	beq.n	80062d4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	2b40      	cmp	r3, #64	@ 0x40
 8006296:	d01d      	beq.n	80062d4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0308 	and.w	r3, r3, #8
 80062a2:	2b08      	cmp	r3, #8
 80062a4:	d116      	bne.n	80062d4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80062a6:	2300      	movs	r3, #0
 80062a8:	617b      	str	r3, [r7, #20]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	617b      	str	r3, [r7, #20]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	617b      	str	r3, [r7, #20]
 80062ba:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80062bc:	68f8      	ldr	r0, [r7, #12]
 80062be:	f000 f81d 	bl	80062fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2208      	movs	r2, #8
 80062c6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	e00f      	b.n	80062f4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	4013      	ands	r3, r2
 80062de:	68ba      	ldr	r2, [r7, #8]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	bf0c      	ite	eq
 80062e4:	2301      	moveq	r3, #1
 80062e6:	2300      	movne	r3, #0
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	461a      	mov	r2, r3
 80062ec:	79fb      	ldrb	r3, [r7, #7]
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d0b4      	beq.n	800625c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062f2:	2300      	movs	r3, #0
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3718      	adds	r7, #24
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}

080062fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b095      	sub	sp, #84	@ 0x54
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	330c      	adds	r3, #12
 800630a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800630e:	e853 3f00 	ldrex	r3, [r3]
 8006312:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006316:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800631a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	330c      	adds	r3, #12
 8006322:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006324:	643a      	str	r2, [r7, #64]	@ 0x40
 8006326:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006328:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800632a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800632c:	e841 2300 	strex	r3, r2, [r1]
 8006330:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006332:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006334:	2b00      	cmp	r3, #0
 8006336:	d1e5      	bne.n	8006304 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	3314      	adds	r3, #20
 800633e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006340:	6a3b      	ldr	r3, [r7, #32]
 8006342:	e853 3f00 	ldrex	r3, [r3]
 8006346:	61fb      	str	r3, [r7, #28]
   return(result);
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	f023 0301 	bic.w	r3, r3, #1
 800634e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	3314      	adds	r3, #20
 8006356:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006358:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800635a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800635e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006360:	e841 2300 	strex	r3, r2, [r1]
 8006364:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006368:	2b00      	cmp	r3, #0
 800636a:	d1e5      	bne.n	8006338 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006370:	2b01      	cmp	r3, #1
 8006372:	d119      	bne.n	80063a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	330c      	adds	r3, #12
 800637a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	e853 3f00 	ldrex	r3, [r3]
 8006382:	60bb      	str	r3, [r7, #8]
   return(result);
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	f023 0310 	bic.w	r3, r3, #16
 800638a:	647b      	str	r3, [r7, #68]	@ 0x44
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	330c      	adds	r3, #12
 8006392:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006394:	61ba      	str	r2, [r7, #24]
 8006396:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006398:	6979      	ldr	r1, [r7, #20]
 800639a:	69ba      	ldr	r2, [r7, #24]
 800639c:	e841 2300 	strex	r3, r2, [r1]
 80063a0:	613b      	str	r3, [r7, #16]
   return(result);
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1e5      	bne.n	8006374 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2220      	movs	r2, #32
 80063ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80063b6:	bf00      	nop
 80063b8:	3754      	adds	r7, #84	@ 0x54
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr
	...

080063c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063c8:	b0c0      	sub	sp, #256	@ 0x100
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	691b      	ldr	r3, [r3, #16]
 80063d8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80063dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063e0:	68d9      	ldr	r1, [r3, #12]
 80063e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	ea40 0301 	orr.w	r3, r0, r1
 80063ec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80063ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063f2:	689a      	ldr	r2, [r3, #8]
 80063f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	431a      	orrs	r2, r3
 80063fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006400:	695b      	ldr	r3, [r3, #20]
 8006402:	431a      	orrs	r2, r3
 8006404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006408:	69db      	ldr	r3, [r3, #28]
 800640a:	4313      	orrs	r3, r2
 800640c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800641c:	f021 010c 	bic.w	r1, r1, #12
 8006420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800642a:	430b      	orrs	r3, r1
 800642c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800642e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	695b      	ldr	r3, [r3, #20]
 8006436:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800643a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800643e:	6999      	ldr	r1, [r3, #24]
 8006440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006444:	681a      	ldr	r2, [r3, #0]
 8006446:	ea40 0301 	orr.w	r3, r0, r1
 800644a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800644c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	4b8f      	ldr	r3, [pc, #572]	@ (8006690 <UART_SetConfig+0x2cc>)
 8006454:	429a      	cmp	r2, r3
 8006456:	d005      	beq.n	8006464 <UART_SetConfig+0xa0>
 8006458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	4b8d      	ldr	r3, [pc, #564]	@ (8006694 <UART_SetConfig+0x2d0>)
 8006460:	429a      	cmp	r2, r3
 8006462:	d104      	bne.n	800646e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006464:	f7fe f856 	bl	8004514 <HAL_RCC_GetPCLK2Freq>
 8006468:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800646c:	e003      	b.n	8006476 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800646e:	f7fe f83d 	bl	80044ec <HAL_RCC_GetPCLK1Freq>
 8006472:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006476:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800647a:	69db      	ldr	r3, [r3, #28]
 800647c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006480:	f040 810c 	bne.w	800669c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006484:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006488:	2200      	movs	r2, #0
 800648a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800648e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006492:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006496:	4622      	mov	r2, r4
 8006498:	462b      	mov	r3, r5
 800649a:	1891      	adds	r1, r2, r2
 800649c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800649e:	415b      	adcs	r3, r3
 80064a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80064a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80064a6:	4621      	mov	r1, r4
 80064a8:	eb12 0801 	adds.w	r8, r2, r1
 80064ac:	4629      	mov	r1, r5
 80064ae:	eb43 0901 	adc.w	r9, r3, r1
 80064b2:	f04f 0200 	mov.w	r2, #0
 80064b6:	f04f 0300 	mov.w	r3, #0
 80064ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80064be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80064c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80064c6:	4690      	mov	r8, r2
 80064c8:	4699      	mov	r9, r3
 80064ca:	4623      	mov	r3, r4
 80064cc:	eb18 0303 	adds.w	r3, r8, r3
 80064d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80064d4:	462b      	mov	r3, r5
 80064d6:	eb49 0303 	adc.w	r3, r9, r3
 80064da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80064de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	2200      	movs	r2, #0
 80064e6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80064ea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80064ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80064f2:	460b      	mov	r3, r1
 80064f4:	18db      	adds	r3, r3, r3
 80064f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80064f8:	4613      	mov	r3, r2
 80064fa:	eb42 0303 	adc.w	r3, r2, r3
 80064fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8006500:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006504:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006508:	f7fa fb6e 	bl	8000be8 <__aeabi_uldivmod>
 800650c:	4602      	mov	r2, r0
 800650e:	460b      	mov	r3, r1
 8006510:	4b61      	ldr	r3, [pc, #388]	@ (8006698 <UART_SetConfig+0x2d4>)
 8006512:	fba3 2302 	umull	r2, r3, r3, r2
 8006516:	095b      	lsrs	r3, r3, #5
 8006518:	011c      	lsls	r4, r3, #4
 800651a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800651e:	2200      	movs	r2, #0
 8006520:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006524:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006528:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800652c:	4642      	mov	r2, r8
 800652e:	464b      	mov	r3, r9
 8006530:	1891      	adds	r1, r2, r2
 8006532:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006534:	415b      	adcs	r3, r3
 8006536:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006538:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800653c:	4641      	mov	r1, r8
 800653e:	eb12 0a01 	adds.w	sl, r2, r1
 8006542:	4649      	mov	r1, r9
 8006544:	eb43 0b01 	adc.w	fp, r3, r1
 8006548:	f04f 0200 	mov.w	r2, #0
 800654c:	f04f 0300 	mov.w	r3, #0
 8006550:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006554:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006558:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800655c:	4692      	mov	sl, r2
 800655e:	469b      	mov	fp, r3
 8006560:	4643      	mov	r3, r8
 8006562:	eb1a 0303 	adds.w	r3, sl, r3
 8006566:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800656a:	464b      	mov	r3, r9
 800656c:	eb4b 0303 	adc.w	r3, fp, r3
 8006570:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006580:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006584:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006588:	460b      	mov	r3, r1
 800658a:	18db      	adds	r3, r3, r3
 800658c:	643b      	str	r3, [r7, #64]	@ 0x40
 800658e:	4613      	mov	r3, r2
 8006590:	eb42 0303 	adc.w	r3, r2, r3
 8006594:	647b      	str	r3, [r7, #68]	@ 0x44
 8006596:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800659a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800659e:	f7fa fb23 	bl	8000be8 <__aeabi_uldivmod>
 80065a2:	4602      	mov	r2, r0
 80065a4:	460b      	mov	r3, r1
 80065a6:	4611      	mov	r1, r2
 80065a8:	4b3b      	ldr	r3, [pc, #236]	@ (8006698 <UART_SetConfig+0x2d4>)
 80065aa:	fba3 2301 	umull	r2, r3, r3, r1
 80065ae:	095b      	lsrs	r3, r3, #5
 80065b0:	2264      	movs	r2, #100	@ 0x64
 80065b2:	fb02 f303 	mul.w	r3, r2, r3
 80065b6:	1acb      	subs	r3, r1, r3
 80065b8:	00db      	lsls	r3, r3, #3
 80065ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80065be:	4b36      	ldr	r3, [pc, #216]	@ (8006698 <UART_SetConfig+0x2d4>)
 80065c0:	fba3 2302 	umull	r2, r3, r3, r2
 80065c4:	095b      	lsrs	r3, r3, #5
 80065c6:	005b      	lsls	r3, r3, #1
 80065c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80065cc:	441c      	add	r4, r3
 80065ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065d2:	2200      	movs	r2, #0
 80065d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80065dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80065e0:	4642      	mov	r2, r8
 80065e2:	464b      	mov	r3, r9
 80065e4:	1891      	adds	r1, r2, r2
 80065e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80065e8:	415b      	adcs	r3, r3
 80065ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80065ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80065f0:	4641      	mov	r1, r8
 80065f2:	1851      	adds	r1, r2, r1
 80065f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80065f6:	4649      	mov	r1, r9
 80065f8:	414b      	adcs	r3, r1
 80065fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80065fc:	f04f 0200 	mov.w	r2, #0
 8006600:	f04f 0300 	mov.w	r3, #0
 8006604:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006608:	4659      	mov	r1, fp
 800660a:	00cb      	lsls	r3, r1, #3
 800660c:	4651      	mov	r1, sl
 800660e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006612:	4651      	mov	r1, sl
 8006614:	00ca      	lsls	r2, r1, #3
 8006616:	4610      	mov	r0, r2
 8006618:	4619      	mov	r1, r3
 800661a:	4603      	mov	r3, r0
 800661c:	4642      	mov	r2, r8
 800661e:	189b      	adds	r3, r3, r2
 8006620:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006624:	464b      	mov	r3, r9
 8006626:	460a      	mov	r2, r1
 8006628:	eb42 0303 	adc.w	r3, r2, r3
 800662c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800663c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006640:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006644:	460b      	mov	r3, r1
 8006646:	18db      	adds	r3, r3, r3
 8006648:	62bb      	str	r3, [r7, #40]	@ 0x28
 800664a:	4613      	mov	r3, r2
 800664c:	eb42 0303 	adc.w	r3, r2, r3
 8006650:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006652:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006656:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800665a:	f7fa fac5 	bl	8000be8 <__aeabi_uldivmod>
 800665e:	4602      	mov	r2, r0
 8006660:	460b      	mov	r3, r1
 8006662:	4b0d      	ldr	r3, [pc, #52]	@ (8006698 <UART_SetConfig+0x2d4>)
 8006664:	fba3 1302 	umull	r1, r3, r3, r2
 8006668:	095b      	lsrs	r3, r3, #5
 800666a:	2164      	movs	r1, #100	@ 0x64
 800666c:	fb01 f303 	mul.w	r3, r1, r3
 8006670:	1ad3      	subs	r3, r2, r3
 8006672:	00db      	lsls	r3, r3, #3
 8006674:	3332      	adds	r3, #50	@ 0x32
 8006676:	4a08      	ldr	r2, [pc, #32]	@ (8006698 <UART_SetConfig+0x2d4>)
 8006678:	fba2 2303 	umull	r2, r3, r2, r3
 800667c:	095b      	lsrs	r3, r3, #5
 800667e:	f003 0207 	and.w	r2, r3, #7
 8006682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4422      	add	r2, r4
 800668a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800668c:	e106      	b.n	800689c <UART_SetConfig+0x4d8>
 800668e:	bf00      	nop
 8006690:	40011000 	.word	0x40011000
 8006694:	40011400 	.word	0x40011400
 8006698:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800669c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066a0:	2200      	movs	r2, #0
 80066a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80066a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80066aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80066ae:	4642      	mov	r2, r8
 80066b0:	464b      	mov	r3, r9
 80066b2:	1891      	adds	r1, r2, r2
 80066b4:	6239      	str	r1, [r7, #32]
 80066b6:	415b      	adcs	r3, r3
 80066b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80066ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80066be:	4641      	mov	r1, r8
 80066c0:	1854      	adds	r4, r2, r1
 80066c2:	4649      	mov	r1, r9
 80066c4:	eb43 0501 	adc.w	r5, r3, r1
 80066c8:	f04f 0200 	mov.w	r2, #0
 80066cc:	f04f 0300 	mov.w	r3, #0
 80066d0:	00eb      	lsls	r3, r5, #3
 80066d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80066d6:	00e2      	lsls	r2, r4, #3
 80066d8:	4614      	mov	r4, r2
 80066da:	461d      	mov	r5, r3
 80066dc:	4643      	mov	r3, r8
 80066de:	18e3      	adds	r3, r4, r3
 80066e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80066e4:	464b      	mov	r3, r9
 80066e6:	eb45 0303 	adc.w	r3, r5, r3
 80066ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80066ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80066fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80066fe:	f04f 0200 	mov.w	r2, #0
 8006702:	f04f 0300 	mov.w	r3, #0
 8006706:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800670a:	4629      	mov	r1, r5
 800670c:	008b      	lsls	r3, r1, #2
 800670e:	4621      	mov	r1, r4
 8006710:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006714:	4621      	mov	r1, r4
 8006716:	008a      	lsls	r2, r1, #2
 8006718:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800671c:	f7fa fa64 	bl	8000be8 <__aeabi_uldivmod>
 8006720:	4602      	mov	r2, r0
 8006722:	460b      	mov	r3, r1
 8006724:	4b60      	ldr	r3, [pc, #384]	@ (80068a8 <UART_SetConfig+0x4e4>)
 8006726:	fba3 2302 	umull	r2, r3, r3, r2
 800672a:	095b      	lsrs	r3, r3, #5
 800672c:	011c      	lsls	r4, r3, #4
 800672e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006732:	2200      	movs	r2, #0
 8006734:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006738:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800673c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006740:	4642      	mov	r2, r8
 8006742:	464b      	mov	r3, r9
 8006744:	1891      	adds	r1, r2, r2
 8006746:	61b9      	str	r1, [r7, #24]
 8006748:	415b      	adcs	r3, r3
 800674a:	61fb      	str	r3, [r7, #28]
 800674c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006750:	4641      	mov	r1, r8
 8006752:	1851      	adds	r1, r2, r1
 8006754:	6139      	str	r1, [r7, #16]
 8006756:	4649      	mov	r1, r9
 8006758:	414b      	adcs	r3, r1
 800675a:	617b      	str	r3, [r7, #20]
 800675c:	f04f 0200 	mov.w	r2, #0
 8006760:	f04f 0300 	mov.w	r3, #0
 8006764:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006768:	4659      	mov	r1, fp
 800676a:	00cb      	lsls	r3, r1, #3
 800676c:	4651      	mov	r1, sl
 800676e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006772:	4651      	mov	r1, sl
 8006774:	00ca      	lsls	r2, r1, #3
 8006776:	4610      	mov	r0, r2
 8006778:	4619      	mov	r1, r3
 800677a:	4603      	mov	r3, r0
 800677c:	4642      	mov	r2, r8
 800677e:	189b      	adds	r3, r3, r2
 8006780:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006784:	464b      	mov	r3, r9
 8006786:	460a      	mov	r2, r1
 8006788:	eb42 0303 	adc.w	r3, r2, r3
 800678c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	67bb      	str	r3, [r7, #120]	@ 0x78
 800679a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800679c:	f04f 0200 	mov.w	r2, #0
 80067a0:	f04f 0300 	mov.w	r3, #0
 80067a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80067a8:	4649      	mov	r1, r9
 80067aa:	008b      	lsls	r3, r1, #2
 80067ac:	4641      	mov	r1, r8
 80067ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80067b2:	4641      	mov	r1, r8
 80067b4:	008a      	lsls	r2, r1, #2
 80067b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80067ba:	f7fa fa15 	bl	8000be8 <__aeabi_uldivmod>
 80067be:	4602      	mov	r2, r0
 80067c0:	460b      	mov	r3, r1
 80067c2:	4611      	mov	r1, r2
 80067c4:	4b38      	ldr	r3, [pc, #224]	@ (80068a8 <UART_SetConfig+0x4e4>)
 80067c6:	fba3 2301 	umull	r2, r3, r3, r1
 80067ca:	095b      	lsrs	r3, r3, #5
 80067cc:	2264      	movs	r2, #100	@ 0x64
 80067ce:	fb02 f303 	mul.w	r3, r2, r3
 80067d2:	1acb      	subs	r3, r1, r3
 80067d4:	011b      	lsls	r3, r3, #4
 80067d6:	3332      	adds	r3, #50	@ 0x32
 80067d8:	4a33      	ldr	r2, [pc, #204]	@ (80068a8 <UART_SetConfig+0x4e4>)
 80067da:	fba2 2303 	umull	r2, r3, r2, r3
 80067de:	095b      	lsrs	r3, r3, #5
 80067e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80067e4:	441c      	add	r4, r3
 80067e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067ea:	2200      	movs	r2, #0
 80067ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80067ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80067f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80067f4:	4642      	mov	r2, r8
 80067f6:	464b      	mov	r3, r9
 80067f8:	1891      	adds	r1, r2, r2
 80067fa:	60b9      	str	r1, [r7, #8]
 80067fc:	415b      	adcs	r3, r3
 80067fe:	60fb      	str	r3, [r7, #12]
 8006800:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006804:	4641      	mov	r1, r8
 8006806:	1851      	adds	r1, r2, r1
 8006808:	6039      	str	r1, [r7, #0]
 800680a:	4649      	mov	r1, r9
 800680c:	414b      	adcs	r3, r1
 800680e:	607b      	str	r3, [r7, #4]
 8006810:	f04f 0200 	mov.w	r2, #0
 8006814:	f04f 0300 	mov.w	r3, #0
 8006818:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800681c:	4659      	mov	r1, fp
 800681e:	00cb      	lsls	r3, r1, #3
 8006820:	4651      	mov	r1, sl
 8006822:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006826:	4651      	mov	r1, sl
 8006828:	00ca      	lsls	r2, r1, #3
 800682a:	4610      	mov	r0, r2
 800682c:	4619      	mov	r1, r3
 800682e:	4603      	mov	r3, r0
 8006830:	4642      	mov	r2, r8
 8006832:	189b      	adds	r3, r3, r2
 8006834:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006836:	464b      	mov	r3, r9
 8006838:	460a      	mov	r2, r1
 800683a:	eb42 0303 	adc.w	r3, r2, r3
 800683e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	663b      	str	r3, [r7, #96]	@ 0x60
 800684a:	667a      	str	r2, [r7, #100]	@ 0x64
 800684c:	f04f 0200 	mov.w	r2, #0
 8006850:	f04f 0300 	mov.w	r3, #0
 8006854:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006858:	4649      	mov	r1, r9
 800685a:	008b      	lsls	r3, r1, #2
 800685c:	4641      	mov	r1, r8
 800685e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006862:	4641      	mov	r1, r8
 8006864:	008a      	lsls	r2, r1, #2
 8006866:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800686a:	f7fa f9bd 	bl	8000be8 <__aeabi_uldivmod>
 800686e:	4602      	mov	r2, r0
 8006870:	460b      	mov	r3, r1
 8006872:	4b0d      	ldr	r3, [pc, #52]	@ (80068a8 <UART_SetConfig+0x4e4>)
 8006874:	fba3 1302 	umull	r1, r3, r3, r2
 8006878:	095b      	lsrs	r3, r3, #5
 800687a:	2164      	movs	r1, #100	@ 0x64
 800687c:	fb01 f303 	mul.w	r3, r1, r3
 8006880:	1ad3      	subs	r3, r2, r3
 8006882:	011b      	lsls	r3, r3, #4
 8006884:	3332      	adds	r3, #50	@ 0x32
 8006886:	4a08      	ldr	r2, [pc, #32]	@ (80068a8 <UART_SetConfig+0x4e4>)
 8006888:	fba2 2303 	umull	r2, r3, r2, r3
 800688c:	095b      	lsrs	r3, r3, #5
 800688e:	f003 020f 	and.w	r2, r3, #15
 8006892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4422      	add	r2, r4
 800689a:	609a      	str	r2, [r3, #8]
}
 800689c:	bf00      	nop
 800689e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80068a2:	46bd      	mov	sp, r7
 80068a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068a8:	51eb851f 	.word	0x51eb851f

080068ac <chipSelect>:
static ColumnBuffer displayBuffer[NUMBER_OF_ROWS];



static void chipSelect(bool isSelected)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b082      	sub	sp, #8
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	4603      	mov	r3, r0
 80068b4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_CS_N_GPIO_Port, LCD_CS_N_Pin, (GPIO_PinState) !isSelected); /* low active */
 80068b6:	79fb      	ldrb	r3, [r7, #7]
 80068b8:	f083 0301 	eor.w	r3, r3, #1
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	461a      	mov	r2, r3
 80068c0:	2140      	movs	r1, #64	@ 0x40
 80068c2:	4803      	ldr	r0, [pc, #12]	@ (80068d0 <chipSelect+0x24>)
 80068c4:	f7fc feba 	bl	800363c <HAL_GPIO_WritePin>
}
 80068c8:	bf00      	nop
 80068ca:	3708      	adds	r7, #8
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}
 80068d0:	40020400 	.word	0x40020400

080068d4 <registerSelect>:

static void registerSelect(lcdRegister selectedRegister)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
 80068da:	4603      	mov	r3, r0
 80068dc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_A0_GPIO_Port, LCD_A0_Pin, (GPIO_PinState) selectedRegister);
 80068de:	79fb      	ldrb	r3, [r7, #7]
 80068e0:	461a      	mov	r2, r3
 80068e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80068e6:	4803      	ldr	r0, [pc, #12]	@ (80068f4 <registerSelect+0x20>)
 80068e8:	f7fc fea8 	bl	800363c <HAL_GPIO_WritePin>
}
 80068ec:	bf00      	nop
 80068ee:	3708      	adds	r7, #8
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	40020000 	.word	0x40020000

080068f8 <displayReset>:

static void displayReset(void)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	af00      	add	r7, sp, #0
    chipSelect(INSTRUCTION_REGISTER);
 80068fc:	2000      	movs	r0, #0
 80068fe:	f7ff ffd5 	bl	80068ac <chipSelect>
    HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 8006902:	2200      	movs	r2, #0
 8006904:	2140      	movs	r1, #64	@ 0x40
 8006906:	4808      	ldr	r0, [pc, #32]	@ (8006928 <displayReset+0x30>)
 8006908:	f7fc fe98 	bl	800363c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800690c:	2001      	movs	r0, #1
 800690e:	f7fb ffcf 	bl	80028b0 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 8006912:	2201      	movs	r2, #1
 8006914:	2140      	movs	r1, #64	@ 0x40
 8006916:	4804      	ldr	r0, [pc, #16]	@ (8006928 <displayReset+0x30>)
 8006918:	f7fc fe90 	bl	800363c <HAL_GPIO_WritePin>
    chipSelect(DATA_REGISTER);
 800691c:	2001      	movs	r0, #1
 800691e:	f7ff ffc5 	bl	80068ac <chipSelect>
}
 8006922:	bf00      	nop
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	40020000 	.word	0x40020000

0800692c <sendInstruction>:

static void sendInstruction(instruction command)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b082      	sub	sp, #8
 8006930:	af00      	add	r7, sp, #0
 8006932:	4603      	mov	r3, r0
 8006934:	71fb      	strb	r3, [r7, #7]
    registerSelect(INSTRUCTION_REGISTER);
 8006936:	2000      	movs	r0, #0
 8006938:	f7ff ffcc 	bl	80068d4 <registerSelect>
    chipSelect(true);
 800693c:	2001      	movs	r0, #1
 800693e:	f7ff ffb5 	bl	80068ac <chipSelect>
	  //$dnd (uint8_t) added
    HAL_SPI_Transmit(&hspi1, (uint8_t *) &command, 1, 1);
 8006942:	1df9      	adds	r1, r7, #7
 8006944:	2301      	movs	r3, #1
 8006946:	2201      	movs	r2, #1
 8006948:	4804      	ldr	r0, [pc, #16]	@ (800695c <sendInstruction+0x30>)
 800694a:	f7ff f982 	bl	8005c52 <HAL_SPI_Transmit>
    chipSelect(false);
 800694e:	2000      	movs	r0, #0
 8006950:	f7ff ffac 	bl	80068ac <chipSelect>
}
 8006954:	bf00      	nop
 8006956:	3708      	adds	r7, #8
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}
 800695c:	20002d00 	.word	0x20002d00

08006960 <sendData>:


/*static*/ void sendData(uint8_t data)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b082      	sub	sp, #8
 8006964:	af00      	add	r7, sp, #0
 8006966:	4603      	mov	r3, r0
 8006968:	71fb      	strb	r3, [r7, #7]
    registerSelect(DATA_REGISTER);
 800696a:	2001      	movs	r0, #1
 800696c:	f7ff ffb2 	bl	80068d4 <registerSelect>
    chipSelect(true);
 8006970:	2001      	movs	r0, #1
 8006972:	f7ff ff9b 	bl	80068ac <chipSelect>
    HAL_SPI_Transmit(&hspi1, &data, 1, 1);
 8006976:	1df9      	adds	r1, r7, #7
 8006978:	2301      	movs	r3, #1
 800697a:	2201      	movs	r2, #1
 800697c:	4804      	ldr	r0, [pc, #16]	@ (8006990 <sendData+0x30>)
 800697e:	f7ff f968 	bl	8005c52 <HAL_SPI_Transmit>
    chipSelect(false);
 8006982:	2000      	movs	r0, #0
 8006984:	f7ff ff92 	bl	80068ac <chipSelect>
}
 8006988:	bf00      	nop
 800698a:	3708      	adds	r7, #8
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}
 8006990:	20002d00 	.word	0x20002d00

08006994 <lcd_setContrast>:

void lcd_setContrast(uint8_t electronicVolume)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
 800699a:	4603      	mov	r3, r0
 800699c:	71fb      	strb	r3, [r7, #7]
#define ELECTRONIC_VOLUME_MAXIMUM_RAITING ((uint8_t) 63)

    if (electronicVolume <= ELECTRONIC_VOLUME_MAXIMUM_RAITING) {
 800699e:	79fb      	ldrb	r3, [r7, #7]
 80069a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80069a2:	d806      	bhi.n	80069b2 <lcd_setContrast+0x1e>
        sendInstruction(ELECTRONIC_VOLUME_MODE_SET);
 80069a4:	2081      	movs	r0, #129	@ 0x81
 80069a6:	f7ff ffc1 	bl	800692c <sendInstruction>
			//$dnd1 added (instruction)
        sendInstruction((instruction) electronicVolume);
 80069aa:	79fb      	ldrb	r3, [r7, #7]
 80069ac:	4618      	mov	r0, r3
 80069ae:	f7ff ffbd 	bl	800692c <sendInstruction>
    }
}
 80069b2:	bf00      	nop
 80069b4:	3708      	adds	r7, #8
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}

080069ba <lcd_init>:

void lcd_init(void)
{
 80069ba:	b580      	push	{r7, lr}
 80069bc:	af00      	add	r7, sp, #0
    lcd_clear();
 80069be:	f000 f857 	bl	8006a70 <lcd_clear>
    displayReset();
 80069c2:	f7ff ff99 	bl	80068f8 <displayReset>

    sendInstruction(ADC_NORMAL);
 80069c6:	20a0      	movs	r0, #160	@ 0xa0
 80069c8:	f7ff ffb0 	bl	800692c <sendInstruction>
    sendInstruction(DISPLAY_OFF);
 80069cc:	20ae      	movs	r0, #174	@ 0xae
 80069ce:	f7ff ffad 	bl	800692c <sendInstruction>
    sendInstruction(COMMON_OUTPUT_MODE_REVERSE);
 80069d2:	20c8      	movs	r0, #200	@ 0xc8
 80069d4:	f7ff ffaa 	bl	800692c <sendInstruction>
    sendInstruction(BIAS_ONE_NINTH);
 80069d8:	20a2      	movs	r0, #162	@ 0xa2
 80069da:	f7ff ffa7 	bl	800692c <sendInstruction>
    sendInstruction(POWER_CONTROL_SET_7);
 80069de:	202f      	movs	r0, #47	@ 0x2f
 80069e0:	f7ff ffa4 	bl	800692c <sendInstruction>
    sendInstruction(INTERNAL_RESISTOR_RATIO_1);
 80069e4:	2021      	movs	r0, #33	@ 0x21
 80069e6:	f7ff ffa1 	bl	800692c <sendInstruction>
    lcd_setContrast(40);
 80069ea:	2028      	movs	r0, #40	@ 0x28
 80069ec:	f7ff ffd2 	bl	8006994 <lcd_setContrast>
    sendInstruction(DISPLAY_ON);
 80069f0:	20af      	movs	r0, #175	@ 0xaf
 80069f2:	f7ff ff9b 	bl	800692c <sendInstruction>
}
 80069f6:	bf00      	nop
 80069f8:	bd80      	pop	{r7, pc}
	...

080069fc <lcd_setPixel>:

void lcd_setPixel(uint8_t xPosition, uint8_t yPosition, bool pixelIsSet)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	4603      	mov	r3, r0
 8006a04:	71fb      	strb	r3, [r7, #7]
 8006a06:	460b      	mov	r3, r1
 8006a08:	71bb      	strb	r3, [r7, #6]
 8006a0a:	4613      	mov	r3, r2
 8006a0c:	717b      	strb	r3, [r7, #5]
    if ((xPosition < NUMBER_OF_ROWS) && (yPosition < NUMBER_OF_COLUMNS)) {
 8006a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	db23      	blt.n	8006a5e <lcd_setPixel+0x62>
 8006a16:	79bb      	ldrb	r3, [r7, #6]
 8006a18:	2b1f      	cmp	r3, #31
 8006a1a:	d820      	bhi.n	8006a5e <lcd_setPixel+0x62>
        if (pixelIsSet)
 8006a1c:	797b      	ldrb	r3, [r7, #5]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d00e      	beq.n	8006a40 <lcd_setPixel+0x44>
            displayBuffer[xPosition].rawData |= (1 << yPosition);
 8006a22:	79fb      	ldrb	r3, [r7, #7]
 8006a24:	4a11      	ldr	r2, [pc, #68]	@ (8006a6c <lcd_setPixel+0x70>)
 8006a26:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006a2a:	79bb      	ldrb	r3, [r7, #6]
 8006a2c:	2101      	movs	r1, #1
 8006a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8006a32:	4619      	mov	r1, r3
 8006a34:	79fb      	ldrb	r3, [r7, #7]
 8006a36:	430a      	orrs	r2, r1
 8006a38:	490c      	ldr	r1, [pc, #48]	@ (8006a6c <lcd_setPixel+0x70>)
 8006a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        else
            displayBuffer[xPosition].rawData &= ~(1 << yPosition);
    }
}
 8006a3e:	e00e      	b.n	8006a5e <lcd_setPixel+0x62>
            displayBuffer[xPosition].rawData &= ~(1 << yPosition);
 8006a40:	79fb      	ldrb	r3, [r7, #7]
 8006a42:	4a0a      	ldr	r2, [pc, #40]	@ (8006a6c <lcd_setPixel+0x70>)
 8006a44:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006a48:	79bb      	ldrb	r3, [r7, #6]
 8006a4a:	2101      	movs	r1, #1
 8006a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8006a50:	43db      	mvns	r3, r3
 8006a52:	4619      	mov	r1, r3
 8006a54:	79fb      	ldrb	r3, [r7, #7]
 8006a56:	400a      	ands	r2, r1
 8006a58:	4904      	ldr	r1, [pc, #16]	@ (8006a6c <lcd_setPixel+0x70>)
 8006a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006a5e:	bf00      	nop
 8006a60:	370c      	adds	r7, #12
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	20002da8 	.word	0x20002da8

08006a70 <lcd_clear>:

void lcd_clear(void)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
    for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++) {
 8006a76:	2300      	movs	r3, #0
 8006a78:	71fb      	strb	r3, [r7, #7]
 8006a7a:	e007      	b.n	8006a8c <lcd_clear+0x1c>
        displayBuffer[rowIndex].rawData = false;
 8006a7c:	79fb      	ldrb	r3, [r7, #7]
 8006a7e:	4a09      	ldr	r2, [pc, #36]	@ (8006aa4 <lcd_clear+0x34>)
 8006a80:	2100      	movs	r1, #0
 8006a82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++) {
 8006a86:	79fb      	ldrb	r3, [r7, #7]
 8006a88:	3301      	adds	r3, #1
 8006a8a:	71fb      	strb	r3, [r7, #7]
 8006a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	daf3      	bge.n	8006a7c <lcd_clear+0xc>
    }
}
 8006a94:	bf00      	nop
 8006a96:	bf00      	nop
 8006a98:	370c      	adds	r7, #12
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr
 8006aa2:	bf00      	nop
 8006aa4:	20002da8 	.word	0x20002da8

08006aa8 <lcd_setChar>:


void lcd_setChar(uint8_t xPosition, uint8_t yPosition, unsigned char charToSet, lcd_fontSize size, bool contrastIsInverted)
{
 8006aa8:	b590      	push	{r4, r7, lr}
 8006aaa:	b085      	sub	sp, #20
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	4604      	mov	r4, r0
 8006ab0:	4608      	mov	r0, r1
 8006ab2:	4611      	mov	r1, r2
 8006ab4:	461a      	mov	r2, r3
 8006ab6:	4623      	mov	r3, r4
 8006ab8:	71fb      	strb	r3, [r7, #7]
 8006aba:	4603      	mov	r3, r0
 8006abc:	71bb      	strb	r3, [r7, #6]
 8006abe:	460b      	mov	r3, r1
 8006ac0:	717b      	strb	r3, [r7, #5]
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	713b      	strb	r3, [r7, #4]
#define ASCII_TABLE_OFFSET ((uint8_t) 32)

    charToSet -= ASCII_TABLE_OFFSET;
 8006ac6:	797b      	ldrb	r3, [r7, #5]
 8006ac8:	3b20      	subs	r3, #32
 8006aca:	717b      	strb	r3, [r7, #5]

    for (uint8_t columnCounter = 0; columnCounter < fontSizes[size].height; columnCounter++)
 8006acc:	2300      	movs	r3, #0
 8006ace:	73fb      	strb	r3, [r7, #15]
 8006ad0:	e049      	b.n	8006b66 <lcd_setChar+0xbe>
        for (uint8_t rowCounter = 0; rowCounter < fontSizes[size].width; rowCounter++){
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	73bb      	strb	r3, [r7, #14]
 8006ad6:	e03b      	b.n	8006b50 <lcd_setChar+0xa8>
            if (Font_6x8_h[charToSet * fontSizes[size].height + columnCounter] & (1 << rowCounter))
 8006ad8:	797b      	ldrb	r3, [r7, #5]
 8006ada:	793a      	ldrb	r2, [r7, #4]
 8006adc:	4928      	ldr	r1, [pc, #160]	@ (8006b80 <lcd_setChar+0xd8>)
 8006ade:	f811 2012 	ldrb.w	r2, [r1, r2, lsl #1]
 8006ae2:	fb03 f202 	mul.w	r2, r3, r2
 8006ae6:	7bfb      	ldrb	r3, [r7, #15]
 8006ae8:	4413      	add	r3, r2
 8006aea:	4a26      	ldr	r2, [pc, #152]	@ (8006b84 <lcd_setChar+0xdc>)
 8006aec:	5cd3      	ldrb	r3, [r2, r3]
 8006aee:	461a      	mov	r2, r3
 8006af0:	7bbb      	ldrb	r3, [r7, #14]
 8006af2:	fa42 f303 	asr.w	r3, r2, r3
 8006af6:	f003 0301 	and.w	r3, r3, #1
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d018      	beq.n	8006b30 <lcd_setChar+0x88>
                lcd_setPixel(xPosition + rowCounter, yPosition + columnCounter, !contrastIsInverted);
 8006afe:	79fa      	ldrb	r2, [r7, #7]
 8006b00:	7bbb      	ldrb	r3, [r7, #14]
 8006b02:	4413      	add	r3, r2
 8006b04:	b2d8      	uxtb	r0, r3
 8006b06:	79ba      	ldrb	r2, [r7, #6]
 8006b08:	7bfb      	ldrb	r3, [r7, #15]
 8006b0a:	4413      	add	r3, r2
 8006b0c:	b2d9      	uxtb	r1, r3
 8006b0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	bf14      	ite	ne
 8006b16:	2301      	movne	r3, #1
 8006b18:	2300      	moveq	r3, #0
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	f083 0301 	eor.w	r3, r3, #1
 8006b20:	b2db      	uxtb	r3, r3
 8006b22:	f003 0301 	and.w	r3, r3, #1
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	461a      	mov	r2, r3
 8006b2a:	f7ff ff67 	bl	80069fc <lcd_setPixel>
 8006b2e:	e00c      	b.n	8006b4a <lcd_setChar+0xa2>
            else
                lcd_setPixel(xPosition + rowCounter, yPosition + columnCounter, contrastIsInverted);
 8006b30:	79fa      	ldrb	r2, [r7, #7]
 8006b32:	7bbb      	ldrb	r3, [r7, #14]
 8006b34:	4413      	add	r3, r2
 8006b36:	b2d8      	uxtb	r0, r3
 8006b38:	79ba      	ldrb	r2, [r7, #6]
 8006b3a:	7bfb      	ldrb	r3, [r7, #15]
 8006b3c:	4413      	add	r3, r2
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	f897 2020 	ldrb.w	r2, [r7, #32]
 8006b44:	4619      	mov	r1, r3
 8006b46:	f7ff ff59 	bl	80069fc <lcd_setPixel>
        for (uint8_t rowCounter = 0; rowCounter < fontSizes[size].width; rowCounter++){
 8006b4a:	7bbb      	ldrb	r3, [r7, #14]
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	73bb      	strb	r3, [r7, #14]
 8006b50:	793b      	ldrb	r3, [r7, #4]
 8006b52:	4a0b      	ldr	r2, [pc, #44]	@ (8006b80 <lcd_setChar+0xd8>)
 8006b54:	005b      	lsls	r3, r3, #1
 8006b56:	4413      	add	r3, r2
 8006b58:	785b      	ldrb	r3, [r3, #1]
 8006b5a:	7bba      	ldrb	r2, [r7, #14]
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d3bb      	bcc.n	8006ad8 <lcd_setChar+0x30>
    for (uint8_t columnCounter = 0; columnCounter < fontSizes[size].height; columnCounter++)
 8006b60:	7bfb      	ldrb	r3, [r7, #15]
 8006b62:	3301      	adds	r3, #1
 8006b64:	73fb      	strb	r3, [r7, #15]
 8006b66:	793b      	ldrb	r3, [r7, #4]
 8006b68:	4a05      	ldr	r2, [pc, #20]	@ (8006b80 <lcd_setChar+0xd8>)
 8006b6a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8006b6e:	7bfa      	ldrb	r2, [r7, #15]
 8006b70:	429a      	cmp	r2, r3
 8006b72:	d3ae      	bcc.n	8006ad2 <lcd_setChar+0x2a>
        }
}
 8006b74:	bf00      	nop
 8006b76:	bf00      	nop
 8006b78:	3714      	adds	r7, #20
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd90      	pop	{r4, r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	0800a030 	.word	0x0800a030
 8006b84:	08009cb0 	.word	0x08009cb0

08006b88 <lcd_setString>:




void lcd_setString(uint8_t xPosition, uint8_t yPosition, char const * string, lcd_fontSize size, bool contrastIsInverted )
{
 8006b88:	b590      	push	{r4, r7, lr}
 8006b8a:	b085      	sub	sp, #20
 8006b8c:	af02      	add	r7, sp, #8
 8006b8e:	603a      	str	r2, [r7, #0]
 8006b90:	461a      	mov	r2, r3
 8006b92:	4603      	mov	r3, r0
 8006b94:	71fb      	strb	r3, [r7, #7]
 8006b96:	460b      	mov	r3, r1
 8006b98:	71bb      	strb	r3, [r7, #6]
 8006b9a:	4613      	mov	r3, r2
 8006b9c:	717b      	strb	r3, [r7, #5]
 if ((size <= LCD_FONT_8) && (size < LCD_NUMBER_OF_FONTS))
 8006b9e:	797b      	ldrb	r3, [r7, #5]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d11c      	bne.n	8006bde <lcd_setString+0x56>
 8006ba4:	797b      	ldrb	r3, [r7, #5]
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d819      	bhi.n	8006bde <lcd_setString+0x56>
 //$dnd1 bug this works only for font enum = 0. No large fonts!
        for(; *string != '\0'; string++){
 8006baa:	e014      	b.n	8006bd6 <lcd_setString+0x4e>
            lcd_setChar(xPosition, yPosition, *string, size, contrastIsInverted);
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	781a      	ldrb	r2, [r3, #0]
 8006bb0:	797c      	ldrb	r4, [r7, #5]
 8006bb2:	79b9      	ldrb	r1, [r7, #6]
 8006bb4:	79f8      	ldrb	r0, [r7, #7]
 8006bb6:	7e3b      	ldrb	r3, [r7, #24]
 8006bb8:	9300      	str	r3, [sp, #0]
 8006bba:	4623      	mov	r3, r4
 8006bbc:	f7ff ff74 	bl	8006aa8 <lcd_setChar>
            xPosition += fontSizes[size].width;
 8006bc0:	797b      	ldrb	r3, [r7, #5]
 8006bc2:	4a09      	ldr	r2, [pc, #36]	@ (8006be8 <lcd_setString+0x60>)
 8006bc4:	005b      	lsls	r3, r3, #1
 8006bc6:	4413      	add	r3, r2
 8006bc8:	785a      	ldrb	r2, [r3, #1]
 8006bca:	79fb      	ldrb	r3, [r7, #7]
 8006bcc:	4413      	add	r3, r2
 8006bce:	71fb      	strb	r3, [r7, #7]
        for(; *string != '\0'; string++){
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	603b      	str	r3, [r7, #0]
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1e6      	bne.n	8006bac <lcd_setString+0x24>
        }
}
 8006bde:	bf00      	nop
 8006be0:	370c      	adds	r7, #12
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd90      	pop	{r4, r7, pc}
 8006be6:	bf00      	nop
 8006be8:	0800a030 	.word	0x0800a030

08006bec <lcd_show>:
			yF += y[1];
		}
	}
}

void lcd_show(void){
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b082      	sub	sp, #8
 8006bf0:	af00      	add	r7, sp, #0
    for (pages pageIndex = PAGE_0; pageIndex < NUMBER_OF_PAGES; pageIndex++){
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	71fb      	strb	r3, [r7, #7]
 8006bf6:	e022      	b.n	8006c3e <lcd_show+0x52>
			  //$dnd added (instruction)
        sendInstruction((instruction) (PAGE_ADDRESS_SET_0 + pageIndex));
 8006bf8:	79fb      	ldrb	r3, [r7, #7]
 8006bfa:	3b50      	subs	r3, #80	@ 0x50
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f7ff fe94 	bl	800692c <sendInstruction>
        sendInstruction(COLUMN_ADDRESS_SET_BIT);
 8006c04:	2010      	movs	r0, #16
 8006c06:	f7ff fe91 	bl	800692c <sendInstruction>
        sendInstruction(BOOSTER_RATIO_SET);
 8006c0a:	2000      	movs	r0, #0
 8006c0c:	f7ff fe8e 	bl	800692c <sendInstruction>
        for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++)
 8006c10:	2300      	movs	r3, #0
 8006c12:	71bb      	strb	r3, [r7, #6]
 8006c14:	e00c      	b.n	8006c30 <lcd_show+0x44>
            sendData(displayBuffer[rowIndex].pageSet[pageIndex]);
 8006c16:	79ba      	ldrb	r2, [r7, #6]
 8006c18:	79fb      	ldrb	r3, [r7, #7]
 8006c1a:	490d      	ldr	r1, [pc, #52]	@ (8006c50 <lcd_show+0x64>)
 8006c1c:	0092      	lsls	r2, r2, #2
 8006c1e:	440a      	add	r2, r1
 8006c20:	4413      	add	r3, r2
 8006c22:	781b      	ldrb	r3, [r3, #0]
 8006c24:	4618      	mov	r0, r3
 8006c26:	f7ff fe9b 	bl	8006960 <sendData>
        for (uint8_t rowIndex = 0; rowIndex < NUMBER_OF_ROWS; rowIndex++)
 8006c2a:	79bb      	ldrb	r3, [r7, #6]
 8006c2c:	3301      	adds	r3, #1
 8006c2e:	71bb      	strb	r3, [r7, #6]
 8006c30:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	daee      	bge.n	8006c16 <lcd_show+0x2a>
    for (pages pageIndex = PAGE_0; pageIndex < NUMBER_OF_PAGES; pageIndex++){
 8006c38:	79fb      	ldrb	r3, [r7, #7]
 8006c3a:	3301      	adds	r3, #1
 8006c3c:	71fb      	strb	r3, [r7, #7]
 8006c3e:	79fb      	ldrb	r3, [r7, #7]
 8006c40:	2b03      	cmp	r3, #3
 8006c42:	d9d9      	bls.n	8006bf8 <lcd_show+0xc>
    }
}
 8006c44:	bf00      	nop
 8006c46:	bf00      	nop
 8006c48:	3708      	adds	r7, #8
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	bf00      	nop
 8006c50:	20002da8 	.word	0x20002da8

08006c54 <readTemp>:
// assume LM75B_7BIT = 0b1001ABC  (A,B,C = your A2..A0 pin levels)
// For STM32 HAL, pass 8-bit address: (LM75B_7BIT << 1)
#define LM75B_I2C_ADDR   0x90
#define LM75B_PTR_TEMP   0x00

float readTemp(void) {
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b086      	sub	sp, #24
 8006c58:	af04      	add	r7, sp, #16

	uint8_t tBuf[2];
//	if (HAL_I2C_Master_Receive(&hi2c1, LM75B_ADR, tBuf, sizeof(tBuf),
//			HAL_MAX_DELAY) == HAL_OK) {
	if (HAL_I2C_Mem_Read(&hi2c1, LM75B_I2C_ADDR,
 8006c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c5e:	9302      	str	r3, [sp, #8]
 8006c60:	2302      	movs	r3, #2
 8006c62:	9301      	str	r3, [sp, #4]
 8006c64:	1d3b      	adds	r3, r7, #4
 8006c66:	9300      	str	r3, [sp, #0]
 8006c68:	2301      	movs	r3, #1
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	2190      	movs	r1, #144	@ 0x90
 8006c6e:	4822      	ldr	r0, [pc, #136]	@ (8006cf8 <readTemp+0xa4>)
 8006c70:	f7fc fe42 	bl	80038f8 <HAL_I2C_Mem_Read>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d005      	beq.n	8006c86 <readTemp+0x32>
	LM75B_PTR_TEMP, I2C_MEMADD_SIZE_8BIT, tBuf, 2, HAL_MAX_DELAY) != HAL_OK) {
		puts("LM75B: I2C read failed");
 8006c7a:	4820      	ldr	r0, [pc, #128]	@ (8006cfc <readTemp+0xa8>)
 8006c7c:	f000 fdc0 	bl	8007800 <puts>
		return -1;
 8006c80:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8006c84:	e032      	b.n	8006cec <readTemp+0x98>
	}
	int16_t rawTemp = (int16_t) ((tBuf[0] << 8) | tBuf[1]); // D10 ends up in bit15
 8006c86:	793b      	ldrb	r3, [r7, #4]
 8006c88:	b21b      	sxth	r3, r3
 8006c8a:	021b      	lsls	r3, r3, #8
 8006c8c:	b21a      	sxth	r2, r3
 8006c8e:	797b      	ldrb	r3, [r7, #5]
 8006c90:	b21b      	sxth	r3, r3
 8006c92:	4313      	orrs	r3, r2
 8006c94:	80fb      	strh	r3, [r7, #6]

	if ((rawTemp & 0b1000000000000000) == 0b1000000000000000) {/* if D10==1 on bit 15, then Negative Temperature*/
 8006c96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	da18      	bge.n	8006cd0 <readTemp+0x7c>
		rawTemp = (rawTemp >> 5) & (0b0000011111111111);
 8006c9e:	88fb      	ldrh	r3, [r7, #6]
 8006ca0:	095b      	lsrs	r3, r3, #5
 8006ca2:	b29b      	uxth	r3, r3
 8006ca4:	80fb      	strh	r3, [r7, #6]
		/*Twos Complement*/
//		rawTemp = (~rawTemp)+1;
		rawTemp = (~rawTemp & 0x03FF) + 1;
 8006ca6:	88fb      	ldrh	r3, [r7, #6]
 8006ca8:	43db      	mvns	r3, r3
 8006caa:	b29b      	uxth	r3, r3
 8006cac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	b29b      	uxth	r3, r3
 8006cb6:	80fb      	strh	r3, [r7, #6]
		return (float) -rawTemp * 0.125f;
 8006cb8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006cbc:	425b      	negs	r3, r3
 8006cbe:	ee07 3a90 	vmov	s15, r3
 8006cc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006cc6:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8006cca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006cce:	e00d      	b.n	8006cec <readTemp+0x98>
	} else { /*Positive Temperature*/
		//int16_t rawTemp = (int16_t) ((tBuf[0] << 8) | tBuf[1]); // D10 ends up in bit15
		//rawTemp >>= 5;
		rawTemp = (rawTemp >> 5) & (0b0000011111111111);
 8006cd0:	88fb      	ldrh	r3, [r7, #6]
 8006cd2:	095b      	lsrs	r3, r3, #5
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	80fb      	strh	r3, [r7, #6]
		return (float) rawTemp * 0.125f;
 8006cd8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006cdc:	ee07 3a90 	vmov	s15, r3
 8006ce0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ce4:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8006ce8:	ee67 7a87 	vmul.f32	s15, s15, s14
	 NEG:
	 If the Temp data MSByte bit D10=1, then the temperature is negative and
	 Tempvalue(C)=-(twos complement of Temp data)*0.125C.
	 */

}
 8006cec:	eeb0 0a67 	vmov.f32	s0, s15
 8006cf0:	3708      	adds	r7, #8
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	2000024c 	.word	0x2000024c
 8006cfc:	08009c80 	.word	0x08009c80

08006d00 <__cvt>:
 8006d00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d04:	ec57 6b10 	vmov	r6, r7, d0
 8006d08:	2f00      	cmp	r7, #0
 8006d0a:	460c      	mov	r4, r1
 8006d0c:	4619      	mov	r1, r3
 8006d0e:	463b      	mov	r3, r7
 8006d10:	bfbb      	ittet	lt
 8006d12:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006d16:	461f      	movlt	r7, r3
 8006d18:	2300      	movge	r3, #0
 8006d1a:	232d      	movlt	r3, #45	@ 0x2d
 8006d1c:	700b      	strb	r3, [r1, #0]
 8006d1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d20:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006d24:	4691      	mov	r9, r2
 8006d26:	f023 0820 	bic.w	r8, r3, #32
 8006d2a:	bfbc      	itt	lt
 8006d2c:	4632      	movlt	r2, r6
 8006d2e:	4616      	movlt	r6, r2
 8006d30:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006d34:	d005      	beq.n	8006d42 <__cvt+0x42>
 8006d36:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006d3a:	d100      	bne.n	8006d3e <__cvt+0x3e>
 8006d3c:	3401      	adds	r4, #1
 8006d3e:	2102      	movs	r1, #2
 8006d40:	e000      	b.n	8006d44 <__cvt+0x44>
 8006d42:	2103      	movs	r1, #3
 8006d44:	ab03      	add	r3, sp, #12
 8006d46:	9301      	str	r3, [sp, #4]
 8006d48:	ab02      	add	r3, sp, #8
 8006d4a:	9300      	str	r3, [sp, #0]
 8006d4c:	ec47 6b10 	vmov	d0, r6, r7
 8006d50:	4653      	mov	r3, sl
 8006d52:	4622      	mov	r2, r4
 8006d54:	f000 ff74 	bl	8007c40 <_dtoa_r>
 8006d58:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006d5c:	4605      	mov	r5, r0
 8006d5e:	d119      	bne.n	8006d94 <__cvt+0x94>
 8006d60:	f019 0f01 	tst.w	r9, #1
 8006d64:	d00e      	beq.n	8006d84 <__cvt+0x84>
 8006d66:	eb00 0904 	add.w	r9, r0, r4
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	4630      	mov	r0, r6
 8006d70:	4639      	mov	r1, r7
 8006d72:	f7f9 fec9 	bl	8000b08 <__aeabi_dcmpeq>
 8006d76:	b108      	cbz	r0, 8006d7c <__cvt+0x7c>
 8006d78:	f8cd 900c 	str.w	r9, [sp, #12]
 8006d7c:	2230      	movs	r2, #48	@ 0x30
 8006d7e:	9b03      	ldr	r3, [sp, #12]
 8006d80:	454b      	cmp	r3, r9
 8006d82:	d31e      	bcc.n	8006dc2 <__cvt+0xc2>
 8006d84:	9b03      	ldr	r3, [sp, #12]
 8006d86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006d88:	1b5b      	subs	r3, r3, r5
 8006d8a:	4628      	mov	r0, r5
 8006d8c:	6013      	str	r3, [r2, #0]
 8006d8e:	b004      	add	sp, #16
 8006d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d94:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006d98:	eb00 0904 	add.w	r9, r0, r4
 8006d9c:	d1e5      	bne.n	8006d6a <__cvt+0x6a>
 8006d9e:	7803      	ldrb	r3, [r0, #0]
 8006da0:	2b30      	cmp	r3, #48	@ 0x30
 8006da2:	d10a      	bne.n	8006dba <__cvt+0xba>
 8006da4:	2200      	movs	r2, #0
 8006da6:	2300      	movs	r3, #0
 8006da8:	4630      	mov	r0, r6
 8006daa:	4639      	mov	r1, r7
 8006dac:	f7f9 feac 	bl	8000b08 <__aeabi_dcmpeq>
 8006db0:	b918      	cbnz	r0, 8006dba <__cvt+0xba>
 8006db2:	f1c4 0401 	rsb	r4, r4, #1
 8006db6:	f8ca 4000 	str.w	r4, [sl]
 8006dba:	f8da 3000 	ldr.w	r3, [sl]
 8006dbe:	4499      	add	r9, r3
 8006dc0:	e7d3      	b.n	8006d6a <__cvt+0x6a>
 8006dc2:	1c59      	adds	r1, r3, #1
 8006dc4:	9103      	str	r1, [sp, #12]
 8006dc6:	701a      	strb	r2, [r3, #0]
 8006dc8:	e7d9      	b.n	8006d7e <__cvt+0x7e>

08006dca <__exponent>:
 8006dca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006dcc:	2900      	cmp	r1, #0
 8006dce:	bfba      	itte	lt
 8006dd0:	4249      	neglt	r1, r1
 8006dd2:	232d      	movlt	r3, #45	@ 0x2d
 8006dd4:	232b      	movge	r3, #43	@ 0x2b
 8006dd6:	2909      	cmp	r1, #9
 8006dd8:	7002      	strb	r2, [r0, #0]
 8006dda:	7043      	strb	r3, [r0, #1]
 8006ddc:	dd29      	ble.n	8006e32 <__exponent+0x68>
 8006dde:	f10d 0307 	add.w	r3, sp, #7
 8006de2:	461d      	mov	r5, r3
 8006de4:	270a      	movs	r7, #10
 8006de6:	461a      	mov	r2, r3
 8006de8:	fbb1 f6f7 	udiv	r6, r1, r7
 8006dec:	fb07 1416 	mls	r4, r7, r6, r1
 8006df0:	3430      	adds	r4, #48	@ 0x30
 8006df2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006df6:	460c      	mov	r4, r1
 8006df8:	2c63      	cmp	r4, #99	@ 0x63
 8006dfa:	f103 33ff 	add.w	r3, r3, #4294967295
 8006dfe:	4631      	mov	r1, r6
 8006e00:	dcf1      	bgt.n	8006de6 <__exponent+0x1c>
 8006e02:	3130      	adds	r1, #48	@ 0x30
 8006e04:	1e94      	subs	r4, r2, #2
 8006e06:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006e0a:	1c41      	adds	r1, r0, #1
 8006e0c:	4623      	mov	r3, r4
 8006e0e:	42ab      	cmp	r3, r5
 8006e10:	d30a      	bcc.n	8006e28 <__exponent+0x5e>
 8006e12:	f10d 0309 	add.w	r3, sp, #9
 8006e16:	1a9b      	subs	r3, r3, r2
 8006e18:	42ac      	cmp	r4, r5
 8006e1a:	bf88      	it	hi
 8006e1c:	2300      	movhi	r3, #0
 8006e1e:	3302      	adds	r3, #2
 8006e20:	4403      	add	r3, r0
 8006e22:	1a18      	subs	r0, r3, r0
 8006e24:	b003      	add	sp, #12
 8006e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e28:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006e2c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006e30:	e7ed      	b.n	8006e0e <__exponent+0x44>
 8006e32:	2330      	movs	r3, #48	@ 0x30
 8006e34:	3130      	adds	r1, #48	@ 0x30
 8006e36:	7083      	strb	r3, [r0, #2]
 8006e38:	70c1      	strb	r1, [r0, #3]
 8006e3a:	1d03      	adds	r3, r0, #4
 8006e3c:	e7f1      	b.n	8006e22 <__exponent+0x58>
	...

08006e40 <_printf_float>:
 8006e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e44:	b08d      	sub	sp, #52	@ 0x34
 8006e46:	460c      	mov	r4, r1
 8006e48:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006e4c:	4616      	mov	r6, r2
 8006e4e:	461f      	mov	r7, r3
 8006e50:	4605      	mov	r5, r0
 8006e52:	f000 fdf3 	bl	8007a3c <_localeconv_r>
 8006e56:	6803      	ldr	r3, [r0, #0]
 8006e58:	9304      	str	r3, [sp, #16]
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f7f9 fa28 	bl	80002b0 <strlen>
 8006e60:	2300      	movs	r3, #0
 8006e62:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e64:	f8d8 3000 	ldr.w	r3, [r8]
 8006e68:	9005      	str	r0, [sp, #20]
 8006e6a:	3307      	adds	r3, #7
 8006e6c:	f023 0307 	bic.w	r3, r3, #7
 8006e70:	f103 0208 	add.w	r2, r3, #8
 8006e74:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006e78:	f8d4 b000 	ldr.w	fp, [r4]
 8006e7c:	f8c8 2000 	str.w	r2, [r8]
 8006e80:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e84:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006e88:	9307      	str	r3, [sp, #28]
 8006e8a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006e8e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006e92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e96:	4b9c      	ldr	r3, [pc, #624]	@ (8007108 <_printf_float+0x2c8>)
 8006e98:	f04f 32ff 	mov.w	r2, #4294967295
 8006e9c:	f7f9 fe66 	bl	8000b6c <__aeabi_dcmpun>
 8006ea0:	bb70      	cbnz	r0, 8006f00 <_printf_float+0xc0>
 8006ea2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ea6:	4b98      	ldr	r3, [pc, #608]	@ (8007108 <_printf_float+0x2c8>)
 8006ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8006eac:	f7f9 fe40 	bl	8000b30 <__aeabi_dcmple>
 8006eb0:	bb30      	cbnz	r0, 8006f00 <_printf_float+0xc0>
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	4640      	mov	r0, r8
 8006eb8:	4649      	mov	r1, r9
 8006eba:	f7f9 fe2f 	bl	8000b1c <__aeabi_dcmplt>
 8006ebe:	b110      	cbz	r0, 8006ec6 <_printf_float+0x86>
 8006ec0:	232d      	movs	r3, #45	@ 0x2d
 8006ec2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ec6:	4a91      	ldr	r2, [pc, #580]	@ (800710c <_printf_float+0x2cc>)
 8006ec8:	4b91      	ldr	r3, [pc, #580]	@ (8007110 <_printf_float+0x2d0>)
 8006eca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006ece:	bf8c      	ite	hi
 8006ed0:	4690      	movhi	r8, r2
 8006ed2:	4698      	movls	r8, r3
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	6123      	str	r3, [r4, #16]
 8006ed8:	f02b 0304 	bic.w	r3, fp, #4
 8006edc:	6023      	str	r3, [r4, #0]
 8006ede:	f04f 0900 	mov.w	r9, #0
 8006ee2:	9700      	str	r7, [sp, #0]
 8006ee4:	4633      	mov	r3, r6
 8006ee6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006ee8:	4621      	mov	r1, r4
 8006eea:	4628      	mov	r0, r5
 8006eec:	f000 f9d2 	bl	8007294 <_printf_common>
 8006ef0:	3001      	adds	r0, #1
 8006ef2:	f040 808d 	bne.w	8007010 <_printf_float+0x1d0>
 8006ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8006efa:	b00d      	add	sp, #52	@ 0x34
 8006efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f00:	4642      	mov	r2, r8
 8006f02:	464b      	mov	r3, r9
 8006f04:	4640      	mov	r0, r8
 8006f06:	4649      	mov	r1, r9
 8006f08:	f7f9 fe30 	bl	8000b6c <__aeabi_dcmpun>
 8006f0c:	b140      	cbz	r0, 8006f20 <_printf_float+0xe0>
 8006f0e:	464b      	mov	r3, r9
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	bfbc      	itt	lt
 8006f14:	232d      	movlt	r3, #45	@ 0x2d
 8006f16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006f1a:	4a7e      	ldr	r2, [pc, #504]	@ (8007114 <_printf_float+0x2d4>)
 8006f1c:	4b7e      	ldr	r3, [pc, #504]	@ (8007118 <_printf_float+0x2d8>)
 8006f1e:	e7d4      	b.n	8006eca <_printf_float+0x8a>
 8006f20:	6863      	ldr	r3, [r4, #4]
 8006f22:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006f26:	9206      	str	r2, [sp, #24]
 8006f28:	1c5a      	adds	r2, r3, #1
 8006f2a:	d13b      	bne.n	8006fa4 <_printf_float+0x164>
 8006f2c:	2306      	movs	r3, #6
 8006f2e:	6063      	str	r3, [r4, #4]
 8006f30:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006f34:	2300      	movs	r3, #0
 8006f36:	6022      	str	r2, [r4, #0]
 8006f38:	9303      	str	r3, [sp, #12]
 8006f3a:	ab0a      	add	r3, sp, #40	@ 0x28
 8006f3c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006f40:	ab09      	add	r3, sp, #36	@ 0x24
 8006f42:	9300      	str	r3, [sp, #0]
 8006f44:	6861      	ldr	r1, [r4, #4]
 8006f46:	ec49 8b10 	vmov	d0, r8, r9
 8006f4a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006f4e:	4628      	mov	r0, r5
 8006f50:	f7ff fed6 	bl	8006d00 <__cvt>
 8006f54:	9b06      	ldr	r3, [sp, #24]
 8006f56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f58:	2b47      	cmp	r3, #71	@ 0x47
 8006f5a:	4680      	mov	r8, r0
 8006f5c:	d129      	bne.n	8006fb2 <_printf_float+0x172>
 8006f5e:	1cc8      	adds	r0, r1, #3
 8006f60:	db02      	blt.n	8006f68 <_printf_float+0x128>
 8006f62:	6863      	ldr	r3, [r4, #4]
 8006f64:	4299      	cmp	r1, r3
 8006f66:	dd41      	ble.n	8006fec <_printf_float+0x1ac>
 8006f68:	f1aa 0a02 	sub.w	sl, sl, #2
 8006f6c:	fa5f fa8a 	uxtb.w	sl, sl
 8006f70:	3901      	subs	r1, #1
 8006f72:	4652      	mov	r2, sl
 8006f74:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006f78:	9109      	str	r1, [sp, #36]	@ 0x24
 8006f7a:	f7ff ff26 	bl	8006dca <__exponent>
 8006f7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f80:	1813      	adds	r3, r2, r0
 8006f82:	2a01      	cmp	r2, #1
 8006f84:	4681      	mov	r9, r0
 8006f86:	6123      	str	r3, [r4, #16]
 8006f88:	dc02      	bgt.n	8006f90 <_printf_float+0x150>
 8006f8a:	6822      	ldr	r2, [r4, #0]
 8006f8c:	07d2      	lsls	r2, r2, #31
 8006f8e:	d501      	bpl.n	8006f94 <_printf_float+0x154>
 8006f90:	3301      	adds	r3, #1
 8006f92:	6123      	str	r3, [r4, #16]
 8006f94:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d0a2      	beq.n	8006ee2 <_printf_float+0xa2>
 8006f9c:	232d      	movs	r3, #45	@ 0x2d
 8006f9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fa2:	e79e      	b.n	8006ee2 <_printf_float+0xa2>
 8006fa4:	9a06      	ldr	r2, [sp, #24]
 8006fa6:	2a47      	cmp	r2, #71	@ 0x47
 8006fa8:	d1c2      	bne.n	8006f30 <_printf_float+0xf0>
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d1c0      	bne.n	8006f30 <_printf_float+0xf0>
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e7bd      	b.n	8006f2e <_printf_float+0xee>
 8006fb2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006fb6:	d9db      	bls.n	8006f70 <_printf_float+0x130>
 8006fb8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006fbc:	d118      	bne.n	8006ff0 <_printf_float+0x1b0>
 8006fbe:	2900      	cmp	r1, #0
 8006fc0:	6863      	ldr	r3, [r4, #4]
 8006fc2:	dd0b      	ble.n	8006fdc <_printf_float+0x19c>
 8006fc4:	6121      	str	r1, [r4, #16]
 8006fc6:	b913      	cbnz	r3, 8006fce <_printf_float+0x18e>
 8006fc8:	6822      	ldr	r2, [r4, #0]
 8006fca:	07d0      	lsls	r0, r2, #31
 8006fcc:	d502      	bpl.n	8006fd4 <_printf_float+0x194>
 8006fce:	3301      	adds	r3, #1
 8006fd0:	440b      	add	r3, r1
 8006fd2:	6123      	str	r3, [r4, #16]
 8006fd4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006fd6:	f04f 0900 	mov.w	r9, #0
 8006fda:	e7db      	b.n	8006f94 <_printf_float+0x154>
 8006fdc:	b913      	cbnz	r3, 8006fe4 <_printf_float+0x1a4>
 8006fde:	6822      	ldr	r2, [r4, #0]
 8006fe0:	07d2      	lsls	r2, r2, #31
 8006fe2:	d501      	bpl.n	8006fe8 <_printf_float+0x1a8>
 8006fe4:	3302      	adds	r3, #2
 8006fe6:	e7f4      	b.n	8006fd2 <_printf_float+0x192>
 8006fe8:	2301      	movs	r3, #1
 8006fea:	e7f2      	b.n	8006fd2 <_printf_float+0x192>
 8006fec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006ff0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ff2:	4299      	cmp	r1, r3
 8006ff4:	db05      	blt.n	8007002 <_printf_float+0x1c2>
 8006ff6:	6823      	ldr	r3, [r4, #0]
 8006ff8:	6121      	str	r1, [r4, #16]
 8006ffa:	07d8      	lsls	r0, r3, #31
 8006ffc:	d5ea      	bpl.n	8006fd4 <_printf_float+0x194>
 8006ffe:	1c4b      	adds	r3, r1, #1
 8007000:	e7e7      	b.n	8006fd2 <_printf_float+0x192>
 8007002:	2900      	cmp	r1, #0
 8007004:	bfd4      	ite	le
 8007006:	f1c1 0202 	rsble	r2, r1, #2
 800700a:	2201      	movgt	r2, #1
 800700c:	4413      	add	r3, r2
 800700e:	e7e0      	b.n	8006fd2 <_printf_float+0x192>
 8007010:	6823      	ldr	r3, [r4, #0]
 8007012:	055a      	lsls	r2, r3, #21
 8007014:	d407      	bmi.n	8007026 <_printf_float+0x1e6>
 8007016:	6923      	ldr	r3, [r4, #16]
 8007018:	4642      	mov	r2, r8
 800701a:	4631      	mov	r1, r6
 800701c:	4628      	mov	r0, r5
 800701e:	47b8      	blx	r7
 8007020:	3001      	adds	r0, #1
 8007022:	d12b      	bne.n	800707c <_printf_float+0x23c>
 8007024:	e767      	b.n	8006ef6 <_printf_float+0xb6>
 8007026:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800702a:	f240 80dd 	bls.w	80071e8 <_printf_float+0x3a8>
 800702e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007032:	2200      	movs	r2, #0
 8007034:	2300      	movs	r3, #0
 8007036:	f7f9 fd67 	bl	8000b08 <__aeabi_dcmpeq>
 800703a:	2800      	cmp	r0, #0
 800703c:	d033      	beq.n	80070a6 <_printf_float+0x266>
 800703e:	4a37      	ldr	r2, [pc, #220]	@ (800711c <_printf_float+0x2dc>)
 8007040:	2301      	movs	r3, #1
 8007042:	4631      	mov	r1, r6
 8007044:	4628      	mov	r0, r5
 8007046:	47b8      	blx	r7
 8007048:	3001      	adds	r0, #1
 800704a:	f43f af54 	beq.w	8006ef6 <_printf_float+0xb6>
 800704e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007052:	4543      	cmp	r3, r8
 8007054:	db02      	blt.n	800705c <_printf_float+0x21c>
 8007056:	6823      	ldr	r3, [r4, #0]
 8007058:	07d8      	lsls	r0, r3, #31
 800705a:	d50f      	bpl.n	800707c <_printf_float+0x23c>
 800705c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007060:	4631      	mov	r1, r6
 8007062:	4628      	mov	r0, r5
 8007064:	47b8      	blx	r7
 8007066:	3001      	adds	r0, #1
 8007068:	f43f af45 	beq.w	8006ef6 <_printf_float+0xb6>
 800706c:	f04f 0900 	mov.w	r9, #0
 8007070:	f108 38ff 	add.w	r8, r8, #4294967295
 8007074:	f104 0a1a 	add.w	sl, r4, #26
 8007078:	45c8      	cmp	r8, r9
 800707a:	dc09      	bgt.n	8007090 <_printf_float+0x250>
 800707c:	6823      	ldr	r3, [r4, #0]
 800707e:	079b      	lsls	r3, r3, #30
 8007080:	f100 8103 	bmi.w	800728a <_printf_float+0x44a>
 8007084:	68e0      	ldr	r0, [r4, #12]
 8007086:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007088:	4298      	cmp	r0, r3
 800708a:	bfb8      	it	lt
 800708c:	4618      	movlt	r0, r3
 800708e:	e734      	b.n	8006efa <_printf_float+0xba>
 8007090:	2301      	movs	r3, #1
 8007092:	4652      	mov	r2, sl
 8007094:	4631      	mov	r1, r6
 8007096:	4628      	mov	r0, r5
 8007098:	47b8      	blx	r7
 800709a:	3001      	adds	r0, #1
 800709c:	f43f af2b 	beq.w	8006ef6 <_printf_float+0xb6>
 80070a0:	f109 0901 	add.w	r9, r9, #1
 80070a4:	e7e8      	b.n	8007078 <_printf_float+0x238>
 80070a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	dc39      	bgt.n	8007120 <_printf_float+0x2e0>
 80070ac:	4a1b      	ldr	r2, [pc, #108]	@ (800711c <_printf_float+0x2dc>)
 80070ae:	2301      	movs	r3, #1
 80070b0:	4631      	mov	r1, r6
 80070b2:	4628      	mov	r0, r5
 80070b4:	47b8      	blx	r7
 80070b6:	3001      	adds	r0, #1
 80070b8:	f43f af1d 	beq.w	8006ef6 <_printf_float+0xb6>
 80070bc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80070c0:	ea59 0303 	orrs.w	r3, r9, r3
 80070c4:	d102      	bne.n	80070cc <_printf_float+0x28c>
 80070c6:	6823      	ldr	r3, [r4, #0]
 80070c8:	07d9      	lsls	r1, r3, #31
 80070ca:	d5d7      	bpl.n	800707c <_printf_float+0x23c>
 80070cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070d0:	4631      	mov	r1, r6
 80070d2:	4628      	mov	r0, r5
 80070d4:	47b8      	blx	r7
 80070d6:	3001      	adds	r0, #1
 80070d8:	f43f af0d 	beq.w	8006ef6 <_printf_float+0xb6>
 80070dc:	f04f 0a00 	mov.w	sl, #0
 80070e0:	f104 0b1a 	add.w	fp, r4, #26
 80070e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070e6:	425b      	negs	r3, r3
 80070e8:	4553      	cmp	r3, sl
 80070ea:	dc01      	bgt.n	80070f0 <_printf_float+0x2b0>
 80070ec:	464b      	mov	r3, r9
 80070ee:	e793      	b.n	8007018 <_printf_float+0x1d8>
 80070f0:	2301      	movs	r3, #1
 80070f2:	465a      	mov	r2, fp
 80070f4:	4631      	mov	r1, r6
 80070f6:	4628      	mov	r0, r5
 80070f8:	47b8      	blx	r7
 80070fa:	3001      	adds	r0, #1
 80070fc:	f43f aefb 	beq.w	8006ef6 <_printf_float+0xb6>
 8007100:	f10a 0a01 	add.w	sl, sl, #1
 8007104:	e7ee      	b.n	80070e4 <_printf_float+0x2a4>
 8007106:	bf00      	nop
 8007108:	7fefffff 	.word	0x7fefffff
 800710c:	0800a038 	.word	0x0800a038
 8007110:	0800a034 	.word	0x0800a034
 8007114:	0800a040 	.word	0x0800a040
 8007118:	0800a03c 	.word	0x0800a03c
 800711c:	0800a044 	.word	0x0800a044
 8007120:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007122:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007126:	4553      	cmp	r3, sl
 8007128:	bfa8      	it	ge
 800712a:	4653      	movge	r3, sl
 800712c:	2b00      	cmp	r3, #0
 800712e:	4699      	mov	r9, r3
 8007130:	dc36      	bgt.n	80071a0 <_printf_float+0x360>
 8007132:	f04f 0b00 	mov.w	fp, #0
 8007136:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800713a:	f104 021a 	add.w	r2, r4, #26
 800713e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007140:	9306      	str	r3, [sp, #24]
 8007142:	eba3 0309 	sub.w	r3, r3, r9
 8007146:	455b      	cmp	r3, fp
 8007148:	dc31      	bgt.n	80071ae <_printf_float+0x36e>
 800714a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800714c:	459a      	cmp	sl, r3
 800714e:	dc3a      	bgt.n	80071c6 <_printf_float+0x386>
 8007150:	6823      	ldr	r3, [r4, #0]
 8007152:	07da      	lsls	r2, r3, #31
 8007154:	d437      	bmi.n	80071c6 <_printf_float+0x386>
 8007156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007158:	ebaa 0903 	sub.w	r9, sl, r3
 800715c:	9b06      	ldr	r3, [sp, #24]
 800715e:	ebaa 0303 	sub.w	r3, sl, r3
 8007162:	4599      	cmp	r9, r3
 8007164:	bfa8      	it	ge
 8007166:	4699      	movge	r9, r3
 8007168:	f1b9 0f00 	cmp.w	r9, #0
 800716c:	dc33      	bgt.n	80071d6 <_printf_float+0x396>
 800716e:	f04f 0800 	mov.w	r8, #0
 8007172:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007176:	f104 0b1a 	add.w	fp, r4, #26
 800717a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800717c:	ebaa 0303 	sub.w	r3, sl, r3
 8007180:	eba3 0309 	sub.w	r3, r3, r9
 8007184:	4543      	cmp	r3, r8
 8007186:	f77f af79 	ble.w	800707c <_printf_float+0x23c>
 800718a:	2301      	movs	r3, #1
 800718c:	465a      	mov	r2, fp
 800718e:	4631      	mov	r1, r6
 8007190:	4628      	mov	r0, r5
 8007192:	47b8      	blx	r7
 8007194:	3001      	adds	r0, #1
 8007196:	f43f aeae 	beq.w	8006ef6 <_printf_float+0xb6>
 800719a:	f108 0801 	add.w	r8, r8, #1
 800719e:	e7ec      	b.n	800717a <_printf_float+0x33a>
 80071a0:	4642      	mov	r2, r8
 80071a2:	4631      	mov	r1, r6
 80071a4:	4628      	mov	r0, r5
 80071a6:	47b8      	blx	r7
 80071a8:	3001      	adds	r0, #1
 80071aa:	d1c2      	bne.n	8007132 <_printf_float+0x2f2>
 80071ac:	e6a3      	b.n	8006ef6 <_printf_float+0xb6>
 80071ae:	2301      	movs	r3, #1
 80071b0:	4631      	mov	r1, r6
 80071b2:	4628      	mov	r0, r5
 80071b4:	9206      	str	r2, [sp, #24]
 80071b6:	47b8      	blx	r7
 80071b8:	3001      	adds	r0, #1
 80071ba:	f43f ae9c 	beq.w	8006ef6 <_printf_float+0xb6>
 80071be:	9a06      	ldr	r2, [sp, #24]
 80071c0:	f10b 0b01 	add.w	fp, fp, #1
 80071c4:	e7bb      	b.n	800713e <_printf_float+0x2fe>
 80071c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071ca:	4631      	mov	r1, r6
 80071cc:	4628      	mov	r0, r5
 80071ce:	47b8      	blx	r7
 80071d0:	3001      	adds	r0, #1
 80071d2:	d1c0      	bne.n	8007156 <_printf_float+0x316>
 80071d4:	e68f      	b.n	8006ef6 <_printf_float+0xb6>
 80071d6:	9a06      	ldr	r2, [sp, #24]
 80071d8:	464b      	mov	r3, r9
 80071da:	4442      	add	r2, r8
 80071dc:	4631      	mov	r1, r6
 80071de:	4628      	mov	r0, r5
 80071e0:	47b8      	blx	r7
 80071e2:	3001      	adds	r0, #1
 80071e4:	d1c3      	bne.n	800716e <_printf_float+0x32e>
 80071e6:	e686      	b.n	8006ef6 <_printf_float+0xb6>
 80071e8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80071ec:	f1ba 0f01 	cmp.w	sl, #1
 80071f0:	dc01      	bgt.n	80071f6 <_printf_float+0x3b6>
 80071f2:	07db      	lsls	r3, r3, #31
 80071f4:	d536      	bpl.n	8007264 <_printf_float+0x424>
 80071f6:	2301      	movs	r3, #1
 80071f8:	4642      	mov	r2, r8
 80071fa:	4631      	mov	r1, r6
 80071fc:	4628      	mov	r0, r5
 80071fe:	47b8      	blx	r7
 8007200:	3001      	adds	r0, #1
 8007202:	f43f ae78 	beq.w	8006ef6 <_printf_float+0xb6>
 8007206:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800720a:	4631      	mov	r1, r6
 800720c:	4628      	mov	r0, r5
 800720e:	47b8      	blx	r7
 8007210:	3001      	adds	r0, #1
 8007212:	f43f ae70 	beq.w	8006ef6 <_printf_float+0xb6>
 8007216:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800721a:	2200      	movs	r2, #0
 800721c:	2300      	movs	r3, #0
 800721e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007222:	f7f9 fc71 	bl	8000b08 <__aeabi_dcmpeq>
 8007226:	b9c0      	cbnz	r0, 800725a <_printf_float+0x41a>
 8007228:	4653      	mov	r3, sl
 800722a:	f108 0201 	add.w	r2, r8, #1
 800722e:	4631      	mov	r1, r6
 8007230:	4628      	mov	r0, r5
 8007232:	47b8      	blx	r7
 8007234:	3001      	adds	r0, #1
 8007236:	d10c      	bne.n	8007252 <_printf_float+0x412>
 8007238:	e65d      	b.n	8006ef6 <_printf_float+0xb6>
 800723a:	2301      	movs	r3, #1
 800723c:	465a      	mov	r2, fp
 800723e:	4631      	mov	r1, r6
 8007240:	4628      	mov	r0, r5
 8007242:	47b8      	blx	r7
 8007244:	3001      	adds	r0, #1
 8007246:	f43f ae56 	beq.w	8006ef6 <_printf_float+0xb6>
 800724a:	f108 0801 	add.w	r8, r8, #1
 800724e:	45d0      	cmp	r8, sl
 8007250:	dbf3      	blt.n	800723a <_printf_float+0x3fa>
 8007252:	464b      	mov	r3, r9
 8007254:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007258:	e6df      	b.n	800701a <_printf_float+0x1da>
 800725a:	f04f 0800 	mov.w	r8, #0
 800725e:	f104 0b1a 	add.w	fp, r4, #26
 8007262:	e7f4      	b.n	800724e <_printf_float+0x40e>
 8007264:	2301      	movs	r3, #1
 8007266:	4642      	mov	r2, r8
 8007268:	e7e1      	b.n	800722e <_printf_float+0x3ee>
 800726a:	2301      	movs	r3, #1
 800726c:	464a      	mov	r2, r9
 800726e:	4631      	mov	r1, r6
 8007270:	4628      	mov	r0, r5
 8007272:	47b8      	blx	r7
 8007274:	3001      	adds	r0, #1
 8007276:	f43f ae3e 	beq.w	8006ef6 <_printf_float+0xb6>
 800727a:	f108 0801 	add.w	r8, r8, #1
 800727e:	68e3      	ldr	r3, [r4, #12]
 8007280:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007282:	1a5b      	subs	r3, r3, r1
 8007284:	4543      	cmp	r3, r8
 8007286:	dcf0      	bgt.n	800726a <_printf_float+0x42a>
 8007288:	e6fc      	b.n	8007084 <_printf_float+0x244>
 800728a:	f04f 0800 	mov.w	r8, #0
 800728e:	f104 0919 	add.w	r9, r4, #25
 8007292:	e7f4      	b.n	800727e <_printf_float+0x43e>

08007294 <_printf_common>:
 8007294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007298:	4616      	mov	r6, r2
 800729a:	4698      	mov	r8, r3
 800729c:	688a      	ldr	r2, [r1, #8]
 800729e:	690b      	ldr	r3, [r1, #16]
 80072a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80072a4:	4293      	cmp	r3, r2
 80072a6:	bfb8      	it	lt
 80072a8:	4613      	movlt	r3, r2
 80072aa:	6033      	str	r3, [r6, #0]
 80072ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80072b0:	4607      	mov	r7, r0
 80072b2:	460c      	mov	r4, r1
 80072b4:	b10a      	cbz	r2, 80072ba <_printf_common+0x26>
 80072b6:	3301      	adds	r3, #1
 80072b8:	6033      	str	r3, [r6, #0]
 80072ba:	6823      	ldr	r3, [r4, #0]
 80072bc:	0699      	lsls	r1, r3, #26
 80072be:	bf42      	ittt	mi
 80072c0:	6833      	ldrmi	r3, [r6, #0]
 80072c2:	3302      	addmi	r3, #2
 80072c4:	6033      	strmi	r3, [r6, #0]
 80072c6:	6825      	ldr	r5, [r4, #0]
 80072c8:	f015 0506 	ands.w	r5, r5, #6
 80072cc:	d106      	bne.n	80072dc <_printf_common+0x48>
 80072ce:	f104 0a19 	add.w	sl, r4, #25
 80072d2:	68e3      	ldr	r3, [r4, #12]
 80072d4:	6832      	ldr	r2, [r6, #0]
 80072d6:	1a9b      	subs	r3, r3, r2
 80072d8:	42ab      	cmp	r3, r5
 80072da:	dc26      	bgt.n	800732a <_printf_common+0x96>
 80072dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80072e0:	6822      	ldr	r2, [r4, #0]
 80072e2:	3b00      	subs	r3, #0
 80072e4:	bf18      	it	ne
 80072e6:	2301      	movne	r3, #1
 80072e8:	0692      	lsls	r2, r2, #26
 80072ea:	d42b      	bmi.n	8007344 <_printf_common+0xb0>
 80072ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80072f0:	4641      	mov	r1, r8
 80072f2:	4638      	mov	r0, r7
 80072f4:	47c8      	blx	r9
 80072f6:	3001      	adds	r0, #1
 80072f8:	d01e      	beq.n	8007338 <_printf_common+0xa4>
 80072fa:	6823      	ldr	r3, [r4, #0]
 80072fc:	6922      	ldr	r2, [r4, #16]
 80072fe:	f003 0306 	and.w	r3, r3, #6
 8007302:	2b04      	cmp	r3, #4
 8007304:	bf02      	ittt	eq
 8007306:	68e5      	ldreq	r5, [r4, #12]
 8007308:	6833      	ldreq	r3, [r6, #0]
 800730a:	1aed      	subeq	r5, r5, r3
 800730c:	68a3      	ldr	r3, [r4, #8]
 800730e:	bf0c      	ite	eq
 8007310:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007314:	2500      	movne	r5, #0
 8007316:	4293      	cmp	r3, r2
 8007318:	bfc4      	itt	gt
 800731a:	1a9b      	subgt	r3, r3, r2
 800731c:	18ed      	addgt	r5, r5, r3
 800731e:	2600      	movs	r6, #0
 8007320:	341a      	adds	r4, #26
 8007322:	42b5      	cmp	r5, r6
 8007324:	d11a      	bne.n	800735c <_printf_common+0xc8>
 8007326:	2000      	movs	r0, #0
 8007328:	e008      	b.n	800733c <_printf_common+0xa8>
 800732a:	2301      	movs	r3, #1
 800732c:	4652      	mov	r2, sl
 800732e:	4641      	mov	r1, r8
 8007330:	4638      	mov	r0, r7
 8007332:	47c8      	blx	r9
 8007334:	3001      	adds	r0, #1
 8007336:	d103      	bne.n	8007340 <_printf_common+0xac>
 8007338:	f04f 30ff 	mov.w	r0, #4294967295
 800733c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007340:	3501      	adds	r5, #1
 8007342:	e7c6      	b.n	80072d2 <_printf_common+0x3e>
 8007344:	18e1      	adds	r1, r4, r3
 8007346:	1c5a      	adds	r2, r3, #1
 8007348:	2030      	movs	r0, #48	@ 0x30
 800734a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800734e:	4422      	add	r2, r4
 8007350:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007354:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007358:	3302      	adds	r3, #2
 800735a:	e7c7      	b.n	80072ec <_printf_common+0x58>
 800735c:	2301      	movs	r3, #1
 800735e:	4622      	mov	r2, r4
 8007360:	4641      	mov	r1, r8
 8007362:	4638      	mov	r0, r7
 8007364:	47c8      	blx	r9
 8007366:	3001      	adds	r0, #1
 8007368:	d0e6      	beq.n	8007338 <_printf_common+0xa4>
 800736a:	3601      	adds	r6, #1
 800736c:	e7d9      	b.n	8007322 <_printf_common+0x8e>
	...

08007370 <_printf_i>:
 8007370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007374:	7e0f      	ldrb	r7, [r1, #24]
 8007376:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007378:	2f78      	cmp	r7, #120	@ 0x78
 800737a:	4691      	mov	r9, r2
 800737c:	4680      	mov	r8, r0
 800737e:	460c      	mov	r4, r1
 8007380:	469a      	mov	sl, r3
 8007382:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007386:	d807      	bhi.n	8007398 <_printf_i+0x28>
 8007388:	2f62      	cmp	r7, #98	@ 0x62
 800738a:	d80a      	bhi.n	80073a2 <_printf_i+0x32>
 800738c:	2f00      	cmp	r7, #0
 800738e:	f000 80d1 	beq.w	8007534 <_printf_i+0x1c4>
 8007392:	2f58      	cmp	r7, #88	@ 0x58
 8007394:	f000 80b8 	beq.w	8007508 <_printf_i+0x198>
 8007398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800739c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80073a0:	e03a      	b.n	8007418 <_printf_i+0xa8>
 80073a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80073a6:	2b15      	cmp	r3, #21
 80073a8:	d8f6      	bhi.n	8007398 <_printf_i+0x28>
 80073aa:	a101      	add	r1, pc, #4	@ (adr r1, 80073b0 <_printf_i+0x40>)
 80073ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073b0:	08007409 	.word	0x08007409
 80073b4:	0800741d 	.word	0x0800741d
 80073b8:	08007399 	.word	0x08007399
 80073bc:	08007399 	.word	0x08007399
 80073c0:	08007399 	.word	0x08007399
 80073c4:	08007399 	.word	0x08007399
 80073c8:	0800741d 	.word	0x0800741d
 80073cc:	08007399 	.word	0x08007399
 80073d0:	08007399 	.word	0x08007399
 80073d4:	08007399 	.word	0x08007399
 80073d8:	08007399 	.word	0x08007399
 80073dc:	0800751b 	.word	0x0800751b
 80073e0:	08007447 	.word	0x08007447
 80073e4:	080074d5 	.word	0x080074d5
 80073e8:	08007399 	.word	0x08007399
 80073ec:	08007399 	.word	0x08007399
 80073f0:	0800753d 	.word	0x0800753d
 80073f4:	08007399 	.word	0x08007399
 80073f8:	08007447 	.word	0x08007447
 80073fc:	08007399 	.word	0x08007399
 8007400:	08007399 	.word	0x08007399
 8007404:	080074dd 	.word	0x080074dd
 8007408:	6833      	ldr	r3, [r6, #0]
 800740a:	1d1a      	adds	r2, r3, #4
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	6032      	str	r2, [r6, #0]
 8007410:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007414:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007418:	2301      	movs	r3, #1
 800741a:	e09c      	b.n	8007556 <_printf_i+0x1e6>
 800741c:	6833      	ldr	r3, [r6, #0]
 800741e:	6820      	ldr	r0, [r4, #0]
 8007420:	1d19      	adds	r1, r3, #4
 8007422:	6031      	str	r1, [r6, #0]
 8007424:	0606      	lsls	r6, r0, #24
 8007426:	d501      	bpl.n	800742c <_printf_i+0xbc>
 8007428:	681d      	ldr	r5, [r3, #0]
 800742a:	e003      	b.n	8007434 <_printf_i+0xc4>
 800742c:	0645      	lsls	r5, r0, #25
 800742e:	d5fb      	bpl.n	8007428 <_printf_i+0xb8>
 8007430:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007434:	2d00      	cmp	r5, #0
 8007436:	da03      	bge.n	8007440 <_printf_i+0xd0>
 8007438:	232d      	movs	r3, #45	@ 0x2d
 800743a:	426d      	negs	r5, r5
 800743c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007440:	4858      	ldr	r0, [pc, #352]	@ (80075a4 <_printf_i+0x234>)
 8007442:	230a      	movs	r3, #10
 8007444:	e011      	b.n	800746a <_printf_i+0xfa>
 8007446:	6821      	ldr	r1, [r4, #0]
 8007448:	6833      	ldr	r3, [r6, #0]
 800744a:	0608      	lsls	r0, r1, #24
 800744c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007450:	d402      	bmi.n	8007458 <_printf_i+0xe8>
 8007452:	0649      	lsls	r1, r1, #25
 8007454:	bf48      	it	mi
 8007456:	b2ad      	uxthmi	r5, r5
 8007458:	2f6f      	cmp	r7, #111	@ 0x6f
 800745a:	4852      	ldr	r0, [pc, #328]	@ (80075a4 <_printf_i+0x234>)
 800745c:	6033      	str	r3, [r6, #0]
 800745e:	bf14      	ite	ne
 8007460:	230a      	movne	r3, #10
 8007462:	2308      	moveq	r3, #8
 8007464:	2100      	movs	r1, #0
 8007466:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800746a:	6866      	ldr	r6, [r4, #4]
 800746c:	60a6      	str	r6, [r4, #8]
 800746e:	2e00      	cmp	r6, #0
 8007470:	db05      	blt.n	800747e <_printf_i+0x10e>
 8007472:	6821      	ldr	r1, [r4, #0]
 8007474:	432e      	orrs	r6, r5
 8007476:	f021 0104 	bic.w	r1, r1, #4
 800747a:	6021      	str	r1, [r4, #0]
 800747c:	d04b      	beq.n	8007516 <_printf_i+0x1a6>
 800747e:	4616      	mov	r6, r2
 8007480:	fbb5 f1f3 	udiv	r1, r5, r3
 8007484:	fb03 5711 	mls	r7, r3, r1, r5
 8007488:	5dc7      	ldrb	r7, [r0, r7]
 800748a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800748e:	462f      	mov	r7, r5
 8007490:	42bb      	cmp	r3, r7
 8007492:	460d      	mov	r5, r1
 8007494:	d9f4      	bls.n	8007480 <_printf_i+0x110>
 8007496:	2b08      	cmp	r3, #8
 8007498:	d10b      	bne.n	80074b2 <_printf_i+0x142>
 800749a:	6823      	ldr	r3, [r4, #0]
 800749c:	07df      	lsls	r7, r3, #31
 800749e:	d508      	bpl.n	80074b2 <_printf_i+0x142>
 80074a0:	6923      	ldr	r3, [r4, #16]
 80074a2:	6861      	ldr	r1, [r4, #4]
 80074a4:	4299      	cmp	r1, r3
 80074a6:	bfde      	ittt	le
 80074a8:	2330      	movle	r3, #48	@ 0x30
 80074aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80074ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80074b2:	1b92      	subs	r2, r2, r6
 80074b4:	6122      	str	r2, [r4, #16]
 80074b6:	f8cd a000 	str.w	sl, [sp]
 80074ba:	464b      	mov	r3, r9
 80074bc:	aa03      	add	r2, sp, #12
 80074be:	4621      	mov	r1, r4
 80074c0:	4640      	mov	r0, r8
 80074c2:	f7ff fee7 	bl	8007294 <_printf_common>
 80074c6:	3001      	adds	r0, #1
 80074c8:	d14a      	bne.n	8007560 <_printf_i+0x1f0>
 80074ca:	f04f 30ff 	mov.w	r0, #4294967295
 80074ce:	b004      	add	sp, #16
 80074d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074d4:	6823      	ldr	r3, [r4, #0]
 80074d6:	f043 0320 	orr.w	r3, r3, #32
 80074da:	6023      	str	r3, [r4, #0]
 80074dc:	4832      	ldr	r0, [pc, #200]	@ (80075a8 <_printf_i+0x238>)
 80074de:	2778      	movs	r7, #120	@ 0x78
 80074e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80074e4:	6823      	ldr	r3, [r4, #0]
 80074e6:	6831      	ldr	r1, [r6, #0]
 80074e8:	061f      	lsls	r7, r3, #24
 80074ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80074ee:	d402      	bmi.n	80074f6 <_printf_i+0x186>
 80074f0:	065f      	lsls	r7, r3, #25
 80074f2:	bf48      	it	mi
 80074f4:	b2ad      	uxthmi	r5, r5
 80074f6:	6031      	str	r1, [r6, #0]
 80074f8:	07d9      	lsls	r1, r3, #31
 80074fa:	bf44      	itt	mi
 80074fc:	f043 0320 	orrmi.w	r3, r3, #32
 8007500:	6023      	strmi	r3, [r4, #0]
 8007502:	b11d      	cbz	r5, 800750c <_printf_i+0x19c>
 8007504:	2310      	movs	r3, #16
 8007506:	e7ad      	b.n	8007464 <_printf_i+0xf4>
 8007508:	4826      	ldr	r0, [pc, #152]	@ (80075a4 <_printf_i+0x234>)
 800750a:	e7e9      	b.n	80074e0 <_printf_i+0x170>
 800750c:	6823      	ldr	r3, [r4, #0]
 800750e:	f023 0320 	bic.w	r3, r3, #32
 8007512:	6023      	str	r3, [r4, #0]
 8007514:	e7f6      	b.n	8007504 <_printf_i+0x194>
 8007516:	4616      	mov	r6, r2
 8007518:	e7bd      	b.n	8007496 <_printf_i+0x126>
 800751a:	6833      	ldr	r3, [r6, #0]
 800751c:	6825      	ldr	r5, [r4, #0]
 800751e:	6961      	ldr	r1, [r4, #20]
 8007520:	1d18      	adds	r0, r3, #4
 8007522:	6030      	str	r0, [r6, #0]
 8007524:	062e      	lsls	r6, r5, #24
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	d501      	bpl.n	800752e <_printf_i+0x1be>
 800752a:	6019      	str	r1, [r3, #0]
 800752c:	e002      	b.n	8007534 <_printf_i+0x1c4>
 800752e:	0668      	lsls	r0, r5, #25
 8007530:	d5fb      	bpl.n	800752a <_printf_i+0x1ba>
 8007532:	8019      	strh	r1, [r3, #0]
 8007534:	2300      	movs	r3, #0
 8007536:	6123      	str	r3, [r4, #16]
 8007538:	4616      	mov	r6, r2
 800753a:	e7bc      	b.n	80074b6 <_printf_i+0x146>
 800753c:	6833      	ldr	r3, [r6, #0]
 800753e:	1d1a      	adds	r2, r3, #4
 8007540:	6032      	str	r2, [r6, #0]
 8007542:	681e      	ldr	r6, [r3, #0]
 8007544:	6862      	ldr	r2, [r4, #4]
 8007546:	2100      	movs	r1, #0
 8007548:	4630      	mov	r0, r6
 800754a:	f7f8 fe61 	bl	8000210 <memchr>
 800754e:	b108      	cbz	r0, 8007554 <_printf_i+0x1e4>
 8007550:	1b80      	subs	r0, r0, r6
 8007552:	6060      	str	r0, [r4, #4]
 8007554:	6863      	ldr	r3, [r4, #4]
 8007556:	6123      	str	r3, [r4, #16]
 8007558:	2300      	movs	r3, #0
 800755a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800755e:	e7aa      	b.n	80074b6 <_printf_i+0x146>
 8007560:	6923      	ldr	r3, [r4, #16]
 8007562:	4632      	mov	r2, r6
 8007564:	4649      	mov	r1, r9
 8007566:	4640      	mov	r0, r8
 8007568:	47d0      	blx	sl
 800756a:	3001      	adds	r0, #1
 800756c:	d0ad      	beq.n	80074ca <_printf_i+0x15a>
 800756e:	6823      	ldr	r3, [r4, #0]
 8007570:	079b      	lsls	r3, r3, #30
 8007572:	d413      	bmi.n	800759c <_printf_i+0x22c>
 8007574:	68e0      	ldr	r0, [r4, #12]
 8007576:	9b03      	ldr	r3, [sp, #12]
 8007578:	4298      	cmp	r0, r3
 800757a:	bfb8      	it	lt
 800757c:	4618      	movlt	r0, r3
 800757e:	e7a6      	b.n	80074ce <_printf_i+0x15e>
 8007580:	2301      	movs	r3, #1
 8007582:	4632      	mov	r2, r6
 8007584:	4649      	mov	r1, r9
 8007586:	4640      	mov	r0, r8
 8007588:	47d0      	blx	sl
 800758a:	3001      	adds	r0, #1
 800758c:	d09d      	beq.n	80074ca <_printf_i+0x15a>
 800758e:	3501      	adds	r5, #1
 8007590:	68e3      	ldr	r3, [r4, #12]
 8007592:	9903      	ldr	r1, [sp, #12]
 8007594:	1a5b      	subs	r3, r3, r1
 8007596:	42ab      	cmp	r3, r5
 8007598:	dcf2      	bgt.n	8007580 <_printf_i+0x210>
 800759a:	e7eb      	b.n	8007574 <_printf_i+0x204>
 800759c:	2500      	movs	r5, #0
 800759e:	f104 0619 	add.w	r6, r4, #25
 80075a2:	e7f5      	b.n	8007590 <_printf_i+0x220>
 80075a4:	0800a046 	.word	0x0800a046
 80075a8:	0800a057 	.word	0x0800a057

080075ac <std>:
 80075ac:	2300      	movs	r3, #0
 80075ae:	b510      	push	{r4, lr}
 80075b0:	4604      	mov	r4, r0
 80075b2:	e9c0 3300 	strd	r3, r3, [r0]
 80075b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80075ba:	6083      	str	r3, [r0, #8]
 80075bc:	8181      	strh	r1, [r0, #12]
 80075be:	6643      	str	r3, [r0, #100]	@ 0x64
 80075c0:	81c2      	strh	r2, [r0, #14]
 80075c2:	6183      	str	r3, [r0, #24]
 80075c4:	4619      	mov	r1, r3
 80075c6:	2208      	movs	r2, #8
 80075c8:	305c      	adds	r0, #92	@ 0x5c
 80075ca:	f000 fa2f 	bl	8007a2c <memset>
 80075ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007604 <std+0x58>)
 80075d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80075d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007608 <std+0x5c>)
 80075d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80075d6:	4b0d      	ldr	r3, [pc, #52]	@ (800760c <std+0x60>)
 80075d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80075da:	4b0d      	ldr	r3, [pc, #52]	@ (8007610 <std+0x64>)
 80075dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80075de:	4b0d      	ldr	r3, [pc, #52]	@ (8007614 <std+0x68>)
 80075e0:	6224      	str	r4, [r4, #32]
 80075e2:	429c      	cmp	r4, r3
 80075e4:	d006      	beq.n	80075f4 <std+0x48>
 80075e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80075ea:	4294      	cmp	r4, r2
 80075ec:	d002      	beq.n	80075f4 <std+0x48>
 80075ee:	33d0      	adds	r3, #208	@ 0xd0
 80075f0:	429c      	cmp	r4, r3
 80075f2:	d105      	bne.n	8007600 <std+0x54>
 80075f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80075f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075fc:	f000 ba92 	b.w	8007b24 <__retarget_lock_init_recursive>
 8007600:	bd10      	pop	{r4, pc}
 8007602:	bf00      	nop
 8007604:	0800787d 	.word	0x0800787d
 8007608:	0800789f 	.word	0x0800789f
 800760c:	080078d7 	.word	0x080078d7
 8007610:	080078fb 	.word	0x080078fb
 8007614:	20002fa8 	.word	0x20002fa8

08007618 <stdio_exit_handler>:
 8007618:	4a02      	ldr	r2, [pc, #8]	@ (8007624 <stdio_exit_handler+0xc>)
 800761a:	4903      	ldr	r1, [pc, #12]	@ (8007628 <stdio_exit_handler+0x10>)
 800761c:	4803      	ldr	r0, [pc, #12]	@ (800762c <stdio_exit_handler+0x14>)
 800761e:	f000 b869 	b.w	80076f4 <_fwalk_sglue>
 8007622:	bf00      	nop
 8007624:	20000020 	.word	0x20000020
 8007628:	08009711 	.word	0x08009711
 800762c:	20000030 	.word	0x20000030

08007630 <cleanup_stdio>:
 8007630:	6841      	ldr	r1, [r0, #4]
 8007632:	4b0c      	ldr	r3, [pc, #48]	@ (8007664 <cleanup_stdio+0x34>)
 8007634:	4299      	cmp	r1, r3
 8007636:	b510      	push	{r4, lr}
 8007638:	4604      	mov	r4, r0
 800763a:	d001      	beq.n	8007640 <cleanup_stdio+0x10>
 800763c:	f002 f868 	bl	8009710 <_fflush_r>
 8007640:	68a1      	ldr	r1, [r4, #8]
 8007642:	4b09      	ldr	r3, [pc, #36]	@ (8007668 <cleanup_stdio+0x38>)
 8007644:	4299      	cmp	r1, r3
 8007646:	d002      	beq.n	800764e <cleanup_stdio+0x1e>
 8007648:	4620      	mov	r0, r4
 800764a:	f002 f861 	bl	8009710 <_fflush_r>
 800764e:	68e1      	ldr	r1, [r4, #12]
 8007650:	4b06      	ldr	r3, [pc, #24]	@ (800766c <cleanup_stdio+0x3c>)
 8007652:	4299      	cmp	r1, r3
 8007654:	d004      	beq.n	8007660 <cleanup_stdio+0x30>
 8007656:	4620      	mov	r0, r4
 8007658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800765c:	f002 b858 	b.w	8009710 <_fflush_r>
 8007660:	bd10      	pop	{r4, pc}
 8007662:	bf00      	nop
 8007664:	20002fa8 	.word	0x20002fa8
 8007668:	20003010 	.word	0x20003010
 800766c:	20003078 	.word	0x20003078

08007670 <global_stdio_init.part.0>:
 8007670:	b510      	push	{r4, lr}
 8007672:	4b0b      	ldr	r3, [pc, #44]	@ (80076a0 <global_stdio_init.part.0+0x30>)
 8007674:	4c0b      	ldr	r4, [pc, #44]	@ (80076a4 <global_stdio_init.part.0+0x34>)
 8007676:	4a0c      	ldr	r2, [pc, #48]	@ (80076a8 <global_stdio_init.part.0+0x38>)
 8007678:	601a      	str	r2, [r3, #0]
 800767a:	4620      	mov	r0, r4
 800767c:	2200      	movs	r2, #0
 800767e:	2104      	movs	r1, #4
 8007680:	f7ff ff94 	bl	80075ac <std>
 8007684:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007688:	2201      	movs	r2, #1
 800768a:	2109      	movs	r1, #9
 800768c:	f7ff ff8e 	bl	80075ac <std>
 8007690:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007694:	2202      	movs	r2, #2
 8007696:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800769a:	2112      	movs	r1, #18
 800769c:	f7ff bf86 	b.w	80075ac <std>
 80076a0:	200030e0 	.word	0x200030e0
 80076a4:	20002fa8 	.word	0x20002fa8
 80076a8:	08007619 	.word	0x08007619

080076ac <__sfp_lock_acquire>:
 80076ac:	4801      	ldr	r0, [pc, #4]	@ (80076b4 <__sfp_lock_acquire+0x8>)
 80076ae:	f000 ba3a 	b.w	8007b26 <__retarget_lock_acquire_recursive>
 80076b2:	bf00      	nop
 80076b4:	200030e9 	.word	0x200030e9

080076b8 <__sfp_lock_release>:
 80076b8:	4801      	ldr	r0, [pc, #4]	@ (80076c0 <__sfp_lock_release+0x8>)
 80076ba:	f000 ba35 	b.w	8007b28 <__retarget_lock_release_recursive>
 80076be:	bf00      	nop
 80076c0:	200030e9 	.word	0x200030e9

080076c4 <__sinit>:
 80076c4:	b510      	push	{r4, lr}
 80076c6:	4604      	mov	r4, r0
 80076c8:	f7ff fff0 	bl	80076ac <__sfp_lock_acquire>
 80076cc:	6a23      	ldr	r3, [r4, #32]
 80076ce:	b11b      	cbz	r3, 80076d8 <__sinit+0x14>
 80076d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076d4:	f7ff bff0 	b.w	80076b8 <__sfp_lock_release>
 80076d8:	4b04      	ldr	r3, [pc, #16]	@ (80076ec <__sinit+0x28>)
 80076da:	6223      	str	r3, [r4, #32]
 80076dc:	4b04      	ldr	r3, [pc, #16]	@ (80076f0 <__sinit+0x2c>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d1f5      	bne.n	80076d0 <__sinit+0xc>
 80076e4:	f7ff ffc4 	bl	8007670 <global_stdio_init.part.0>
 80076e8:	e7f2      	b.n	80076d0 <__sinit+0xc>
 80076ea:	bf00      	nop
 80076ec:	08007631 	.word	0x08007631
 80076f0:	200030e0 	.word	0x200030e0

080076f4 <_fwalk_sglue>:
 80076f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076f8:	4607      	mov	r7, r0
 80076fa:	4688      	mov	r8, r1
 80076fc:	4614      	mov	r4, r2
 80076fe:	2600      	movs	r6, #0
 8007700:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007704:	f1b9 0901 	subs.w	r9, r9, #1
 8007708:	d505      	bpl.n	8007716 <_fwalk_sglue+0x22>
 800770a:	6824      	ldr	r4, [r4, #0]
 800770c:	2c00      	cmp	r4, #0
 800770e:	d1f7      	bne.n	8007700 <_fwalk_sglue+0xc>
 8007710:	4630      	mov	r0, r6
 8007712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007716:	89ab      	ldrh	r3, [r5, #12]
 8007718:	2b01      	cmp	r3, #1
 800771a:	d907      	bls.n	800772c <_fwalk_sglue+0x38>
 800771c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007720:	3301      	adds	r3, #1
 8007722:	d003      	beq.n	800772c <_fwalk_sglue+0x38>
 8007724:	4629      	mov	r1, r5
 8007726:	4638      	mov	r0, r7
 8007728:	47c0      	blx	r8
 800772a:	4306      	orrs	r6, r0
 800772c:	3568      	adds	r5, #104	@ 0x68
 800772e:	e7e9      	b.n	8007704 <_fwalk_sglue+0x10>

08007730 <iprintf>:
 8007730:	b40f      	push	{r0, r1, r2, r3}
 8007732:	b507      	push	{r0, r1, r2, lr}
 8007734:	4906      	ldr	r1, [pc, #24]	@ (8007750 <iprintf+0x20>)
 8007736:	ab04      	add	r3, sp, #16
 8007738:	6808      	ldr	r0, [r1, #0]
 800773a:	f853 2b04 	ldr.w	r2, [r3], #4
 800773e:	6881      	ldr	r1, [r0, #8]
 8007740:	9301      	str	r3, [sp, #4]
 8007742:	f001 fe49 	bl	80093d8 <_vfiprintf_r>
 8007746:	b003      	add	sp, #12
 8007748:	f85d eb04 	ldr.w	lr, [sp], #4
 800774c:	b004      	add	sp, #16
 800774e:	4770      	bx	lr
 8007750:	2000002c 	.word	0x2000002c

08007754 <_puts_r>:
 8007754:	6a03      	ldr	r3, [r0, #32]
 8007756:	b570      	push	{r4, r5, r6, lr}
 8007758:	6884      	ldr	r4, [r0, #8]
 800775a:	4605      	mov	r5, r0
 800775c:	460e      	mov	r6, r1
 800775e:	b90b      	cbnz	r3, 8007764 <_puts_r+0x10>
 8007760:	f7ff ffb0 	bl	80076c4 <__sinit>
 8007764:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007766:	07db      	lsls	r3, r3, #31
 8007768:	d405      	bmi.n	8007776 <_puts_r+0x22>
 800776a:	89a3      	ldrh	r3, [r4, #12]
 800776c:	0598      	lsls	r0, r3, #22
 800776e:	d402      	bmi.n	8007776 <_puts_r+0x22>
 8007770:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007772:	f000 f9d8 	bl	8007b26 <__retarget_lock_acquire_recursive>
 8007776:	89a3      	ldrh	r3, [r4, #12]
 8007778:	0719      	lsls	r1, r3, #28
 800777a:	d502      	bpl.n	8007782 <_puts_r+0x2e>
 800777c:	6923      	ldr	r3, [r4, #16]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d135      	bne.n	80077ee <_puts_r+0x9a>
 8007782:	4621      	mov	r1, r4
 8007784:	4628      	mov	r0, r5
 8007786:	f000 f8fb 	bl	8007980 <__swsetup_r>
 800778a:	b380      	cbz	r0, 80077ee <_puts_r+0x9a>
 800778c:	f04f 35ff 	mov.w	r5, #4294967295
 8007790:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007792:	07da      	lsls	r2, r3, #31
 8007794:	d405      	bmi.n	80077a2 <_puts_r+0x4e>
 8007796:	89a3      	ldrh	r3, [r4, #12]
 8007798:	059b      	lsls	r3, r3, #22
 800779a:	d402      	bmi.n	80077a2 <_puts_r+0x4e>
 800779c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800779e:	f000 f9c3 	bl	8007b28 <__retarget_lock_release_recursive>
 80077a2:	4628      	mov	r0, r5
 80077a4:	bd70      	pop	{r4, r5, r6, pc}
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	da04      	bge.n	80077b4 <_puts_r+0x60>
 80077aa:	69a2      	ldr	r2, [r4, #24]
 80077ac:	429a      	cmp	r2, r3
 80077ae:	dc17      	bgt.n	80077e0 <_puts_r+0x8c>
 80077b0:	290a      	cmp	r1, #10
 80077b2:	d015      	beq.n	80077e0 <_puts_r+0x8c>
 80077b4:	6823      	ldr	r3, [r4, #0]
 80077b6:	1c5a      	adds	r2, r3, #1
 80077b8:	6022      	str	r2, [r4, #0]
 80077ba:	7019      	strb	r1, [r3, #0]
 80077bc:	68a3      	ldr	r3, [r4, #8]
 80077be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80077c2:	3b01      	subs	r3, #1
 80077c4:	60a3      	str	r3, [r4, #8]
 80077c6:	2900      	cmp	r1, #0
 80077c8:	d1ed      	bne.n	80077a6 <_puts_r+0x52>
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	da11      	bge.n	80077f2 <_puts_r+0x9e>
 80077ce:	4622      	mov	r2, r4
 80077d0:	210a      	movs	r1, #10
 80077d2:	4628      	mov	r0, r5
 80077d4:	f000 f895 	bl	8007902 <__swbuf_r>
 80077d8:	3001      	adds	r0, #1
 80077da:	d0d7      	beq.n	800778c <_puts_r+0x38>
 80077dc:	250a      	movs	r5, #10
 80077de:	e7d7      	b.n	8007790 <_puts_r+0x3c>
 80077e0:	4622      	mov	r2, r4
 80077e2:	4628      	mov	r0, r5
 80077e4:	f000 f88d 	bl	8007902 <__swbuf_r>
 80077e8:	3001      	adds	r0, #1
 80077ea:	d1e7      	bne.n	80077bc <_puts_r+0x68>
 80077ec:	e7ce      	b.n	800778c <_puts_r+0x38>
 80077ee:	3e01      	subs	r6, #1
 80077f0:	e7e4      	b.n	80077bc <_puts_r+0x68>
 80077f2:	6823      	ldr	r3, [r4, #0]
 80077f4:	1c5a      	adds	r2, r3, #1
 80077f6:	6022      	str	r2, [r4, #0]
 80077f8:	220a      	movs	r2, #10
 80077fa:	701a      	strb	r2, [r3, #0]
 80077fc:	e7ee      	b.n	80077dc <_puts_r+0x88>
	...

08007800 <puts>:
 8007800:	4b02      	ldr	r3, [pc, #8]	@ (800780c <puts+0xc>)
 8007802:	4601      	mov	r1, r0
 8007804:	6818      	ldr	r0, [r3, #0]
 8007806:	f7ff bfa5 	b.w	8007754 <_puts_r>
 800780a:	bf00      	nop
 800780c:	2000002c 	.word	0x2000002c

08007810 <sniprintf>:
 8007810:	b40c      	push	{r2, r3}
 8007812:	b530      	push	{r4, r5, lr}
 8007814:	4b18      	ldr	r3, [pc, #96]	@ (8007878 <sniprintf+0x68>)
 8007816:	1e0c      	subs	r4, r1, #0
 8007818:	681d      	ldr	r5, [r3, #0]
 800781a:	b09d      	sub	sp, #116	@ 0x74
 800781c:	da08      	bge.n	8007830 <sniprintf+0x20>
 800781e:	238b      	movs	r3, #139	@ 0x8b
 8007820:	602b      	str	r3, [r5, #0]
 8007822:	f04f 30ff 	mov.w	r0, #4294967295
 8007826:	b01d      	add	sp, #116	@ 0x74
 8007828:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800782c:	b002      	add	sp, #8
 800782e:	4770      	bx	lr
 8007830:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007834:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007838:	f04f 0300 	mov.w	r3, #0
 800783c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800783e:	bf14      	ite	ne
 8007840:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007844:	4623      	moveq	r3, r4
 8007846:	9304      	str	r3, [sp, #16]
 8007848:	9307      	str	r3, [sp, #28]
 800784a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800784e:	9002      	str	r0, [sp, #8]
 8007850:	9006      	str	r0, [sp, #24]
 8007852:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007856:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007858:	ab21      	add	r3, sp, #132	@ 0x84
 800785a:	a902      	add	r1, sp, #8
 800785c:	4628      	mov	r0, r5
 800785e:	9301      	str	r3, [sp, #4]
 8007860:	f001 fc94 	bl	800918c <_svfiprintf_r>
 8007864:	1c43      	adds	r3, r0, #1
 8007866:	bfbc      	itt	lt
 8007868:	238b      	movlt	r3, #139	@ 0x8b
 800786a:	602b      	strlt	r3, [r5, #0]
 800786c:	2c00      	cmp	r4, #0
 800786e:	d0da      	beq.n	8007826 <sniprintf+0x16>
 8007870:	9b02      	ldr	r3, [sp, #8]
 8007872:	2200      	movs	r2, #0
 8007874:	701a      	strb	r2, [r3, #0]
 8007876:	e7d6      	b.n	8007826 <sniprintf+0x16>
 8007878:	2000002c 	.word	0x2000002c

0800787c <__sread>:
 800787c:	b510      	push	{r4, lr}
 800787e:	460c      	mov	r4, r1
 8007880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007884:	f000 f900 	bl	8007a88 <_read_r>
 8007888:	2800      	cmp	r0, #0
 800788a:	bfab      	itete	ge
 800788c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800788e:	89a3      	ldrhlt	r3, [r4, #12]
 8007890:	181b      	addge	r3, r3, r0
 8007892:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007896:	bfac      	ite	ge
 8007898:	6563      	strge	r3, [r4, #84]	@ 0x54
 800789a:	81a3      	strhlt	r3, [r4, #12]
 800789c:	bd10      	pop	{r4, pc}

0800789e <__swrite>:
 800789e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078a2:	461f      	mov	r7, r3
 80078a4:	898b      	ldrh	r3, [r1, #12]
 80078a6:	05db      	lsls	r3, r3, #23
 80078a8:	4605      	mov	r5, r0
 80078aa:	460c      	mov	r4, r1
 80078ac:	4616      	mov	r6, r2
 80078ae:	d505      	bpl.n	80078bc <__swrite+0x1e>
 80078b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078b4:	2302      	movs	r3, #2
 80078b6:	2200      	movs	r2, #0
 80078b8:	f000 f8d4 	bl	8007a64 <_lseek_r>
 80078bc:	89a3      	ldrh	r3, [r4, #12]
 80078be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80078c6:	81a3      	strh	r3, [r4, #12]
 80078c8:	4632      	mov	r2, r6
 80078ca:	463b      	mov	r3, r7
 80078cc:	4628      	mov	r0, r5
 80078ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078d2:	f000 b8eb 	b.w	8007aac <_write_r>

080078d6 <__sseek>:
 80078d6:	b510      	push	{r4, lr}
 80078d8:	460c      	mov	r4, r1
 80078da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078de:	f000 f8c1 	bl	8007a64 <_lseek_r>
 80078e2:	1c43      	adds	r3, r0, #1
 80078e4:	89a3      	ldrh	r3, [r4, #12]
 80078e6:	bf15      	itete	ne
 80078e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80078ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80078ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80078f2:	81a3      	strheq	r3, [r4, #12]
 80078f4:	bf18      	it	ne
 80078f6:	81a3      	strhne	r3, [r4, #12]
 80078f8:	bd10      	pop	{r4, pc}

080078fa <__sclose>:
 80078fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078fe:	f000 b8a1 	b.w	8007a44 <_close_r>

08007902 <__swbuf_r>:
 8007902:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007904:	460e      	mov	r6, r1
 8007906:	4614      	mov	r4, r2
 8007908:	4605      	mov	r5, r0
 800790a:	b118      	cbz	r0, 8007914 <__swbuf_r+0x12>
 800790c:	6a03      	ldr	r3, [r0, #32]
 800790e:	b90b      	cbnz	r3, 8007914 <__swbuf_r+0x12>
 8007910:	f7ff fed8 	bl	80076c4 <__sinit>
 8007914:	69a3      	ldr	r3, [r4, #24]
 8007916:	60a3      	str	r3, [r4, #8]
 8007918:	89a3      	ldrh	r3, [r4, #12]
 800791a:	071a      	lsls	r2, r3, #28
 800791c:	d501      	bpl.n	8007922 <__swbuf_r+0x20>
 800791e:	6923      	ldr	r3, [r4, #16]
 8007920:	b943      	cbnz	r3, 8007934 <__swbuf_r+0x32>
 8007922:	4621      	mov	r1, r4
 8007924:	4628      	mov	r0, r5
 8007926:	f000 f82b 	bl	8007980 <__swsetup_r>
 800792a:	b118      	cbz	r0, 8007934 <__swbuf_r+0x32>
 800792c:	f04f 37ff 	mov.w	r7, #4294967295
 8007930:	4638      	mov	r0, r7
 8007932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007934:	6823      	ldr	r3, [r4, #0]
 8007936:	6922      	ldr	r2, [r4, #16]
 8007938:	1a98      	subs	r0, r3, r2
 800793a:	6963      	ldr	r3, [r4, #20]
 800793c:	b2f6      	uxtb	r6, r6
 800793e:	4283      	cmp	r3, r0
 8007940:	4637      	mov	r7, r6
 8007942:	dc05      	bgt.n	8007950 <__swbuf_r+0x4e>
 8007944:	4621      	mov	r1, r4
 8007946:	4628      	mov	r0, r5
 8007948:	f001 fee2 	bl	8009710 <_fflush_r>
 800794c:	2800      	cmp	r0, #0
 800794e:	d1ed      	bne.n	800792c <__swbuf_r+0x2a>
 8007950:	68a3      	ldr	r3, [r4, #8]
 8007952:	3b01      	subs	r3, #1
 8007954:	60a3      	str	r3, [r4, #8]
 8007956:	6823      	ldr	r3, [r4, #0]
 8007958:	1c5a      	adds	r2, r3, #1
 800795a:	6022      	str	r2, [r4, #0]
 800795c:	701e      	strb	r6, [r3, #0]
 800795e:	6962      	ldr	r2, [r4, #20]
 8007960:	1c43      	adds	r3, r0, #1
 8007962:	429a      	cmp	r2, r3
 8007964:	d004      	beq.n	8007970 <__swbuf_r+0x6e>
 8007966:	89a3      	ldrh	r3, [r4, #12]
 8007968:	07db      	lsls	r3, r3, #31
 800796a:	d5e1      	bpl.n	8007930 <__swbuf_r+0x2e>
 800796c:	2e0a      	cmp	r6, #10
 800796e:	d1df      	bne.n	8007930 <__swbuf_r+0x2e>
 8007970:	4621      	mov	r1, r4
 8007972:	4628      	mov	r0, r5
 8007974:	f001 fecc 	bl	8009710 <_fflush_r>
 8007978:	2800      	cmp	r0, #0
 800797a:	d0d9      	beq.n	8007930 <__swbuf_r+0x2e>
 800797c:	e7d6      	b.n	800792c <__swbuf_r+0x2a>
	...

08007980 <__swsetup_r>:
 8007980:	b538      	push	{r3, r4, r5, lr}
 8007982:	4b29      	ldr	r3, [pc, #164]	@ (8007a28 <__swsetup_r+0xa8>)
 8007984:	4605      	mov	r5, r0
 8007986:	6818      	ldr	r0, [r3, #0]
 8007988:	460c      	mov	r4, r1
 800798a:	b118      	cbz	r0, 8007994 <__swsetup_r+0x14>
 800798c:	6a03      	ldr	r3, [r0, #32]
 800798e:	b90b      	cbnz	r3, 8007994 <__swsetup_r+0x14>
 8007990:	f7ff fe98 	bl	80076c4 <__sinit>
 8007994:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007998:	0719      	lsls	r1, r3, #28
 800799a:	d422      	bmi.n	80079e2 <__swsetup_r+0x62>
 800799c:	06da      	lsls	r2, r3, #27
 800799e:	d407      	bmi.n	80079b0 <__swsetup_r+0x30>
 80079a0:	2209      	movs	r2, #9
 80079a2:	602a      	str	r2, [r5, #0]
 80079a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079a8:	81a3      	strh	r3, [r4, #12]
 80079aa:	f04f 30ff 	mov.w	r0, #4294967295
 80079ae:	e033      	b.n	8007a18 <__swsetup_r+0x98>
 80079b0:	0758      	lsls	r0, r3, #29
 80079b2:	d512      	bpl.n	80079da <__swsetup_r+0x5a>
 80079b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80079b6:	b141      	cbz	r1, 80079ca <__swsetup_r+0x4a>
 80079b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80079bc:	4299      	cmp	r1, r3
 80079be:	d002      	beq.n	80079c6 <__swsetup_r+0x46>
 80079c0:	4628      	mov	r0, r5
 80079c2:	f000 ff0d 	bl	80087e0 <_free_r>
 80079c6:	2300      	movs	r3, #0
 80079c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80079ca:	89a3      	ldrh	r3, [r4, #12]
 80079cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80079d0:	81a3      	strh	r3, [r4, #12]
 80079d2:	2300      	movs	r3, #0
 80079d4:	6063      	str	r3, [r4, #4]
 80079d6:	6923      	ldr	r3, [r4, #16]
 80079d8:	6023      	str	r3, [r4, #0]
 80079da:	89a3      	ldrh	r3, [r4, #12]
 80079dc:	f043 0308 	orr.w	r3, r3, #8
 80079e0:	81a3      	strh	r3, [r4, #12]
 80079e2:	6923      	ldr	r3, [r4, #16]
 80079e4:	b94b      	cbnz	r3, 80079fa <__swsetup_r+0x7a>
 80079e6:	89a3      	ldrh	r3, [r4, #12]
 80079e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80079ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079f0:	d003      	beq.n	80079fa <__swsetup_r+0x7a>
 80079f2:	4621      	mov	r1, r4
 80079f4:	4628      	mov	r0, r5
 80079f6:	f001 fed9 	bl	80097ac <__smakebuf_r>
 80079fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079fe:	f013 0201 	ands.w	r2, r3, #1
 8007a02:	d00a      	beq.n	8007a1a <__swsetup_r+0x9a>
 8007a04:	2200      	movs	r2, #0
 8007a06:	60a2      	str	r2, [r4, #8]
 8007a08:	6962      	ldr	r2, [r4, #20]
 8007a0a:	4252      	negs	r2, r2
 8007a0c:	61a2      	str	r2, [r4, #24]
 8007a0e:	6922      	ldr	r2, [r4, #16]
 8007a10:	b942      	cbnz	r2, 8007a24 <__swsetup_r+0xa4>
 8007a12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007a16:	d1c5      	bne.n	80079a4 <__swsetup_r+0x24>
 8007a18:	bd38      	pop	{r3, r4, r5, pc}
 8007a1a:	0799      	lsls	r1, r3, #30
 8007a1c:	bf58      	it	pl
 8007a1e:	6962      	ldrpl	r2, [r4, #20]
 8007a20:	60a2      	str	r2, [r4, #8]
 8007a22:	e7f4      	b.n	8007a0e <__swsetup_r+0x8e>
 8007a24:	2000      	movs	r0, #0
 8007a26:	e7f7      	b.n	8007a18 <__swsetup_r+0x98>
 8007a28:	2000002c 	.word	0x2000002c

08007a2c <memset>:
 8007a2c:	4402      	add	r2, r0
 8007a2e:	4603      	mov	r3, r0
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d100      	bne.n	8007a36 <memset+0xa>
 8007a34:	4770      	bx	lr
 8007a36:	f803 1b01 	strb.w	r1, [r3], #1
 8007a3a:	e7f9      	b.n	8007a30 <memset+0x4>

08007a3c <_localeconv_r>:
 8007a3c:	4800      	ldr	r0, [pc, #0]	@ (8007a40 <_localeconv_r+0x4>)
 8007a3e:	4770      	bx	lr
 8007a40:	2000016c 	.word	0x2000016c

08007a44 <_close_r>:
 8007a44:	b538      	push	{r3, r4, r5, lr}
 8007a46:	4d06      	ldr	r5, [pc, #24]	@ (8007a60 <_close_r+0x1c>)
 8007a48:	2300      	movs	r3, #0
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	4608      	mov	r0, r1
 8007a4e:	602b      	str	r3, [r5, #0]
 8007a50:	f7fa fda3 	bl	800259a <_close>
 8007a54:	1c43      	adds	r3, r0, #1
 8007a56:	d102      	bne.n	8007a5e <_close_r+0x1a>
 8007a58:	682b      	ldr	r3, [r5, #0]
 8007a5a:	b103      	cbz	r3, 8007a5e <_close_r+0x1a>
 8007a5c:	6023      	str	r3, [r4, #0]
 8007a5e:	bd38      	pop	{r3, r4, r5, pc}
 8007a60:	200030e4 	.word	0x200030e4

08007a64 <_lseek_r>:
 8007a64:	b538      	push	{r3, r4, r5, lr}
 8007a66:	4d07      	ldr	r5, [pc, #28]	@ (8007a84 <_lseek_r+0x20>)
 8007a68:	4604      	mov	r4, r0
 8007a6a:	4608      	mov	r0, r1
 8007a6c:	4611      	mov	r1, r2
 8007a6e:	2200      	movs	r2, #0
 8007a70:	602a      	str	r2, [r5, #0]
 8007a72:	461a      	mov	r2, r3
 8007a74:	f7fa fdb8 	bl	80025e8 <_lseek>
 8007a78:	1c43      	adds	r3, r0, #1
 8007a7a:	d102      	bne.n	8007a82 <_lseek_r+0x1e>
 8007a7c:	682b      	ldr	r3, [r5, #0]
 8007a7e:	b103      	cbz	r3, 8007a82 <_lseek_r+0x1e>
 8007a80:	6023      	str	r3, [r4, #0]
 8007a82:	bd38      	pop	{r3, r4, r5, pc}
 8007a84:	200030e4 	.word	0x200030e4

08007a88 <_read_r>:
 8007a88:	b538      	push	{r3, r4, r5, lr}
 8007a8a:	4d07      	ldr	r5, [pc, #28]	@ (8007aa8 <_read_r+0x20>)
 8007a8c:	4604      	mov	r4, r0
 8007a8e:	4608      	mov	r0, r1
 8007a90:	4611      	mov	r1, r2
 8007a92:	2200      	movs	r2, #0
 8007a94:	602a      	str	r2, [r5, #0]
 8007a96:	461a      	mov	r2, r3
 8007a98:	f7fa fd62 	bl	8002560 <_read>
 8007a9c:	1c43      	adds	r3, r0, #1
 8007a9e:	d102      	bne.n	8007aa6 <_read_r+0x1e>
 8007aa0:	682b      	ldr	r3, [r5, #0]
 8007aa2:	b103      	cbz	r3, 8007aa6 <_read_r+0x1e>
 8007aa4:	6023      	str	r3, [r4, #0]
 8007aa6:	bd38      	pop	{r3, r4, r5, pc}
 8007aa8:	200030e4 	.word	0x200030e4

08007aac <_write_r>:
 8007aac:	b538      	push	{r3, r4, r5, lr}
 8007aae:	4d07      	ldr	r5, [pc, #28]	@ (8007acc <_write_r+0x20>)
 8007ab0:	4604      	mov	r4, r0
 8007ab2:	4608      	mov	r0, r1
 8007ab4:	4611      	mov	r1, r2
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	602a      	str	r2, [r5, #0]
 8007aba:	461a      	mov	r2, r3
 8007abc:	f7f9 ffdc 	bl	8001a78 <_write>
 8007ac0:	1c43      	adds	r3, r0, #1
 8007ac2:	d102      	bne.n	8007aca <_write_r+0x1e>
 8007ac4:	682b      	ldr	r3, [r5, #0]
 8007ac6:	b103      	cbz	r3, 8007aca <_write_r+0x1e>
 8007ac8:	6023      	str	r3, [r4, #0]
 8007aca:	bd38      	pop	{r3, r4, r5, pc}
 8007acc:	200030e4 	.word	0x200030e4

08007ad0 <__errno>:
 8007ad0:	4b01      	ldr	r3, [pc, #4]	@ (8007ad8 <__errno+0x8>)
 8007ad2:	6818      	ldr	r0, [r3, #0]
 8007ad4:	4770      	bx	lr
 8007ad6:	bf00      	nop
 8007ad8:	2000002c 	.word	0x2000002c

08007adc <__libc_init_array>:
 8007adc:	b570      	push	{r4, r5, r6, lr}
 8007ade:	4d0d      	ldr	r5, [pc, #52]	@ (8007b14 <__libc_init_array+0x38>)
 8007ae0:	4c0d      	ldr	r4, [pc, #52]	@ (8007b18 <__libc_init_array+0x3c>)
 8007ae2:	1b64      	subs	r4, r4, r5
 8007ae4:	10a4      	asrs	r4, r4, #2
 8007ae6:	2600      	movs	r6, #0
 8007ae8:	42a6      	cmp	r6, r4
 8007aea:	d109      	bne.n	8007b00 <__libc_init_array+0x24>
 8007aec:	4d0b      	ldr	r5, [pc, #44]	@ (8007b1c <__libc_init_array+0x40>)
 8007aee:	4c0c      	ldr	r4, [pc, #48]	@ (8007b20 <__libc_init_array+0x44>)
 8007af0:	f001 ffd8 	bl	8009aa4 <_init>
 8007af4:	1b64      	subs	r4, r4, r5
 8007af6:	10a4      	asrs	r4, r4, #2
 8007af8:	2600      	movs	r6, #0
 8007afa:	42a6      	cmp	r6, r4
 8007afc:	d105      	bne.n	8007b0a <__libc_init_array+0x2e>
 8007afe:	bd70      	pop	{r4, r5, r6, pc}
 8007b00:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b04:	4798      	blx	r3
 8007b06:	3601      	adds	r6, #1
 8007b08:	e7ee      	b.n	8007ae8 <__libc_init_array+0xc>
 8007b0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b0e:	4798      	blx	r3
 8007b10:	3601      	adds	r6, #1
 8007b12:	e7f2      	b.n	8007afa <__libc_init_array+0x1e>
 8007b14:	0800a3b4 	.word	0x0800a3b4
 8007b18:	0800a3b4 	.word	0x0800a3b4
 8007b1c:	0800a3b4 	.word	0x0800a3b4
 8007b20:	0800a3b8 	.word	0x0800a3b8

08007b24 <__retarget_lock_init_recursive>:
 8007b24:	4770      	bx	lr

08007b26 <__retarget_lock_acquire_recursive>:
 8007b26:	4770      	bx	lr

08007b28 <__retarget_lock_release_recursive>:
 8007b28:	4770      	bx	lr

08007b2a <quorem>:
 8007b2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b2e:	6903      	ldr	r3, [r0, #16]
 8007b30:	690c      	ldr	r4, [r1, #16]
 8007b32:	42a3      	cmp	r3, r4
 8007b34:	4607      	mov	r7, r0
 8007b36:	db7e      	blt.n	8007c36 <quorem+0x10c>
 8007b38:	3c01      	subs	r4, #1
 8007b3a:	f101 0814 	add.w	r8, r1, #20
 8007b3e:	00a3      	lsls	r3, r4, #2
 8007b40:	f100 0514 	add.w	r5, r0, #20
 8007b44:	9300      	str	r3, [sp, #0]
 8007b46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b4a:	9301      	str	r3, [sp, #4]
 8007b4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b54:	3301      	adds	r3, #1
 8007b56:	429a      	cmp	r2, r3
 8007b58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b5c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b60:	d32e      	bcc.n	8007bc0 <quorem+0x96>
 8007b62:	f04f 0a00 	mov.w	sl, #0
 8007b66:	46c4      	mov	ip, r8
 8007b68:	46ae      	mov	lr, r5
 8007b6a:	46d3      	mov	fp, sl
 8007b6c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b70:	b298      	uxth	r0, r3
 8007b72:	fb06 a000 	mla	r0, r6, r0, sl
 8007b76:	0c02      	lsrs	r2, r0, #16
 8007b78:	0c1b      	lsrs	r3, r3, #16
 8007b7a:	fb06 2303 	mla	r3, r6, r3, r2
 8007b7e:	f8de 2000 	ldr.w	r2, [lr]
 8007b82:	b280      	uxth	r0, r0
 8007b84:	b292      	uxth	r2, r2
 8007b86:	1a12      	subs	r2, r2, r0
 8007b88:	445a      	add	r2, fp
 8007b8a:	f8de 0000 	ldr.w	r0, [lr]
 8007b8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007b98:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007b9c:	b292      	uxth	r2, r2
 8007b9e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007ba2:	45e1      	cmp	r9, ip
 8007ba4:	f84e 2b04 	str.w	r2, [lr], #4
 8007ba8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007bac:	d2de      	bcs.n	8007b6c <quorem+0x42>
 8007bae:	9b00      	ldr	r3, [sp, #0]
 8007bb0:	58eb      	ldr	r3, [r5, r3]
 8007bb2:	b92b      	cbnz	r3, 8007bc0 <quorem+0x96>
 8007bb4:	9b01      	ldr	r3, [sp, #4]
 8007bb6:	3b04      	subs	r3, #4
 8007bb8:	429d      	cmp	r5, r3
 8007bba:	461a      	mov	r2, r3
 8007bbc:	d32f      	bcc.n	8007c1e <quorem+0xf4>
 8007bbe:	613c      	str	r4, [r7, #16]
 8007bc0:	4638      	mov	r0, r7
 8007bc2:	f001 f97f 	bl	8008ec4 <__mcmp>
 8007bc6:	2800      	cmp	r0, #0
 8007bc8:	db25      	blt.n	8007c16 <quorem+0xec>
 8007bca:	4629      	mov	r1, r5
 8007bcc:	2000      	movs	r0, #0
 8007bce:	f858 2b04 	ldr.w	r2, [r8], #4
 8007bd2:	f8d1 c000 	ldr.w	ip, [r1]
 8007bd6:	fa1f fe82 	uxth.w	lr, r2
 8007bda:	fa1f f38c 	uxth.w	r3, ip
 8007bde:	eba3 030e 	sub.w	r3, r3, lr
 8007be2:	4403      	add	r3, r0
 8007be4:	0c12      	lsrs	r2, r2, #16
 8007be6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007bea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bf4:	45c1      	cmp	r9, r8
 8007bf6:	f841 3b04 	str.w	r3, [r1], #4
 8007bfa:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007bfe:	d2e6      	bcs.n	8007bce <quorem+0xa4>
 8007c00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c04:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c08:	b922      	cbnz	r2, 8007c14 <quorem+0xea>
 8007c0a:	3b04      	subs	r3, #4
 8007c0c:	429d      	cmp	r5, r3
 8007c0e:	461a      	mov	r2, r3
 8007c10:	d30b      	bcc.n	8007c2a <quorem+0x100>
 8007c12:	613c      	str	r4, [r7, #16]
 8007c14:	3601      	adds	r6, #1
 8007c16:	4630      	mov	r0, r6
 8007c18:	b003      	add	sp, #12
 8007c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c1e:	6812      	ldr	r2, [r2, #0]
 8007c20:	3b04      	subs	r3, #4
 8007c22:	2a00      	cmp	r2, #0
 8007c24:	d1cb      	bne.n	8007bbe <quorem+0x94>
 8007c26:	3c01      	subs	r4, #1
 8007c28:	e7c6      	b.n	8007bb8 <quorem+0x8e>
 8007c2a:	6812      	ldr	r2, [r2, #0]
 8007c2c:	3b04      	subs	r3, #4
 8007c2e:	2a00      	cmp	r2, #0
 8007c30:	d1ef      	bne.n	8007c12 <quorem+0xe8>
 8007c32:	3c01      	subs	r4, #1
 8007c34:	e7ea      	b.n	8007c0c <quorem+0xe2>
 8007c36:	2000      	movs	r0, #0
 8007c38:	e7ee      	b.n	8007c18 <quorem+0xee>
 8007c3a:	0000      	movs	r0, r0
 8007c3c:	0000      	movs	r0, r0
	...

08007c40 <_dtoa_r>:
 8007c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c44:	69c7      	ldr	r7, [r0, #28]
 8007c46:	b097      	sub	sp, #92	@ 0x5c
 8007c48:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007c4c:	ec55 4b10 	vmov	r4, r5, d0
 8007c50:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007c52:	9107      	str	r1, [sp, #28]
 8007c54:	4681      	mov	r9, r0
 8007c56:	920c      	str	r2, [sp, #48]	@ 0x30
 8007c58:	9311      	str	r3, [sp, #68]	@ 0x44
 8007c5a:	b97f      	cbnz	r7, 8007c7c <_dtoa_r+0x3c>
 8007c5c:	2010      	movs	r0, #16
 8007c5e:	f000 fe09 	bl	8008874 <malloc>
 8007c62:	4602      	mov	r2, r0
 8007c64:	f8c9 001c 	str.w	r0, [r9, #28]
 8007c68:	b920      	cbnz	r0, 8007c74 <_dtoa_r+0x34>
 8007c6a:	4ba9      	ldr	r3, [pc, #676]	@ (8007f10 <_dtoa_r+0x2d0>)
 8007c6c:	21ef      	movs	r1, #239	@ 0xef
 8007c6e:	48a9      	ldr	r0, [pc, #676]	@ (8007f14 <_dtoa_r+0x2d4>)
 8007c70:	f001 fe32 	bl	80098d8 <__assert_func>
 8007c74:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007c78:	6007      	str	r7, [r0, #0]
 8007c7a:	60c7      	str	r7, [r0, #12]
 8007c7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007c80:	6819      	ldr	r1, [r3, #0]
 8007c82:	b159      	cbz	r1, 8007c9c <_dtoa_r+0x5c>
 8007c84:	685a      	ldr	r2, [r3, #4]
 8007c86:	604a      	str	r2, [r1, #4]
 8007c88:	2301      	movs	r3, #1
 8007c8a:	4093      	lsls	r3, r2
 8007c8c:	608b      	str	r3, [r1, #8]
 8007c8e:	4648      	mov	r0, r9
 8007c90:	f000 fee6 	bl	8008a60 <_Bfree>
 8007c94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	601a      	str	r2, [r3, #0]
 8007c9c:	1e2b      	subs	r3, r5, #0
 8007c9e:	bfb9      	ittee	lt
 8007ca0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007ca4:	9305      	strlt	r3, [sp, #20]
 8007ca6:	2300      	movge	r3, #0
 8007ca8:	6033      	strge	r3, [r6, #0]
 8007caa:	9f05      	ldr	r7, [sp, #20]
 8007cac:	4b9a      	ldr	r3, [pc, #616]	@ (8007f18 <_dtoa_r+0x2d8>)
 8007cae:	bfbc      	itt	lt
 8007cb0:	2201      	movlt	r2, #1
 8007cb2:	6032      	strlt	r2, [r6, #0]
 8007cb4:	43bb      	bics	r3, r7
 8007cb6:	d112      	bne.n	8007cde <_dtoa_r+0x9e>
 8007cb8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007cba:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007cbe:	6013      	str	r3, [r2, #0]
 8007cc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007cc4:	4323      	orrs	r3, r4
 8007cc6:	f000 855a 	beq.w	800877e <_dtoa_r+0xb3e>
 8007cca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ccc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007f2c <_dtoa_r+0x2ec>
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f000 855c 	beq.w	800878e <_dtoa_r+0xb4e>
 8007cd6:	f10a 0303 	add.w	r3, sl, #3
 8007cda:	f000 bd56 	b.w	800878a <_dtoa_r+0xb4a>
 8007cde:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	ec51 0b17 	vmov	r0, r1, d7
 8007ce8:	2300      	movs	r3, #0
 8007cea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007cee:	f7f8 ff0b 	bl	8000b08 <__aeabi_dcmpeq>
 8007cf2:	4680      	mov	r8, r0
 8007cf4:	b158      	cbz	r0, 8007d0e <_dtoa_r+0xce>
 8007cf6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	6013      	str	r3, [r2, #0]
 8007cfc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007cfe:	b113      	cbz	r3, 8007d06 <_dtoa_r+0xc6>
 8007d00:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007d02:	4b86      	ldr	r3, [pc, #536]	@ (8007f1c <_dtoa_r+0x2dc>)
 8007d04:	6013      	str	r3, [r2, #0]
 8007d06:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007f30 <_dtoa_r+0x2f0>
 8007d0a:	f000 bd40 	b.w	800878e <_dtoa_r+0xb4e>
 8007d0e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007d12:	aa14      	add	r2, sp, #80	@ 0x50
 8007d14:	a915      	add	r1, sp, #84	@ 0x54
 8007d16:	4648      	mov	r0, r9
 8007d18:	f001 f984 	bl	8009024 <__d2b>
 8007d1c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007d20:	9002      	str	r0, [sp, #8]
 8007d22:	2e00      	cmp	r6, #0
 8007d24:	d078      	beq.n	8007e18 <_dtoa_r+0x1d8>
 8007d26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d28:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007d2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d30:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007d34:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007d38:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007d3c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007d40:	4619      	mov	r1, r3
 8007d42:	2200      	movs	r2, #0
 8007d44:	4b76      	ldr	r3, [pc, #472]	@ (8007f20 <_dtoa_r+0x2e0>)
 8007d46:	f7f8 fabf 	bl	80002c8 <__aeabi_dsub>
 8007d4a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007ef8 <_dtoa_r+0x2b8>)
 8007d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d50:	f7f8 fc72 	bl	8000638 <__aeabi_dmul>
 8007d54:	a36a      	add	r3, pc, #424	@ (adr r3, 8007f00 <_dtoa_r+0x2c0>)
 8007d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5a:	f7f8 fab7 	bl	80002cc <__adddf3>
 8007d5e:	4604      	mov	r4, r0
 8007d60:	4630      	mov	r0, r6
 8007d62:	460d      	mov	r5, r1
 8007d64:	f7f8 fbfe 	bl	8000564 <__aeabi_i2d>
 8007d68:	a367      	add	r3, pc, #412	@ (adr r3, 8007f08 <_dtoa_r+0x2c8>)
 8007d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d6e:	f7f8 fc63 	bl	8000638 <__aeabi_dmul>
 8007d72:	4602      	mov	r2, r0
 8007d74:	460b      	mov	r3, r1
 8007d76:	4620      	mov	r0, r4
 8007d78:	4629      	mov	r1, r5
 8007d7a:	f7f8 faa7 	bl	80002cc <__adddf3>
 8007d7e:	4604      	mov	r4, r0
 8007d80:	460d      	mov	r5, r1
 8007d82:	f7f8 ff09 	bl	8000b98 <__aeabi_d2iz>
 8007d86:	2200      	movs	r2, #0
 8007d88:	4607      	mov	r7, r0
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	4629      	mov	r1, r5
 8007d90:	f7f8 fec4 	bl	8000b1c <__aeabi_dcmplt>
 8007d94:	b140      	cbz	r0, 8007da8 <_dtoa_r+0x168>
 8007d96:	4638      	mov	r0, r7
 8007d98:	f7f8 fbe4 	bl	8000564 <__aeabi_i2d>
 8007d9c:	4622      	mov	r2, r4
 8007d9e:	462b      	mov	r3, r5
 8007da0:	f7f8 feb2 	bl	8000b08 <__aeabi_dcmpeq>
 8007da4:	b900      	cbnz	r0, 8007da8 <_dtoa_r+0x168>
 8007da6:	3f01      	subs	r7, #1
 8007da8:	2f16      	cmp	r7, #22
 8007daa:	d852      	bhi.n	8007e52 <_dtoa_r+0x212>
 8007dac:	4b5d      	ldr	r3, [pc, #372]	@ (8007f24 <_dtoa_r+0x2e4>)
 8007dae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007db6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007dba:	f7f8 feaf 	bl	8000b1c <__aeabi_dcmplt>
 8007dbe:	2800      	cmp	r0, #0
 8007dc0:	d049      	beq.n	8007e56 <_dtoa_r+0x216>
 8007dc2:	3f01      	subs	r7, #1
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	9310      	str	r3, [sp, #64]	@ 0x40
 8007dc8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007dca:	1b9b      	subs	r3, r3, r6
 8007dcc:	1e5a      	subs	r2, r3, #1
 8007dce:	bf45      	ittet	mi
 8007dd0:	f1c3 0301 	rsbmi	r3, r3, #1
 8007dd4:	9300      	strmi	r3, [sp, #0]
 8007dd6:	2300      	movpl	r3, #0
 8007dd8:	2300      	movmi	r3, #0
 8007dda:	9206      	str	r2, [sp, #24]
 8007ddc:	bf54      	ite	pl
 8007dde:	9300      	strpl	r3, [sp, #0]
 8007de0:	9306      	strmi	r3, [sp, #24]
 8007de2:	2f00      	cmp	r7, #0
 8007de4:	db39      	blt.n	8007e5a <_dtoa_r+0x21a>
 8007de6:	9b06      	ldr	r3, [sp, #24]
 8007de8:	970d      	str	r7, [sp, #52]	@ 0x34
 8007dea:	443b      	add	r3, r7
 8007dec:	9306      	str	r3, [sp, #24]
 8007dee:	2300      	movs	r3, #0
 8007df0:	9308      	str	r3, [sp, #32]
 8007df2:	9b07      	ldr	r3, [sp, #28]
 8007df4:	2b09      	cmp	r3, #9
 8007df6:	d863      	bhi.n	8007ec0 <_dtoa_r+0x280>
 8007df8:	2b05      	cmp	r3, #5
 8007dfa:	bfc4      	itt	gt
 8007dfc:	3b04      	subgt	r3, #4
 8007dfe:	9307      	strgt	r3, [sp, #28]
 8007e00:	9b07      	ldr	r3, [sp, #28]
 8007e02:	f1a3 0302 	sub.w	r3, r3, #2
 8007e06:	bfcc      	ite	gt
 8007e08:	2400      	movgt	r4, #0
 8007e0a:	2401      	movle	r4, #1
 8007e0c:	2b03      	cmp	r3, #3
 8007e0e:	d863      	bhi.n	8007ed8 <_dtoa_r+0x298>
 8007e10:	e8df f003 	tbb	[pc, r3]
 8007e14:	2b375452 	.word	0x2b375452
 8007e18:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007e1c:	441e      	add	r6, r3
 8007e1e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007e22:	2b20      	cmp	r3, #32
 8007e24:	bfc1      	itttt	gt
 8007e26:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007e2a:	409f      	lslgt	r7, r3
 8007e2c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007e30:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007e34:	bfd6      	itet	le
 8007e36:	f1c3 0320 	rsble	r3, r3, #32
 8007e3a:	ea47 0003 	orrgt.w	r0, r7, r3
 8007e3e:	fa04 f003 	lslle.w	r0, r4, r3
 8007e42:	f7f8 fb7f 	bl	8000544 <__aeabi_ui2d>
 8007e46:	2201      	movs	r2, #1
 8007e48:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007e4c:	3e01      	subs	r6, #1
 8007e4e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007e50:	e776      	b.n	8007d40 <_dtoa_r+0x100>
 8007e52:	2301      	movs	r3, #1
 8007e54:	e7b7      	b.n	8007dc6 <_dtoa_r+0x186>
 8007e56:	9010      	str	r0, [sp, #64]	@ 0x40
 8007e58:	e7b6      	b.n	8007dc8 <_dtoa_r+0x188>
 8007e5a:	9b00      	ldr	r3, [sp, #0]
 8007e5c:	1bdb      	subs	r3, r3, r7
 8007e5e:	9300      	str	r3, [sp, #0]
 8007e60:	427b      	negs	r3, r7
 8007e62:	9308      	str	r3, [sp, #32]
 8007e64:	2300      	movs	r3, #0
 8007e66:	930d      	str	r3, [sp, #52]	@ 0x34
 8007e68:	e7c3      	b.n	8007df2 <_dtoa_r+0x1b2>
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e70:	eb07 0b03 	add.w	fp, r7, r3
 8007e74:	f10b 0301 	add.w	r3, fp, #1
 8007e78:	2b01      	cmp	r3, #1
 8007e7a:	9303      	str	r3, [sp, #12]
 8007e7c:	bfb8      	it	lt
 8007e7e:	2301      	movlt	r3, #1
 8007e80:	e006      	b.n	8007e90 <_dtoa_r+0x250>
 8007e82:	2301      	movs	r3, #1
 8007e84:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	dd28      	ble.n	8007ede <_dtoa_r+0x29e>
 8007e8c:	469b      	mov	fp, r3
 8007e8e:	9303      	str	r3, [sp, #12]
 8007e90:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007e94:	2100      	movs	r1, #0
 8007e96:	2204      	movs	r2, #4
 8007e98:	f102 0514 	add.w	r5, r2, #20
 8007e9c:	429d      	cmp	r5, r3
 8007e9e:	d926      	bls.n	8007eee <_dtoa_r+0x2ae>
 8007ea0:	6041      	str	r1, [r0, #4]
 8007ea2:	4648      	mov	r0, r9
 8007ea4:	f000 fd9c 	bl	80089e0 <_Balloc>
 8007ea8:	4682      	mov	sl, r0
 8007eaa:	2800      	cmp	r0, #0
 8007eac:	d142      	bne.n	8007f34 <_dtoa_r+0x2f4>
 8007eae:	4b1e      	ldr	r3, [pc, #120]	@ (8007f28 <_dtoa_r+0x2e8>)
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	f240 11af 	movw	r1, #431	@ 0x1af
 8007eb6:	e6da      	b.n	8007c6e <_dtoa_r+0x2e>
 8007eb8:	2300      	movs	r3, #0
 8007eba:	e7e3      	b.n	8007e84 <_dtoa_r+0x244>
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	e7d5      	b.n	8007e6c <_dtoa_r+0x22c>
 8007ec0:	2401      	movs	r4, #1
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	9307      	str	r3, [sp, #28]
 8007ec6:	9409      	str	r4, [sp, #36]	@ 0x24
 8007ec8:	f04f 3bff 	mov.w	fp, #4294967295
 8007ecc:	2200      	movs	r2, #0
 8007ece:	f8cd b00c 	str.w	fp, [sp, #12]
 8007ed2:	2312      	movs	r3, #18
 8007ed4:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ed6:	e7db      	b.n	8007e90 <_dtoa_r+0x250>
 8007ed8:	2301      	movs	r3, #1
 8007eda:	9309      	str	r3, [sp, #36]	@ 0x24
 8007edc:	e7f4      	b.n	8007ec8 <_dtoa_r+0x288>
 8007ede:	f04f 0b01 	mov.w	fp, #1
 8007ee2:	f8cd b00c 	str.w	fp, [sp, #12]
 8007ee6:	465b      	mov	r3, fp
 8007ee8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007eec:	e7d0      	b.n	8007e90 <_dtoa_r+0x250>
 8007eee:	3101      	adds	r1, #1
 8007ef0:	0052      	lsls	r2, r2, #1
 8007ef2:	e7d1      	b.n	8007e98 <_dtoa_r+0x258>
 8007ef4:	f3af 8000 	nop.w
 8007ef8:	636f4361 	.word	0x636f4361
 8007efc:	3fd287a7 	.word	0x3fd287a7
 8007f00:	8b60c8b3 	.word	0x8b60c8b3
 8007f04:	3fc68a28 	.word	0x3fc68a28
 8007f08:	509f79fb 	.word	0x509f79fb
 8007f0c:	3fd34413 	.word	0x3fd34413
 8007f10:	0800a075 	.word	0x0800a075
 8007f14:	0800a08c 	.word	0x0800a08c
 8007f18:	7ff00000 	.word	0x7ff00000
 8007f1c:	0800a045 	.word	0x0800a045
 8007f20:	3ff80000 	.word	0x3ff80000
 8007f24:	0800a1e0 	.word	0x0800a1e0
 8007f28:	0800a0e4 	.word	0x0800a0e4
 8007f2c:	0800a071 	.word	0x0800a071
 8007f30:	0800a044 	.word	0x0800a044
 8007f34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007f38:	6018      	str	r0, [r3, #0]
 8007f3a:	9b03      	ldr	r3, [sp, #12]
 8007f3c:	2b0e      	cmp	r3, #14
 8007f3e:	f200 80a1 	bhi.w	8008084 <_dtoa_r+0x444>
 8007f42:	2c00      	cmp	r4, #0
 8007f44:	f000 809e 	beq.w	8008084 <_dtoa_r+0x444>
 8007f48:	2f00      	cmp	r7, #0
 8007f4a:	dd33      	ble.n	8007fb4 <_dtoa_r+0x374>
 8007f4c:	4b9c      	ldr	r3, [pc, #624]	@ (80081c0 <_dtoa_r+0x580>)
 8007f4e:	f007 020f 	and.w	r2, r7, #15
 8007f52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f56:	ed93 7b00 	vldr	d7, [r3]
 8007f5a:	05f8      	lsls	r0, r7, #23
 8007f5c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007f60:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007f64:	d516      	bpl.n	8007f94 <_dtoa_r+0x354>
 8007f66:	4b97      	ldr	r3, [pc, #604]	@ (80081c4 <_dtoa_r+0x584>)
 8007f68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f70:	f7f8 fc8c 	bl	800088c <__aeabi_ddiv>
 8007f74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f78:	f004 040f 	and.w	r4, r4, #15
 8007f7c:	2603      	movs	r6, #3
 8007f7e:	4d91      	ldr	r5, [pc, #580]	@ (80081c4 <_dtoa_r+0x584>)
 8007f80:	b954      	cbnz	r4, 8007f98 <_dtoa_r+0x358>
 8007f82:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007f86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f8a:	f7f8 fc7f 	bl	800088c <__aeabi_ddiv>
 8007f8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f92:	e028      	b.n	8007fe6 <_dtoa_r+0x3a6>
 8007f94:	2602      	movs	r6, #2
 8007f96:	e7f2      	b.n	8007f7e <_dtoa_r+0x33e>
 8007f98:	07e1      	lsls	r1, r4, #31
 8007f9a:	d508      	bpl.n	8007fae <_dtoa_r+0x36e>
 8007f9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007fa0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007fa4:	f7f8 fb48 	bl	8000638 <__aeabi_dmul>
 8007fa8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007fac:	3601      	adds	r6, #1
 8007fae:	1064      	asrs	r4, r4, #1
 8007fb0:	3508      	adds	r5, #8
 8007fb2:	e7e5      	b.n	8007f80 <_dtoa_r+0x340>
 8007fb4:	f000 80af 	beq.w	8008116 <_dtoa_r+0x4d6>
 8007fb8:	427c      	negs	r4, r7
 8007fba:	4b81      	ldr	r3, [pc, #516]	@ (80081c0 <_dtoa_r+0x580>)
 8007fbc:	4d81      	ldr	r5, [pc, #516]	@ (80081c4 <_dtoa_r+0x584>)
 8007fbe:	f004 020f 	and.w	r2, r4, #15
 8007fc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007fce:	f7f8 fb33 	bl	8000638 <__aeabi_dmul>
 8007fd2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fd6:	1124      	asrs	r4, r4, #4
 8007fd8:	2300      	movs	r3, #0
 8007fda:	2602      	movs	r6, #2
 8007fdc:	2c00      	cmp	r4, #0
 8007fde:	f040 808f 	bne.w	8008100 <_dtoa_r+0x4c0>
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d1d3      	bne.n	8007f8e <_dtoa_r+0x34e>
 8007fe6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007fe8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	f000 8094 	beq.w	800811a <_dtoa_r+0x4da>
 8007ff2:	4b75      	ldr	r3, [pc, #468]	@ (80081c8 <_dtoa_r+0x588>)
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	4620      	mov	r0, r4
 8007ff8:	4629      	mov	r1, r5
 8007ffa:	f7f8 fd8f 	bl	8000b1c <__aeabi_dcmplt>
 8007ffe:	2800      	cmp	r0, #0
 8008000:	f000 808b 	beq.w	800811a <_dtoa_r+0x4da>
 8008004:	9b03      	ldr	r3, [sp, #12]
 8008006:	2b00      	cmp	r3, #0
 8008008:	f000 8087 	beq.w	800811a <_dtoa_r+0x4da>
 800800c:	f1bb 0f00 	cmp.w	fp, #0
 8008010:	dd34      	ble.n	800807c <_dtoa_r+0x43c>
 8008012:	4620      	mov	r0, r4
 8008014:	4b6d      	ldr	r3, [pc, #436]	@ (80081cc <_dtoa_r+0x58c>)
 8008016:	2200      	movs	r2, #0
 8008018:	4629      	mov	r1, r5
 800801a:	f7f8 fb0d 	bl	8000638 <__aeabi_dmul>
 800801e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008022:	f107 38ff 	add.w	r8, r7, #4294967295
 8008026:	3601      	adds	r6, #1
 8008028:	465c      	mov	r4, fp
 800802a:	4630      	mov	r0, r6
 800802c:	f7f8 fa9a 	bl	8000564 <__aeabi_i2d>
 8008030:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008034:	f7f8 fb00 	bl	8000638 <__aeabi_dmul>
 8008038:	4b65      	ldr	r3, [pc, #404]	@ (80081d0 <_dtoa_r+0x590>)
 800803a:	2200      	movs	r2, #0
 800803c:	f7f8 f946 	bl	80002cc <__adddf3>
 8008040:	4605      	mov	r5, r0
 8008042:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008046:	2c00      	cmp	r4, #0
 8008048:	d16a      	bne.n	8008120 <_dtoa_r+0x4e0>
 800804a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800804e:	4b61      	ldr	r3, [pc, #388]	@ (80081d4 <_dtoa_r+0x594>)
 8008050:	2200      	movs	r2, #0
 8008052:	f7f8 f939 	bl	80002c8 <__aeabi_dsub>
 8008056:	4602      	mov	r2, r0
 8008058:	460b      	mov	r3, r1
 800805a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800805e:	462a      	mov	r2, r5
 8008060:	4633      	mov	r3, r6
 8008062:	f7f8 fd79 	bl	8000b58 <__aeabi_dcmpgt>
 8008066:	2800      	cmp	r0, #0
 8008068:	f040 8298 	bne.w	800859c <_dtoa_r+0x95c>
 800806c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008070:	462a      	mov	r2, r5
 8008072:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008076:	f7f8 fd51 	bl	8000b1c <__aeabi_dcmplt>
 800807a:	bb38      	cbnz	r0, 80080cc <_dtoa_r+0x48c>
 800807c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008080:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008084:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008086:	2b00      	cmp	r3, #0
 8008088:	f2c0 8157 	blt.w	800833a <_dtoa_r+0x6fa>
 800808c:	2f0e      	cmp	r7, #14
 800808e:	f300 8154 	bgt.w	800833a <_dtoa_r+0x6fa>
 8008092:	4b4b      	ldr	r3, [pc, #300]	@ (80081c0 <_dtoa_r+0x580>)
 8008094:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008098:	ed93 7b00 	vldr	d7, [r3]
 800809c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800809e:	2b00      	cmp	r3, #0
 80080a0:	ed8d 7b00 	vstr	d7, [sp]
 80080a4:	f280 80e5 	bge.w	8008272 <_dtoa_r+0x632>
 80080a8:	9b03      	ldr	r3, [sp, #12]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	f300 80e1 	bgt.w	8008272 <_dtoa_r+0x632>
 80080b0:	d10c      	bne.n	80080cc <_dtoa_r+0x48c>
 80080b2:	4b48      	ldr	r3, [pc, #288]	@ (80081d4 <_dtoa_r+0x594>)
 80080b4:	2200      	movs	r2, #0
 80080b6:	ec51 0b17 	vmov	r0, r1, d7
 80080ba:	f7f8 fabd 	bl	8000638 <__aeabi_dmul>
 80080be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080c2:	f7f8 fd3f 	bl	8000b44 <__aeabi_dcmpge>
 80080c6:	2800      	cmp	r0, #0
 80080c8:	f000 8266 	beq.w	8008598 <_dtoa_r+0x958>
 80080cc:	2400      	movs	r4, #0
 80080ce:	4625      	mov	r5, r4
 80080d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080d2:	4656      	mov	r6, sl
 80080d4:	ea6f 0803 	mvn.w	r8, r3
 80080d8:	2700      	movs	r7, #0
 80080da:	4621      	mov	r1, r4
 80080dc:	4648      	mov	r0, r9
 80080de:	f000 fcbf 	bl	8008a60 <_Bfree>
 80080e2:	2d00      	cmp	r5, #0
 80080e4:	f000 80bd 	beq.w	8008262 <_dtoa_r+0x622>
 80080e8:	b12f      	cbz	r7, 80080f6 <_dtoa_r+0x4b6>
 80080ea:	42af      	cmp	r7, r5
 80080ec:	d003      	beq.n	80080f6 <_dtoa_r+0x4b6>
 80080ee:	4639      	mov	r1, r7
 80080f0:	4648      	mov	r0, r9
 80080f2:	f000 fcb5 	bl	8008a60 <_Bfree>
 80080f6:	4629      	mov	r1, r5
 80080f8:	4648      	mov	r0, r9
 80080fa:	f000 fcb1 	bl	8008a60 <_Bfree>
 80080fe:	e0b0      	b.n	8008262 <_dtoa_r+0x622>
 8008100:	07e2      	lsls	r2, r4, #31
 8008102:	d505      	bpl.n	8008110 <_dtoa_r+0x4d0>
 8008104:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008108:	f7f8 fa96 	bl	8000638 <__aeabi_dmul>
 800810c:	3601      	adds	r6, #1
 800810e:	2301      	movs	r3, #1
 8008110:	1064      	asrs	r4, r4, #1
 8008112:	3508      	adds	r5, #8
 8008114:	e762      	b.n	8007fdc <_dtoa_r+0x39c>
 8008116:	2602      	movs	r6, #2
 8008118:	e765      	b.n	8007fe6 <_dtoa_r+0x3a6>
 800811a:	9c03      	ldr	r4, [sp, #12]
 800811c:	46b8      	mov	r8, r7
 800811e:	e784      	b.n	800802a <_dtoa_r+0x3ea>
 8008120:	4b27      	ldr	r3, [pc, #156]	@ (80081c0 <_dtoa_r+0x580>)
 8008122:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008124:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008128:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800812c:	4454      	add	r4, sl
 800812e:	2900      	cmp	r1, #0
 8008130:	d054      	beq.n	80081dc <_dtoa_r+0x59c>
 8008132:	4929      	ldr	r1, [pc, #164]	@ (80081d8 <_dtoa_r+0x598>)
 8008134:	2000      	movs	r0, #0
 8008136:	f7f8 fba9 	bl	800088c <__aeabi_ddiv>
 800813a:	4633      	mov	r3, r6
 800813c:	462a      	mov	r2, r5
 800813e:	f7f8 f8c3 	bl	80002c8 <__aeabi_dsub>
 8008142:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008146:	4656      	mov	r6, sl
 8008148:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800814c:	f7f8 fd24 	bl	8000b98 <__aeabi_d2iz>
 8008150:	4605      	mov	r5, r0
 8008152:	f7f8 fa07 	bl	8000564 <__aeabi_i2d>
 8008156:	4602      	mov	r2, r0
 8008158:	460b      	mov	r3, r1
 800815a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800815e:	f7f8 f8b3 	bl	80002c8 <__aeabi_dsub>
 8008162:	3530      	adds	r5, #48	@ 0x30
 8008164:	4602      	mov	r2, r0
 8008166:	460b      	mov	r3, r1
 8008168:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800816c:	f806 5b01 	strb.w	r5, [r6], #1
 8008170:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008174:	f7f8 fcd2 	bl	8000b1c <__aeabi_dcmplt>
 8008178:	2800      	cmp	r0, #0
 800817a:	d172      	bne.n	8008262 <_dtoa_r+0x622>
 800817c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008180:	4911      	ldr	r1, [pc, #68]	@ (80081c8 <_dtoa_r+0x588>)
 8008182:	2000      	movs	r0, #0
 8008184:	f7f8 f8a0 	bl	80002c8 <__aeabi_dsub>
 8008188:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800818c:	f7f8 fcc6 	bl	8000b1c <__aeabi_dcmplt>
 8008190:	2800      	cmp	r0, #0
 8008192:	f040 80b4 	bne.w	80082fe <_dtoa_r+0x6be>
 8008196:	42a6      	cmp	r6, r4
 8008198:	f43f af70 	beq.w	800807c <_dtoa_r+0x43c>
 800819c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80081a0:	4b0a      	ldr	r3, [pc, #40]	@ (80081cc <_dtoa_r+0x58c>)
 80081a2:	2200      	movs	r2, #0
 80081a4:	f7f8 fa48 	bl	8000638 <__aeabi_dmul>
 80081a8:	4b08      	ldr	r3, [pc, #32]	@ (80081cc <_dtoa_r+0x58c>)
 80081aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80081ae:	2200      	movs	r2, #0
 80081b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081b4:	f7f8 fa40 	bl	8000638 <__aeabi_dmul>
 80081b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081bc:	e7c4      	b.n	8008148 <_dtoa_r+0x508>
 80081be:	bf00      	nop
 80081c0:	0800a1e0 	.word	0x0800a1e0
 80081c4:	0800a1b8 	.word	0x0800a1b8
 80081c8:	3ff00000 	.word	0x3ff00000
 80081cc:	40240000 	.word	0x40240000
 80081d0:	401c0000 	.word	0x401c0000
 80081d4:	40140000 	.word	0x40140000
 80081d8:	3fe00000 	.word	0x3fe00000
 80081dc:	4631      	mov	r1, r6
 80081de:	4628      	mov	r0, r5
 80081e0:	f7f8 fa2a 	bl	8000638 <__aeabi_dmul>
 80081e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80081e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80081ea:	4656      	mov	r6, sl
 80081ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081f0:	f7f8 fcd2 	bl	8000b98 <__aeabi_d2iz>
 80081f4:	4605      	mov	r5, r0
 80081f6:	f7f8 f9b5 	bl	8000564 <__aeabi_i2d>
 80081fa:	4602      	mov	r2, r0
 80081fc:	460b      	mov	r3, r1
 80081fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008202:	f7f8 f861 	bl	80002c8 <__aeabi_dsub>
 8008206:	3530      	adds	r5, #48	@ 0x30
 8008208:	f806 5b01 	strb.w	r5, [r6], #1
 800820c:	4602      	mov	r2, r0
 800820e:	460b      	mov	r3, r1
 8008210:	42a6      	cmp	r6, r4
 8008212:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008216:	f04f 0200 	mov.w	r2, #0
 800821a:	d124      	bne.n	8008266 <_dtoa_r+0x626>
 800821c:	4baf      	ldr	r3, [pc, #700]	@ (80084dc <_dtoa_r+0x89c>)
 800821e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008222:	f7f8 f853 	bl	80002cc <__adddf3>
 8008226:	4602      	mov	r2, r0
 8008228:	460b      	mov	r3, r1
 800822a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800822e:	f7f8 fc93 	bl	8000b58 <__aeabi_dcmpgt>
 8008232:	2800      	cmp	r0, #0
 8008234:	d163      	bne.n	80082fe <_dtoa_r+0x6be>
 8008236:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800823a:	49a8      	ldr	r1, [pc, #672]	@ (80084dc <_dtoa_r+0x89c>)
 800823c:	2000      	movs	r0, #0
 800823e:	f7f8 f843 	bl	80002c8 <__aeabi_dsub>
 8008242:	4602      	mov	r2, r0
 8008244:	460b      	mov	r3, r1
 8008246:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800824a:	f7f8 fc67 	bl	8000b1c <__aeabi_dcmplt>
 800824e:	2800      	cmp	r0, #0
 8008250:	f43f af14 	beq.w	800807c <_dtoa_r+0x43c>
 8008254:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008256:	1e73      	subs	r3, r6, #1
 8008258:	9313      	str	r3, [sp, #76]	@ 0x4c
 800825a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800825e:	2b30      	cmp	r3, #48	@ 0x30
 8008260:	d0f8      	beq.n	8008254 <_dtoa_r+0x614>
 8008262:	4647      	mov	r7, r8
 8008264:	e03b      	b.n	80082de <_dtoa_r+0x69e>
 8008266:	4b9e      	ldr	r3, [pc, #632]	@ (80084e0 <_dtoa_r+0x8a0>)
 8008268:	f7f8 f9e6 	bl	8000638 <__aeabi_dmul>
 800826c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008270:	e7bc      	b.n	80081ec <_dtoa_r+0x5ac>
 8008272:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008276:	4656      	mov	r6, sl
 8008278:	e9dd 2300 	ldrd	r2, r3, [sp]
 800827c:	4620      	mov	r0, r4
 800827e:	4629      	mov	r1, r5
 8008280:	f7f8 fb04 	bl	800088c <__aeabi_ddiv>
 8008284:	f7f8 fc88 	bl	8000b98 <__aeabi_d2iz>
 8008288:	4680      	mov	r8, r0
 800828a:	f7f8 f96b 	bl	8000564 <__aeabi_i2d>
 800828e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008292:	f7f8 f9d1 	bl	8000638 <__aeabi_dmul>
 8008296:	4602      	mov	r2, r0
 8008298:	460b      	mov	r3, r1
 800829a:	4620      	mov	r0, r4
 800829c:	4629      	mov	r1, r5
 800829e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80082a2:	f7f8 f811 	bl	80002c8 <__aeabi_dsub>
 80082a6:	f806 4b01 	strb.w	r4, [r6], #1
 80082aa:	9d03      	ldr	r5, [sp, #12]
 80082ac:	eba6 040a 	sub.w	r4, r6, sl
 80082b0:	42a5      	cmp	r5, r4
 80082b2:	4602      	mov	r2, r0
 80082b4:	460b      	mov	r3, r1
 80082b6:	d133      	bne.n	8008320 <_dtoa_r+0x6e0>
 80082b8:	f7f8 f808 	bl	80002cc <__adddf3>
 80082bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082c0:	4604      	mov	r4, r0
 80082c2:	460d      	mov	r5, r1
 80082c4:	f7f8 fc48 	bl	8000b58 <__aeabi_dcmpgt>
 80082c8:	b9c0      	cbnz	r0, 80082fc <_dtoa_r+0x6bc>
 80082ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082ce:	4620      	mov	r0, r4
 80082d0:	4629      	mov	r1, r5
 80082d2:	f7f8 fc19 	bl	8000b08 <__aeabi_dcmpeq>
 80082d6:	b110      	cbz	r0, 80082de <_dtoa_r+0x69e>
 80082d8:	f018 0f01 	tst.w	r8, #1
 80082dc:	d10e      	bne.n	80082fc <_dtoa_r+0x6bc>
 80082de:	9902      	ldr	r1, [sp, #8]
 80082e0:	4648      	mov	r0, r9
 80082e2:	f000 fbbd 	bl	8008a60 <_Bfree>
 80082e6:	2300      	movs	r3, #0
 80082e8:	7033      	strb	r3, [r6, #0]
 80082ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80082ec:	3701      	adds	r7, #1
 80082ee:	601f      	str	r7, [r3, #0]
 80082f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	f000 824b 	beq.w	800878e <_dtoa_r+0xb4e>
 80082f8:	601e      	str	r6, [r3, #0]
 80082fa:	e248      	b.n	800878e <_dtoa_r+0xb4e>
 80082fc:	46b8      	mov	r8, r7
 80082fe:	4633      	mov	r3, r6
 8008300:	461e      	mov	r6, r3
 8008302:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008306:	2a39      	cmp	r2, #57	@ 0x39
 8008308:	d106      	bne.n	8008318 <_dtoa_r+0x6d8>
 800830a:	459a      	cmp	sl, r3
 800830c:	d1f8      	bne.n	8008300 <_dtoa_r+0x6c0>
 800830e:	2230      	movs	r2, #48	@ 0x30
 8008310:	f108 0801 	add.w	r8, r8, #1
 8008314:	f88a 2000 	strb.w	r2, [sl]
 8008318:	781a      	ldrb	r2, [r3, #0]
 800831a:	3201      	adds	r2, #1
 800831c:	701a      	strb	r2, [r3, #0]
 800831e:	e7a0      	b.n	8008262 <_dtoa_r+0x622>
 8008320:	4b6f      	ldr	r3, [pc, #444]	@ (80084e0 <_dtoa_r+0x8a0>)
 8008322:	2200      	movs	r2, #0
 8008324:	f7f8 f988 	bl	8000638 <__aeabi_dmul>
 8008328:	2200      	movs	r2, #0
 800832a:	2300      	movs	r3, #0
 800832c:	4604      	mov	r4, r0
 800832e:	460d      	mov	r5, r1
 8008330:	f7f8 fbea 	bl	8000b08 <__aeabi_dcmpeq>
 8008334:	2800      	cmp	r0, #0
 8008336:	d09f      	beq.n	8008278 <_dtoa_r+0x638>
 8008338:	e7d1      	b.n	80082de <_dtoa_r+0x69e>
 800833a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800833c:	2a00      	cmp	r2, #0
 800833e:	f000 80ea 	beq.w	8008516 <_dtoa_r+0x8d6>
 8008342:	9a07      	ldr	r2, [sp, #28]
 8008344:	2a01      	cmp	r2, #1
 8008346:	f300 80cd 	bgt.w	80084e4 <_dtoa_r+0x8a4>
 800834a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800834c:	2a00      	cmp	r2, #0
 800834e:	f000 80c1 	beq.w	80084d4 <_dtoa_r+0x894>
 8008352:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008356:	9c08      	ldr	r4, [sp, #32]
 8008358:	9e00      	ldr	r6, [sp, #0]
 800835a:	9a00      	ldr	r2, [sp, #0]
 800835c:	441a      	add	r2, r3
 800835e:	9200      	str	r2, [sp, #0]
 8008360:	9a06      	ldr	r2, [sp, #24]
 8008362:	2101      	movs	r1, #1
 8008364:	441a      	add	r2, r3
 8008366:	4648      	mov	r0, r9
 8008368:	9206      	str	r2, [sp, #24]
 800836a:	f000 fc2d 	bl	8008bc8 <__i2b>
 800836e:	4605      	mov	r5, r0
 8008370:	b166      	cbz	r6, 800838c <_dtoa_r+0x74c>
 8008372:	9b06      	ldr	r3, [sp, #24]
 8008374:	2b00      	cmp	r3, #0
 8008376:	dd09      	ble.n	800838c <_dtoa_r+0x74c>
 8008378:	42b3      	cmp	r3, r6
 800837a:	9a00      	ldr	r2, [sp, #0]
 800837c:	bfa8      	it	ge
 800837e:	4633      	movge	r3, r6
 8008380:	1ad2      	subs	r2, r2, r3
 8008382:	9200      	str	r2, [sp, #0]
 8008384:	9a06      	ldr	r2, [sp, #24]
 8008386:	1af6      	subs	r6, r6, r3
 8008388:	1ad3      	subs	r3, r2, r3
 800838a:	9306      	str	r3, [sp, #24]
 800838c:	9b08      	ldr	r3, [sp, #32]
 800838e:	b30b      	cbz	r3, 80083d4 <_dtoa_r+0x794>
 8008390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008392:	2b00      	cmp	r3, #0
 8008394:	f000 80c6 	beq.w	8008524 <_dtoa_r+0x8e4>
 8008398:	2c00      	cmp	r4, #0
 800839a:	f000 80c0 	beq.w	800851e <_dtoa_r+0x8de>
 800839e:	4629      	mov	r1, r5
 80083a0:	4622      	mov	r2, r4
 80083a2:	4648      	mov	r0, r9
 80083a4:	f000 fcc8 	bl	8008d38 <__pow5mult>
 80083a8:	9a02      	ldr	r2, [sp, #8]
 80083aa:	4601      	mov	r1, r0
 80083ac:	4605      	mov	r5, r0
 80083ae:	4648      	mov	r0, r9
 80083b0:	f000 fc20 	bl	8008bf4 <__multiply>
 80083b4:	9902      	ldr	r1, [sp, #8]
 80083b6:	4680      	mov	r8, r0
 80083b8:	4648      	mov	r0, r9
 80083ba:	f000 fb51 	bl	8008a60 <_Bfree>
 80083be:	9b08      	ldr	r3, [sp, #32]
 80083c0:	1b1b      	subs	r3, r3, r4
 80083c2:	9308      	str	r3, [sp, #32]
 80083c4:	f000 80b1 	beq.w	800852a <_dtoa_r+0x8ea>
 80083c8:	9a08      	ldr	r2, [sp, #32]
 80083ca:	4641      	mov	r1, r8
 80083cc:	4648      	mov	r0, r9
 80083ce:	f000 fcb3 	bl	8008d38 <__pow5mult>
 80083d2:	9002      	str	r0, [sp, #8]
 80083d4:	2101      	movs	r1, #1
 80083d6:	4648      	mov	r0, r9
 80083d8:	f000 fbf6 	bl	8008bc8 <__i2b>
 80083dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80083de:	4604      	mov	r4, r0
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 81d8 	beq.w	8008796 <_dtoa_r+0xb56>
 80083e6:	461a      	mov	r2, r3
 80083e8:	4601      	mov	r1, r0
 80083ea:	4648      	mov	r0, r9
 80083ec:	f000 fca4 	bl	8008d38 <__pow5mult>
 80083f0:	9b07      	ldr	r3, [sp, #28]
 80083f2:	2b01      	cmp	r3, #1
 80083f4:	4604      	mov	r4, r0
 80083f6:	f300 809f 	bgt.w	8008538 <_dtoa_r+0x8f8>
 80083fa:	9b04      	ldr	r3, [sp, #16]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	f040 8097 	bne.w	8008530 <_dtoa_r+0x8f0>
 8008402:	9b05      	ldr	r3, [sp, #20]
 8008404:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008408:	2b00      	cmp	r3, #0
 800840a:	f040 8093 	bne.w	8008534 <_dtoa_r+0x8f4>
 800840e:	9b05      	ldr	r3, [sp, #20]
 8008410:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008414:	0d1b      	lsrs	r3, r3, #20
 8008416:	051b      	lsls	r3, r3, #20
 8008418:	b133      	cbz	r3, 8008428 <_dtoa_r+0x7e8>
 800841a:	9b00      	ldr	r3, [sp, #0]
 800841c:	3301      	adds	r3, #1
 800841e:	9300      	str	r3, [sp, #0]
 8008420:	9b06      	ldr	r3, [sp, #24]
 8008422:	3301      	adds	r3, #1
 8008424:	9306      	str	r3, [sp, #24]
 8008426:	2301      	movs	r3, #1
 8008428:	9308      	str	r3, [sp, #32]
 800842a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800842c:	2b00      	cmp	r3, #0
 800842e:	f000 81b8 	beq.w	80087a2 <_dtoa_r+0xb62>
 8008432:	6923      	ldr	r3, [r4, #16]
 8008434:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008438:	6918      	ldr	r0, [r3, #16]
 800843a:	f000 fb79 	bl	8008b30 <__hi0bits>
 800843e:	f1c0 0020 	rsb	r0, r0, #32
 8008442:	9b06      	ldr	r3, [sp, #24]
 8008444:	4418      	add	r0, r3
 8008446:	f010 001f 	ands.w	r0, r0, #31
 800844a:	f000 8082 	beq.w	8008552 <_dtoa_r+0x912>
 800844e:	f1c0 0320 	rsb	r3, r0, #32
 8008452:	2b04      	cmp	r3, #4
 8008454:	dd73      	ble.n	800853e <_dtoa_r+0x8fe>
 8008456:	9b00      	ldr	r3, [sp, #0]
 8008458:	f1c0 001c 	rsb	r0, r0, #28
 800845c:	4403      	add	r3, r0
 800845e:	9300      	str	r3, [sp, #0]
 8008460:	9b06      	ldr	r3, [sp, #24]
 8008462:	4403      	add	r3, r0
 8008464:	4406      	add	r6, r0
 8008466:	9306      	str	r3, [sp, #24]
 8008468:	9b00      	ldr	r3, [sp, #0]
 800846a:	2b00      	cmp	r3, #0
 800846c:	dd05      	ble.n	800847a <_dtoa_r+0x83a>
 800846e:	9902      	ldr	r1, [sp, #8]
 8008470:	461a      	mov	r2, r3
 8008472:	4648      	mov	r0, r9
 8008474:	f000 fcba 	bl	8008dec <__lshift>
 8008478:	9002      	str	r0, [sp, #8]
 800847a:	9b06      	ldr	r3, [sp, #24]
 800847c:	2b00      	cmp	r3, #0
 800847e:	dd05      	ble.n	800848c <_dtoa_r+0x84c>
 8008480:	4621      	mov	r1, r4
 8008482:	461a      	mov	r2, r3
 8008484:	4648      	mov	r0, r9
 8008486:	f000 fcb1 	bl	8008dec <__lshift>
 800848a:	4604      	mov	r4, r0
 800848c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800848e:	2b00      	cmp	r3, #0
 8008490:	d061      	beq.n	8008556 <_dtoa_r+0x916>
 8008492:	9802      	ldr	r0, [sp, #8]
 8008494:	4621      	mov	r1, r4
 8008496:	f000 fd15 	bl	8008ec4 <__mcmp>
 800849a:	2800      	cmp	r0, #0
 800849c:	da5b      	bge.n	8008556 <_dtoa_r+0x916>
 800849e:	2300      	movs	r3, #0
 80084a0:	9902      	ldr	r1, [sp, #8]
 80084a2:	220a      	movs	r2, #10
 80084a4:	4648      	mov	r0, r9
 80084a6:	f000 fafd 	bl	8008aa4 <__multadd>
 80084aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084ac:	9002      	str	r0, [sp, #8]
 80084ae:	f107 38ff 	add.w	r8, r7, #4294967295
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	f000 8177 	beq.w	80087a6 <_dtoa_r+0xb66>
 80084b8:	4629      	mov	r1, r5
 80084ba:	2300      	movs	r3, #0
 80084bc:	220a      	movs	r2, #10
 80084be:	4648      	mov	r0, r9
 80084c0:	f000 faf0 	bl	8008aa4 <__multadd>
 80084c4:	f1bb 0f00 	cmp.w	fp, #0
 80084c8:	4605      	mov	r5, r0
 80084ca:	dc6f      	bgt.n	80085ac <_dtoa_r+0x96c>
 80084cc:	9b07      	ldr	r3, [sp, #28]
 80084ce:	2b02      	cmp	r3, #2
 80084d0:	dc49      	bgt.n	8008566 <_dtoa_r+0x926>
 80084d2:	e06b      	b.n	80085ac <_dtoa_r+0x96c>
 80084d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80084d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80084da:	e73c      	b.n	8008356 <_dtoa_r+0x716>
 80084dc:	3fe00000 	.word	0x3fe00000
 80084e0:	40240000 	.word	0x40240000
 80084e4:	9b03      	ldr	r3, [sp, #12]
 80084e6:	1e5c      	subs	r4, r3, #1
 80084e8:	9b08      	ldr	r3, [sp, #32]
 80084ea:	42a3      	cmp	r3, r4
 80084ec:	db09      	blt.n	8008502 <_dtoa_r+0x8c2>
 80084ee:	1b1c      	subs	r4, r3, r4
 80084f0:	9b03      	ldr	r3, [sp, #12]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	f6bf af30 	bge.w	8008358 <_dtoa_r+0x718>
 80084f8:	9b00      	ldr	r3, [sp, #0]
 80084fa:	9a03      	ldr	r2, [sp, #12]
 80084fc:	1a9e      	subs	r6, r3, r2
 80084fe:	2300      	movs	r3, #0
 8008500:	e72b      	b.n	800835a <_dtoa_r+0x71a>
 8008502:	9b08      	ldr	r3, [sp, #32]
 8008504:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008506:	9408      	str	r4, [sp, #32]
 8008508:	1ae3      	subs	r3, r4, r3
 800850a:	441a      	add	r2, r3
 800850c:	9e00      	ldr	r6, [sp, #0]
 800850e:	9b03      	ldr	r3, [sp, #12]
 8008510:	920d      	str	r2, [sp, #52]	@ 0x34
 8008512:	2400      	movs	r4, #0
 8008514:	e721      	b.n	800835a <_dtoa_r+0x71a>
 8008516:	9c08      	ldr	r4, [sp, #32]
 8008518:	9e00      	ldr	r6, [sp, #0]
 800851a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800851c:	e728      	b.n	8008370 <_dtoa_r+0x730>
 800851e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008522:	e751      	b.n	80083c8 <_dtoa_r+0x788>
 8008524:	9a08      	ldr	r2, [sp, #32]
 8008526:	9902      	ldr	r1, [sp, #8]
 8008528:	e750      	b.n	80083cc <_dtoa_r+0x78c>
 800852a:	f8cd 8008 	str.w	r8, [sp, #8]
 800852e:	e751      	b.n	80083d4 <_dtoa_r+0x794>
 8008530:	2300      	movs	r3, #0
 8008532:	e779      	b.n	8008428 <_dtoa_r+0x7e8>
 8008534:	9b04      	ldr	r3, [sp, #16]
 8008536:	e777      	b.n	8008428 <_dtoa_r+0x7e8>
 8008538:	2300      	movs	r3, #0
 800853a:	9308      	str	r3, [sp, #32]
 800853c:	e779      	b.n	8008432 <_dtoa_r+0x7f2>
 800853e:	d093      	beq.n	8008468 <_dtoa_r+0x828>
 8008540:	9a00      	ldr	r2, [sp, #0]
 8008542:	331c      	adds	r3, #28
 8008544:	441a      	add	r2, r3
 8008546:	9200      	str	r2, [sp, #0]
 8008548:	9a06      	ldr	r2, [sp, #24]
 800854a:	441a      	add	r2, r3
 800854c:	441e      	add	r6, r3
 800854e:	9206      	str	r2, [sp, #24]
 8008550:	e78a      	b.n	8008468 <_dtoa_r+0x828>
 8008552:	4603      	mov	r3, r0
 8008554:	e7f4      	b.n	8008540 <_dtoa_r+0x900>
 8008556:	9b03      	ldr	r3, [sp, #12]
 8008558:	2b00      	cmp	r3, #0
 800855a:	46b8      	mov	r8, r7
 800855c:	dc20      	bgt.n	80085a0 <_dtoa_r+0x960>
 800855e:	469b      	mov	fp, r3
 8008560:	9b07      	ldr	r3, [sp, #28]
 8008562:	2b02      	cmp	r3, #2
 8008564:	dd1e      	ble.n	80085a4 <_dtoa_r+0x964>
 8008566:	f1bb 0f00 	cmp.w	fp, #0
 800856a:	f47f adb1 	bne.w	80080d0 <_dtoa_r+0x490>
 800856e:	4621      	mov	r1, r4
 8008570:	465b      	mov	r3, fp
 8008572:	2205      	movs	r2, #5
 8008574:	4648      	mov	r0, r9
 8008576:	f000 fa95 	bl	8008aa4 <__multadd>
 800857a:	4601      	mov	r1, r0
 800857c:	4604      	mov	r4, r0
 800857e:	9802      	ldr	r0, [sp, #8]
 8008580:	f000 fca0 	bl	8008ec4 <__mcmp>
 8008584:	2800      	cmp	r0, #0
 8008586:	f77f ada3 	ble.w	80080d0 <_dtoa_r+0x490>
 800858a:	4656      	mov	r6, sl
 800858c:	2331      	movs	r3, #49	@ 0x31
 800858e:	f806 3b01 	strb.w	r3, [r6], #1
 8008592:	f108 0801 	add.w	r8, r8, #1
 8008596:	e59f      	b.n	80080d8 <_dtoa_r+0x498>
 8008598:	9c03      	ldr	r4, [sp, #12]
 800859a:	46b8      	mov	r8, r7
 800859c:	4625      	mov	r5, r4
 800859e:	e7f4      	b.n	800858a <_dtoa_r+0x94a>
 80085a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80085a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	f000 8101 	beq.w	80087ae <_dtoa_r+0xb6e>
 80085ac:	2e00      	cmp	r6, #0
 80085ae:	dd05      	ble.n	80085bc <_dtoa_r+0x97c>
 80085b0:	4629      	mov	r1, r5
 80085b2:	4632      	mov	r2, r6
 80085b4:	4648      	mov	r0, r9
 80085b6:	f000 fc19 	bl	8008dec <__lshift>
 80085ba:	4605      	mov	r5, r0
 80085bc:	9b08      	ldr	r3, [sp, #32]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d05c      	beq.n	800867c <_dtoa_r+0xa3c>
 80085c2:	6869      	ldr	r1, [r5, #4]
 80085c4:	4648      	mov	r0, r9
 80085c6:	f000 fa0b 	bl	80089e0 <_Balloc>
 80085ca:	4606      	mov	r6, r0
 80085cc:	b928      	cbnz	r0, 80085da <_dtoa_r+0x99a>
 80085ce:	4b82      	ldr	r3, [pc, #520]	@ (80087d8 <_dtoa_r+0xb98>)
 80085d0:	4602      	mov	r2, r0
 80085d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80085d6:	f7ff bb4a 	b.w	8007c6e <_dtoa_r+0x2e>
 80085da:	692a      	ldr	r2, [r5, #16]
 80085dc:	3202      	adds	r2, #2
 80085de:	0092      	lsls	r2, r2, #2
 80085e0:	f105 010c 	add.w	r1, r5, #12
 80085e4:	300c      	adds	r0, #12
 80085e6:	f001 f969 	bl	80098bc <memcpy>
 80085ea:	2201      	movs	r2, #1
 80085ec:	4631      	mov	r1, r6
 80085ee:	4648      	mov	r0, r9
 80085f0:	f000 fbfc 	bl	8008dec <__lshift>
 80085f4:	f10a 0301 	add.w	r3, sl, #1
 80085f8:	9300      	str	r3, [sp, #0]
 80085fa:	eb0a 030b 	add.w	r3, sl, fp
 80085fe:	9308      	str	r3, [sp, #32]
 8008600:	9b04      	ldr	r3, [sp, #16]
 8008602:	f003 0301 	and.w	r3, r3, #1
 8008606:	462f      	mov	r7, r5
 8008608:	9306      	str	r3, [sp, #24]
 800860a:	4605      	mov	r5, r0
 800860c:	9b00      	ldr	r3, [sp, #0]
 800860e:	9802      	ldr	r0, [sp, #8]
 8008610:	4621      	mov	r1, r4
 8008612:	f103 3bff 	add.w	fp, r3, #4294967295
 8008616:	f7ff fa88 	bl	8007b2a <quorem>
 800861a:	4603      	mov	r3, r0
 800861c:	3330      	adds	r3, #48	@ 0x30
 800861e:	9003      	str	r0, [sp, #12]
 8008620:	4639      	mov	r1, r7
 8008622:	9802      	ldr	r0, [sp, #8]
 8008624:	9309      	str	r3, [sp, #36]	@ 0x24
 8008626:	f000 fc4d 	bl	8008ec4 <__mcmp>
 800862a:	462a      	mov	r2, r5
 800862c:	9004      	str	r0, [sp, #16]
 800862e:	4621      	mov	r1, r4
 8008630:	4648      	mov	r0, r9
 8008632:	f000 fc63 	bl	8008efc <__mdiff>
 8008636:	68c2      	ldr	r2, [r0, #12]
 8008638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800863a:	4606      	mov	r6, r0
 800863c:	bb02      	cbnz	r2, 8008680 <_dtoa_r+0xa40>
 800863e:	4601      	mov	r1, r0
 8008640:	9802      	ldr	r0, [sp, #8]
 8008642:	f000 fc3f 	bl	8008ec4 <__mcmp>
 8008646:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008648:	4602      	mov	r2, r0
 800864a:	4631      	mov	r1, r6
 800864c:	4648      	mov	r0, r9
 800864e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008650:	9309      	str	r3, [sp, #36]	@ 0x24
 8008652:	f000 fa05 	bl	8008a60 <_Bfree>
 8008656:	9b07      	ldr	r3, [sp, #28]
 8008658:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800865a:	9e00      	ldr	r6, [sp, #0]
 800865c:	ea42 0103 	orr.w	r1, r2, r3
 8008660:	9b06      	ldr	r3, [sp, #24]
 8008662:	4319      	orrs	r1, r3
 8008664:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008666:	d10d      	bne.n	8008684 <_dtoa_r+0xa44>
 8008668:	2b39      	cmp	r3, #57	@ 0x39
 800866a:	d027      	beq.n	80086bc <_dtoa_r+0xa7c>
 800866c:	9a04      	ldr	r2, [sp, #16]
 800866e:	2a00      	cmp	r2, #0
 8008670:	dd01      	ble.n	8008676 <_dtoa_r+0xa36>
 8008672:	9b03      	ldr	r3, [sp, #12]
 8008674:	3331      	adds	r3, #49	@ 0x31
 8008676:	f88b 3000 	strb.w	r3, [fp]
 800867a:	e52e      	b.n	80080da <_dtoa_r+0x49a>
 800867c:	4628      	mov	r0, r5
 800867e:	e7b9      	b.n	80085f4 <_dtoa_r+0x9b4>
 8008680:	2201      	movs	r2, #1
 8008682:	e7e2      	b.n	800864a <_dtoa_r+0xa0a>
 8008684:	9904      	ldr	r1, [sp, #16]
 8008686:	2900      	cmp	r1, #0
 8008688:	db04      	blt.n	8008694 <_dtoa_r+0xa54>
 800868a:	9807      	ldr	r0, [sp, #28]
 800868c:	4301      	orrs	r1, r0
 800868e:	9806      	ldr	r0, [sp, #24]
 8008690:	4301      	orrs	r1, r0
 8008692:	d120      	bne.n	80086d6 <_dtoa_r+0xa96>
 8008694:	2a00      	cmp	r2, #0
 8008696:	ddee      	ble.n	8008676 <_dtoa_r+0xa36>
 8008698:	9902      	ldr	r1, [sp, #8]
 800869a:	9300      	str	r3, [sp, #0]
 800869c:	2201      	movs	r2, #1
 800869e:	4648      	mov	r0, r9
 80086a0:	f000 fba4 	bl	8008dec <__lshift>
 80086a4:	4621      	mov	r1, r4
 80086a6:	9002      	str	r0, [sp, #8]
 80086a8:	f000 fc0c 	bl	8008ec4 <__mcmp>
 80086ac:	2800      	cmp	r0, #0
 80086ae:	9b00      	ldr	r3, [sp, #0]
 80086b0:	dc02      	bgt.n	80086b8 <_dtoa_r+0xa78>
 80086b2:	d1e0      	bne.n	8008676 <_dtoa_r+0xa36>
 80086b4:	07da      	lsls	r2, r3, #31
 80086b6:	d5de      	bpl.n	8008676 <_dtoa_r+0xa36>
 80086b8:	2b39      	cmp	r3, #57	@ 0x39
 80086ba:	d1da      	bne.n	8008672 <_dtoa_r+0xa32>
 80086bc:	2339      	movs	r3, #57	@ 0x39
 80086be:	f88b 3000 	strb.w	r3, [fp]
 80086c2:	4633      	mov	r3, r6
 80086c4:	461e      	mov	r6, r3
 80086c6:	3b01      	subs	r3, #1
 80086c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80086cc:	2a39      	cmp	r2, #57	@ 0x39
 80086ce:	d04e      	beq.n	800876e <_dtoa_r+0xb2e>
 80086d0:	3201      	adds	r2, #1
 80086d2:	701a      	strb	r2, [r3, #0]
 80086d4:	e501      	b.n	80080da <_dtoa_r+0x49a>
 80086d6:	2a00      	cmp	r2, #0
 80086d8:	dd03      	ble.n	80086e2 <_dtoa_r+0xaa2>
 80086da:	2b39      	cmp	r3, #57	@ 0x39
 80086dc:	d0ee      	beq.n	80086bc <_dtoa_r+0xa7c>
 80086de:	3301      	adds	r3, #1
 80086e0:	e7c9      	b.n	8008676 <_dtoa_r+0xa36>
 80086e2:	9a00      	ldr	r2, [sp, #0]
 80086e4:	9908      	ldr	r1, [sp, #32]
 80086e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80086ea:	428a      	cmp	r2, r1
 80086ec:	d028      	beq.n	8008740 <_dtoa_r+0xb00>
 80086ee:	9902      	ldr	r1, [sp, #8]
 80086f0:	2300      	movs	r3, #0
 80086f2:	220a      	movs	r2, #10
 80086f4:	4648      	mov	r0, r9
 80086f6:	f000 f9d5 	bl	8008aa4 <__multadd>
 80086fa:	42af      	cmp	r7, r5
 80086fc:	9002      	str	r0, [sp, #8]
 80086fe:	f04f 0300 	mov.w	r3, #0
 8008702:	f04f 020a 	mov.w	r2, #10
 8008706:	4639      	mov	r1, r7
 8008708:	4648      	mov	r0, r9
 800870a:	d107      	bne.n	800871c <_dtoa_r+0xadc>
 800870c:	f000 f9ca 	bl	8008aa4 <__multadd>
 8008710:	4607      	mov	r7, r0
 8008712:	4605      	mov	r5, r0
 8008714:	9b00      	ldr	r3, [sp, #0]
 8008716:	3301      	adds	r3, #1
 8008718:	9300      	str	r3, [sp, #0]
 800871a:	e777      	b.n	800860c <_dtoa_r+0x9cc>
 800871c:	f000 f9c2 	bl	8008aa4 <__multadd>
 8008720:	4629      	mov	r1, r5
 8008722:	4607      	mov	r7, r0
 8008724:	2300      	movs	r3, #0
 8008726:	220a      	movs	r2, #10
 8008728:	4648      	mov	r0, r9
 800872a:	f000 f9bb 	bl	8008aa4 <__multadd>
 800872e:	4605      	mov	r5, r0
 8008730:	e7f0      	b.n	8008714 <_dtoa_r+0xad4>
 8008732:	f1bb 0f00 	cmp.w	fp, #0
 8008736:	bfcc      	ite	gt
 8008738:	465e      	movgt	r6, fp
 800873a:	2601      	movle	r6, #1
 800873c:	4456      	add	r6, sl
 800873e:	2700      	movs	r7, #0
 8008740:	9902      	ldr	r1, [sp, #8]
 8008742:	9300      	str	r3, [sp, #0]
 8008744:	2201      	movs	r2, #1
 8008746:	4648      	mov	r0, r9
 8008748:	f000 fb50 	bl	8008dec <__lshift>
 800874c:	4621      	mov	r1, r4
 800874e:	9002      	str	r0, [sp, #8]
 8008750:	f000 fbb8 	bl	8008ec4 <__mcmp>
 8008754:	2800      	cmp	r0, #0
 8008756:	dcb4      	bgt.n	80086c2 <_dtoa_r+0xa82>
 8008758:	d102      	bne.n	8008760 <_dtoa_r+0xb20>
 800875a:	9b00      	ldr	r3, [sp, #0]
 800875c:	07db      	lsls	r3, r3, #31
 800875e:	d4b0      	bmi.n	80086c2 <_dtoa_r+0xa82>
 8008760:	4633      	mov	r3, r6
 8008762:	461e      	mov	r6, r3
 8008764:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008768:	2a30      	cmp	r2, #48	@ 0x30
 800876a:	d0fa      	beq.n	8008762 <_dtoa_r+0xb22>
 800876c:	e4b5      	b.n	80080da <_dtoa_r+0x49a>
 800876e:	459a      	cmp	sl, r3
 8008770:	d1a8      	bne.n	80086c4 <_dtoa_r+0xa84>
 8008772:	2331      	movs	r3, #49	@ 0x31
 8008774:	f108 0801 	add.w	r8, r8, #1
 8008778:	f88a 3000 	strb.w	r3, [sl]
 800877c:	e4ad      	b.n	80080da <_dtoa_r+0x49a>
 800877e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008780:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80087dc <_dtoa_r+0xb9c>
 8008784:	b11b      	cbz	r3, 800878e <_dtoa_r+0xb4e>
 8008786:	f10a 0308 	add.w	r3, sl, #8
 800878a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800878c:	6013      	str	r3, [r2, #0]
 800878e:	4650      	mov	r0, sl
 8008790:	b017      	add	sp, #92	@ 0x5c
 8008792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008796:	9b07      	ldr	r3, [sp, #28]
 8008798:	2b01      	cmp	r3, #1
 800879a:	f77f ae2e 	ble.w	80083fa <_dtoa_r+0x7ba>
 800879e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80087a0:	9308      	str	r3, [sp, #32]
 80087a2:	2001      	movs	r0, #1
 80087a4:	e64d      	b.n	8008442 <_dtoa_r+0x802>
 80087a6:	f1bb 0f00 	cmp.w	fp, #0
 80087aa:	f77f aed9 	ble.w	8008560 <_dtoa_r+0x920>
 80087ae:	4656      	mov	r6, sl
 80087b0:	9802      	ldr	r0, [sp, #8]
 80087b2:	4621      	mov	r1, r4
 80087b4:	f7ff f9b9 	bl	8007b2a <quorem>
 80087b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80087bc:	f806 3b01 	strb.w	r3, [r6], #1
 80087c0:	eba6 020a 	sub.w	r2, r6, sl
 80087c4:	4593      	cmp	fp, r2
 80087c6:	ddb4      	ble.n	8008732 <_dtoa_r+0xaf2>
 80087c8:	9902      	ldr	r1, [sp, #8]
 80087ca:	2300      	movs	r3, #0
 80087cc:	220a      	movs	r2, #10
 80087ce:	4648      	mov	r0, r9
 80087d0:	f000 f968 	bl	8008aa4 <__multadd>
 80087d4:	9002      	str	r0, [sp, #8]
 80087d6:	e7eb      	b.n	80087b0 <_dtoa_r+0xb70>
 80087d8:	0800a0e4 	.word	0x0800a0e4
 80087dc:	0800a068 	.word	0x0800a068

080087e0 <_free_r>:
 80087e0:	b538      	push	{r3, r4, r5, lr}
 80087e2:	4605      	mov	r5, r0
 80087e4:	2900      	cmp	r1, #0
 80087e6:	d041      	beq.n	800886c <_free_r+0x8c>
 80087e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087ec:	1f0c      	subs	r4, r1, #4
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	bfb8      	it	lt
 80087f2:	18e4      	addlt	r4, r4, r3
 80087f4:	f000 f8e8 	bl	80089c8 <__malloc_lock>
 80087f8:	4a1d      	ldr	r2, [pc, #116]	@ (8008870 <_free_r+0x90>)
 80087fa:	6813      	ldr	r3, [r2, #0]
 80087fc:	b933      	cbnz	r3, 800880c <_free_r+0x2c>
 80087fe:	6063      	str	r3, [r4, #4]
 8008800:	6014      	str	r4, [r2, #0]
 8008802:	4628      	mov	r0, r5
 8008804:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008808:	f000 b8e4 	b.w	80089d4 <__malloc_unlock>
 800880c:	42a3      	cmp	r3, r4
 800880e:	d908      	bls.n	8008822 <_free_r+0x42>
 8008810:	6820      	ldr	r0, [r4, #0]
 8008812:	1821      	adds	r1, r4, r0
 8008814:	428b      	cmp	r3, r1
 8008816:	bf01      	itttt	eq
 8008818:	6819      	ldreq	r1, [r3, #0]
 800881a:	685b      	ldreq	r3, [r3, #4]
 800881c:	1809      	addeq	r1, r1, r0
 800881e:	6021      	streq	r1, [r4, #0]
 8008820:	e7ed      	b.n	80087fe <_free_r+0x1e>
 8008822:	461a      	mov	r2, r3
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	b10b      	cbz	r3, 800882c <_free_r+0x4c>
 8008828:	42a3      	cmp	r3, r4
 800882a:	d9fa      	bls.n	8008822 <_free_r+0x42>
 800882c:	6811      	ldr	r1, [r2, #0]
 800882e:	1850      	adds	r0, r2, r1
 8008830:	42a0      	cmp	r0, r4
 8008832:	d10b      	bne.n	800884c <_free_r+0x6c>
 8008834:	6820      	ldr	r0, [r4, #0]
 8008836:	4401      	add	r1, r0
 8008838:	1850      	adds	r0, r2, r1
 800883a:	4283      	cmp	r3, r0
 800883c:	6011      	str	r1, [r2, #0]
 800883e:	d1e0      	bne.n	8008802 <_free_r+0x22>
 8008840:	6818      	ldr	r0, [r3, #0]
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	6053      	str	r3, [r2, #4]
 8008846:	4408      	add	r0, r1
 8008848:	6010      	str	r0, [r2, #0]
 800884a:	e7da      	b.n	8008802 <_free_r+0x22>
 800884c:	d902      	bls.n	8008854 <_free_r+0x74>
 800884e:	230c      	movs	r3, #12
 8008850:	602b      	str	r3, [r5, #0]
 8008852:	e7d6      	b.n	8008802 <_free_r+0x22>
 8008854:	6820      	ldr	r0, [r4, #0]
 8008856:	1821      	adds	r1, r4, r0
 8008858:	428b      	cmp	r3, r1
 800885a:	bf04      	itt	eq
 800885c:	6819      	ldreq	r1, [r3, #0]
 800885e:	685b      	ldreq	r3, [r3, #4]
 8008860:	6063      	str	r3, [r4, #4]
 8008862:	bf04      	itt	eq
 8008864:	1809      	addeq	r1, r1, r0
 8008866:	6021      	streq	r1, [r4, #0]
 8008868:	6054      	str	r4, [r2, #4]
 800886a:	e7ca      	b.n	8008802 <_free_r+0x22>
 800886c:	bd38      	pop	{r3, r4, r5, pc}
 800886e:	bf00      	nop
 8008870:	200030f0 	.word	0x200030f0

08008874 <malloc>:
 8008874:	4b02      	ldr	r3, [pc, #8]	@ (8008880 <malloc+0xc>)
 8008876:	4601      	mov	r1, r0
 8008878:	6818      	ldr	r0, [r3, #0]
 800887a:	f000 b825 	b.w	80088c8 <_malloc_r>
 800887e:	bf00      	nop
 8008880:	2000002c 	.word	0x2000002c

08008884 <sbrk_aligned>:
 8008884:	b570      	push	{r4, r5, r6, lr}
 8008886:	4e0f      	ldr	r6, [pc, #60]	@ (80088c4 <sbrk_aligned+0x40>)
 8008888:	460c      	mov	r4, r1
 800888a:	6831      	ldr	r1, [r6, #0]
 800888c:	4605      	mov	r5, r0
 800888e:	b911      	cbnz	r1, 8008896 <sbrk_aligned+0x12>
 8008890:	f001 f804 	bl	800989c <_sbrk_r>
 8008894:	6030      	str	r0, [r6, #0]
 8008896:	4621      	mov	r1, r4
 8008898:	4628      	mov	r0, r5
 800889a:	f000 ffff 	bl	800989c <_sbrk_r>
 800889e:	1c43      	adds	r3, r0, #1
 80088a0:	d103      	bne.n	80088aa <sbrk_aligned+0x26>
 80088a2:	f04f 34ff 	mov.w	r4, #4294967295
 80088a6:	4620      	mov	r0, r4
 80088a8:	bd70      	pop	{r4, r5, r6, pc}
 80088aa:	1cc4      	adds	r4, r0, #3
 80088ac:	f024 0403 	bic.w	r4, r4, #3
 80088b0:	42a0      	cmp	r0, r4
 80088b2:	d0f8      	beq.n	80088a6 <sbrk_aligned+0x22>
 80088b4:	1a21      	subs	r1, r4, r0
 80088b6:	4628      	mov	r0, r5
 80088b8:	f000 fff0 	bl	800989c <_sbrk_r>
 80088bc:	3001      	adds	r0, #1
 80088be:	d1f2      	bne.n	80088a6 <sbrk_aligned+0x22>
 80088c0:	e7ef      	b.n	80088a2 <sbrk_aligned+0x1e>
 80088c2:	bf00      	nop
 80088c4:	200030ec 	.word	0x200030ec

080088c8 <_malloc_r>:
 80088c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088cc:	1ccd      	adds	r5, r1, #3
 80088ce:	f025 0503 	bic.w	r5, r5, #3
 80088d2:	3508      	adds	r5, #8
 80088d4:	2d0c      	cmp	r5, #12
 80088d6:	bf38      	it	cc
 80088d8:	250c      	movcc	r5, #12
 80088da:	2d00      	cmp	r5, #0
 80088dc:	4606      	mov	r6, r0
 80088de:	db01      	blt.n	80088e4 <_malloc_r+0x1c>
 80088e0:	42a9      	cmp	r1, r5
 80088e2:	d904      	bls.n	80088ee <_malloc_r+0x26>
 80088e4:	230c      	movs	r3, #12
 80088e6:	6033      	str	r3, [r6, #0]
 80088e8:	2000      	movs	r0, #0
 80088ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80089c4 <_malloc_r+0xfc>
 80088f2:	f000 f869 	bl	80089c8 <__malloc_lock>
 80088f6:	f8d8 3000 	ldr.w	r3, [r8]
 80088fa:	461c      	mov	r4, r3
 80088fc:	bb44      	cbnz	r4, 8008950 <_malloc_r+0x88>
 80088fe:	4629      	mov	r1, r5
 8008900:	4630      	mov	r0, r6
 8008902:	f7ff ffbf 	bl	8008884 <sbrk_aligned>
 8008906:	1c43      	adds	r3, r0, #1
 8008908:	4604      	mov	r4, r0
 800890a:	d158      	bne.n	80089be <_malloc_r+0xf6>
 800890c:	f8d8 4000 	ldr.w	r4, [r8]
 8008910:	4627      	mov	r7, r4
 8008912:	2f00      	cmp	r7, #0
 8008914:	d143      	bne.n	800899e <_malloc_r+0xd6>
 8008916:	2c00      	cmp	r4, #0
 8008918:	d04b      	beq.n	80089b2 <_malloc_r+0xea>
 800891a:	6823      	ldr	r3, [r4, #0]
 800891c:	4639      	mov	r1, r7
 800891e:	4630      	mov	r0, r6
 8008920:	eb04 0903 	add.w	r9, r4, r3
 8008924:	f000 ffba 	bl	800989c <_sbrk_r>
 8008928:	4581      	cmp	r9, r0
 800892a:	d142      	bne.n	80089b2 <_malloc_r+0xea>
 800892c:	6821      	ldr	r1, [r4, #0]
 800892e:	1a6d      	subs	r5, r5, r1
 8008930:	4629      	mov	r1, r5
 8008932:	4630      	mov	r0, r6
 8008934:	f7ff ffa6 	bl	8008884 <sbrk_aligned>
 8008938:	3001      	adds	r0, #1
 800893a:	d03a      	beq.n	80089b2 <_malloc_r+0xea>
 800893c:	6823      	ldr	r3, [r4, #0]
 800893e:	442b      	add	r3, r5
 8008940:	6023      	str	r3, [r4, #0]
 8008942:	f8d8 3000 	ldr.w	r3, [r8]
 8008946:	685a      	ldr	r2, [r3, #4]
 8008948:	bb62      	cbnz	r2, 80089a4 <_malloc_r+0xdc>
 800894a:	f8c8 7000 	str.w	r7, [r8]
 800894e:	e00f      	b.n	8008970 <_malloc_r+0xa8>
 8008950:	6822      	ldr	r2, [r4, #0]
 8008952:	1b52      	subs	r2, r2, r5
 8008954:	d420      	bmi.n	8008998 <_malloc_r+0xd0>
 8008956:	2a0b      	cmp	r2, #11
 8008958:	d917      	bls.n	800898a <_malloc_r+0xc2>
 800895a:	1961      	adds	r1, r4, r5
 800895c:	42a3      	cmp	r3, r4
 800895e:	6025      	str	r5, [r4, #0]
 8008960:	bf18      	it	ne
 8008962:	6059      	strne	r1, [r3, #4]
 8008964:	6863      	ldr	r3, [r4, #4]
 8008966:	bf08      	it	eq
 8008968:	f8c8 1000 	streq.w	r1, [r8]
 800896c:	5162      	str	r2, [r4, r5]
 800896e:	604b      	str	r3, [r1, #4]
 8008970:	4630      	mov	r0, r6
 8008972:	f000 f82f 	bl	80089d4 <__malloc_unlock>
 8008976:	f104 000b 	add.w	r0, r4, #11
 800897a:	1d23      	adds	r3, r4, #4
 800897c:	f020 0007 	bic.w	r0, r0, #7
 8008980:	1ac2      	subs	r2, r0, r3
 8008982:	bf1c      	itt	ne
 8008984:	1a1b      	subne	r3, r3, r0
 8008986:	50a3      	strne	r3, [r4, r2]
 8008988:	e7af      	b.n	80088ea <_malloc_r+0x22>
 800898a:	6862      	ldr	r2, [r4, #4]
 800898c:	42a3      	cmp	r3, r4
 800898e:	bf0c      	ite	eq
 8008990:	f8c8 2000 	streq.w	r2, [r8]
 8008994:	605a      	strne	r2, [r3, #4]
 8008996:	e7eb      	b.n	8008970 <_malloc_r+0xa8>
 8008998:	4623      	mov	r3, r4
 800899a:	6864      	ldr	r4, [r4, #4]
 800899c:	e7ae      	b.n	80088fc <_malloc_r+0x34>
 800899e:	463c      	mov	r4, r7
 80089a0:	687f      	ldr	r7, [r7, #4]
 80089a2:	e7b6      	b.n	8008912 <_malloc_r+0x4a>
 80089a4:	461a      	mov	r2, r3
 80089a6:	685b      	ldr	r3, [r3, #4]
 80089a8:	42a3      	cmp	r3, r4
 80089aa:	d1fb      	bne.n	80089a4 <_malloc_r+0xdc>
 80089ac:	2300      	movs	r3, #0
 80089ae:	6053      	str	r3, [r2, #4]
 80089b0:	e7de      	b.n	8008970 <_malloc_r+0xa8>
 80089b2:	230c      	movs	r3, #12
 80089b4:	6033      	str	r3, [r6, #0]
 80089b6:	4630      	mov	r0, r6
 80089b8:	f000 f80c 	bl	80089d4 <__malloc_unlock>
 80089bc:	e794      	b.n	80088e8 <_malloc_r+0x20>
 80089be:	6005      	str	r5, [r0, #0]
 80089c0:	e7d6      	b.n	8008970 <_malloc_r+0xa8>
 80089c2:	bf00      	nop
 80089c4:	200030f0 	.word	0x200030f0

080089c8 <__malloc_lock>:
 80089c8:	4801      	ldr	r0, [pc, #4]	@ (80089d0 <__malloc_lock+0x8>)
 80089ca:	f7ff b8ac 	b.w	8007b26 <__retarget_lock_acquire_recursive>
 80089ce:	bf00      	nop
 80089d0:	200030e8 	.word	0x200030e8

080089d4 <__malloc_unlock>:
 80089d4:	4801      	ldr	r0, [pc, #4]	@ (80089dc <__malloc_unlock+0x8>)
 80089d6:	f7ff b8a7 	b.w	8007b28 <__retarget_lock_release_recursive>
 80089da:	bf00      	nop
 80089dc:	200030e8 	.word	0x200030e8

080089e0 <_Balloc>:
 80089e0:	b570      	push	{r4, r5, r6, lr}
 80089e2:	69c6      	ldr	r6, [r0, #28]
 80089e4:	4604      	mov	r4, r0
 80089e6:	460d      	mov	r5, r1
 80089e8:	b976      	cbnz	r6, 8008a08 <_Balloc+0x28>
 80089ea:	2010      	movs	r0, #16
 80089ec:	f7ff ff42 	bl	8008874 <malloc>
 80089f0:	4602      	mov	r2, r0
 80089f2:	61e0      	str	r0, [r4, #28]
 80089f4:	b920      	cbnz	r0, 8008a00 <_Balloc+0x20>
 80089f6:	4b18      	ldr	r3, [pc, #96]	@ (8008a58 <_Balloc+0x78>)
 80089f8:	4818      	ldr	r0, [pc, #96]	@ (8008a5c <_Balloc+0x7c>)
 80089fa:	216b      	movs	r1, #107	@ 0x6b
 80089fc:	f000 ff6c 	bl	80098d8 <__assert_func>
 8008a00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a04:	6006      	str	r6, [r0, #0]
 8008a06:	60c6      	str	r6, [r0, #12]
 8008a08:	69e6      	ldr	r6, [r4, #28]
 8008a0a:	68f3      	ldr	r3, [r6, #12]
 8008a0c:	b183      	cbz	r3, 8008a30 <_Balloc+0x50>
 8008a0e:	69e3      	ldr	r3, [r4, #28]
 8008a10:	68db      	ldr	r3, [r3, #12]
 8008a12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a16:	b9b8      	cbnz	r0, 8008a48 <_Balloc+0x68>
 8008a18:	2101      	movs	r1, #1
 8008a1a:	fa01 f605 	lsl.w	r6, r1, r5
 8008a1e:	1d72      	adds	r2, r6, #5
 8008a20:	0092      	lsls	r2, r2, #2
 8008a22:	4620      	mov	r0, r4
 8008a24:	f000 ff76 	bl	8009914 <_calloc_r>
 8008a28:	b160      	cbz	r0, 8008a44 <_Balloc+0x64>
 8008a2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a2e:	e00e      	b.n	8008a4e <_Balloc+0x6e>
 8008a30:	2221      	movs	r2, #33	@ 0x21
 8008a32:	2104      	movs	r1, #4
 8008a34:	4620      	mov	r0, r4
 8008a36:	f000 ff6d 	bl	8009914 <_calloc_r>
 8008a3a:	69e3      	ldr	r3, [r4, #28]
 8008a3c:	60f0      	str	r0, [r6, #12]
 8008a3e:	68db      	ldr	r3, [r3, #12]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d1e4      	bne.n	8008a0e <_Balloc+0x2e>
 8008a44:	2000      	movs	r0, #0
 8008a46:	bd70      	pop	{r4, r5, r6, pc}
 8008a48:	6802      	ldr	r2, [r0, #0]
 8008a4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a4e:	2300      	movs	r3, #0
 8008a50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a54:	e7f7      	b.n	8008a46 <_Balloc+0x66>
 8008a56:	bf00      	nop
 8008a58:	0800a075 	.word	0x0800a075
 8008a5c:	0800a0f5 	.word	0x0800a0f5

08008a60 <_Bfree>:
 8008a60:	b570      	push	{r4, r5, r6, lr}
 8008a62:	69c6      	ldr	r6, [r0, #28]
 8008a64:	4605      	mov	r5, r0
 8008a66:	460c      	mov	r4, r1
 8008a68:	b976      	cbnz	r6, 8008a88 <_Bfree+0x28>
 8008a6a:	2010      	movs	r0, #16
 8008a6c:	f7ff ff02 	bl	8008874 <malloc>
 8008a70:	4602      	mov	r2, r0
 8008a72:	61e8      	str	r0, [r5, #28]
 8008a74:	b920      	cbnz	r0, 8008a80 <_Bfree+0x20>
 8008a76:	4b09      	ldr	r3, [pc, #36]	@ (8008a9c <_Bfree+0x3c>)
 8008a78:	4809      	ldr	r0, [pc, #36]	@ (8008aa0 <_Bfree+0x40>)
 8008a7a:	218f      	movs	r1, #143	@ 0x8f
 8008a7c:	f000 ff2c 	bl	80098d8 <__assert_func>
 8008a80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a84:	6006      	str	r6, [r0, #0]
 8008a86:	60c6      	str	r6, [r0, #12]
 8008a88:	b13c      	cbz	r4, 8008a9a <_Bfree+0x3a>
 8008a8a:	69eb      	ldr	r3, [r5, #28]
 8008a8c:	6862      	ldr	r2, [r4, #4]
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a94:	6021      	str	r1, [r4, #0]
 8008a96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008a9a:	bd70      	pop	{r4, r5, r6, pc}
 8008a9c:	0800a075 	.word	0x0800a075
 8008aa0:	0800a0f5 	.word	0x0800a0f5

08008aa4 <__multadd>:
 8008aa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008aa8:	690d      	ldr	r5, [r1, #16]
 8008aaa:	4607      	mov	r7, r0
 8008aac:	460c      	mov	r4, r1
 8008aae:	461e      	mov	r6, r3
 8008ab0:	f101 0c14 	add.w	ip, r1, #20
 8008ab4:	2000      	movs	r0, #0
 8008ab6:	f8dc 3000 	ldr.w	r3, [ip]
 8008aba:	b299      	uxth	r1, r3
 8008abc:	fb02 6101 	mla	r1, r2, r1, r6
 8008ac0:	0c1e      	lsrs	r6, r3, #16
 8008ac2:	0c0b      	lsrs	r3, r1, #16
 8008ac4:	fb02 3306 	mla	r3, r2, r6, r3
 8008ac8:	b289      	uxth	r1, r1
 8008aca:	3001      	adds	r0, #1
 8008acc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ad0:	4285      	cmp	r5, r0
 8008ad2:	f84c 1b04 	str.w	r1, [ip], #4
 8008ad6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008ada:	dcec      	bgt.n	8008ab6 <__multadd+0x12>
 8008adc:	b30e      	cbz	r6, 8008b22 <__multadd+0x7e>
 8008ade:	68a3      	ldr	r3, [r4, #8]
 8008ae0:	42ab      	cmp	r3, r5
 8008ae2:	dc19      	bgt.n	8008b18 <__multadd+0x74>
 8008ae4:	6861      	ldr	r1, [r4, #4]
 8008ae6:	4638      	mov	r0, r7
 8008ae8:	3101      	adds	r1, #1
 8008aea:	f7ff ff79 	bl	80089e0 <_Balloc>
 8008aee:	4680      	mov	r8, r0
 8008af0:	b928      	cbnz	r0, 8008afe <__multadd+0x5a>
 8008af2:	4602      	mov	r2, r0
 8008af4:	4b0c      	ldr	r3, [pc, #48]	@ (8008b28 <__multadd+0x84>)
 8008af6:	480d      	ldr	r0, [pc, #52]	@ (8008b2c <__multadd+0x88>)
 8008af8:	21ba      	movs	r1, #186	@ 0xba
 8008afa:	f000 feed 	bl	80098d8 <__assert_func>
 8008afe:	6922      	ldr	r2, [r4, #16]
 8008b00:	3202      	adds	r2, #2
 8008b02:	f104 010c 	add.w	r1, r4, #12
 8008b06:	0092      	lsls	r2, r2, #2
 8008b08:	300c      	adds	r0, #12
 8008b0a:	f000 fed7 	bl	80098bc <memcpy>
 8008b0e:	4621      	mov	r1, r4
 8008b10:	4638      	mov	r0, r7
 8008b12:	f7ff ffa5 	bl	8008a60 <_Bfree>
 8008b16:	4644      	mov	r4, r8
 8008b18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b1c:	3501      	adds	r5, #1
 8008b1e:	615e      	str	r6, [r3, #20]
 8008b20:	6125      	str	r5, [r4, #16]
 8008b22:	4620      	mov	r0, r4
 8008b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b28:	0800a0e4 	.word	0x0800a0e4
 8008b2c:	0800a0f5 	.word	0x0800a0f5

08008b30 <__hi0bits>:
 8008b30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008b34:	4603      	mov	r3, r0
 8008b36:	bf36      	itet	cc
 8008b38:	0403      	lslcc	r3, r0, #16
 8008b3a:	2000      	movcs	r0, #0
 8008b3c:	2010      	movcc	r0, #16
 8008b3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b42:	bf3c      	itt	cc
 8008b44:	021b      	lslcc	r3, r3, #8
 8008b46:	3008      	addcc	r0, #8
 8008b48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b4c:	bf3c      	itt	cc
 8008b4e:	011b      	lslcc	r3, r3, #4
 8008b50:	3004      	addcc	r0, #4
 8008b52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b56:	bf3c      	itt	cc
 8008b58:	009b      	lslcc	r3, r3, #2
 8008b5a:	3002      	addcc	r0, #2
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	db05      	blt.n	8008b6c <__hi0bits+0x3c>
 8008b60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008b64:	f100 0001 	add.w	r0, r0, #1
 8008b68:	bf08      	it	eq
 8008b6a:	2020      	moveq	r0, #32
 8008b6c:	4770      	bx	lr

08008b6e <__lo0bits>:
 8008b6e:	6803      	ldr	r3, [r0, #0]
 8008b70:	4602      	mov	r2, r0
 8008b72:	f013 0007 	ands.w	r0, r3, #7
 8008b76:	d00b      	beq.n	8008b90 <__lo0bits+0x22>
 8008b78:	07d9      	lsls	r1, r3, #31
 8008b7a:	d421      	bmi.n	8008bc0 <__lo0bits+0x52>
 8008b7c:	0798      	lsls	r0, r3, #30
 8008b7e:	bf49      	itett	mi
 8008b80:	085b      	lsrmi	r3, r3, #1
 8008b82:	089b      	lsrpl	r3, r3, #2
 8008b84:	2001      	movmi	r0, #1
 8008b86:	6013      	strmi	r3, [r2, #0]
 8008b88:	bf5c      	itt	pl
 8008b8a:	6013      	strpl	r3, [r2, #0]
 8008b8c:	2002      	movpl	r0, #2
 8008b8e:	4770      	bx	lr
 8008b90:	b299      	uxth	r1, r3
 8008b92:	b909      	cbnz	r1, 8008b98 <__lo0bits+0x2a>
 8008b94:	0c1b      	lsrs	r3, r3, #16
 8008b96:	2010      	movs	r0, #16
 8008b98:	b2d9      	uxtb	r1, r3
 8008b9a:	b909      	cbnz	r1, 8008ba0 <__lo0bits+0x32>
 8008b9c:	3008      	adds	r0, #8
 8008b9e:	0a1b      	lsrs	r3, r3, #8
 8008ba0:	0719      	lsls	r1, r3, #28
 8008ba2:	bf04      	itt	eq
 8008ba4:	091b      	lsreq	r3, r3, #4
 8008ba6:	3004      	addeq	r0, #4
 8008ba8:	0799      	lsls	r1, r3, #30
 8008baa:	bf04      	itt	eq
 8008bac:	089b      	lsreq	r3, r3, #2
 8008bae:	3002      	addeq	r0, #2
 8008bb0:	07d9      	lsls	r1, r3, #31
 8008bb2:	d403      	bmi.n	8008bbc <__lo0bits+0x4e>
 8008bb4:	085b      	lsrs	r3, r3, #1
 8008bb6:	f100 0001 	add.w	r0, r0, #1
 8008bba:	d003      	beq.n	8008bc4 <__lo0bits+0x56>
 8008bbc:	6013      	str	r3, [r2, #0]
 8008bbe:	4770      	bx	lr
 8008bc0:	2000      	movs	r0, #0
 8008bc2:	4770      	bx	lr
 8008bc4:	2020      	movs	r0, #32
 8008bc6:	4770      	bx	lr

08008bc8 <__i2b>:
 8008bc8:	b510      	push	{r4, lr}
 8008bca:	460c      	mov	r4, r1
 8008bcc:	2101      	movs	r1, #1
 8008bce:	f7ff ff07 	bl	80089e0 <_Balloc>
 8008bd2:	4602      	mov	r2, r0
 8008bd4:	b928      	cbnz	r0, 8008be2 <__i2b+0x1a>
 8008bd6:	4b05      	ldr	r3, [pc, #20]	@ (8008bec <__i2b+0x24>)
 8008bd8:	4805      	ldr	r0, [pc, #20]	@ (8008bf0 <__i2b+0x28>)
 8008bda:	f240 1145 	movw	r1, #325	@ 0x145
 8008bde:	f000 fe7b 	bl	80098d8 <__assert_func>
 8008be2:	2301      	movs	r3, #1
 8008be4:	6144      	str	r4, [r0, #20]
 8008be6:	6103      	str	r3, [r0, #16]
 8008be8:	bd10      	pop	{r4, pc}
 8008bea:	bf00      	nop
 8008bec:	0800a0e4 	.word	0x0800a0e4
 8008bf0:	0800a0f5 	.word	0x0800a0f5

08008bf4 <__multiply>:
 8008bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf8:	4617      	mov	r7, r2
 8008bfa:	690a      	ldr	r2, [r1, #16]
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	429a      	cmp	r2, r3
 8008c00:	bfa8      	it	ge
 8008c02:	463b      	movge	r3, r7
 8008c04:	4689      	mov	r9, r1
 8008c06:	bfa4      	itt	ge
 8008c08:	460f      	movge	r7, r1
 8008c0a:	4699      	movge	r9, r3
 8008c0c:	693d      	ldr	r5, [r7, #16]
 8008c0e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008c12:	68bb      	ldr	r3, [r7, #8]
 8008c14:	6879      	ldr	r1, [r7, #4]
 8008c16:	eb05 060a 	add.w	r6, r5, sl
 8008c1a:	42b3      	cmp	r3, r6
 8008c1c:	b085      	sub	sp, #20
 8008c1e:	bfb8      	it	lt
 8008c20:	3101      	addlt	r1, #1
 8008c22:	f7ff fedd 	bl	80089e0 <_Balloc>
 8008c26:	b930      	cbnz	r0, 8008c36 <__multiply+0x42>
 8008c28:	4602      	mov	r2, r0
 8008c2a:	4b41      	ldr	r3, [pc, #260]	@ (8008d30 <__multiply+0x13c>)
 8008c2c:	4841      	ldr	r0, [pc, #260]	@ (8008d34 <__multiply+0x140>)
 8008c2e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008c32:	f000 fe51 	bl	80098d8 <__assert_func>
 8008c36:	f100 0414 	add.w	r4, r0, #20
 8008c3a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008c3e:	4623      	mov	r3, r4
 8008c40:	2200      	movs	r2, #0
 8008c42:	4573      	cmp	r3, lr
 8008c44:	d320      	bcc.n	8008c88 <__multiply+0x94>
 8008c46:	f107 0814 	add.w	r8, r7, #20
 8008c4a:	f109 0114 	add.w	r1, r9, #20
 8008c4e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008c52:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008c56:	9302      	str	r3, [sp, #8]
 8008c58:	1beb      	subs	r3, r5, r7
 8008c5a:	3b15      	subs	r3, #21
 8008c5c:	f023 0303 	bic.w	r3, r3, #3
 8008c60:	3304      	adds	r3, #4
 8008c62:	3715      	adds	r7, #21
 8008c64:	42bd      	cmp	r5, r7
 8008c66:	bf38      	it	cc
 8008c68:	2304      	movcc	r3, #4
 8008c6a:	9301      	str	r3, [sp, #4]
 8008c6c:	9b02      	ldr	r3, [sp, #8]
 8008c6e:	9103      	str	r1, [sp, #12]
 8008c70:	428b      	cmp	r3, r1
 8008c72:	d80c      	bhi.n	8008c8e <__multiply+0x9a>
 8008c74:	2e00      	cmp	r6, #0
 8008c76:	dd03      	ble.n	8008c80 <__multiply+0x8c>
 8008c78:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d055      	beq.n	8008d2c <__multiply+0x138>
 8008c80:	6106      	str	r6, [r0, #16]
 8008c82:	b005      	add	sp, #20
 8008c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c88:	f843 2b04 	str.w	r2, [r3], #4
 8008c8c:	e7d9      	b.n	8008c42 <__multiply+0x4e>
 8008c8e:	f8b1 a000 	ldrh.w	sl, [r1]
 8008c92:	f1ba 0f00 	cmp.w	sl, #0
 8008c96:	d01f      	beq.n	8008cd8 <__multiply+0xe4>
 8008c98:	46c4      	mov	ip, r8
 8008c9a:	46a1      	mov	r9, r4
 8008c9c:	2700      	movs	r7, #0
 8008c9e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008ca2:	f8d9 3000 	ldr.w	r3, [r9]
 8008ca6:	fa1f fb82 	uxth.w	fp, r2
 8008caa:	b29b      	uxth	r3, r3
 8008cac:	fb0a 330b 	mla	r3, sl, fp, r3
 8008cb0:	443b      	add	r3, r7
 8008cb2:	f8d9 7000 	ldr.w	r7, [r9]
 8008cb6:	0c12      	lsrs	r2, r2, #16
 8008cb8:	0c3f      	lsrs	r7, r7, #16
 8008cba:	fb0a 7202 	mla	r2, sl, r2, r7
 8008cbe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cc8:	4565      	cmp	r5, ip
 8008cca:	f849 3b04 	str.w	r3, [r9], #4
 8008cce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008cd2:	d8e4      	bhi.n	8008c9e <__multiply+0xaa>
 8008cd4:	9b01      	ldr	r3, [sp, #4]
 8008cd6:	50e7      	str	r7, [r4, r3]
 8008cd8:	9b03      	ldr	r3, [sp, #12]
 8008cda:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008cde:	3104      	adds	r1, #4
 8008ce0:	f1b9 0f00 	cmp.w	r9, #0
 8008ce4:	d020      	beq.n	8008d28 <__multiply+0x134>
 8008ce6:	6823      	ldr	r3, [r4, #0]
 8008ce8:	4647      	mov	r7, r8
 8008cea:	46a4      	mov	ip, r4
 8008cec:	f04f 0a00 	mov.w	sl, #0
 8008cf0:	f8b7 b000 	ldrh.w	fp, [r7]
 8008cf4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008cf8:	fb09 220b 	mla	r2, r9, fp, r2
 8008cfc:	4452      	add	r2, sl
 8008cfe:	b29b      	uxth	r3, r3
 8008d00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d04:	f84c 3b04 	str.w	r3, [ip], #4
 8008d08:	f857 3b04 	ldr.w	r3, [r7], #4
 8008d0c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d10:	f8bc 3000 	ldrh.w	r3, [ip]
 8008d14:	fb09 330a 	mla	r3, r9, sl, r3
 8008d18:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008d1c:	42bd      	cmp	r5, r7
 8008d1e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d22:	d8e5      	bhi.n	8008cf0 <__multiply+0xfc>
 8008d24:	9a01      	ldr	r2, [sp, #4]
 8008d26:	50a3      	str	r3, [r4, r2]
 8008d28:	3404      	adds	r4, #4
 8008d2a:	e79f      	b.n	8008c6c <__multiply+0x78>
 8008d2c:	3e01      	subs	r6, #1
 8008d2e:	e7a1      	b.n	8008c74 <__multiply+0x80>
 8008d30:	0800a0e4 	.word	0x0800a0e4
 8008d34:	0800a0f5 	.word	0x0800a0f5

08008d38 <__pow5mult>:
 8008d38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d3c:	4615      	mov	r5, r2
 8008d3e:	f012 0203 	ands.w	r2, r2, #3
 8008d42:	4607      	mov	r7, r0
 8008d44:	460e      	mov	r6, r1
 8008d46:	d007      	beq.n	8008d58 <__pow5mult+0x20>
 8008d48:	4c25      	ldr	r4, [pc, #148]	@ (8008de0 <__pow5mult+0xa8>)
 8008d4a:	3a01      	subs	r2, #1
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008d52:	f7ff fea7 	bl	8008aa4 <__multadd>
 8008d56:	4606      	mov	r6, r0
 8008d58:	10ad      	asrs	r5, r5, #2
 8008d5a:	d03d      	beq.n	8008dd8 <__pow5mult+0xa0>
 8008d5c:	69fc      	ldr	r4, [r7, #28]
 8008d5e:	b97c      	cbnz	r4, 8008d80 <__pow5mult+0x48>
 8008d60:	2010      	movs	r0, #16
 8008d62:	f7ff fd87 	bl	8008874 <malloc>
 8008d66:	4602      	mov	r2, r0
 8008d68:	61f8      	str	r0, [r7, #28]
 8008d6a:	b928      	cbnz	r0, 8008d78 <__pow5mult+0x40>
 8008d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8008de4 <__pow5mult+0xac>)
 8008d6e:	481e      	ldr	r0, [pc, #120]	@ (8008de8 <__pow5mult+0xb0>)
 8008d70:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008d74:	f000 fdb0 	bl	80098d8 <__assert_func>
 8008d78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d7c:	6004      	str	r4, [r0, #0]
 8008d7e:	60c4      	str	r4, [r0, #12]
 8008d80:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008d84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008d88:	b94c      	cbnz	r4, 8008d9e <__pow5mult+0x66>
 8008d8a:	f240 2171 	movw	r1, #625	@ 0x271
 8008d8e:	4638      	mov	r0, r7
 8008d90:	f7ff ff1a 	bl	8008bc8 <__i2b>
 8008d94:	2300      	movs	r3, #0
 8008d96:	f8c8 0008 	str.w	r0, [r8, #8]
 8008d9a:	4604      	mov	r4, r0
 8008d9c:	6003      	str	r3, [r0, #0]
 8008d9e:	f04f 0900 	mov.w	r9, #0
 8008da2:	07eb      	lsls	r3, r5, #31
 8008da4:	d50a      	bpl.n	8008dbc <__pow5mult+0x84>
 8008da6:	4631      	mov	r1, r6
 8008da8:	4622      	mov	r2, r4
 8008daa:	4638      	mov	r0, r7
 8008dac:	f7ff ff22 	bl	8008bf4 <__multiply>
 8008db0:	4631      	mov	r1, r6
 8008db2:	4680      	mov	r8, r0
 8008db4:	4638      	mov	r0, r7
 8008db6:	f7ff fe53 	bl	8008a60 <_Bfree>
 8008dba:	4646      	mov	r6, r8
 8008dbc:	106d      	asrs	r5, r5, #1
 8008dbe:	d00b      	beq.n	8008dd8 <__pow5mult+0xa0>
 8008dc0:	6820      	ldr	r0, [r4, #0]
 8008dc2:	b938      	cbnz	r0, 8008dd4 <__pow5mult+0x9c>
 8008dc4:	4622      	mov	r2, r4
 8008dc6:	4621      	mov	r1, r4
 8008dc8:	4638      	mov	r0, r7
 8008dca:	f7ff ff13 	bl	8008bf4 <__multiply>
 8008dce:	6020      	str	r0, [r4, #0]
 8008dd0:	f8c0 9000 	str.w	r9, [r0]
 8008dd4:	4604      	mov	r4, r0
 8008dd6:	e7e4      	b.n	8008da2 <__pow5mult+0x6a>
 8008dd8:	4630      	mov	r0, r6
 8008dda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dde:	bf00      	nop
 8008de0:	0800a1a8 	.word	0x0800a1a8
 8008de4:	0800a075 	.word	0x0800a075
 8008de8:	0800a0f5 	.word	0x0800a0f5

08008dec <__lshift>:
 8008dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008df0:	460c      	mov	r4, r1
 8008df2:	6849      	ldr	r1, [r1, #4]
 8008df4:	6923      	ldr	r3, [r4, #16]
 8008df6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008dfa:	68a3      	ldr	r3, [r4, #8]
 8008dfc:	4607      	mov	r7, r0
 8008dfe:	4691      	mov	r9, r2
 8008e00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008e04:	f108 0601 	add.w	r6, r8, #1
 8008e08:	42b3      	cmp	r3, r6
 8008e0a:	db0b      	blt.n	8008e24 <__lshift+0x38>
 8008e0c:	4638      	mov	r0, r7
 8008e0e:	f7ff fde7 	bl	80089e0 <_Balloc>
 8008e12:	4605      	mov	r5, r0
 8008e14:	b948      	cbnz	r0, 8008e2a <__lshift+0x3e>
 8008e16:	4602      	mov	r2, r0
 8008e18:	4b28      	ldr	r3, [pc, #160]	@ (8008ebc <__lshift+0xd0>)
 8008e1a:	4829      	ldr	r0, [pc, #164]	@ (8008ec0 <__lshift+0xd4>)
 8008e1c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008e20:	f000 fd5a 	bl	80098d8 <__assert_func>
 8008e24:	3101      	adds	r1, #1
 8008e26:	005b      	lsls	r3, r3, #1
 8008e28:	e7ee      	b.n	8008e08 <__lshift+0x1c>
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	f100 0114 	add.w	r1, r0, #20
 8008e30:	f100 0210 	add.w	r2, r0, #16
 8008e34:	4618      	mov	r0, r3
 8008e36:	4553      	cmp	r3, sl
 8008e38:	db33      	blt.n	8008ea2 <__lshift+0xb6>
 8008e3a:	6920      	ldr	r0, [r4, #16]
 8008e3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e40:	f104 0314 	add.w	r3, r4, #20
 8008e44:	f019 091f 	ands.w	r9, r9, #31
 8008e48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008e4c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008e50:	d02b      	beq.n	8008eaa <__lshift+0xbe>
 8008e52:	f1c9 0e20 	rsb	lr, r9, #32
 8008e56:	468a      	mov	sl, r1
 8008e58:	2200      	movs	r2, #0
 8008e5a:	6818      	ldr	r0, [r3, #0]
 8008e5c:	fa00 f009 	lsl.w	r0, r0, r9
 8008e60:	4310      	orrs	r0, r2
 8008e62:	f84a 0b04 	str.w	r0, [sl], #4
 8008e66:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e6a:	459c      	cmp	ip, r3
 8008e6c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008e70:	d8f3      	bhi.n	8008e5a <__lshift+0x6e>
 8008e72:	ebac 0304 	sub.w	r3, ip, r4
 8008e76:	3b15      	subs	r3, #21
 8008e78:	f023 0303 	bic.w	r3, r3, #3
 8008e7c:	3304      	adds	r3, #4
 8008e7e:	f104 0015 	add.w	r0, r4, #21
 8008e82:	4560      	cmp	r0, ip
 8008e84:	bf88      	it	hi
 8008e86:	2304      	movhi	r3, #4
 8008e88:	50ca      	str	r2, [r1, r3]
 8008e8a:	b10a      	cbz	r2, 8008e90 <__lshift+0xa4>
 8008e8c:	f108 0602 	add.w	r6, r8, #2
 8008e90:	3e01      	subs	r6, #1
 8008e92:	4638      	mov	r0, r7
 8008e94:	612e      	str	r6, [r5, #16]
 8008e96:	4621      	mov	r1, r4
 8008e98:	f7ff fde2 	bl	8008a60 <_Bfree>
 8008e9c:	4628      	mov	r0, r5
 8008e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ea2:	f842 0f04 	str.w	r0, [r2, #4]!
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	e7c5      	b.n	8008e36 <__lshift+0x4a>
 8008eaa:	3904      	subs	r1, #4
 8008eac:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eb0:	f841 2f04 	str.w	r2, [r1, #4]!
 8008eb4:	459c      	cmp	ip, r3
 8008eb6:	d8f9      	bhi.n	8008eac <__lshift+0xc0>
 8008eb8:	e7ea      	b.n	8008e90 <__lshift+0xa4>
 8008eba:	bf00      	nop
 8008ebc:	0800a0e4 	.word	0x0800a0e4
 8008ec0:	0800a0f5 	.word	0x0800a0f5

08008ec4 <__mcmp>:
 8008ec4:	690a      	ldr	r2, [r1, #16]
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	6900      	ldr	r0, [r0, #16]
 8008eca:	1a80      	subs	r0, r0, r2
 8008ecc:	b530      	push	{r4, r5, lr}
 8008ece:	d10e      	bne.n	8008eee <__mcmp+0x2a>
 8008ed0:	3314      	adds	r3, #20
 8008ed2:	3114      	adds	r1, #20
 8008ed4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008ed8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008edc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008ee0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008ee4:	4295      	cmp	r5, r2
 8008ee6:	d003      	beq.n	8008ef0 <__mcmp+0x2c>
 8008ee8:	d205      	bcs.n	8008ef6 <__mcmp+0x32>
 8008eea:	f04f 30ff 	mov.w	r0, #4294967295
 8008eee:	bd30      	pop	{r4, r5, pc}
 8008ef0:	42a3      	cmp	r3, r4
 8008ef2:	d3f3      	bcc.n	8008edc <__mcmp+0x18>
 8008ef4:	e7fb      	b.n	8008eee <__mcmp+0x2a>
 8008ef6:	2001      	movs	r0, #1
 8008ef8:	e7f9      	b.n	8008eee <__mcmp+0x2a>
	...

08008efc <__mdiff>:
 8008efc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f00:	4689      	mov	r9, r1
 8008f02:	4606      	mov	r6, r0
 8008f04:	4611      	mov	r1, r2
 8008f06:	4648      	mov	r0, r9
 8008f08:	4614      	mov	r4, r2
 8008f0a:	f7ff ffdb 	bl	8008ec4 <__mcmp>
 8008f0e:	1e05      	subs	r5, r0, #0
 8008f10:	d112      	bne.n	8008f38 <__mdiff+0x3c>
 8008f12:	4629      	mov	r1, r5
 8008f14:	4630      	mov	r0, r6
 8008f16:	f7ff fd63 	bl	80089e0 <_Balloc>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	b928      	cbnz	r0, 8008f2a <__mdiff+0x2e>
 8008f1e:	4b3f      	ldr	r3, [pc, #252]	@ (800901c <__mdiff+0x120>)
 8008f20:	f240 2137 	movw	r1, #567	@ 0x237
 8008f24:	483e      	ldr	r0, [pc, #248]	@ (8009020 <__mdiff+0x124>)
 8008f26:	f000 fcd7 	bl	80098d8 <__assert_func>
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008f30:	4610      	mov	r0, r2
 8008f32:	b003      	add	sp, #12
 8008f34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f38:	bfbc      	itt	lt
 8008f3a:	464b      	movlt	r3, r9
 8008f3c:	46a1      	movlt	r9, r4
 8008f3e:	4630      	mov	r0, r6
 8008f40:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008f44:	bfba      	itte	lt
 8008f46:	461c      	movlt	r4, r3
 8008f48:	2501      	movlt	r5, #1
 8008f4a:	2500      	movge	r5, #0
 8008f4c:	f7ff fd48 	bl	80089e0 <_Balloc>
 8008f50:	4602      	mov	r2, r0
 8008f52:	b918      	cbnz	r0, 8008f5c <__mdiff+0x60>
 8008f54:	4b31      	ldr	r3, [pc, #196]	@ (800901c <__mdiff+0x120>)
 8008f56:	f240 2145 	movw	r1, #581	@ 0x245
 8008f5a:	e7e3      	b.n	8008f24 <__mdiff+0x28>
 8008f5c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008f60:	6926      	ldr	r6, [r4, #16]
 8008f62:	60c5      	str	r5, [r0, #12]
 8008f64:	f109 0310 	add.w	r3, r9, #16
 8008f68:	f109 0514 	add.w	r5, r9, #20
 8008f6c:	f104 0e14 	add.w	lr, r4, #20
 8008f70:	f100 0b14 	add.w	fp, r0, #20
 8008f74:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008f78:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008f7c:	9301      	str	r3, [sp, #4]
 8008f7e:	46d9      	mov	r9, fp
 8008f80:	f04f 0c00 	mov.w	ip, #0
 8008f84:	9b01      	ldr	r3, [sp, #4]
 8008f86:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008f8a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008f8e:	9301      	str	r3, [sp, #4]
 8008f90:	fa1f f38a 	uxth.w	r3, sl
 8008f94:	4619      	mov	r1, r3
 8008f96:	b283      	uxth	r3, r0
 8008f98:	1acb      	subs	r3, r1, r3
 8008f9a:	0c00      	lsrs	r0, r0, #16
 8008f9c:	4463      	add	r3, ip
 8008f9e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008fa2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008fac:	4576      	cmp	r6, lr
 8008fae:	f849 3b04 	str.w	r3, [r9], #4
 8008fb2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008fb6:	d8e5      	bhi.n	8008f84 <__mdiff+0x88>
 8008fb8:	1b33      	subs	r3, r6, r4
 8008fba:	3b15      	subs	r3, #21
 8008fbc:	f023 0303 	bic.w	r3, r3, #3
 8008fc0:	3415      	adds	r4, #21
 8008fc2:	3304      	adds	r3, #4
 8008fc4:	42a6      	cmp	r6, r4
 8008fc6:	bf38      	it	cc
 8008fc8:	2304      	movcc	r3, #4
 8008fca:	441d      	add	r5, r3
 8008fcc:	445b      	add	r3, fp
 8008fce:	461e      	mov	r6, r3
 8008fd0:	462c      	mov	r4, r5
 8008fd2:	4544      	cmp	r4, r8
 8008fd4:	d30e      	bcc.n	8008ff4 <__mdiff+0xf8>
 8008fd6:	f108 0103 	add.w	r1, r8, #3
 8008fda:	1b49      	subs	r1, r1, r5
 8008fdc:	f021 0103 	bic.w	r1, r1, #3
 8008fe0:	3d03      	subs	r5, #3
 8008fe2:	45a8      	cmp	r8, r5
 8008fe4:	bf38      	it	cc
 8008fe6:	2100      	movcc	r1, #0
 8008fe8:	440b      	add	r3, r1
 8008fea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008fee:	b191      	cbz	r1, 8009016 <__mdiff+0x11a>
 8008ff0:	6117      	str	r7, [r2, #16]
 8008ff2:	e79d      	b.n	8008f30 <__mdiff+0x34>
 8008ff4:	f854 1b04 	ldr.w	r1, [r4], #4
 8008ff8:	46e6      	mov	lr, ip
 8008ffa:	0c08      	lsrs	r0, r1, #16
 8008ffc:	fa1c fc81 	uxtah	ip, ip, r1
 8009000:	4471      	add	r1, lr
 8009002:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009006:	b289      	uxth	r1, r1
 8009008:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800900c:	f846 1b04 	str.w	r1, [r6], #4
 8009010:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009014:	e7dd      	b.n	8008fd2 <__mdiff+0xd6>
 8009016:	3f01      	subs	r7, #1
 8009018:	e7e7      	b.n	8008fea <__mdiff+0xee>
 800901a:	bf00      	nop
 800901c:	0800a0e4 	.word	0x0800a0e4
 8009020:	0800a0f5 	.word	0x0800a0f5

08009024 <__d2b>:
 8009024:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009028:	460f      	mov	r7, r1
 800902a:	2101      	movs	r1, #1
 800902c:	ec59 8b10 	vmov	r8, r9, d0
 8009030:	4616      	mov	r6, r2
 8009032:	f7ff fcd5 	bl	80089e0 <_Balloc>
 8009036:	4604      	mov	r4, r0
 8009038:	b930      	cbnz	r0, 8009048 <__d2b+0x24>
 800903a:	4602      	mov	r2, r0
 800903c:	4b23      	ldr	r3, [pc, #140]	@ (80090cc <__d2b+0xa8>)
 800903e:	4824      	ldr	r0, [pc, #144]	@ (80090d0 <__d2b+0xac>)
 8009040:	f240 310f 	movw	r1, #783	@ 0x30f
 8009044:	f000 fc48 	bl	80098d8 <__assert_func>
 8009048:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800904c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009050:	b10d      	cbz	r5, 8009056 <__d2b+0x32>
 8009052:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009056:	9301      	str	r3, [sp, #4]
 8009058:	f1b8 0300 	subs.w	r3, r8, #0
 800905c:	d023      	beq.n	80090a6 <__d2b+0x82>
 800905e:	4668      	mov	r0, sp
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	f7ff fd84 	bl	8008b6e <__lo0bits>
 8009066:	e9dd 1200 	ldrd	r1, r2, [sp]
 800906a:	b1d0      	cbz	r0, 80090a2 <__d2b+0x7e>
 800906c:	f1c0 0320 	rsb	r3, r0, #32
 8009070:	fa02 f303 	lsl.w	r3, r2, r3
 8009074:	430b      	orrs	r3, r1
 8009076:	40c2      	lsrs	r2, r0
 8009078:	6163      	str	r3, [r4, #20]
 800907a:	9201      	str	r2, [sp, #4]
 800907c:	9b01      	ldr	r3, [sp, #4]
 800907e:	61a3      	str	r3, [r4, #24]
 8009080:	2b00      	cmp	r3, #0
 8009082:	bf0c      	ite	eq
 8009084:	2201      	moveq	r2, #1
 8009086:	2202      	movne	r2, #2
 8009088:	6122      	str	r2, [r4, #16]
 800908a:	b1a5      	cbz	r5, 80090b6 <__d2b+0x92>
 800908c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009090:	4405      	add	r5, r0
 8009092:	603d      	str	r5, [r7, #0]
 8009094:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009098:	6030      	str	r0, [r6, #0]
 800909a:	4620      	mov	r0, r4
 800909c:	b003      	add	sp, #12
 800909e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80090a2:	6161      	str	r1, [r4, #20]
 80090a4:	e7ea      	b.n	800907c <__d2b+0x58>
 80090a6:	a801      	add	r0, sp, #4
 80090a8:	f7ff fd61 	bl	8008b6e <__lo0bits>
 80090ac:	9b01      	ldr	r3, [sp, #4]
 80090ae:	6163      	str	r3, [r4, #20]
 80090b0:	3020      	adds	r0, #32
 80090b2:	2201      	movs	r2, #1
 80090b4:	e7e8      	b.n	8009088 <__d2b+0x64>
 80090b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80090ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80090be:	6038      	str	r0, [r7, #0]
 80090c0:	6918      	ldr	r0, [r3, #16]
 80090c2:	f7ff fd35 	bl	8008b30 <__hi0bits>
 80090c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80090ca:	e7e5      	b.n	8009098 <__d2b+0x74>
 80090cc:	0800a0e4 	.word	0x0800a0e4
 80090d0:	0800a0f5 	.word	0x0800a0f5

080090d4 <__ssputs_r>:
 80090d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090d8:	688e      	ldr	r6, [r1, #8]
 80090da:	461f      	mov	r7, r3
 80090dc:	42be      	cmp	r6, r7
 80090de:	680b      	ldr	r3, [r1, #0]
 80090e0:	4682      	mov	sl, r0
 80090e2:	460c      	mov	r4, r1
 80090e4:	4690      	mov	r8, r2
 80090e6:	d82d      	bhi.n	8009144 <__ssputs_r+0x70>
 80090e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80090ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80090f0:	d026      	beq.n	8009140 <__ssputs_r+0x6c>
 80090f2:	6965      	ldr	r5, [r4, #20]
 80090f4:	6909      	ldr	r1, [r1, #16]
 80090f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80090fa:	eba3 0901 	sub.w	r9, r3, r1
 80090fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009102:	1c7b      	adds	r3, r7, #1
 8009104:	444b      	add	r3, r9
 8009106:	106d      	asrs	r5, r5, #1
 8009108:	429d      	cmp	r5, r3
 800910a:	bf38      	it	cc
 800910c:	461d      	movcc	r5, r3
 800910e:	0553      	lsls	r3, r2, #21
 8009110:	d527      	bpl.n	8009162 <__ssputs_r+0x8e>
 8009112:	4629      	mov	r1, r5
 8009114:	f7ff fbd8 	bl	80088c8 <_malloc_r>
 8009118:	4606      	mov	r6, r0
 800911a:	b360      	cbz	r0, 8009176 <__ssputs_r+0xa2>
 800911c:	6921      	ldr	r1, [r4, #16]
 800911e:	464a      	mov	r2, r9
 8009120:	f000 fbcc 	bl	80098bc <memcpy>
 8009124:	89a3      	ldrh	r3, [r4, #12]
 8009126:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800912a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800912e:	81a3      	strh	r3, [r4, #12]
 8009130:	6126      	str	r6, [r4, #16]
 8009132:	6165      	str	r5, [r4, #20]
 8009134:	444e      	add	r6, r9
 8009136:	eba5 0509 	sub.w	r5, r5, r9
 800913a:	6026      	str	r6, [r4, #0]
 800913c:	60a5      	str	r5, [r4, #8]
 800913e:	463e      	mov	r6, r7
 8009140:	42be      	cmp	r6, r7
 8009142:	d900      	bls.n	8009146 <__ssputs_r+0x72>
 8009144:	463e      	mov	r6, r7
 8009146:	6820      	ldr	r0, [r4, #0]
 8009148:	4632      	mov	r2, r6
 800914a:	4641      	mov	r1, r8
 800914c:	f000 fb6a 	bl	8009824 <memmove>
 8009150:	68a3      	ldr	r3, [r4, #8]
 8009152:	1b9b      	subs	r3, r3, r6
 8009154:	60a3      	str	r3, [r4, #8]
 8009156:	6823      	ldr	r3, [r4, #0]
 8009158:	4433      	add	r3, r6
 800915a:	6023      	str	r3, [r4, #0]
 800915c:	2000      	movs	r0, #0
 800915e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009162:	462a      	mov	r2, r5
 8009164:	f000 fbfc 	bl	8009960 <_realloc_r>
 8009168:	4606      	mov	r6, r0
 800916a:	2800      	cmp	r0, #0
 800916c:	d1e0      	bne.n	8009130 <__ssputs_r+0x5c>
 800916e:	6921      	ldr	r1, [r4, #16]
 8009170:	4650      	mov	r0, sl
 8009172:	f7ff fb35 	bl	80087e0 <_free_r>
 8009176:	230c      	movs	r3, #12
 8009178:	f8ca 3000 	str.w	r3, [sl]
 800917c:	89a3      	ldrh	r3, [r4, #12]
 800917e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009182:	81a3      	strh	r3, [r4, #12]
 8009184:	f04f 30ff 	mov.w	r0, #4294967295
 8009188:	e7e9      	b.n	800915e <__ssputs_r+0x8a>
	...

0800918c <_svfiprintf_r>:
 800918c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009190:	4698      	mov	r8, r3
 8009192:	898b      	ldrh	r3, [r1, #12]
 8009194:	061b      	lsls	r3, r3, #24
 8009196:	b09d      	sub	sp, #116	@ 0x74
 8009198:	4607      	mov	r7, r0
 800919a:	460d      	mov	r5, r1
 800919c:	4614      	mov	r4, r2
 800919e:	d510      	bpl.n	80091c2 <_svfiprintf_r+0x36>
 80091a0:	690b      	ldr	r3, [r1, #16]
 80091a2:	b973      	cbnz	r3, 80091c2 <_svfiprintf_r+0x36>
 80091a4:	2140      	movs	r1, #64	@ 0x40
 80091a6:	f7ff fb8f 	bl	80088c8 <_malloc_r>
 80091aa:	6028      	str	r0, [r5, #0]
 80091ac:	6128      	str	r0, [r5, #16]
 80091ae:	b930      	cbnz	r0, 80091be <_svfiprintf_r+0x32>
 80091b0:	230c      	movs	r3, #12
 80091b2:	603b      	str	r3, [r7, #0]
 80091b4:	f04f 30ff 	mov.w	r0, #4294967295
 80091b8:	b01d      	add	sp, #116	@ 0x74
 80091ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091be:	2340      	movs	r3, #64	@ 0x40
 80091c0:	616b      	str	r3, [r5, #20]
 80091c2:	2300      	movs	r3, #0
 80091c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80091c6:	2320      	movs	r3, #32
 80091c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80091cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80091d0:	2330      	movs	r3, #48	@ 0x30
 80091d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009370 <_svfiprintf_r+0x1e4>
 80091d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80091da:	f04f 0901 	mov.w	r9, #1
 80091de:	4623      	mov	r3, r4
 80091e0:	469a      	mov	sl, r3
 80091e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091e6:	b10a      	cbz	r2, 80091ec <_svfiprintf_r+0x60>
 80091e8:	2a25      	cmp	r2, #37	@ 0x25
 80091ea:	d1f9      	bne.n	80091e0 <_svfiprintf_r+0x54>
 80091ec:	ebba 0b04 	subs.w	fp, sl, r4
 80091f0:	d00b      	beq.n	800920a <_svfiprintf_r+0x7e>
 80091f2:	465b      	mov	r3, fp
 80091f4:	4622      	mov	r2, r4
 80091f6:	4629      	mov	r1, r5
 80091f8:	4638      	mov	r0, r7
 80091fa:	f7ff ff6b 	bl	80090d4 <__ssputs_r>
 80091fe:	3001      	adds	r0, #1
 8009200:	f000 80a7 	beq.w	8009352 <_svfiprintf_r+0x1c6>
 8009204:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009206:	445a      	add	r2, fp
 8009208:	9209      	str	r2, [sp, #36]	@ 0x24
 800920a:	f89a 3000 	ldrb.w	r3, [sl]
 800920e:	2b00      	cmp	r3, #0
 8009210:	f000 809f 	beq.w	8009352 <_svfiprintf_r+0x1c6>
 8009214:	2300      	movs	r3, #0
 8009216:	f04f 32ff 	mov.w	r2, #4294967295
 800921a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800921e:	f10a 0a01 	add.w	sl, sl, #1
 8009222:	9304      	str	r3, [sp, #16]
 8009224:	9307      	str	r3, [sp, #28]
 8009226:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800922a:	931a      	str	r3, [sp, #104]	@ 0x68
 800922c:	4654      	mov	r4, sl
 800922e:	2205      	movs	r2, #5
 8009230:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009234:	484e      	ldr	r0, [pc, #312]	@ (8009370 <_svfiprintf_r+0x1e4>)
 8009236:	f7f6 ffeb 	bl	8000210 <memchr>
 800923a:	9a04      	ldr	r2, [sp, #16]
 800923c:	b9d8      	cbnz	r0, 8009276 <_svfiprintf_r+0xea>
 800923e:	06d0      	lsls	r0, r2, #27
 8009240:	bf44      	itt	mi
 8009242:	2320      	movmi	r3, #32
 8009244:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009248:	0711      	lsls	r1, r2, #28
 800924a:	bf44      	itt	mi
 800924c:	232b      	movmi	r3, #43	@ 0x2b
 800924e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009252:	f89a 3000 	ldrb.w	r3, [sl]
 8009256:	2b2a      	cmp	r3, #42	@ 0x2a
 8009258:	d015      	beq.n	8009286 <_svfiprintf_r+0xfa>
 800925a:	9a07      	ldr	r2, [sp, #28]
 800925c:	4654      	mov	r4, sl
 800925e:	2000      	movs	r0, #0
 8009260:	f04f 0c0a 	mov.w	ip, #10
 8009264:	4621      	mov	r1, r4
 8009266:	f811 3b01 	ldrb.w	r3, [r1], #1
 800926a:	3b30      	subs	r3, #48	@ 0x30
 800926c:	2b09      	cmp	r3, #9
 800926e:	d94b      	bls.n	8009308 <_svfiprintf_r+0x17c>
 8009270:	b1b0      	cbz	r0, 80092a0 <_svfiprintf_r+0x114>
 8009272:	9207      	str	r2, [sp, #28]
 8009274:	e014      	b.n	80092a0 <_svfiprintf_r+0x114>
 8009276:	eba0 0308 	sub.w	r3, r0, r8
 800927a:	fa09 f303 	lsl.w	r3, r9, r3
 800927e:	4313      	orrs	r3, r2
 8009280:	9304      	str	r3, [sp, #16]
 8009282:	46a2      	mov	sl, r4
 8009284:	e7d2      	b.n	800922c <_svfiprintf_r+0xa0>
 8009286:	9b03      	ldr	r3, [sp, #12]
 8009288:	1d19      	adds	r1, r3, #4
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	9103      	str	r1, [sp, #12]
 800928e:	2b00      	cmp	r3, #0
 8009290:	bfbb      	ittet	lt
 8009292:	425b      	neglt	r3, r3
 8009294:	f042 0202 	orrlt.w	r2, r2, #2
 8009298:	9307      	strge	r3, [sp, #28]
 800929a:	9307      	strlt	r3, [sp, #28]
 800929c:	bfb8      	it	lt
 800929e:	9204      	strlt	r2, [sp, #16]
 80092a0:	7823      	ldrb	r3, [r4, #0]
 80092a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80092a4:	d10a      	bne.n	80092bc <_svfiprintf_r+0x130>
 80092a6:	7863      	ldrb	r3, [r4, #1]
 80092a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80092aa:	d132      	bne.n	8009312 <_svfiprintf_r+0x186>
 80092ac:	9b03      	ldr	r3, [sp, #12]
 80092ae:	1d1a      	adds	r2, r3, #4
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	9203      	str	r2, [sp, #12]
 80092b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80092b8:	3402      	adds	r4, #2
 80092ba:	9305      	str	r3, [sp, #20]
 80092bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009380 <_svfiprintf_r+0x1f4>
 80092c0:	7821      	ldrb	r1, [r4, #0]
 80092c2:	2203      	movs	r2, #3
 80092c4:	4650      	mov	r0, sl
 80092c6:	f7f6 ffa3 	bl	8000210 <memchr>
 80092ca:	b138      	cbz	r0, 80092dc <_svfiprintf_r+0x150>
 80092cc:	9b04      	ldr	r3, [sp, #16]
 80092ce:	eba0 000a 	sub.w	r0, r0, sl
 80092d2:	2240      	movs	r2, #64	@ 0x40
 80092d4:	4082      	lsls	r2, r0
 80092d6:	4313      	orrs	r3, r2
 80092d8:	3401      	adds	r4, #1
 80092da:	9304      	str	r3, [sp, #16]
 80092dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092e0:	4824      	ldr	r0, [pc, #144]	@ (8009374 <_svfiprintf_r+0x1e8>)
 80092e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80092e6:	2206      	movs	r2, #6
 80092e8:	f7f6 ff92 	bl	8000210 <memchr>
 80092ec:	2800      	cmp	r0, #0
 80092ee:	d036      	beq.n	800935e <_svfiprintf_r+0x1d2>
 80092f0:	4b21      	ldr	r3, [pc, #132]	@ (8009378 <_svfiprintf_r+0x1ec>)
 80092f2:	bb1b      	cbnz	r3, 800933c <_svfiprintf_r+0x1b0>
 80092f4:	9b03      	ldr	r3, [sp, #12]
 80092f6:	3307      	adds	r3, #7
 80092f8:	f023 0307 	bic.w	r3, r3, #7
 80092fc:	3308      	adds	r3, #8
 80092fe:	9303      	str	r3, [sp, #12]
 8009300:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009302:	4433      	add	r3, r6
 8009304:	9309      	str	r3, [sp, #36]	@ 0x24
 8009306:	e76a      	b.n	80091de <_svfiprintf_r+0x52>
 8009308:	fb0c 3202 	mla	r2, ip, r2, r3
 800930c:	460c      	mov	r4, r1
 800930e:	2001      	movs	r0, #1
 8009310:	e7a8      	b.n	8009264 <_svfiprintf_r+0xd8>
 8009312:	2300      	movs	r3, #0
 8009314:	3401      	adds	r4, #1
 8009316:	9305      	str	r3, [sp, #20]
 8009318:	4619      	mov	r1, r3
 800931a:	f04f 0c0a 	mov.w	ip, #10
 800931e:	4620      	mov	r0, r4
 8009320:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009324:	3a30      	subs	r2, #48	@ 0x30
 8009326:	2a09      	cmp	r2, #9
 8009328:	d903      	bls.n	8009332 <_svfiprintf_r+0x1a6>
 800932a:	2b00      	cmp	r3, #0
 800932c:	d0c6      	beq.n	80092bc <_svfiprintf_r+0x130>
 800932e:	9105      	str	r1, [sp, #20]
 8009330:	e7c4      	b.n	80092bc <_svfiprintf_r+0x130>
 8009332:	fb0c 2101 	mla	r1, ip, r1, r2
 8009336:	4604      	mov	r4, r0
 8009338:	2301      	movs	r3, #1
 800933a:	e7f0      	b.n	800931e <_svfiprintf_r+0x192>
 800933c:	ab03      	add	r3, sp, #12
 800933e:	9300      	str	r3, [sp, #0]
 8009340:	462a      	mov	r2, r5
 8009342:	4b0e      	ldr	r3, [pc, #56]	@ (800937c <_svfiprintf_r+0x1f0>)
 8009344:	a904      	add	r1, sp, #16
 8009346:	4638      	mov	r0, r7
 8009348:	f7fd fd7a 	bl	8006e40 <_printf_float>
 800934c:	1c42      	adds	r2, r0, #1
 800934e:	4606      	mov	r6, r0
 8009350:	d1d6      	bne.n	8009300 <_svfiprintf_r+0x174>
 8009352:	89ab      	ldrh	r3, [r5, #12]
 8009354:	065b      	lsls	r3, r3, #25
 8009356:	f53f af2d 	bmi.w	80091b4 <_svfiprintf_r+0x28>
 800935a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800935c:	e72c      	b.n	80091b8 <_svfiprintf_r+0x2c>
 800935e:	ab03      	add	r3, sp, #12
 8009360:	9300      	str	r3, [sp, #0]
 8009362:	462a      	mov	r2, r5
 8009364:	4b05      	ldr	r3, [pc, #20]	@ (800937c <_svfiprintf_r+0x1f0>)
 8009366:	a904      	add	r1, sp, #16
 8009368:	4638      	mov	r0, r7
 800936a:	f7fe f801 	bl	8007370 <_printf_i>
 800936e:	e7ed      	b.n	800934c <_svfiprintf_r+0x1c0>
 8009370:	0800a14e 	.word	0x0800a14e
 8009374:	0800a158 	.word	0x0800a158
 8009378:	08006e41 	.word	0x08006e41
 800937c:	080090d5 	.word	0x080090d5
 8009380:	0800a154 	.word	0x0800a154

08009384 <__sfputc_r>:
 8009384:	6893      	ldr	r3, [r2, #8]
 8009386:	3b01      	subs	r3, #1
 8009388:	2b00      	cmp	r3, #0
 800938a:	b410      	push	{r4}
 800938c:	6093      	str	r3, [r2, #8]
 800938e:	da08      	bge.n	80093a2 <__sfputc_r+0x1e>
 8009390:	6994      	ldr	r4, [r2, #24]
 8009392:	42a3      	cmp	r3, r4
 8009394:	db01      	blt.n	800939a <__sfputc_r+0x16>
 8009396:	290a      	cmp	r1, #10
 8009398:	d103      	bne.n	80093a2 <__sfputc_r+0x1e>
 800939a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800939e:	f7fe bab0 	b.w	8007902 <__swbuf_r>
 80093a2:	6813      	ldr	r3, [r2, #0]
 80093a4:	1c58      	adds	r0, r3, #1
 80093a6:	6010      	str	r0, [r2, #0]
 80093a8:	7019      	strb	r1, [r3, #0]
 80093aa:	4608      	mov	r0, r1
 80093ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093b0:	4770      	bx	lr

080093b2 <__sfputs_r>:
 80093b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b4:	4606      	mov	r6, r0
 80093b6:	460f      	mov	r7, r1
 80093b8:	4614      	mov	r4, r2
 80093ba:	18d5      	adds	r5, r2, r3
 80093bc:	42ac      	cmp	r4, r5
 80093be:	d101      	bne.n	80093c4 <__sfputs_r+0x12>
 80093c0:	2000      	movs	r0, #0
 80093c2:	e007      	b.n	80093d4 <__sfputs_r+0x22>
 80093c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093c8:	463a      	mov	r2, r7
 80093ca:	4630      	mov	r0, r6
 80093cc:	f7ff ffda 	bl	8009384 <__sfputc_r>
 80093d0:	1c43      	adds	r3, r0, #1
 80093d2:	d1f3      	bne.n	80093bc <__sfputs_r+0xa>
 80093d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093d8 <_vfiprintf_r>:
 80093d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093dc:	460d      	mov	r5, r1
 80093de:	b09d      	sub	sp, #116	@ 0x74
 80093e0:	4614      	mov	r4, r2
 80093e2:	4698      	mov	r8, r3
 80093e4:	4606      	mov	r6, r0
 80093e6:	b118      	cbz	r0, 80093f0 <_vfiprintf_r+0x18>
 80093e8:	6a03      	ldr	r3, [r0, #32]
 80093ea:	b90b      	cbnz	r3, 80093f0 <_vfiprintf_r+0x18>
 80093ec:	f7fe f96a 	bl	80076c4 <__sinit>
 80093f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093f2:	07d9      	lsls	r1, r3, #31
 80093f4:	d405      	bmi.n	8009402 <_vfiprintf_r+0x2a>
 80093f6:	89ab      	ldrh	r3, [r5, #12]
 80093f8:	059a      	lsls	r2, r3, #22
 80093fa:	d402      	bmi.n	8009402 <_vfiprintf_r+0x2a>
 80093fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093fe:	f7fe fb92 	bl	8007b26 <__retarget_lock_acquire_recursive>
 8009402:	89ab      	ldrh	r3, [r5, #12]
 8009404:	071b      	lsls	r3, r3, #28
 8009406:	d501      	bpl.n	800940c <_vfiprintf_r+0x34>
 8009408:	692b      	ldr	r3, [r5, #16]
 800940a:	b99b      	cbnz	r3, 8009434 <_vfiprintf_r+0x5c>
 800940c:	4629      	mov	r1, r5
 800940e:	4630      	mov	r0, r6
 8009410:	f7fe fab6 	bl	8007980 <__swsetup_r>
 8009414:	b170      	cbz	r0, 8009434 <_vfiprintf_r+0x5c>
 8009416:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009418:	07dc      	lsls	r4, r3, #31
 800941a:	d504      	bpl.n	8009426 <_vfiprintf_r+0x4e>
 800941c:	f04f 30ff 	mov.w	r0, #4294967295
 8009420:	b01d      	add	sp, #116	@ 0x74
 8009422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009426:	89ab      	ldrh	r3, [r5, #12]
 8009428:	0598      	lsls	r0, r3, #22
 800942a:	d4f7      	bmi.n	800941c <_vfiprintf_r+0x44>
 800942c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800942e:	f7fe fb7b 	bl	8007b28 <__retarget_lock_release_recursive>
 8009432:	e7f3      	b.n	800941c <_vfiprintf_r+0x44>
 8009434:	2300      	movs	r3, #0
 8009436:	9309      	str	r3, [sp, #36]	@ 0x24
 8009438:	2320      	movs	r3, #32
 800943a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800943e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009442:	2330      	movs	r3, #48	@ 0x30
 8009444:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80095f4 <_vfiprintf_r+0x21c>
 8009448:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800944c:	f04f 0901 	mov.w	r9, #1
 8009450:	4623      	mov	r3, r4
 8009452:	469a      	mov	sl, r3
 8009454:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009458:	b10a      	cbz	r2, 800945e <_vfiprintf_r+0x86>
 800945a:	2a25      	cmp	r2, #37	@ 0x25
 800945c:	d1f9      	bne.n	8009452 <_vfiprintf_r+0x7a>
 800945e:	ebba 0b04 	subs.w	fp, sl, r4
 8009462:	d00b      	beq.n	800947c <_vfiprintf_r+0xa4>
 8009464:	465b      	mov	r3, fp
 8009466:	4622      	mov	r2, r4
 8009468:	4629      	mov	r1, r5
 800946a:	4630      	mov	r0, r6
 800946c:	f7ff ffa1 	bl	80093b2 <__sfputs_r>
 8009470:	3001      	adds	r0, #1
 8009472:	f000 80a7 	beq.w	80095c4 <_vfiprintf_r+0x1ec>
 8009476:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009478:	445a      	add	r2, fp
 800947a:	9209      	str	r2, [sp, #36]	@ 0x24
 800947c:	f89a 3000 	ldrb.w	r3, [sl]
 8009480:	2b00      	cmp	r3, #0
 8009482:	f000 809f 	beq.w	80095c4 <_vfiprintf_r+0x1ec>
 8009486:	2300      	movs	r3, #0
 8009488:	f04f 32ff 	mov.w	r2, #4294967295
 800948c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009490:	f10a 0a01 	add.w	sl, sl, #1
 8009494:	9304      	str	r3, [sp, #16]
 8009496:	9307      	str	r3, [sp, #28]
 8009498:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800949c:	931a      	str	r3, [sp, #104]	@ 0x68
 800949e:	4654      	mov	r4, sl
 80094a0:	2205      	movs	r2, #5
 80094a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094a6:	4853      	ldr	r0, [pc, #332]	@ (80095f4 <_vfiprintf_r+0x21c>)
 80094a8:	f7f6 feb2 	bl	8000210 <memchr>
 80094ac:	9a04      	ldr	r2, [sp, #16]
 80094ae:	b9d8      	cbnz	r0, 80094e8 <_vfiprintf_r+0x110>
 80094b0:	06d1      	lsls	r1, r2, #27
 80094b2:	bf44      	itt	mi
 80094b4:	2320      	movmi	r3, #32
 80094b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094ba:	0713      	lsls	r3, r2, #28
 80094bc:	bf44      	itt	mi
 80094be:	232b      	movmi	r3, #43	@ 0x2b
 80094c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094c4:	f89a 3000 	ldrb.w	r3, [sl]
 80094c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80094ca:	d015      	beq.n	80094f8 <_vfiprintf_r+0x120>
 80094cc:	9a07      	ldr	r2, [sp, #28]
 80094ce:	4654      	mov	r4, sl
 80094d0:	2000      	movs	r0, #0
 80094d2:	f04f 0c0a 	mov.w	ip, #10
 80094d6:	4621      	mov	r1, r4
 80094d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094dc:	3b30      	subs	r3, #48	@ 0x30
 80094de:	2b09      	cmp	r3, #9
 80094e0:	d94b      	bls.n	800957a <_vfiprintf_r+0x1a2>
 80094e2:	b1b0      	cbz	r0, 8009512 <_vfiprintf_r+0x13a>
 80094e4:	9207      	str	r2, [sp, #28]
 80094e6:	e014      	b.n	8009512 <_vfiprintf_r+0x13a>
 80094e8:	eba0 0308 	sub.w	r3, r0, r8
 80094ec:	fa09 f303 	lsl.w	r3, r9, r3
 80094f0:	4313      	orrs	r3, r2
 80094f2:	9304      	str	r3, [sp, #16]
 80094f4:	46a2      	mov	sl, r4
 80094f6:	e7d2      	b.n	800949e <_vfiprintf_r+0xc6>
 80094f8:	9b03      	ldr	r3, [sp, #12]
 80094fa:	1d19      	adds	r1, r3, #4
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	9103      	str	r1, [sp, #12]
 8009500:	2b00      	cmp	r3, #0
 8009502:	bfbb      	ittet	lt
 8009504:	425b      	neglt	r3, r3
 8009506:	f042 0202 	orrlt.w	r2, r2, #2
 800950a:	9307      	strge	r3, [sp, #28]
 800950c:	9307      	strlt	r3, [sp, #28]
 800950e:	bfb8      	it	lt
 8009510:	9204      	strlt	r2, [sp, #16]
 8009512:	7823      	ldrb	r3, [r4, #0]
 8009514:	2b2e      	cmp	r3, #46	@ 0x2e
 8009516:	d10a      	bne.n	800952e <_vfiprintf_r+0x156>
 8009518:	7863      	ldrb	r3, [r4, #1]
 800951a:	2b2a      	cmp	r3, #42	@ 0x2a
 800951c:	d132      	bne.n	8009584 <_vfiprintf_r+0x1ac>
 800951e:	9b03      	ldr	r3, [sp, #12]
 8009520:	1d1a      	adds	r2, r3, #4
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	9203      	str	r2, [sp, #12]
 8009526:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800952a:	3402      	adds	r4, #2
 800952c:	9305      	str	r3, [sp, #20]
 800952e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009604 <_vfiprintf_r+0x22c>
 8009532:	7821      	ldrb	r1, [r4, #0]
 8009534:	2203      	movs	r2, #3
 8009536:	4650      	mov	r0, sl
 8009538:	f7f6 fe6a 	bl	8000210 <memchr>
 800953c:	b138      	cbz	r0, 800954e <_vfiprintf_r+0x176>
 800953e:	9b04      	ldr	r3, [sp, #16]
 8009540:	eba0 000a 	sub.w	r0, r0, sl
 8009544:	2240      	movs	r2, #64	@ 0x40
 8009546:	4082      	lsls	r2, r0
 8009548:	4313      	orrs	r3, r2
 800954a:	3401      	adds	r4, #1
 800954c:	9304      	str	r3, [sp, #16]
 800954e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009552:	4829      	ldr	r0, [pc, #164]	@ (80095f8 <_vfiprintf_r+0x220>)
 8009554:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009558:	2206      	movs	r2, #6
 800955a:	f7f6 fe59 	bl	8000210 <memchr>
 800955e:	2800      	cmp	r0, #0
 8009560:	d03f      	beq.n	80095e2 <_vfiprintf_r+0x20a>
 8009562:	4b26      	ldr	r3, [pc, #152]	@ (80095fc <_vfiprintf_r+0x224>)
 8009564:	bb1b      	cbnz	r3, 80095ae <_vfiprintf_r+0x1d6>
 8009566:	9b03      	ldr	r3, [sp, #12]
 8009568:	3307      	adds	r3, #7
 800956a:	f023 0307 	bic.w	r3, r3, #7
 800956e:	3308      	adds	r3, #8
 8009570:	9303      	str	r3, [sp, #12]
 8009572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009574:	443b      	add	r3, r7
 8009576:	9309      	str	r3, [sp, #36]	@ 0x24
 8009578:	e76a      	b.n	8009450 <_vfiprintf_r+0x78>
 800957a:	fb0c 3202 	mla	r2, ip, r2, r3
 800957e:	460c      	mov	r4, r1
 8009580:	2001      	movs	r0, #1
 8009582:	e7a8      	b.n	80094d6 <_vfiprintf_r+0xfe>
 8009584:	2300      	movs	r3, #0
 8009586:	3401      	adds	r4, #1
 8009588:	9305      	str	r3, [sp, #20]
 800958a:	4619      	mov	r1, r3
 800958c:	f04f 0c0a 	mov.w	ip, #10
 8009590:	4620      	mov	r0, r4
 8009592:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009596:	3a30      	subs	r2, #48	@ 0x30
 8009598:	2a09      	cmp	r2, #9
 800959a:	d903      	bls.n	80095a4 <_vfiprintf_r+0x1cc>
 800959c:	2b00      	cmp	r3, #0
 800959e:	d0c6      	beq.n	800952e <_vfiprintf_r+0x156>
 80095a0:	9105      	str	r1, [sp, #20]
 80095a2:	e7c4      	b.n	800952e <_vfiprintf_r+0x156>
 80095a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80095a8:	4604      	mov	r4, r0
 80095aa:	2301      	movs	r3, #1
 80095ac:	e7f0      	b.n	8009590 <_vfiprintf_r+0x1b8>
 80095ae:	ab03      	add	r3, sp, #12
 80095b0:	9300      	str	r3, [sp, #0]
 80095b2:	462a      	mov	r2, r5
 80095b4:	4b12      	ldr	r3, [pc, #72]	@ (8009600 <_vfiprintf_r+0x228>)
 80095b6:	a904      	add	r1, sp, #16
 80095b8:	4630      	mov	r0, r6
 80095ba:	f7fd fc41 	bl	8006e40 <_printf_float>
 80095be:	4607      	mov	r7, r0
 80095c0:	1c78      	adds	r0, r7, #1
 80095c2:	d1d6      	bne.n	8009572 <_vfiprintf_r+0x19a>
 80095c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80095c6:	07d9      	lsls	r1, r3, #31
 80095c8:	d405      	bmi.n	80095d6 <_vfiprintf_r+0x1fe>
 80095ca:	89ab      	ldrh	r3, [r5, #12]
 80095cc:	059a      	lsls	r2, r3, #22
 80095ce:	d402      	bmi.n	80095d6 <_vfiprintf_r+0x1fe>
 80095d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80095d2:	f7fe faa9 	bl	8007b28 <__retarget_lock_release_recursive>
 80095d6:	89ab      	ldrh	r3, [r5, #12]
 80095d8:	065b      	lsls	r3, r3, #25
 80095da:	f53f af1f 	bmi.w	800941c <_vfiprintf_r+0x44>
 80095de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095e0:	e71e      	b.n	8009420 <_vfiprintf_r+0x48>
 80095e2:	ab03      	add	r3, sp, #12
 80095e4:	9300      	str	r3, [sp, #0]
 80095e6:	462a      	mov	r2, r5
 80095e8:	4b05      	ldr	r3, [pc, #20]	@ (8009600 <_vfiprintf_r+0x228>)
 80095ea:	a904      	add	r1, sp, #16
 80095ec:	4630      	mov	r0, r6
 80095ee:	f7fd febf 	bl	8007370 <_printf_i>
 80095f2:	e7e4      	b.n	80095be <_vfiprintf_r+0x1e6>
 80095f4:	0800a14e 	.word	0x0800a14e
 80095f8:	0800a158 	.word	0x0800a158
 80095fc:	08006e41 	.word	0x08006e41
 8009600:	080093b3 	.word	0x080093b3
 8009604:	0800a154 	.word	0x0800a154

08009608 <__sflush_r>:
 8009608:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800960c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009610:	0716      	lsls	r6, r2, #28
 8009612:	4605      	mov	r5, r0
 8009614:	460c      	mov	r4, r1
 8009616:	d454      	bmi.n	80096c2 <__sflush_r+0xba>
 8009618:	684b      	ldr	r3, [r1, #4]
 800961a:	2b00      	cmp	r3, #0
 800961c:	dc02      	bgt.n	8009624 <__sflush_r+0x1c>
 800961e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009620:	2b00      	cmp	r3, #0
 8009622:	dd48      	ble.n	80096b6 <__sflush_r+0xae>
 8009624:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009626:	2e00      	cmp	r6, #0
 8009628:	d045      	beq.n	80096b6 <__sflush_r+0xae>
 800962a:	2300      	movs	r3, #0
 800962c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009630:	682f      	ldr	r7, [r5, #0]
 8009632:	6a21      	ldr	r1, [r4, #32]
 8009634:	602b      	str	r3, [r5, #0]
 8009636:	d030      	beq.n	800969a <__sflush_r+0x92>
 8009638:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800963a:	89a3      	ldrh	r3, [r4, #12]
 800963c:	0759      	lsls	r1, r3, #29
 800963e:	d505      	bpl.n	800964c <__sflush_r+0x44>
 8009640:	6863      	ldr	r3, [r4, #4]
 8009642:	1ad2      	subs	r2, r2, r3
 8009644:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009646:	b10b      	cbz	r3, 800964c <__sflush_r+0x44>
 8009648:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800964a:	1ad2      	subs	r2, r2, r3
 800964c:	2300      	movs	r3, #0
 800964e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009650:	6a21      	ldr	r1, [r4, #32]
 8009652:	4628      	mov	r0, r5
 8009654:	47b0      	blx	r6
 8009656:	1c43      	adds	r3, r0, #1
 8009658:	89a3      	ldrh	r3, [r4, #12]
 800965a:	d106      	bne.n	800966a <__sflush_r+0x62>
 800965c:	6829      	ldr	r1, [r5, #0]
 800965e:	291d      	cmp	r1, #29
 8009660:	d82b      	bhi.n	80096ba <__sflush_r+0xb2>
 8009662:	4a2a      	ldr	r2, [pc, #168]	@ (800970c <__sflush_r+0x104>)
 8009664:	40ca      	lsrs	r2, r1
 8009666:	07d6      	lsls	r6, r2, #31
 8009668:	d527      	bpl.n	80096ba <__sflush_r+0xb2>
 800966a:	2200      	movs	r2, #0
 800966c:	6062      	str	r2, [r4, #4]
 800966e:	04d9      	lsls	r1, r3, #19
 8009670:	6922      	ldr	r2, [r4, #16]
 8009672:	6022      	str	r2, [r4, #0]
 8009674:	d504      	bpl.n	8009680 <__sflush_r+0x78>
 8009676:	1c42      	adds	r2, r0, #1
 8009678:	d101      	bne.n	800967e <__sflush_r+0x76>
 800967a:	682b      	ldr	r3, [r5, #0]
 800967c:	b903      	cbnz	r3, 8009680 <__sflush_r+0x78>
 800967e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009680:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009682:	602f      	str	r7, [r5, #0]
 8009684:	b1b9      	cbz	r1, 80096b6 <__sflush_r+0xae>
 8009686:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800968a:	4299      	cmp	r1, r3
 800968c:	d002      	beq.n	8009694 <__sflush_r+0x8c>
 800968e:	4628      	mov	r0, r5
 8009690:	f7ff f8a6 	bl	80087e0 <_free_r>
 8009694:	2300      	movs	r3, #0
 8009696:	6363      	str	r3, [r4, #52]	@ 0x34
 8009698:	e00d      	b.n	80096b6 <__sflush_r+0xae>
 800969a:	2301      	movs	r3, #1
 800969c:	4628      	mov	r0, r5
 800969e:	47b0      	blx	r6
 80096a0:	4602      	mov	r2, r0
 80096a2:	1c50      	adds	r0, r2, #1
 80096a4:	d1c9      	bne.n	800963a <__sflush_r+0x32>
 80096a6:	682b      	ldr	r3, [r5, #0]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d0c6      	beq.n	800963a <__sflush_r+0x32>
 80096ac:	2b1d      	cmp	r3, #29
 80096ae:	d001      	beq.n	80096b4 <__sflush_r+0xac>
 80096b0:	2b16      	cmp	r3, #22
 80096b2:	d11e      	bne.n	80096f2 <__sflush_r+0xea>
 80096b4:	602f      	str	r7, [r5, #0]
 80096b6:	2000      	movs	r0, #0
 80096b8:	e022      	b.n	8009700 <__sflush_r+0xf8>
 80096ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096be:	b21b      	sxth	r3, r3
 80096c0:	e01b      	b.n	80096fa <__sflush_r+0xf2>
 80096c2:	690f      	ldr	r7, [r1, #16]
 80096c4:	2f00      	cmp	r7, #0
 80096c6:	d0f6      	beq.n	80096b6 <__sflush_r+0xae>
 80096c8:	0793      	lsls	r3, r2, #30
 80096ca:	680e      	ldr	r6, [r1, #0]
 80096cc:	bf08      	it	eq
 80096ce:	694b      	ldreq	r3, [r1, #20]
 80096d0:	600f      	str	r7, [r1, #0]
 80096d2:	bf18      	it	ne
 80096d4:	2300      	movne	r3, #0
 80096d6:	eba6 0807 	sub.w	r8, r6, r7
 80096da:	608b      	str	r3, [r1, #8]
 80096dc:	f1b8 0f00 	cmp.w	r8, #0
 80096e0:	dde9      	ble.n	80096b6 <__sflush_r+0xae>
 80096e2:	6a21      	ldr	r1, [r4, #32]
 80096e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80096e6:	4643      	mov	r3, r8
 80096e8:	463a      	mov	r2, r7
 80096ea:	4628      	mov	r0, r5
 80096ec:	47b0      	blx	r6
 80096ee:	2800      	cmp	r0, #0
 80096f0:	dc08      	bgt.n	8009704 <__sflush_r+0xfc>
 80096f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096fa:	81a3      	strh	r3, [r4, #12]
 80096fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009704:	4407      	add	r7, r0
 8009706:	eba8 0800 	sub.w	r8, r8, r0
 800970a:	e7e7      	b.n	80096dc <__sflush_r+0xd4>
 800970c:	20400001 	.word	0x20400001

08009710 <_fflush_r>:
 8009710:	b538      	push	{r3, r4, r5, lr}
 8009712:	690b      	ldr	r3, [r1, #16]
 8009714:	4605      	mov	r5, r0
 8009716:	460c      	mov	r4, r1
 8009718:	b913      	cbnz	r3, 8009720 <_fflush_r+0x10>
 800971a:	2500      	movs	r5, #0
 800971c:	4628      	mov	r0, r5
 800971e:	bd38      	pop	{r3, r4, r5, pc}
 8009720:	b118      	cbz	r0, 800972a <_fflush_r+0x1a>
 8009722:	6a03      	ldr	r3, [r0, #32]
 8009724:	b90b      	cbnz	r3, 800972a <_fflush_r+0x1a>
 8009726:	f7fd ffcd 	bl	80076c4 <__sinit>
 800972a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d0f3      	beq.n	800971a <_fflush_r+0xa>
 8009732:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009734:	07d0      	lsls	r0, r2, #31
 8009736:	d404      	bmi.n	8009742 <_fflush_r+0x32>
 8009738:	0599      	lsls	r1, r3, #22
 800973a:	d402      	bmi.n	8009742 <_fflush_r+0x32>
 800973c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800973e:	f7fe f9f2 	bl	8007b26 <__retarget_lock_acquire_recursive>
 8009742:	4628      	mov	r0, r5
 8009744:	4621      	mov	r1, r4
 8009746:	f7ff ff5f 	bl	8009608 <__sflush_r>
 800974a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800974c:	07da      	lsls	r2, r3, #31
 800974e:	4605      	mov	r5, r0
 8009750:	d4e4      	bmi.n	800971c <_fflush_r+0xc>
 8009752:	89a3      	ldrh	r3, [r4, #12]
 8009754:	059b      	lsls	r3, r3, #22
 8009756:	d4e1      	bmi.n	800971c <_fflush_r+0xc>
 8009758:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800975a:	f7fe f9e5 	bl	8007b28 <__retarget_lock_release_recursive>
 800975e:	e7dd      	b.n	800971c <_fflush_r+0xc>

08009760 <__swhatbuf_r>:
 8009760:	b570      	push	{r4, r5, r6, lr}
 8009762:	460c      	mov	r4, r1
 8009764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009768:	2900      	cmp	r1, #0
 800976a:	b096      	sub	sp, #88	@ 0x58
 800976c:	4615      	mov	r5, r2
 800976e:	461e      	mov	r6, r3
 8009770:	da0d      	bge.n	800978e <__swhatbuf_r+0x2e>
 8009772:	89a3      	ldrh	r3, [r4, #12]
 8009774:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009778:	f04f 0100 	mov.w	r1, #0
 800977c:	bf14      	ite	ne
 800977e:	2340      	movne	r3, #64	@ 0x40
 8009780:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009784:	2000      	movs	r0, #0
 8009786:	6031      	str	r1, [r6, #0]
 8009788:	602b      	str	r3, [r5, #0]
 800978a:	b016      	add	sp, #88	@ 0x58
 800978c:	bd70      	pop	{r4, r5, r6, pc}
 800978e:	466a      	mov	r2, sp
 8009790:	f000 f862 	bl	8009858 <_fstat_r>
 8009794:	2800      	cmp	r0, #0
 8009796:	dbec      	blt.n	8009772 <__swhatbuf_r+0x12>
 8009798:	9901      	ldr	r1, [sp, #4]
 800979a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800979e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80097a2:	4259      	negs	r1, r3
 80097a4:	4159      	adcs	r1, r3
 80097a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80097aa:	e7eb      	b.n	8009784 <__swhatbuf_r+0x24>

080097ac <__smakebuf_r>:
 80097ac:	898b      	ldrh	r3, [r1, #12]
 80097ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097b0:	079d      	lsls	r5, r3, #30
 80097b2:	4606      	mov	r6, r0
 80097b4:	460c      	mov	r4, r1
 80097b6:	d507      	bpl.n	80097c8 <__smakebuf_r+0x1c>
 80097b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80097bc:	6023      	str	r3, [r4, #0]
 80097be:	6123      	str	r3, [r4, #16]
 80097c0:	2301      	movs	r3, #1
 80097c2:	6163      	str	r3, [r4, #20]
 80097c4:	b003      	add	sp, #12
 80097c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097c8:	ab01      	add	r3, sp, #4
 80097ca:	466a      	mov	r2, sp
 80097cc:	f7ff ffc8 	bl	8009760 <__swhatbuf_r>
 80097d0:	9f00      	ldr	r7, [sp, #0]
 80097d2:	4605      	mov	r5, r0
 80097d4:	4639      	mov	r1, r7
 80097d6:	4630      	mov	r0, r6
 80097d8:	f7ff f876 	bl	80088c8 <_malloc_r>
 80097dc:	b948      	cbnz	r0, 80097f2 <__smakebuf_r+0x46>
 80097de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097e2:	059a      	lsls	r2, r3, #22
 80097e4:	d4ee      	bmi.n	80097c4 <__smakebuf_r+0x18>
 80097e6:	f023 0303 	bic.w	r3, r3, #3
 80097ea:	f043 0302 	orr.w	r3, r3, #2
 80097ee:	81a3      	strh	r3, [r4, #12]
 80097f0:	e7e2      	b.n	80097b8 <__smakebuf_r+0xc>
 80097f2:	89a3      	ldrh	r3, [r4, #12]
 80097f4:	6020      	str	r0, [r4, #0]
 80097f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097fa:	81a3      	strh	r3, [r4, #12]
 80097fc:	9b01      	ldr	r3, [sp, #4]
 80097fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009802:	b15b      	cbz	r3, 800981c <__smakebuf_r+0x70>
 8009804:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009808:	4630      	mov	r0, r6
 800980a:	f000 f837 	bl	800987c <_isatty_r>
 800980e:	b128      	cbz	r0, 800981c <__smakebuf_r+0x70>
 8009810:	89a3      	ldrh	r3, [r4, #12]
 8009812:	f023 0303 	bic.w	r3, r3, #3
 8009816:	f043 0301 	orr.w	r3, r3, #1
 800981a:	81a3      	strh	r3, [r4, #12]
 800981c:	89a3      	ldrh	r3, [r4, #12]
 800981e:	431d      	orrs	r5, r3
 8009820:	81a5      	strh	r5, [r4, #12]
 8009822:	e7cf      	b.n	80097c4 <__smakebuf_r+0x18>

08009824 <memmove>:
 8009824:	4288      	cmp	r0, r1
 8009826:	b510      	push	{r4, lr}
 8009828:	eb01 0402 	add.w	r4, r1, r2
 800982c:	d902      	bls.n	8009834 <memmove+0x10>
 800982e:	4284      	cmp	r4, r0
 8009830:	4623      	mov	r3, r4
 8009832:	d807      	bhi.n	8009844 <memmove+0x20>
 8009834:	1e43      	subs	r3, r0, #1
 8009836:	42a1      	cmp	r1, r4
 8009838:	d008      	beq.n	800984c <memmove+0x28>
 800983a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800983e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009842:	e7f8      	b.n	8009836 <memmove+0x12>
 8009844:	4402      	add	r2, r0
 8009846:	4601      	mov	r1, r0
 8009848:	428a      	cmp	r2, r1
 800984a:	d100      	bne.n	800984e <memmove+0x2a>
 800984c:	bd10      	pop	{r4, pc}
 800984e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009852:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009856:	e7f7      	b.n	8009848 <memmove+0x24>

08009858 <_fstat_r>:
 8009858:	b538      	push	{r3, r4, r5, lr}
 800985a:	4d07      	ldr	r5, [pc, #28]	@ (8009878 <_fstat_r+0x20>)
 800985c:	2300      	movs	r3, #0
 800985e:	4604      	mov	r4, r0
 8009860:	4608      	mov	r0, r1
 8009862:	4611      	mov	r1, r2
 8009864:	602b      	str	r3, [r5, #0]
 8009866:	f7f8 fea4 	bl	80025b2 <_fstat>
 800986a:	1c43      	adds	r3, r0, #1
 800986c:	d102      	bne.n	8009874 <_fstat_r+0x1c>
 800986e:	682b      	ldr	r3, [r5, #0]
 8009870:	b103      	cbz	r3, 8009874 <_fstat_r+0x1c>
 8009872:	6023      	str	r3, [r4, #0]
 8009874:	bd38      	pop	{r3, r4, r5, pc}
 8009876:	bf00      	nop
 8009878:	200030e4 	.word	0x200030e4

0800987c <_isatty_r>:
 800987c:	b538      	push	{r3, r4, r5, lr}
 800987e:	4d06      	ldr	r5, [pc, #24]	@ (8009898 <_isatty_r+0x1c>)
 8009880:	2300      	movs	r3, #0
 8009882:	4604      	mov	r4, r0
 8009884:	4608      	mov	r0, r1
 8009886:	602b      	str	r3, [r5, #0]
 8009888:	f7f8 fea3 	bl	80025d2 <_isatty>
 800988c:	1c43      	adds	r3, r0, #1
 800988e:	d102      	bne.n	8009896 <_isatty_r+0x1a>
 8009890:	682b      	ldr	r3, [r5, #0]
 8009892:	b103      	cbz	r3, 8009896 <_isatty_r+0x1a>
 8009894:	6023      	str	r3, [r4, #0]
 8009896:	bd38      	pop	{r3, r4, r5, pc}
 8009898:	200030e4 	.word	0x200030e4

0800989c <_sbrk_r>:
 800989c:	b538      	push	{r3, r4, r5, lr}
 800989e:	4d06      	ldr	r5, [pc, #24]	@ (80098b8 <_sbrk_r+0x1c>)
 80098a0:	2300      	movs	r3, #0
 80098a2:	4604      	mov	r4, r0
 80098a4:	4608      	mov	r0, r1
 80098a6:	602b      	str	r3, [r5, #0]
 80098a8:	f7f8 feac 	bl	8002604 <_sbrk>
 80098ac:	1c43      	adds	r3, r0, #1
 80098ae:	d102      	bne.n	80098b6 <_sbrk_r+0x1a>
 80098b0:	682b      	ldr	r3, [r5, #0]
 80098b2:	b103      	cbz	r3, 80098b6 <_sbrk_r+0x1a>
 80098b4:	6023      	str	r3, [r4, #0]
 80098b6:	bd38      	pop	{r3, r4, r5, pc}
 80098b8:	200030e4 	.word	0x200030e4

080098bc <memcpy>:
 80098bc:	440a      	add	r2, r1
 80098be:	4291      	cmp	r1, r2
 80098c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80098c4:	d100      	bne.n	80098c8 <memcpy+0xc>
 80098c6:	4770      	bx	lr
 80098c8:	b510      	push	{r4, lr}
 80098ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098d2:	4291      	cmp	r1, r2
 80098d4:	d1f9      	bne.n	80098ca <memcpy+0xe>
 80098d6:	bd10      	pop	{r4, pc}

080098d8 <__assert_func>:
 80098d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80098da:	4614      	mov	r4, r2
 80098dc:	461a      	mov	r2, r3
 80098de:	4b09      	ldr	r3, [pc, #36]	@ (8009904 <__assert_func+0x2c>)
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	4605      	mov	r5, r0
 80098e4:	68d8      	ldr	r0, [r3, #12]
 80098e6:	b14c      	cbz	r4, 80098fc <__assert_func+0x24>
 80098e8:	4b07      	ldr	r3, [pc, #28]	@ (8009908 <__assert_func+0x30>)
 80098ea:	9100      	str	r1, [sp, #0]
 80098ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80098f0:	4906      	ldr	r1, [pc, #24]	@ (800990c <__assert_func+0x34>)
 80098f2:	462b      	mov	r3, r5
 80098f4:	f000 f870 	bl	80099d8 <fiprintf>
 80098f8:	f000 f880 	bl	80099fc <abort>
 80098fc:	4b04      	ldr	r3, [pc, #16]	@ (8009910 <__assert_func+0x38>)
 80098fe:	461c      	mov	r4, r3
 8009900:	e7f3      	b.n	80098ea <__assert_func+0x12>
 8009902:	bf00      	nop
 8009904:	2000002c 	.word	0x2000002c
 8009908:	0800a169 	.word	0x0800a169
 800990c:	0800a176 	.word	0x0800a176
 8009910:	0800a1a4 	.word	0x0800a1a4

08009914 <_calloc_r>:
 8009914:	b570      	push	{r4, r5, r6, lr}
 8009916:	fba1 5402 	umull	r5, r4, r1, r2
 800991a:	b934      	cbnz	r4, 800992a <_calloc_r+0x16>
 800991c:	4629      	mov	r1, r5
 800991e:	f7fe ffd3 	bl	80088c8 <_malloc_r>
 8009922:	4606      	mov	r6, r0
 8009924:	b928      	cbnz	r0, 8009932 <_calloc_r+0x1e>
 8009926:	4630      	mov	r0, r6
 8009928:	bd70      	pop	{r4, r5, r6, pc}
 800992a:	220c      	movs	r2, #12
 800992c:	6002      	str	r2, [r0, #0]
 800992e:	2600      	movs	r6, #0
 8009930:	e7f9      	b.n	8009926 <_calloc_r+0x12>
 8009932:	462a      	mov	r2, r5
 8009934:	4621      	mov	r1, r4
 8009936:	f7fe f879 	bl	8007a2c <memset>
 800993a:	e7f4      	b.n	8009926 <_calloc_r+0x12>

0800993c <__ascii_mbtowc>:
 800993c:	b082      	sub	sp, #8
 800993e:	b901      	cbnz	r1, 8009942 <__ascii_mbtowc+0x6>
 8009940:	a901      	add	r1, sp, #4
 8009942:	b142      	cbz	r2, 8009956 <__ascii_mbtowc+0x1a>
 8009944:	b14b      	cbz	r3, 800995a <__ascii_mbtowc+0x1e>
 8009946:	7813      	ldrb	r3, [r2, #0]
 8009948:	600b      	str	r3, [r1, #0]
 800994a:	7812      	ldrb	r2, [r2, #0]
 800994c:	1e10      	subs	r0, r2, #0
 800994e:	bf18      	it	ne
 8009950:	2001      	movne	r0, #1
 8009952:	b002      	add	sp, #8
 8009954:	4770      	bx	lr
 8009956:	4610      	mov	r0, r2
 8009958:	e7fb      	b.n	8009952 <__ascii_mbtowc+0x16>
 800995a:	f06f 0001 	mvn.w	r0, #1
 800995e:	e7f8      	b.n	8009952 <__ascii_mbtowc+0x16>

08009960 <_realloc_r>:
 8009960:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009964:	4607      	mov	r7, r0
 8009966:	4614      	mov	r4, r2
 8009968:	460d      	mov	r5, r1
 800996a:	b921      	cbnz	r1, 8009976 <_realloc_r+0x16>
 800996c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009970:	4611      	mov	r1, r2
 8009972:	f7fe bfa9 	b.w	80088c8 <_malloc_r>
 8009976:	b92a      	cbnz	r2, 8009984 <_realloc_r+0x24>
 8009978:	f7fe ff32 	bl	80087e0 <_free_r>
 800997c:	4625      	mov	r5, r4
 800997e:	4628      	mov	r0, r5
 8009980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009984:	f000 f841 	bl	8009a0a <_malloc_usable_size_r>
 8009988:	4284      	cmp	r4, r0
 800998a:	4606      	mov	r6, r0
 800998c:	d802      	bhi.n	8009994 <_realloc_r+0x34>
 800998e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009992:	d8f4      	bhi.n	800997e <_realloc_r+0x1e>
 8009994:	4621      	mov	r1, r4
 8009996:	4638      	mov	r0, r7
 8009998:	f7fe ff96 	bl	80088c8 <_malloc_r>
 800999c:	4680      	mov	r8, r0
 800999e:	b908      	cbnz	r0, 80099a4 <_realloc_r+0x44>
 80099a0:	4645      	mov	r5, r8
 80099a2:	e7ec      	b.n	800997e <_realloc_r+0x1e>
 80099a4:	42b4      	cmp	r4, r6
 80099a6:	4622      	mov	r2, r4
 80099a8:	4629      	mov	r1, r5
 80099aa:	bf28      	it	cs
 80099ac:	4632      	movcs	r2, r6
 80099ae:	f7ff ff85 	bl	80098bc <memcpy>
 80099b2:	4629      	mov	r1, r5
 80099b4:	4638      	mov	r0, r7
 80099b6:	f7fe ff13 	bl	80087e0 <_free_r>
 80099ba:	e7f1      	b.n	80099a0 <_realloc_r+0x40>

080099bc <__ascii_wctomb>:
 80099bc:	4603      	mov	r3, r0
 80099be:	4608      	mov	r0, r1
 80099c0:	b141      	cbz	r1, 80099d4 <__ascii_wctomb+0x18>
 80099c2:	2aff      	cmp	r2, #255	@ 0xff
 80099c4:	d904      	bls.n	80099d0 <__ascii_wctomb+0x14>
 80099c6:	228a      	movs	r2, #138	@ 0x8a
 80099c8:	601a      	str	r2, [r3, #0]
 80099ca:	f04f 30ff 	mov.w	r0, #4294967295
 80099ce:	4770      	bx	lr
 80099d0:	700a      	strb	r2, [r1, #0]
 80099d2:	2001      	movs	r0, #1
 80099d4:	4770      	bx	lr
	...

080099d8 <fiprintf>:
 80099d8:	b40e      	push	{r1, r2, r3}
 80099da:	b503      	push	{r0, r1, lr}
 80099dc:	4601      	mov	r1, r0
 80099de:	ab03      	add	r3, sp, #12
 80099e0:	4805      	ldr	r0, [pc, #20]	@ (80099f8 <fiprintf+0x20>)
 80099e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80099e6:	6800      	ldr	r0, [r0, #0]
 80099e8:	9301      	str	r3, [sp, #4]
 80099ea:	f7ff fcf5 	bl	80093d8 <_vfiprintf_r>
 80099ee:	b002      	add	sp, #8
 80099f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80099f4:	b003      	add	sp, #12
 80099f6:	4770      	bx	lr
 80099f8:	2000002c 	.word	0x2000002c

080099fc <abort>:
 80099fc:	b508      	push	{r3, lr}
 80099fe:	2006      	movs	r0, #6
 8009a00:	f000 f834 	bl	8009a6c <raise>
 8009a04:	2001      	movs	r0, #1
 8009a06:	f7f8 fda0 	bl	800254a <_exit>

08009a0a <_malloc_usable_size_r>:
 8009a0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a0e:	1f18      	subs	r0, r3, #4
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	bfbc      	itt	lt
 8009a14:	580b      	ldrlt	r3, [r1, r0]
 8009a16:	18c0      	addlt	r0, r0, r3
 8009a18:	4770      	bx	lr

08009a1a <_raise_r>:
 8009a1a:	291f      	cmp	r1, #31
 8009a1c:	b538      	push	{r3, r4, r5, lr}
 8009a1e:	4605      	mov	r5, r0
 8009a20:	460c      	mov	r4, r1
 8009a22:	d904      	bls.n	8009a2e <_raise_r+0x14>
 8009a24:	2316      	movs	r3, #22
 8009a26:	6003      	str	r3, [r0, #0]
 8009a28:	f04f 30ff 	mov.w	r0, #4294967295
 8009a2c:	bd38      	pop	{r3, r4, r5, pc}
 8009a2e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009a30:	b112      	cbz	r2, 8009a38 <_raise_r+0x1e>
 8009a32:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a36:	b94b      	cbnz	r3, 8009a4c <_raise_r+0x32>
 8009a38:	4628      	mov	r0, r5
 8009a3a:	f000 f831 	bl	8009aa0 <_getpid_r>
 8009a3e:	4622      	mov	r2, r4
 8009a40:	4601      	mov	r1, r0
 8009a42:	4628      	mov	r0, r5
 8009a44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a48:	f000 b818 	b.w	8009a7c <_kill_r>
 8009a4c:	2b01      	cmp	r3, #1
 8009a4e:	d00a      	beq.n	8009a66 <_raise_r+0x4c>
 8009a50:	1c59      	adds	r1, r3, #1
 8009a52:	d103      	bne.n	8009a5c <_raise_r+0x42>
 8009a54:	2316      	movs	r3, #22
 8009a56:	6003      	str	r3, [r0, #0]
 8009a58:	2001      	movs	r0, #1
 8009a5a:	e7e7      	b.n	8009a2c <_raise_r+0x12>
 8009a5c:	2100      	movs	r1, #0
 8009a5e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009a62:	4620      	mov	r0, r4
 8009a64:	4798      	blx	r3
 8009a66:	2000      	movs	r0, #0
 8009a68:	e7e0      	b.n	8009a2c <_raise_r+0x12>
	...

08009a6c <raise>:
 8009a6c:	4b02      	ldr	r3, [pc, #8]	@ (8009a78 <raise+0xc>)
 8009a6e:	4601      	mov	r1, r0
 8009a70:	6818      	ldr	r0, [r3, #0]
 8009a72:	f7ff bfd2 	b.w	8009a1a <_raise_r>
 8009a76:	bf00      	nop
 8009a78:	2000002c 	.word	0x2000002c

08009a7c <_kill_r>:
 8009a7c:	b538      	push	{r3, r4, r5, lr}
 8009a7e:	4d07      	ldr	r5, [pc, #28]	@ (8009a9c <_kill_r+0x20>)
 8009a80:	2300      	movs	r3, #0
 8009a82:	4604      	mov	r4, r0
 8009a84:	4608      	mov	r0, r1
 8009a86:	4611      	mov	r1, r2
 8009a88:	602b      	str	r3, [r5, #0]
 8009a8a:	f7f8 fd4e 	bl	800252a <_kill>
 8009a8e:	1c43      	adds	r3, r0, #1
 8009a90:	d102      	bne.n	8009a98 <_kill_r+0x1c>
 8009a92:	682b      	ldr	r3, [r5, #0]
 8009a94:	b103      	cbz	r3, 8009a98 <_kill_r+0x1c>
 8009a96:	6023      	str	r3, [r4, #0]
 8009a98:	bd38      	pop	{r3, r4, r5, pc}
 8009a9a:	bf00      	nop
 8009a9c:	200030e4 	.word	0x200030e4

08009aa0 <_getpid_r>:
 8009aa0:	f7f8 bd3b 	b.w	800251a <_getpid>

08009aa4 <_init>:
 8009aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aa6:	bf00      	nop
 8009aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009aaa:	bc08      	pop	{r3}
 8009aac:	469e      	mov	lr, r3
 8009aae:	4770      	bx	lr

08009ab0 <_fini>:
 8009ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ab2:	bf00      	nop
 8009ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ab6:	bc08      	pop	{r3}
 8009ab8:	469e      	mov	lr, r3
 8009aba:	4770      	bx	lr
