|DEUARC_Mesut_Selim_Serbes_2017510100
outputRegister[0] <= BUS_Mesut_Selim_Serbes_2017510100:inst2.outputRegister[0]
outputRegister[1] <= BUS_Mesut_Selim_Serbes_2017510100:inst2.outputRegister[1]
outputRegister[2] <= BUS_Mesut_Selim_Serbes_2017510100:inst2.outputRegister[2]
outputRegister[3] <= BUS_Mesut_Selim_Serbes_2017510100:inst2.outputRegister[3]
Clock => CU_Mesut_Selim_Serbes_2017510100:inst3.Clock
Clock => BUS_Mesut_Selim_Serbes_2017510100:inst2.Clock
InputRegister_in[0] => BUS_Mesut_Selim_Serbes_2017510100:inst2.InputRegister_in[0]
InputRegister_in[1] => BUS_Mesut_Selim_Serbes_2017510100:inst2.InputRegister_in[1]
InputRegister_in[2] => BUS_Mesut_Selim_Serbes_2017510100:inst2.InputRegister_in[2]
InputRegister_in[3] => BUS_Mesut_Selim_Serbes_2017510100:inst2.InputRegister_in[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2
A[0] <= muxA:inst20.result[0]
A[1] <= muxA:inst20.result[1]
A[2] <= muxA:inst20.result[2]
A[3] <= muxA:inst20.result[3]
RegistersDecode_sel[0] => RegistersDecode:inst2.data[0]
RegistersDecode_sel[1] => RegistersDecode:inst2.data[1]
RegistersDecode_sel[2] => RegistersDecode:inst2.data[2]
Clock => newLpmCounter:_Register0.clock
Clock => newLpmCounter:_Register1.clock
Clock => newLpmCounter:_Register2.clock
Clock => newLpmCounter:InputRegister.sload
Clock => newLpmCounter:InputRegister.clock
Clock => DataMemory:inst5.clock
Clock => newLpmCounter:_AddressRegister.clock
Clock => InstructionRegister:inst15.clock
Clock => InstructionMemory:inst6.clock
Clock => ProgramCounter:inst14.clock
Clock => StackMemory:inst16.clock
Clock => StackPointer:StackPointer.clock
Clock => newLpmCounter:_OutputRegister.clock
registersMux_sel => registersMux:inst50.sel
ALU_out[0] => registersMux:inst50.data1x[0]
ALU_out[1] => registersMux:inst50.data1x[1]
ALU_out[2] => registersMux:inst50.data1x[2]
ALU_out[3] => registersMux:inst50.data1x[3]
InputRegister_in[0] => newLpmCounter:InputRegister.data[0]
InputRegister_in[1] => newLpmCounter:InputRegister.data[1]
InputRegister_in[2] => newLpmCounter:InputRegister.data[2]
InputRegister_in[3] => newLpmCounter:InputRegister.data[3]
data_wren => DataMemory:inst5.wren
data_rden => DataMemory:inst5.rden
InstructionRegister_out[0] <= InstructionRegister:inst15.q[0]
InstructionRegister_out[1] <= InstructionRegister:inst15.q[1]
InstructionRegister_out[2] <= InstructionRegister:inst15.q[2]
InstructionRegister_out[3] <= InstructionRegister:inst15.q[3]
InstructionRegister_out[4] <= InstructionRegister:inst15.q[4]
InstructionRegister_out[5] <= InstructionRegister:inst15.q[5]
InstructionRegister_out[6] <= InstructionRegister:inst15.q[6]
InstructionRegister_out[7] <= InstructionRegister:inst15.q[7]
InstructionRegister_out[8] <= InstructionRegister:inst15.q[8]
InstructionRegister_out[9] <= InstructionRegister:inst15.q[9]
InstructionRegister_out[10] <= InstructionRegister:inst15.q[10]
Instruction_rden => InstructionMemory:inst6.rden
PC_cnt_en => ProgramCounter:inst14.cnt_en
stack_wren => StackMemory:inst16.wren
stack_rden => StackMemory:inst16.rden
SP_updown => StackPointer:StackPointer.updown
SP_cnt_en => StackPointer:StackPointer.cnt_en
SE[0] => PC_MUX:inst.sel[0]
SE[1] => PC_MUX:inst.sel[1]
outputRegister[0] <= newLpmCounter:_OutputRegister.q[0]
outputRegister[1] <= newLpmCounter:_OutputRegister.q[1]
outputRegister[2] <= newLpmCounter:_OutputRegister.q[2]
outputRegister[3] <= newLpmCounter:_OutputRegister.q[3]
muxA_sel[0] => muxA:inst20.sel[0]
muxA_sel[1] => muxA:inst20.sel[1]
muxA_sel[2] => muxA:inst20.sel[2]
B[0] <= muxB:inst49.result[0]
B[1] <= muxB:inst49.result[1]
B[2] <= muxB:inst49.result[2]
B[3] <= muxB:inst49.result[3]
muxB_sel[0] => muxB:inst49.sel[0]
muxB_sel[1] => muxB:inst49.sel[1]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|muxA:inst20
data0x[0] => lpm_mux:LPM_MUX_component.data[0][0]
data0x[1] => lpm_mux:LPM_MUX_component.data[0][1]
data0x[2] => lpm_mux:LPM_MUX_component.data[0][2]
data0x[3] => lpm_mux:LPM_MUX_component.data[0][3]
data1x[0] => lpm_mux:LPM_MUX_component.data[1][0]
data1x[1] => lpm_mux:LPM_MUX_component.data[1][1]
data1x[2] => lpm_mux:LPM_MUX_component.data[1][2]
data1x[3] => lpm_mux:LPM_MUX_component.data[1][3]
data2x[0] => lpm_mux:LPM_MUX_component.data[2][0]
data2x[1] => lpm_mux:LPM_MUX_component.data[2][1]
data2x[2] => lpm_mux:LPM_MUX_component.data[2][2]
data2x[3] => lpm_mux:LPM_MUX_component.data[2][3]
data3x[0] => lpm_mux:LPM_MUX_component.data[3][0]
data3x[1] => lpm_mux:LPM_MUX_component.data[3][1]
data3x[2] => lpm_mux:LPM_MUX_component.data[3][2]
data3x[3] => lpm_mux:LPM_MUX_component.data[3][3]
data4x[0] => lpm_mux:LPM_MUX_component.data[4][0]
data4x[1] => lpm_mux:LPM_MUX_component.data[4][1]
data4x[2] => lpm_mux:LPM_MUX_component.data[4][2]
data4x[3] => lpm_mux:LPM_MUX_component.data[4][3]
data5x[0] => lpm_mux:LPM_MUX_component.data[5][0]
data5x[1] => lpm_mux:LPM_MUX_component.data[5][1]
data5x[2] => lpm_mux:LPM_MUX_component.data[5][2]
data5x[3] => lpm_mux:LPM_MUX_component.data[5][3]
data6x[0] => lpm_mux:LPM_MUX_component.data[6][0]
data6x[1] => lpm_mux:LPM_MUX_component.data[6][1]
data6x[2] => lpm_mux:LPM_MUX_component.data[6][2]
data6x[3] => lpm_mux:LPM_MUX_component.data[6][3]
data7x[0] => lpm_mux:LPM_MUX_component.data[7][0]
data7x[1] => lpm_mux:LPM_MUX_component.data[7][1]
data7x[2] => lpm_mux:LPM_MUX_component.data[7][2]
data7x[3] => lpm_mux:LPM_MUX_component.data[7][3]
sel[0] => lpm_mux:LPM_MUX_component.sel[0]
sel[1] => lpm_mux:LPM_MUX_component.sel[1]
sel[2] => lpm_mux:LPM_MUX_component.sel[2]
result[0] <= lpm_mux:LPM_MUX_component.result[0]
result[1] <= lpm_mux:LPM_MUX_component.result[1]
result[2] <= lpm_mux:LPM_MUX_component.result[2]
result[3] <= lpm_mux:LPM_MUX_component.result[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|muxA:inst20|lpm_mux:LPM_MUX_component
data[0][0] => mux_9qc:auto_generated.data[0]
data[0][1] => mux_9qc:auto_generated.data[1]
data[0][2] => mux_9qc:auto_generated.data[2]
data[0][3] => mux_9qc:auto_generated.data[3]
data[1][0] => mux_9qc:auto_generated.data[4]
data[1][1] => mux_9qc:auto_generated.data[5]
data[1][2] => mux_9qc:auto_generated.data[6]
data[1][3] => mux_9qc:auto_generated.data[7]
data[2][0] => mux_9qc:auto_generated.data[8]
data[2][1] => mux_9qc:auto_generated.data[9]
data[2][2] => mux_9qc:auto_generated.data[10]
data[2][3] => mux_9qc:auto_generated.data[11]
data[3][0] => mux_9qc:auto_generated.data[12]
data[3][1] => mux_9qc:auto_generated.data[13]
data[3][2] => mux_9qc:auto_generated.data[14]
data[3][3] => mux_9qc:auto_generated.data[15]
data[4][0] => mux_9qc:auto_generated.data[16]
data[4][1] => mux_9qc:auto_generated.data[17]
data[4][2] => mux_9qc:auto_generated.data[18]
data[4][3] => mux_9qc:auto_generated.data[19]
data[5][0] => mux_9qc:auto_generated.data[20]
data[5][1] => mux_9qc:auto_generated.data[21]
data[5][2] => mux_9qc:auto_generated.data[22]
data[5][3] => mux_9qc:auto_generated.data[23]
data[6][0] => mux_9qc:auto_generated.data[24]
data[6][1] => mux_9qc:auto_generated.data[25]
data[6][2] => mux_9qc:auto_generated.data[26]
data[6][3] => mux_9qc:auto_generated.data[27]
data[7][0] => mux_9qc:auto_generated.data[28]
data[7][1] => mux_9qc:auto_generated.data[29]
data[7][2] => mux_9qc:auto_generated.data[30]
data[7][3] => mux_9qc:auto_generated.data[31]
sel[0] => mux_9qc:auto_generated.sel[0]
sel[1] => mux_9qc:auto_generated.sel[1]
sel[2] => mux_9qc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9qc:auto_generated.result[0]
result[1] <= mux_9qc:auto_generated.result[1]
result[2] <= mux_9qc:auto_generated.result[2]
result[3] <= mux_9qc:auto_generated.result[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|muxA:inst20|lpm_mux:LPM_MUX_component|mux_9qc:auto_generated
data[0] => _~153.IN0
data[0] => _~162.IN0
data[1] => _~110.IN0
data[1] => _~119.IN0
data[2] => _~67.IN0
data[2] => _~76.IN0
data[3] => _~24.IN0
data[3] => _~33.IN0
data[4] => _~151.IN0
data[5] => _~108.IN0
data[6] => _~65.IN0
data[7] => _~22.IN0
data[8] => _~156.IN1
data[8] => _~165.IN1
data[9] => _~113.IN1
data[9] => _~122.IN1
data[10] => _~70.IN1
data[10] => _~79.IN1
data[11] => _~27.IN1
data[11] => _~36.IN1
data[12] => _~169.IN0
data[13] => _~126.IN0
data[14] => _~83.IN0
data[15] => _~40.IN0
data[16] => _~131.IN0
data[16] => _~140.IN0
data[17] => _~88.IN0
data[17] => _~97.IN0
data[18] => _~45.IN0
data[18] => _~54.IN0
data[19] => _~2.IN0
data[19] => _~11.IN0
data[20] => _~129.IN0
data[21] => _~86.IN0
data[22] => _~43.IN0
data[23] => _~0.IN0
data[24] => _~134.IN1
data[24] => _~143.IN1
data[25] => _~91.IN1
data[25] => _~100.IN1
data[26] => _~48.IN1
data[26] => _~57.IN1
data[27] => _~5.IN1
data[27] => _~14.IN1
data[28] => _~147.IN0
data[29] => _~104.IN0
data[30] => _~61.IN0
data[31] => _~18.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[2] => result_node[3]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[2]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[1]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[0]~6.IN0
sel[2] => _~150.IN0


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|RegistersDecode:inst2
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|RegistersDecode:inst2|lpm_decode:LPM_DECODE_component
data[0] => decode_5af:auto_generated.data[0]
data[1] => decode_5af:auto_generated.data[1]
data[2] => decode_5af:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_5af:auto_generated.eq[0]
eq[1] <= decode_5af:auto_generated.eq[1]
eq[2] <= decode_5af:auto_generated.eq[2]
eq[3] <= decode_5af:auto_generated.eq[3]
eq[4] <= decode_5af:auto_generated.eq[4]
eq[5] <= decode_5af:auto_generated.eq[5]
eq[6] <= decode_5af:auto_generated.eq[6]
eq[7] <= decode_5af:auto_generated.eq[7]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|RegistersDecode:inst2|lpm_decode:LPM_DECODE_component|decode_5af:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1]~2.IN0
data[0] => w_anode30w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1]~1.IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1]~0.IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2]~1.IN0
data[1] => w_anode1w[2]~1.IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2]~0.IN0
data[1] => w_anode63w[2]~0.IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3]~0.IN0
data[2] => w_anode1w[3]~0.IN0
data[2] => w_anode30w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|registersMux:inst50
data0x[0] => lpm_mux:LPM_MUX_component.data[0][0]
data0x[1] => lpm_mux:LPM_MUX_component.data[0][1]
data0x[2] => lpm_mux:LPM_MUX_component.data[0][2]
data0x[3] => lpm_mux:LPM_MUX_component.data[0][3]
data1x[0] => lpm_mux:LPM_MUX_component.data[1][0]
data1x[1] => lpm_mux:LPM_MUX_component.data[1][1]
data1x[2] => lpm_mux:LPM_MUX_component.data[1][2]
data1x[3] => lpm_mux:LPM_MUX_component.data[1][3]
sel => lpm_mux:LPM_MUX_component.sel[0]
result[0] <= lpm_mux:LPM_MUX_component.result[0]
result[1] <= lpm_mux:LPM_MUX_component.result[1]
result[2] <= lpm_mux:LPM_MUX_component.result[2]
result[3] <= lpm_mux:LPM_MUX_component.result[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|registersMux:inst50|lpm_mux:LPM_MUX_component
data[0][0] => mux_1qc:auto_generated.data[0]
data[0][1] => mux_1qc:auto_generated.data[1]
data[0][2] => mux_1qc:auto_generated.data[2]
data[0][3] => mux_1qc:auto_generated.data[3]
data[1][0] => mux_1qc:auto_generated.data[4]
data[1][1] => mux_1qc:auto_generated.data[5]
data[1][2] => mux_1qc:auto_generated.data[6]
data[1][3] => mux_1qc:auto_generated.data[7]
sel[0] => mux_1qc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_1qc:auto_generated.result[0]
result[1] <= mux_1qc:auto_generated.result[1]
result[2] <= mux_1qc:auto_generated.result[2]
result[3] <= mux_1qc:auto_generated.result[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|registersMux:inst50|lpm_mux:LPM_MUX_component|mux_1qc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component
wren_a => altsyncram_efi1:auto_generated.wren_a
rden_a => altsyncram_efi1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_efi1:auto_generated.data_a[0]
data_a[1] => altsyncram_efi1:auto_generated.data_a[1]
data_a[2] => altsyncram_efi1:auto_generated.data_a[2]
data_a[3] => altsyncram_efi1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_efi1:auto_generated.address_a[0]
address_a[1] => altsyncram_efi1:auto_generated.address_a[1]
address_a[2] => altsyncram_efi1:auto_generated.address_a[2]
address_a[3] => altsyncram_efi1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_efi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_efi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_efi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_efi1:auto_generated.q_a[2]
q_a[3] <= altsyncram_efi1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
data[5] => lpm_counter:LPM_COUNTER_component.data[5]
data[6] => lpm_counter:LPM_COUNTER_component.data[6]
data[7] => lpm_counter:LPM_COUNTER_component.data[7]
data[8] => lpm_counter:LPM_COUNTER_component.data[8]
data[9] => lpm_counter:LPM_COUNTER_component.data[9]
data[10] => lpm_counter:LPM_COUNTER_component.data[10]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component
clock => cntr_jdj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_jdj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_jdj:auto_generated.sload
data[0] => cntr_jdj:auto_generated.data[0]
data[1] => cntr_jdj:auto_generated.data[1]
data[2] => cntr_jdj:auto_generated.data[2]
data[3] => cntr_jdj:auto_generated.data[3]
data[4] => cntr_jdj:auto_generated.data[4]
data[5] => cntr_jdj:auto_generated.data[5]
data[6] => cntr_jdj:auto_generated.data[6]
data[7] => cntr_jdj:auto_generated.data[7]
data[8] => cntr_jdj:auto_generated.data[8]
data[9] => cntr_jdj:auto_generated.data[9]
data[10] => cntr_jdj:auto_generated.data[10]
cin => ~NO_FANOUT~
q[0] <= cntr_jdj:auto_generated.q[0]
q[1] <= cntr_jdj:auto_generated.q[1]
q[2] <= cntr_jdj:auto_generated.q[2]
q[3] <= cntr_jdj:auto_generated.q[3]
q[4] <= cntr_jdj:auto_generated.q[4]
q[5] <= cntr_jdj:auto_generated.q[5]
q[6] <= cntr_jdj:auto_generated.q[6]
q[7] <= cntr_jdj:auto_generated.q[7]
q[8] <= cntr_jdj:auto_generated.q[8]
q[9] <= cntr_jdj:auto_generated.q[9]
q[10] <= cntr_jdj:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~37.IN1
data[0] => _~23.IN1
data[1] => _~22.IN1
data[2] => _~21.IN1
data[3] => _~20.IN1
data[4] => _~19.IN1
data[5] => _~18.IN1
data[6] => _~17.IN1
data[7] => _~16.IN1
data[8] => _~15.IN1
data[9] => _~14.IN1
data[10] => _~13.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sload => _~36.IN1
sload => counter_reg_bit[10]~13.IN1


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_c8a1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c8a1:auto_generated.address_a[0]
address_a[1] => altsyncram_c8a1:auto_generated.address_a[1]
address_a[2] => altsyncram_c8a1:auto_generated.address_a[2]
address_a[3] => altsyncram_c8a1:auto_generated.address_a[3]
address_a[4] => altsyncram_c8a1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c8a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c8a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_c8a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_c8a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_c8a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_c8a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_c8a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_c8a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_c8a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_c8a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_c8a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_c8a1:auto_generated.q_a[10]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
data[4] => lpm_counter:LPM_COUNTER_component.data[4]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component
clock => cntr_6cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_6cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_6cj:auto_generated.sload
data[0] => cntr_6cj:auto_generated.data[0]
data[1] => cntr_6cj:auto_generated.data[1]
data[2] => cntr_6cj:auto_generated.data[2]
data[3] => cntr_6cj:auto_generated.data[3]
data[4] => cntr_6cj:auto_generated.data[4]
cin => ~NO_FANOUT~
q[0] <= cntr_6cj:auto_generated.q[0]
q[1] <= cntr_6cj:auto_generated.q[1]
q[2] <= cntr_6cj:auto_generated.q[2]
q[3] <= cntr_6cj:auto_generated.q[3]
q[4] <= cntr_6cj:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~19.IN1
data[0] => _~11.IN1
data[1] => _~10.IN1
data[2] => _~9.IN1
data[3] => _~8.IN1
data[4] => _~7.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sload => _~18.IN1
sload => counter_reg_bit[4]~7.IN1


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|PC_MUX:inst
data0x[0] => lpm_mux:LPM_MUX_component.data[0][0]
data0x[1] => lpm_mux:LPM_MUX_component.data[0][1]
data0x[2] => lpm_mux:LPM_MUX_component.data[0][2]
data0x[3] => lpm_mux:LPM_MUX_component.data[0][3]
data0x[4] => lpm_mux:LPM_MUX_component.data[0][4]
data1x[0] => lpm_mux:LPM_MUX_component.data[1][0]
data1x[1] => lpm_mux:LPM_MUX_component.data[1][1]
data1x[2] => lpm_mux:LPM_MUX_component.data[1][2]
data1x[3] => lpm_mux:LPM_MUX_component.data[1][3]
data1x[4] => lpm_mux:LPM_MUX_component.data[1][4]
data2x[0] => lpm_mux:LPM_MUX_component.data[2][0]
data2x[1] => lpm_mux:LPM_MUX_component.data[2][1]
data2x[2] => lpm_mux:LPM_MUX_component.data[2][2]
data2x[3] => lpm_mux:LPM_MUX_component.data[2][3]
data2x[4] => lpm_mux:LPM_MUX_component.data[2][4]
data3x[0] => lpm_mux:LPM_MUX_component.data[3][0]
data3x[1] => lpm_mux:LPM_MUX_component.data[3][1]
data3x[2] => lpm_mux:LPM_MUX_component.data[3][2]
data3x[3] => lpm_mux:LPM_MUX_component.data[3][3]
data3x[4] => lpm_mux:LPM_MUX_component.data[3][4]
sel[0] => lpm_mux:LPM_MUX_component.sel[0]
sel[1] => lpm_mux:LPM_MUX_component.sel[1]
result[0] <= lpm_mux:LPM_MUX_component.result[0]
result[1] <= lpm_mux:LPM_MUX_component.result[1]
result[2] <= lpm_mux:LPM_MUX_component.result[2]
result[3] <= lpm_mux:LPM_MUX_component.result[3]
result[4] <= lpm_mux:LPM_MUX_component.result[4]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|PC_MUX:inst|lpm_mux:LPM_MUX_component
data[0][0] => mux_5qc:auto_generated.data[0]
data[0][1] => mux_5qc:auto_generated.data[1]
data[0][2] => mux_5qc:auto_generated.data[2]
data[0][3] => mux_5qc:auto_generated.data[3]
data[0][4] => mux_5qc:auto_generated.data[4]
data[1][0] => mux_5qc:auto_generated.data[5]
data[1][1] => mux_5qc:auto_generated.data[6]
data[1][2] => mux_5qc:auto_generated.data[7]
data[1][3] => mux_5qc:auto_generated.data[8]
data[1][4] => mux_5qc:auto_generated.data[9]
data[2][0] => mux_5qc:auto_generated.data[10]
data[2][1] => mux_5qc:auto_generated.data[11]
data[2][2] => mux_5qc:auto_generated.data[12]
data[2][3] => mux_5qc:auto_generated.data[13]
data[2][4] => mux_5qc:auto_generated.data[14]
data[3][0] => mux_5qc:auto_generated.data[15]
data[3][1] => mux_5qc:auto_generated.data[16]
data[3][2] => mux_5qc:auto_generated.data[17]
data[3][3] => mux_5qc:auto_generated.data[18]
data[3][4] => mux_5qc:auto_generated.data[19]
sel[0] => mux_5qc:auto_generated.sel[0]
sel[1] => mux_5qc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_5qc:auto_generated.result[0]
result[1] <= mux_5qc:auto_generated.result[1]
result[2] <= mux_5qc:auto_generated.result[2]
result[3] <= mux_5qc:auto_generated.result[3]
result[4] <= mux_5qc:auto_generated.result[4]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|PC_MUX:inst|lpm_mux:LPM_MUX_component|mux_5qc:auto_generated
data[0] => _~74.IN0
data[0] => _~82.IN0
data[1] => _~56.IN0
data[1] => _~64.IN0
data[2] => _~38.IN0
data[2] => _~46.IN0
data[3] => _~20.IN0
data[3] => _~28.IN0
data[4] => _~2.IN0
data[4] => _~10.IN0
data[5] => _~72.IN0
data[6] => _~54.IN0
data[7] => _~36.IN0
data[8] => _~18.IN0
data[9] => _~0.IN0
data[10] => _~77.IN1
data[10] => _~85.IN1
data[11] => _~59.IN1
data[11] => _~67.IN1
data[12] => _~41.IN1
data[12] => _~49.IN1
data[13] => _~23.IN1
data[13] => _~31.IN1
data[14] => _~5.IN1
data[14] => _~13.IN1
data[15] => _~89.IN0
data[16] => _~71.IN0
data[17] => _~53.IN0
data[18] => _~35.IN0
data[19] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[0] => _~72.IN1
sel[0] => _~75.IN0
sel[0] => _~77.IN0
sel[0] => _~83.IN0
sel[0] => _~85.IN0
sel[0] => _~88.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0
sel[1] => _~73.IN0
sel[1] => _~78.IN0
sel[1] => _~81.IN0
sel[1] => _~86.IN0


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|AdderPC:inst1
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|AdderPC:inst1|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_fgh:auto_generated.dataa[0]
dataa[1] => add_sub_fgh:auto_generated.dataa[1]
dataa[2] => add_sub_fgh:auto_generated.dataa[2]
dataa[3] => add_sub_fgh:auto_generated.dataa[3]
dataa[4] => add_sub_fgh:auto_generated.dataa[4]
datab[0] => add_sub_fgh:auto_generated.datab[0]
datab[1] => add_sub_fgh:auto_generated.datab[1]
datab[2] => add_sub_fgh:auto_generated.datab[2]
datab[3] => add_sub_fgh:auto_generated.datab[3]
datab[4] => add_sub_fgh:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fgh:auto_generated.result[0]
result[1] <= add_sub_fgh:auto_generated.result[1]
result[2] <= add_sub_fgh:auto_generated.result[2]
result[3] <= add_sub_fgh:auto_generated.result[3]
result[4] <= add_sub_fgh:auto_generated.result[4]
cout <= <GND>
overflow <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|AdderPC:inst1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_fgh:auto_generated
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
dataa[4] => op_1.IN0
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
datab[4] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component
wren_a => altsyncram_bji1:auto_generated.wren_a
rden_a => altsyncram_bji1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bji1:auto_generated.data_a[0]
data_a[1] => altsyncram_bji1:auto_generated.data_a[1]
data_a[2] => altsyncram_bji1:auto_generated.data_a[2]
data_a[3] => altsyncram_bji1:auto_generated.data_a[3]
data_a[4] => altsyncram_bji1:auto_generated.data_a[4]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bji1:auto_generated.address_a[0]
address_a[1] => altsyncram_bji1:auto_generated.address_a[1]
address_a[2] => altsyncram_bji1:auto_generated.address_a[2]
address_a[3] => altsyncram_bji1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bji1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bji1:auto_generated.q_a[0]
q_a[1] <= altsyncram_bji1:auto_generated.q_a[1]
q_a[2] <= altsyncram_bji1:auto_generated.q_a[2]
q_a[3] <= altsyncram_bji1:auto_generated.q_a[3]
q_a[4] <= altsyncram_bji1:auto_generated.q_a[4]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
updown => lpm_counter:LPM_COUNTER_component.updown
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component
clock => cntr_34h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_34h:auto_generated.cnt_en
updown => cntr_34h:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_34h:auto_generated.q[0]
q[1] <= cntr_34h:auto_generated.q[1]
q[2] <= cntr_34h:auto_generated.q[2]
q[3] <= cntr_34h:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
data[1] => lpm_counter:LPM_COUNTER_component.data[1]
data[2] => lpm_counter:LPM_COUNTER_component.data[2]
data[3] => lpm_counter:LPM_COUNTER_component.data[3]
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component
clock => cntr_5cj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_5cj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_5cj:auto_generated.sload
data[0] => cntr_5cj:auto_generated.data[0]
data[1] => cntr_5cj:auto_generated.data[1]
data[2] => cntr_5cj:auto_generated.data[2]
data[3] => cntr_5cj:auto_generated.data[3]
cin => ~NO_FANOUT~
q[0] <= cntr_5cj:auto_generated.q[0]
q[1] <= cntr_5cj:auto_generated.q[1]
q[2] <= cntr_5cj:auto_generated.q[2]
q[3] <= cntr_5cj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
data[0] => _~9.IN1
data[1] => _~8.IN1
data[2] => _~7.IN1
data[3] => _~6.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sload => _~15.IN1
sload => counter_reg_bit[3]~6.IN1


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|muxB:inst49
data0x[0] => lpm_mux:LPM_MUX_component.data[0][0]
data0x[1] => lpm_mux:LPM_MUX_component.data[0][1]
data0x[2] => lpm_mux:LPM_MUX_component.data[0][2]
data0x[3] => lpm_mux:LPM_MUX_component.data[0][3]
data1x[0] => lpm_mux:LPM_MUX_component.data[1][0]
data1x[1] => lpm_mux:LPM_MUX_component.data[1][1]
data1x[2] => lpm_mux:LPM_MUX_component.data[1][2]
data1x[3] => lpm_mux:LPM_MUX_component.data[1][3]
data2x[0] => lpm_mux:LPM_MUX_component.data[2][0]
data2x[1] => lpm_mux:LPM_MUX_component.data[2][1]
data2x[2] => lpm_mux:LPM_MUX_component.data[2][2]
data2x[3] => lpm_mux:LPM_MUX_component.data[2][3]
data3x[0] => lpm_mux:LPM_MUX_component.data[3][0]
data3x[1] => lpm_mux:LPM_MUX_component.data[3][1]
data3x[2] => lpm_mux:LPM_MUX_component.data[3][2]
data3x[3] => lpm_mux:LPM_MUX_component.data[3][3]
sel[0] => lpm_mux:LPM_MUX_component.sel[0]
sel[1] => lpm_mux:LPM_MUX_component.sel[1]
result[0] <= lpm_mux:LPM_MUX_component.result[0]
result[1] <= lpm_mux:LPM_MUX_component.result[1]
result[2] <= lpm_mux:LPM_MUX_component.result[2]
result[3] <= lpm_mux:LPM_MUX_component.result[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|muxB:inst49|lpm_mux:LPM_MUX_component
data[0][0] => mux_6qc:auto_generated.data[0]
data[0][1] => mux_6qc:auto_generated.data[1]
data[0][2] => mux_6qc:auto_generated.data[2]
data[0][3] => mux_6qc:auto_generated.data[3]
data[1][0] => mux_6qc:auto_generated.data[4]
data[1][1] => mux_6qc:auto_generated.data[5]
data[1][2] => mux_6qc:auto_generated.data[6]
data[1][3] => mux_6qc:auto_generated.data[7]
data[2][0] => mux_6qc:auto_generated.data[8]
data[2][1] => mux_6qc:auto_generated.data[9]
data[2][2] => mux_6qc:auto_generated.data[10]
data[2][3] => mux_6qc:auto_generated.data[11]
data[3][0] => mux_6qc:auto_generated.data[12]
data[3][1] => mux_6qc:auto_generated.data[13]
data[3][2] => mux_6qc:auto_generated.data[14]
data[3][3] => mux_6qc:auto_generated.data[15]
sel[0] => mux_6qc:auto_generated.sel[0]
sel[1] => mux_6qc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_6qc:auto_generated.result[0]
result[1] <= mux_6qc:auto_generated.result[1]
result[2] <= mux_6qc:auto_generated.result[2]
result[3] <= mux_6qc:auto_generated.result[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|BUS_Mesut_Selim_Serbes_2017510100:inst2|muxB:inst49|lpm_mux:LPM_MUX_component|mux_6qc:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3
SP_cnt_en <= inst75.DB_MAX_OUTPUT_PORT_TYPE
InstructionRegister_out[0] => muxB_sel[0].DATAIN
InstructionRegister_out[1] => muxB_sel[1].DATAIN
InstructionRegister_out[2] => R_decode:_S1_decode.data[0]
InstructionRegister_out[3] => R_decode:_S1_decode.data[1]
InstructionRegister_out[4] => R_decode:_RD_decode.data[0]
InstructionRegister_out[4] => R_decode:RD_load.data[0]
InstructionRegister_out[5] => R_decode:_RD_decode.data[1]
InstructionRegister_out[5] => R_decode:RD_load.data[1]
InstructionRegister_out[6] => OpDecode:inst10.data[0]
InstructionRegister_out[7] => OpDecode:inst10.data[1]
InstructionRegister_out[8] => OpDecode:inst10.data[2]
InstructionRegister_out[9] => OpDecode:inst10.data[3]
InstructionRegister_out[10] => inst79.IN0
InstructionRegister_out[10] => inst.IN1
InstructionRegister_out[10] => inst28.IN0
Clock => lpmSC:inst7.clock
Clock => lpm_V:inst6.clock
SP_updown <= inst42.DB_MAX_OUTPUT_PORT_TYPE
PC_cnt_en <= inst13.DB_MAX_OUTPUT_PORT_TYPE
stack_rden <= inst43.DB_MAX_OUTPUT_PORT_TYPE
stack_wren <= inst46.DB_MAX_OUTPUT_PORT_TYPE
Instruction_rden <= <VCC>
data_rden <= inst38.DB_MAX_OUTPUT_PORT_TYPE
data_wren <= inst41.DB_MAX_OUTPUT_PORT_TYPE
registersMux_sel <= inst36.DB_MAX_OUTPUT_PORT_TYPE
muxA_sel[0] <= inst21.DB_MAX_OUTPUT_PORT_TYPE
muxA_sel[1] <= inst22.DB_MAX_OUTPUT_PORT_TYPE
muxA_sel[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
muxB_sel[0] <= InstructionRegister_out[0].DB_MAX_OUTPUT_PORT_TYPE
muxB_sel[1] <= InstructionRegister_out[1].DB_MAX_OUTPUT_PORT_TYPE
RegistersDecode_sel[0] <= inst83.DB_MAX_OUTPUT_PORT_TYPE
RegistersDecode_sel[1] <= inst74.DB_MAX_OUTPUT_PORT_TYPE
RegistersDecode_sel[2] <= inst84.DB_MAX_OUTPUT_PORT_TYPE
V => lpm_V:inst6.data[0]
SE[0] <= inst72.DB_MAX_OUTPUT_PORT_TYPE
SE[1] <= inst70.DB_MAX_OUTPUT_PORT_TYPE


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|OpDecode:inst10
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq10 <= lpm_decode:LPM_DECODE_component.eq[10]
eq11 <= lpm_decode:LPM_DECODE_component.eq[11]
eq12 <= lpm_decode:LPM_DECODE_component.eq[12]
eq13 <= lpm_decode:LPM_DECODE_component.eq[13]
eq14 <= lpm_decode:LPM_DECODE_component.eq[14]
eq15 <= lpm_decode:LPM_DECODE_component.eq[15]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|OpDecode:inst10|lpm_decode:LPM_DECODE_component
data[0] => decode_lbf:auto_generated.data[0]
data[1] => decode_lbf:auto_generated.data[1]
data[2] => decode_lbf:auto_generated.data[2]
data[3] => decode_lbf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_lbf:auto_generated.eq[0]
eq[1] <= decode_lbf:auto_generated.eq[1]
eq[2] <= decode_lbf:auto_generated.eq[2]
eq[3] <= decode_lbf:auto_generated.eq[3]
eq[4] <= decode_lbf:auto_generated.eq[4]
eq[5] <= decode_lbf:auto_generated.eq[5]
eq[6] <= decode_lbf:auto_generated.eq[6]
eq[7] <= decode_lbf:auto_generated.eq[7]
eq[8] <= decode_lbf:auto_generated.eq[8]
eq[9] <= decode_lbf:auto_generated.eq[9]
eq[10] <= decode_lbf:auto_generated.eq[10]
eq[11] <= decode_lbf:auto_generated.eq[11]
eq[12] <= decode_lbf:auto_generated.eq[12]
eq[13] <= decode_lbf:auto_generated.eq[13]
eq[14] <= decode_lbf:auto_generated.eq[14]
eq[15] <= decode_lbf:auto_generated.eq[15]


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|OpDecode:inst10|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|timeDecode:inst8
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
data[2] => lpm_decode:LPM_DECODE_component.data[2]
data[3] => lpm_decode:LPM_DECODE_component.data[3]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]
eq4 <= lpm_decode:LPM_DECODE_component.eq[4]
eq5 <= lpm_decode:LPM_DECODE_component.eq[5]
eq6 <= lpm_decode:LPM_DECODE_component.eq[6]
eq7 <= lpm_decode:LPM_DECODE_component.eq[7]
eq8 <= lpm_decode:LPM_DECODE_component.eq[8]
eq9 <= lpm_decode:LPM_DECODE_component.eq[9]


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|timeDecode:inst8|lpm_decode:LPM_DECODE_component
data[0] => decode_lbf:auto_generated.data[0]
data[1] => decode_lbf:auto_generated.data[1]
data[2] => decode_lbf:auto_generated.data[2]
data[3] => decode_lbf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_lbf:auto_generated.eq[0]
eq[1] <= decode_lbf:auto_generated.eq[1]
eq[2] <= decode_lbf:auto_generated.eq[2]
eq[3] <= decode_lbf:auto_generated.eq[3]
eq[4] <= decode_lbf:auto_generated.eq[4]
eq[5] <= decode_lbf:auto_generated.eq[5]
eq[6] <= decode_lbf:auto_generated.eq[6]
eq[7] <= decode_lbf:auto_generated.eq[7]
eq[8] <= decode_lbf:auto_generated.eq[8]
eq[9] <= decode_lbf:auto_generated.eq[9]
eq[10] <= decode_lbf:auto_generated.eq[10]
eq[11] <= decode_lbf:auto_generated.eq[11]
eq[12] <= decode_lbf:auto_generated.eq[12]
eq[13] <= decode_lbf:auto_generated.eq[13]
eq[14] <= decode_lbf:auto_generated.eq[14]
eq[15] <= decode_lbf:auto_generated.eq[15]


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|timeDecode:inst8|lpm_decode:LPM_DECODE_component|decode_lbf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1]~1.IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1]~1.IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1]~0.IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1]~1.IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1]~2.IN0
data[0] => w_anode51w[1]~1.IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1]~0.IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1]~2.IN0
data[1] => w_anode102w[2]~1.IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2]~0.IN0
data[1] => w_anode142w[2]~0.IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2]~1.IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2]~1.IN0
data[1] => w_anode51w[2]~0.IN0
data[1] => w_anode61w[2]~0.IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2]~1.IN0
data[2] => w_anode102w[3]~0.IN0
data[2] => w_anode112w[3]~0.IN0
data[2] => w_anode122w[3]~0.IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3]~0.IN0
data[2] => w_anode31w[3]~0.IN0
data[2] => w_anode41w[3]~0.IN0
data[2] => w_anode4w[3]~0.IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3]~0.IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
sclr => lpm_counter:LPM_COUNTER_component.sclr
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component
clock => cntr_cri:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_cri:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_cri:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_cri:auto_generated.q[0]
q[1] <= cntr_cri:auto_generated.q[1]
q[2] <= cntr_cri:auto_generated.q[2]
q[3] <= cntr_cri:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _~16.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~14.IN0
sclr => _~17.IN0


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|R_decode:_S1_decode
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|R_decode:_S1_decode|lpm_decode:LPM_DECODE_component
data[0] => decode_0af:auto_generated.data[0]
data[1] => decode_0af:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0af:auto_generated.eq[0]
eq[1] <= decode_0af:auto_generated.eq[1]
eq[2] <= decode_0af:auto_generated.eq[2]
eq[3] <= decode_0af:auto_generated.eq[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|R_decode:_S1_decode|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|R_decode:_RD_decode
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|R_decode:_RD_decode|lpm_decode:LPM_DECODE_component
data[0] => decode_0af:auto_generated.data[0]
data[1] => decode_0af:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0af:auto_generated.eq[0]
eq[1] <= decode_0af:auto_generated.eq[1]
eq[2] <= decode_0af:auto_generated.eq[2]
eq[3] <= decode_0af:auto_generated.eq[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|R_decode:_RD_decode|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|R_decode:RD_load
data[0] => lpm_decode:LPM_DECODE_component.data[0]
data[1] => lpm_decode:LPM_DECODE_component.data[1]
eq0 <= lpm_decode:LPM_DECODE_component.eq[0]
eq1 <= lpm_decode:LPM_DECODE_component.eq[1]
eq2 <= lpm_decode:LPM_DECODE_component.eq[2]
eq3 <= lpm_decode:LPM_DECODE_component.eq[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|R_decode:RD_load|lpm_decode:LPM_DECODE_component
data[0] => decode_0af:auto_generated.data[0]
data[1] => decode_0af:auto_generated.data[1]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_0af:auto_generated.eq[0]
eq[1] <= decode_0af:auto_generated.eq[1]
eq[2] <= decode_0af:auto_generated.eq[2]
eq[3] <= decode_0af:auto_generated.eq[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|R_decode:RD_load|lpm_decode:LPM_DECODE_component|decode_0af:auto_generated
data[0] => w_anode15w[1].IN1
data[0] => w_anode1w[1]~1.IN0
data[0] => w_anode24w[1]~0.IN0
data[0] => w_anode33w[1].IN1
data[1] => w_anode15w[2]~0.IN0
data[1] => w_anode1w[2]~0.IN0
data[1] => w_anode24w[2].IN1
data[1] => w_anode33w[2].IN1
eq[0] <= w_anode1w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode15w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode24w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode33w[2].DB_MAX_OUTPUT_PORT_TYPE


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6
clock => lpm_counter:LPM_COUNTER_component.clock
cnt_en => lpm_counter:LPM_COUNTER_component.cnt_en
data[0] => lpm_counter:LPM_COUNTER_component.data[0]
sclr => lpm_counter:LPM_COUNTER_component.sclr
sload => lpm_counter:LPM_COUNTER_component.sload
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component
clock => cntr_mqj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_mqj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_mqj:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_mqj:auto_generated.sload
data[0] => cntr_mqj:auto_generated.data[0]
cin => ~NO_FANOUT~
q[0] <= cntr_mqj:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated
clock => counter_reg_bit[0].CLK
cnt_en => _~7.IN1
data[0] => _~3.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _~0.IN0
sclr => _~5.IN0
sclr => _~8.IN0
sload => _~6.IN1
sload => counter_reg_bit[0]~3.IN1


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst
overflow <= muxOverflow:inst19.result
A[0] => newLpmAdd:inst30.dataa[0]
A[0] => newLpmAddInc:inst15.datab[0]
A[0] => inst5.IN0
A[0] => inst9.IN1
A[0] => newLpmMux2:inst13.data1
A[1] => newLpmAdd:inst30.dataa[1]
A[1] => newLpmAddInc:inst15.datab[1]
A[1] => inst4.IN0
A[1] => inst8.IN1
A[1] => newLpmMux2:inst11.data0
A[1] => newLpmMux2:inst12.data1
A[2] => newLpmAdd:inst30.dataa[2]
A[2] => inst2.IN1
A[2] => newLpmAddInc:inst15.datab[2]
A[2] => inst3.IN0
A[2] => inst7.IN1
A[2] => newLpmMux2:inst13.data0
A[2] => newLpmMux2:inst14.data1
A[3] => newLpmAdd:inst30.dataa[3]
A[3] => inst2.IN0
A[3] => newLpmAddInc:inst15.datab[3]
A[3] => inst.IN0
A[3] => inst6.IN1
A[3] => newLpmMux2:inst14.data0
A[3] => newLpmMux2:inst12.data0
B[0] => newLpmAdd:inst30.datab[0]
B[0] => inst5.IN1
B[0] => inst9.IN0
B[1] => newLpmAdd:inst30.datab[1]
B[1] => inst4.IN1
B[1] => inst8.IN0
B[2] => newLpmAdd:inst30.datab[2]
B[2] => inst3.IN1
B[2] => inst7.IN0
B[3] => newLpmAdd:inst30.datab[3]
B[3] => inst.IN1
B[3] => inst6.IN0
sel[0] => muxOverflow:inst19.sel[0]
sel[0] => newLpmMux:inst10.sel[0]
sel[1] => muxOverflow:inst19.sel[1]
sel[1] => newLpmMux:inst10.sel[1]
sel[2] => muxOverflow:inst19.sel[2]
sel[2] => newLpmMux2:inst11.sel
sel[2] => newLpmMux2:inst13.sel
sel[2] => newLpmMux2:inst14.sel
sel[2] => newLpmMux2:inst12.sel
sel[2] => newLpmMux:inst10.sel[2]
output[0] <= newLpmMux:inst10.result[0]
output[1] <= newLpmMux:inst10.result[1]
output[2] <= newLpmMux:inst10.result[2]
output[3] <= newLpmMux:inst10.result[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|muxOverflow:inst19
data0 => lpm_mux:LPM_MUX_component.data[0][0]
data1 => lpm_mux:LPM_MUX_component.data[1][0]
data2 => lpm_mux:LPM_MUX_component.data[2][0]
data3 => lpm_mux:LPM_MUX_component.data[3][0]
data4 => lpm_mux:LPM_MUX_component.data[4][0]
data5 => lpm_mux:LPM_MUX_component.data[5][0]
sel[0] => lpm_mux:LPM_MUX_component.sel[0]
sel[1] => lpm_mux:LPM_MUX_component.sel[1]
sel[2] => lpm_mux:LPM_MUX_component.sel[2]
result <= lpm_mux:LPM_MUX_component.result[0]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|muxOverflow:inst19|lpm_mux:LPM_MUX_component
data[0][0] => mux_4qc:auto_generated.data[0]
data[1][0] => mux_4qc:auto_generated.data[1]
data[2][0] => mux_4qc:auto_generated.data[2]
data[3][0] => mux_4qc:auto_generated.data[3]
data[4][0] => mux_4qc:auto_generated.data[4]
data[5][0] => mux_4qc:auto_generated.data[5]
sel[0] => mux_4qc:auto_generated.sel[0]
sel[1] => mux_4qc:auto_generated.sel[1]
sel[2] => mux_4qc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4qc:auto_generated.result[0]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|muxOverflow:inst19|lpm_mux:LPM_MUX_component|mux_4qc:auto_generated
data[0] => _~24.IN0
data[0] => _~33.IN0
data[1] => _~22.IN0
data[2] => _~27.IN1
data[2] => _~36.IN1
data[3] => _~40.IN0
data[4] => _~2.IN0
data[4] => _~11.IN0
data[5] => _~0.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[2] => result_node[0]~0.IN0
sel[2] => _~21.IN0


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmAdd:inst30
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmAdd:inst30|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_c6i:auto_generated.dataa[0]
dataa[1] => add_sub_c6i:auto_generated.dataa[1]
dataa[2] => add_sub_c6i:auto_generated.dataa[2]
dataa[3] => add_sub_c6i:auto_generated.dataa[3]
datab[0] => add_sub_c6i:auto_generated.datab[0]
datab[1] => add_sub_c6i:auto_generated.datab[1]
datab[2] => add_sub_c6i:auto_generated.datab[2]
datab[3] => add_sub_c6i:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_c6i:auto_generated.result[0]
result[1] <= add_sub_c6i:auto_generated.result[1]
result[2] <= add_sub_c6i:auto_generated.result[2]
result[3] <= add_sub_c6i:auto_generated.result[3]
cout <= add_sub_c6i:auto_generated.cout
overflow <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmAdd:inst30|lpm_add_sub:LPM_ADD_SUB_component|add_sub_c6i:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|lpmConstant:inst1
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|lpmConstant:inst1|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmAddInc:inst15
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
cout <= lpm_add_sub:LPM_ADD_SUB_component.cout
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmAddInc:inst15|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_0ai:auto_generated.dataa[0]
dataa[1] => add_sub_0ai:auto_generated.dataa[1]
dataa[2] => add_sub_0ai:auto_generated.dataa[2]
dataa[3] => add_sub_0ai:auto_generated.dataa[3]
datab[0] => add_sub_0ai:auto_generated.datab[0]
datab[1] => add_sub_0ai:auto_generated.datab[1]
datab[2] => add_sub_0ai:auto_generated.datab[2]
datab[3] => add_sub_0ai:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_0ai:auto_generated.result[0]
result[1] <= add_sub_0ai:auto_generated.result[1]
result[2] <= add_sub_0ai:auto_generated.result[2]
result[3] <= add_sub_0ai:auto_generated.result[3]
cout <= add_sub_0ai:auto_generated.cout
overflow <= <GND>


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmAddInc:inst15|lpm_add_sub:LPM_ADD_SUB_component|add_sub_0ai:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN8
dataa[1] => op_1.IN6
dataa[2] => op_1.IN4
dataa[3] => op_1.IN2
datab[0] => op_1.IN9
datab[1] => op_1.IN7
datab[2] => op_1.IN5
datab[3] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux:inst10
data0x[0] => lpm_mux:LPM_MUX_component.data[0][0]
data0x[1] => lpm_mux:LPM_MUX_component.data[0][1]
data0x[2] => lpm_mux:LPM_MUX_component.data[0][2]
data0x[3] => lpm_mux:LPM_MUX_component.data[0][3]
data1x[0] => lpm_mux:LPM_MUX_component.data[1][0]
data1x[1] => lpm_mux:LPM_MUX_component.data[1][1]
data1x[2] => lpm_mux:LPM_MUX_component.data[1][2]
data1x[3] => lpm_mux:LPM_MUX_component.data[1][3]
data2x[0] => lpm_mux:LPM_MUX_component.data[2][0]
data2x[1] => lpm_mux:LPM_MUX_component.data[2][1]
data2x[2] => lpm_mux:LPM_MUX_component.data[2][2]
data2x[3] => lpm_mux:LPM_MUX_component.data[2][3]
data3x[0] => lpm_mux:LPM_MUX_component.data[3][0]
data3x[1] => lpm_mux:LPM_MUX_component.data[3][1]
data3x[2] => lpm_mux:LPM_MUX_component.data[3][2]
data3x[3] => lpm_mux:LPM_MUX_component.data[3][3]
data4x[0] => lpm_mux:LPM_MUX_component.data[4][0]
data4x[1] => lpm_mux:LPM_MUX_component.data[4][1]
data4x[2] => lpm_mux:LPM_MUX_component.data[4][2]
data4x[3] => lpm_mux:LPM_MUX_component.data[4][3]
data5x[0] => lpm_mux:LPM_MUX_component.data[5][0]
data5x[1] => lpm_mux:LPM_MUX_component.data[5][1]
data5x[2] => lpm_mux:LPM_MUX_component.data[5][2]
data5x[3] => lpm_mux:LPM_MUX_component.data[5][3]
sel[0] => lpm_mux:LPM_MUX_component.sel[0]
sel[1] => lpm_mux:LPM_MUX_component.sel[1]
sel[2] => lpm_mux:LPM_MUX_component.sel[2]
result[0] <= lpm_mux:LPM_MUX_component.result[0]
result[1] <= lpm_mux:LPM_MUX_component.result[1]
result[2] <= lpm_mux:LPM_MUX_component.result[2]
result[3] <= lpm_mux:LPM_MUX_component.result[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux:inst10|lpm_mux:LPM_MUX_component
data[0][0] => mux_7qc:auto_generated.data[0]
data[0][1] => mux_7qc:auto_generated.data[1]
data[0][2] => mux_7qc:auto_generated.data[2]
data[0][3] => mux_7qc:auto_generated.data[3]
data[1][0] => mux_7qc:auto_generated.data[4]
data[1][1] => mux_7qc:auto_generated.data[5]
data[1][2] => mux_7qc:auto_generated.data[6]
data[1][3] => mux_7qc:auto_generated.data[7]
data[2][0] => mux_7qc:auto_generated.data[8]
data[2][1] => mux_7qc:auto_generated.data[9]
data[2][2] => mux_7qc:auto_generated.data[10]
data[2][3] => mux_7qc:auto_generated.data[11]
data[3][0] => mux_7qc:auto_generated.data[12]
data[3][1] => mux_7qc:auto_generated.data[13]
data[3][2] => mux_7qc:auto_generated.data[14]
data[3][3] => mux_7qc:auto_generated.data[15]
data[4][0] => mux_7qc:auto_generated.data[16]
data[4][1] => mux_7qc:auto_generated.data[17]
data[4][2] => mux_7qc:auto_generated.data[18]
data[4][3] => mux_7qc:auto_generated.data[19]
data[5][0] => mux_7qc:auto_generated.data[20]
data[5][1] => mux_7qc:auto_generated.data[21]
data[5][2] => mux_7qc:auto_generated.data[22]
data[5][3] => mux_7qc:auto_generated.data[23]
sel[0] => mux_7qc:auto_generated.sel[0]
sel[1] => mux_7qc:auto_generated.sel[1]
sel[2] => mux_7qc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7qc:auto_generated.result[0]
result[1] <= mux_7qc:auto_generated.result[1]
result[2] <= mux_7qc:auto_generated.result[2]
result[3] <= mux_7qc:auto_generated.result[3]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux:inst10|lpm_mux:LPM_MUX_component|mux_7qc:auto_generated
data[0] => _~153.IN0
data[0] => _~162.IN0
data[1] => _~110.IN0
data[1] => _~119.IN0
data[2] => _~67.IN0
data[2] => _~76.IN0
data[3] => _~24.IN0
data[3] => _~33.IN0
data[4] => _~151.IN0
data[5] => _~108.IN0
data[6] => _~65.IN0
data[7] => _~22.IN0
data[8] => _~156.IN1
data[8] => _~165.IN1
data[9] => _~113.IN1
data[9] => _~122.IN1
data[10] => _~70.IN1
data[10] => _~79.IN1
data[11] => _~27.IN1
data[11] => _~36.IN1
data[12] => _~169.IN0
data[13] => _~126.IN0
data[14] => _~83.IN0
data[15] => _~40.IN0
data[16] => _~131.IN0
data[16] => _~140.IN0
data[17] => _~88.IN0
data[17] => _~97.IN0
data[18] => _~45.IN0
data[18] => _~54.IN0
data[19] => _~2.IN0
data[19] => _~11.IN0
data[20] => _~129.IN0
data[21] => _~86.IN0
data[22] => _~43.IN0
data[23] => _~0.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[2] => result_node[3]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[2]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[1]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[0]~6.IN0
sel[2] => _~150.IN0


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux2:inst11
data0 => lpm_mux:LPM_MUX_component.data[0][0]
data1 => lpm_mux:LPM_MUX_component.data[1][0]
sel => lpm_mux:LPM_MUX_component.sel[0]
result <= lpm_mux:LPM_MUX_component.result[0]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux2:inst11|lpm_mux:LPM_MUX_component
data[0][0] => mux_upc:auto_generated.data[0]
data[1][0] => mux_upc:auto_generated.data[1]
sel[0] => mux_upc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_upc:auto_generated.result[0]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux2:inst11|lpm_mux:LPM_MUX_component|mux_upc:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux2:inst13
data0 => lpm_mux:LPM_MUX_component.data[0][0]
data1 => lpm_mux:LPM_MUX_component.data[1][0]
sel => lpm_mux:LPM_MUX_component.sel[0]
result <= lpm_mux:LPM_MUX_component.result[0]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux2:inst13|lpm_mux:LPM_MUX_component
data[0][0] => mux_upc:auto_generated.data[0]
data[1][0] => mux_upc:auto_generated.data[1]
sel[0] => mux_upc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_upc:auto_generated.result[0]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux2:inst13|lpm_mux:LPM_MUX_component|mux_upc:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux2:inst14
data0 => lpm_mux:LPM_MUX_component.data[0][0]
data1 => lpm_mux:LPM_MUX_component.data[1][0]
sel => lpm_mux:LPM_MUX_component.sel[0]
result <= lpm_mux:LPM_MUX_component.result[0]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux2:inst14|lpm_mux:LPM_MUX_component
data[0][0] => mux_upc:auto_generated.data[0]
data[1][0] => mux_upc:auto_generated.data[1]
sel[0] => mux_upc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_upc:auto_generated.result[0]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux2:inst14|lpm_mux:LPM_MUX_component|mux_upc:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux2:inst12
data0 => lpm_mux:LPM_MUX_component.data[0][0]
data1 => lpm_mux:LPM_MUX_component.data[1][0]
sel => lpm_mux:LPM_MUX_component.sel[0]
result <= lpm_mux:LPM_MUX_component.result[0]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux2:inst12|lpm_mux:LPM_MUX_component
data[0][0] => mux_upc:auto_generated.data[0]
data[1][0] => mux_upc:auto_generated.data[1]
sel[0] => mux_upc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_upc:auto_generated.result[0]


|DEUARC_Mesut_Selim_Serbes_2017510100|ALU_Mesut_Selim_Serbes_2017510100:inst|newLpmMux2:inst12|lpm_mux:LPM_MUX_component|mux_upc:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


