// Seed: 3556972316
module module_0 ();
  tri id_1, id_2;
  assign id_1 = 1;
  assign module_1.type_30 = 0;
  id_4 :
  assert property (@(posedge 1) 1)
  else $display(id_3);
endmodule
module module_1 (
    input tri0 id_0
    , id_18,
    input wand id_1,
    output wire id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wand id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input wor id_11,
    input supply1 id_12,
    input tri id_13,
    output supply1 id_14,
    input supply0 id_15,
    output wor id_16
);
  wire  id_19;
  uwire id_20 = id_18 == id_5;
  module_0 modCall_1 ();
  assign id_6 = id_5;
endmodule
