<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Nov 18 22:36:35 2024" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:arty-a7-35:part0:1.1" DEVICE="7a35ti" NAME="main_block" PACKAGE="csg324" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="btn0" SIGIS="undef" SIGNAME="External_Ports_btn0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn1" SIGIS="undef" SIGNAME="External_Ports_btn1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn2" SIGIS="undef" SIGNAME="External_Ports_btn2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn3" SIGIS="undef" SIGNAME="External_Ports_btn3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn3"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="clk200mhz" SIGIS="clk" SIGNAME="External_Ports_clk200mhz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="clk200mhz"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="cpu_sync" SIGIS="clk" SIGNAME="External_Ports_cpu_sync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="cpu_sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="debug_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_debug_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="debug_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="debug_bank" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_debug_bank">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="debug_bank"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="debug_clk200mhz" SIGIS="clk" SIGNAME="External_Ports_debug_clk200mhz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="debug_clk200mhz"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="debug_din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_debug_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="debug_din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="debug_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_debug_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="debug_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="debug_en_lock" SIGIS="undef" SIGNAME="mmu_0_debug_en_lock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="debug_en_lock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="debug_enable" SIGIS="undef" SIGNAME="External_Ports_debug_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="debug_enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="debug_override_enable" SIGIS="undef" SIGNAME="External_Ports_debug_override_enable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="debug_override_enable"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="debug_sync" SIGIS="clk" SIGNAME="External_Ports_debug_sync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="debug_sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="debug_we" SIGIS="undef" SIGNAME="External_Ports_debug_we">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="debug_we"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="fault" SIGIS="undef" SIGNAME="mmu_0_fault">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="fault"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="gram_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gram_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="gram_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="gram_bank" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gram_bank">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="gram_bank"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="gram_din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gram_din">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="gram_din"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="gram_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_gram_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="gram_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="gram_we" SIGIS="undef" SIGNAME="External_Ports_gram_we">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="gram_we"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="iram_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_iram_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="iram_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="iram_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_iram_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="iram_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led0" SIGIS="undef" SIGNAME="mmio_0_led0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led1" SIGIS="undef" SIGNAME="mmio_0_led1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led2" SIGIS="undef" SIGNAME="mmio_0_led2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led3" SIGIS="undef" SIGNAME="mmio_0_led3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="vram_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_vram_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="vram_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="200000000" DIR="I" NAME="vram_clk200mhz" SIGIS="clk" SIGNAME="External_Ports_vram_clk200mhz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="vram_clk200mhz"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="vram_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vram_dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="vram_dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="vram_sync" SIGIS="clk" SIGNAME="External_Ports_vram_sync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_0" PORT="vram_sync"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="8" FULLNAME="/gram" HWVERSION="8.4" INSTANCE="gram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="7"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     22.629808 mW"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="16383"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="16383"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="16"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="16"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="16383"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="16383"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="16"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Component_Name" VALUE="main_block_blk_mem_gen_2_0"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="Read_Width_A" VALUE="16"/>
        <PARAMETER NAME="Read_Width_B" VALUE="16"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="16383"/>
        <PARAMETER NAME="Write_Width_A" VALUE="16"/>
        <PARAMETER NAME="Write_Width_B" VALUE="16"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="13" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_gram_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="gram_mem_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="addrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="mmu_0_gram_mem_ck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="gram_mem_ck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk"/>
        <PORT DIR="I" LEFT="15" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_gram_mem_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="gram_mem_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dinb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="gram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="gram_mem_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="doutb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_gram_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="gram_mem_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="web" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ADDRESS_MODE" VALUE="BYTE_ADDRESS"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ADDRESS_MODE" VALUE="BYTE_ADDRESS"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/iram" HWVERSION="8.4" INSTANCE="iram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="14"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="7"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     22.629808 mW"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="16383"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="16383"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="16"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="16"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="16383"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="16383"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="16"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Component_Name" VALUE="main_block_blk_mem_gen_1_0"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="Read_Width_A" VALUE="16"/>
        <PARAMETER NAME="Read_Width_B" VALUE="16"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="16383"/>
        <PARAMETER NAME="Write_Width_A" VALUE="16"/>
        <PARAMETER NAME="Write_Width_B" VALUE="16"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="13" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_iram_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="iram_mem_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="13" NAME="addrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="mmu_0_iram_mem_ck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="iram_mem_ck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk"/>
        <PORT DIR="I" LEFT="15" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_iram_mem_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="iram_mem_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dinb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="iram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="iram_mem_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="doutb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_iram_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="iram_mem_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="web" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ADDRESS_MODE" VALUE="BYTE_ADDRESS"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ADDRESS_MODE" VALUE="BYTE_ADDRESS"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mmio_0" HWVERSION="1.0" INSTANCE="mmio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mmio" VLNV="xilinx.com:module_ref:mmio:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_block_mmio_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_mmio_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="mmio_mem_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn0" SIGIS="undef" SIGNAME="External_Ports_btn0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn1" SIGIS="undef" SIGNAME="External_Ports_btn1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn2" SIGIS="undef" SIGNAME="External_Ports_btn2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn3" SIGIS="undef" SIGNAME="External_Ports_btn3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ck" SIGIS="undef" SIGNAME="mmu_0_mmio_mem_ck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="mmio_mem_ck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_mmio_mem_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="mmio_mem_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="mmio_mem_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef" SIGNAME="mmio_0_led0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef" SIGNAME="mmio_0_led1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led2" SIGIS="undef" SIGNAME="mmio_0_led2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led3" SIGIS="undef" SIGNAME="mmio_0_led3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="oe" SIGIS="undef" SIGNAME="mmu_0_mmio_mem_oe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="mmio_mem_oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="mmu_0_mmio_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="mmio_mem_we"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mmu_0" HWVERSION="1.0" INSTANCE="mmu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mmu" VLNV="xilinx.com:module_ref:mmu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_block_mmu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk200mhz" SIGIS="undef" SIGNAME="External_Ports_clk200mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk200mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cpu_sync" SIGIS="undef" SIGNAME="External_Ports_cpu_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="cpu_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="debug_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_debug_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="debug_bank" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_debug_bank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_bank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debug_clk200mhz" SIGIS="undef" SIGNAME="External_Ports_debug_clk200mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_clk200mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="debug_din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_debug_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="debug_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_debug_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="debug_en_lock" SIGIS="undef" SIGNAME="mmu_0_debug_en_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_en_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debug_enable" SIGIS="undef" SIGNAME="External_Ports_debug_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debug_override_enable" SIGIS="undef" SIGNAME="External_Ports_debug_override_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_override_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debug_sync" SIGIS="undef" SIGNAME="External_Ports_debug_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debug_we" SIGIS="undef" SIGNAME="External_Ports_debug_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="fault" SIGIS="undef" SIGNAME="mmu_0_fault">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="fault"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="gram_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gram_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gram_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="gram_bank" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gram_bank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gram_bank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="gram_din" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gram_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gram_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="gram_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_gram_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gram_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="gram_mem_addr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_gram_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gram_mem_ck" SIGIS="undef" SIGNAME="mmu_0_gram_mem_ck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="gram_mem_din" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_gram_mem_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="gram_mem_dout" RIGHT="0" SIGIS="undef" SIGNAME="gram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gram_mem_we" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_gram_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="gram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gram_we" SIGIS="undef" SIGNAME="External_Ports_gram_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gram_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iram_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_iram_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="iram_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="iram_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_iram_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="iram_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="iram_mem_addr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_iram_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="iram_mem_ck" SIGIS="undef" SIGNAME="mmu_0_iram_mem_ck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="iram_mem_din" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_iram_mem_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iram_mem_dout" RIGHT="0" SIGIS="undef" SIGNAME="iram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="iram_mem_we" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_iram_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="iram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="mmio_mem_addr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_mmio_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmio_mem_ck" SIGIS="undef" SIGNAME="mmu_0_mmio_mem_ck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="ck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="mmio_mem_din" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_mmio_mem_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="mmio_mem_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmio_mem_oe" SIGIS="undef" SIGNAME="mmu_0_mmio_mem_oe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="oe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmio_mem_we" SIGIS="undef" SIGNAME="mmu_0_mmio_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="vram_addr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_vram_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vram_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vram_clk200mhz" SIGIS="undef" SIGNAME="External_Ports_vram_clk200mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vram_clk200mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="vram_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vram_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vram_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vram_sync" SIGIS="undef" SIGNAME="External_Ports_vram_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vram_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="vrama_mem_addr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vrama_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vrama_mem_ck" SIGIS="undef" SIGNAME="mmu_0_vrama_mem_ck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="vrama_mem_din" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vrama_mem_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="vrama_mem_dout" RIGHT="0" SIGIS="undef" SIGNAME="vram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="vrama_mem_we" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vrama_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="vramb_mem_addr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vramb_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vramb_mem_ck" SIGIS="undef" SIGNAME="mmu_0_vramb_mem_ck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="vramb_mem_din" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vramb_mem_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="vramb_mem_dout" RIGHT="0" SIGIS="undef" SIGNAME="vram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="vramb_mem_we" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vramb_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/vram" HWVERSION="8.4" INSTANCE="vram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="30"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     38.7315 mW"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="65535"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="65535"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="16"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="16"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="65535"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="65535"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="16"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="16"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Component_Name" VALUE="main_block_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="Read_Width_A" VALUE="16"/>
        <PARAMETER NAME="Read_Width_B" VALUE="16"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="65535"/>
        <PARAMETER NAME="Write_Width_A" VALUE="16"/>
        <PARAMETER NAME="Write_Width_B" VALUE="16"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vrama_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vrama_mem_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vramb_mem_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vramb_mem_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="mmu_0_vrama_mem_ck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vrama_mem_ck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="mmu_0_vramb_mem_ck">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vramb_mem_ck"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vrama_mem_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vrama_mem_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vramb_mem_din">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vramb_mem_din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="vram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vrama_mem_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="vram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vramb_mem_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vrama_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vrama_mem_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="mmu_0_vramb_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_0" PORT="vramb_mem_we"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ADDRESS_MODE" VALUE="BYTE_ADDRESS"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ADDRESS_MODE" VALUE="BYTE_ADDRESS"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
