Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 07:17:50 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1211 |          343 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             378 |          103 |
| Yes          | No                    | No                     |             536 |          153 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                            Enable Signal                                                            |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                        |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state104                                                                                             |                                                                                                                                                    |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state106                                                                                             |                                                                                                                                                    |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64s_31ns_8_68_seq_1_U5/fn1_udiv_64s_31ns_8_68_seq_1_div_U/fn1_udiv_64s_31ns_8_68_seq_1_div_u_0/E[0]       |                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state68                                                                                              |                                                                                                                                                    |                4 |              8 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state103                                                                                             |                                                                                                                                                    |                3 |              9 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state79                                                                                              |                                                                                                                                                    |                2 |              9 |         4.50 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRY_OUT        |                2 |              9 |         4.50 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/udiv_31ns_64ns_30_35_seq_1_U4/fn1_udiv_31ns_64ns_30_35_seq_1_div_U/fn1_udiv_31ns_64ns_30_35_seq_1_div_u_0/r_stage_reg_n_0_[0] |                4 |             20 |         5.00 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                        |                7 |             22 |         3.14 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]  |                8 |             25 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_31ns_64ns_30_35_seq_1_U4/fn1_udiv_31ns_64ns_30_35_seq_1_div_U/fn1_udiv_31ns_64ns_30_35_seq_1_div_u_0/E[0] |                                                                                                                                                    |                6 |             30 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state36                                                                                              |                                                                                                                                                    |                6 |             30 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state78                                                                                              |                                                                                                                                                    |                9 |             31 |         3.44 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state37                                                                                              |                                                                                                                                                    |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state86                                                                                              |                                                                                                                                                    |               12 |             31 |         2.58 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_110[30]_i_1_n_0                                                                                            |                                                                                                                                                    |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state102                                                                                             |                                                                                                                                                    |               14 |             31 |         2.21 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_64s_31ns_8_68_seq_1_U5/fn1_udiv_64s_31ns_8_68_seq_1_div_U/start0                                          |                                                                                                                                                    |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state105                                                                                             |                                                                                                                                                    |                9 |             32 |         3.56 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/ap_CS_fsm_state82                                                                                                             |               11 |             32 |         2.91 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitofp_64ns_32_6_no_dsp_1_U3/din0_buf1[63]_i_1_n_0                                                                            |               10 |             32 |         3.20 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/udiv_64s_31ns_8_68_seq_1_U5/fn1_udiv_64s_31ns_8_68_seq_1_div_U/fn1_udiv_64s_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]       |                8 |             57 |         7.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_31ns_64ns_30_35_seq_1_U4/fn1_udiv_31ns_64ns_30_35_seq_1_div_U/start0                                      |                                                                                                                                                    |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state80                                                                                              |                                                                                                                                                    |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                               |                                                                                                                                                    |               24 |             80 |         3.33 |
|  ap_clk      |                                                                                                                                     | ap_rst                                                                                                                                             |               51 |            174 |         3.41 |
|  ap_clk      |                                                                                                                                     |                                                                                                                                                    |              343 |           1249 |         3.64 |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


