Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/brayan/work01-ramdp-grupo-03/src/TB_ram_isim_beh.exe -prj /home/brayan/work01-ramdp-grupo-03/src/TB_ram_beh.prj work.TB_ram work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/brayan/work01-ramdp-grupo-03/src/buffer_ram_dp.v" into library work
Analyzing Verilog file "/home/brayan/work01-ramdp-grupo-03/src/TB_ram.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/brayan/work01-ramdp-grupo-03/src/TB_ram.v" Line 41: Size mismatch in connection of port <addr_in>. Formal port size is 17-bit while actual signal size is 15-bit.
WARNING:HDLCompiler:189 - "/home/brayan/work01-ramdp-grupo-03/src/TB_ram.v" Line 45: Size mismatch in connection of port <addr_out>. Formal port size is 17-bit while actual signal size is 15-bit.
Completed static elaboration
Fuse Memory Usage: 95484 KB
Fuse CPU Usage: 2730 ms
Compiling module buffer_ram_dp_default
Compiling module TB_ram
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/brayan/work01-ramdp-grupo-03/src/TB_ram_isim_beh.exe
Fuse Memory Usage: 655660 KB
Fuse CPU Usage: 2760 ms
GCC CPU Usage: 470 ms
