

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_176_11'
================================================================
* Date:           Mon Jan 13 00:09:24 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.655 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4113|     4113|  32.904 us|  32.904 us|  4113|  4113|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |   Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MUL_MOD_1_fu_71  |MUL_MOD_1  |       12|       12|  96.000 ns|  96.000 ns|    1|    1|      yes|
        +---------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_176_11  |     4111|     4111|        17|          1|          1|  4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|    1336|    921|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     251|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    1587|   1054|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------+---------+----+------+-----+-----+
    |       Instance      |   Module  | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------------+-----------+---------+----+------+-----+-----+
    |grp_MUL_MOD_1_fu_71  |MUL_MOD_1  |        0|  12|  1336|  921|    0|
    +---------------------+-----------+---------+----+------+-----+-----+
    |Total                |           |        0|  12|  1336|  921|    0|
    +---------------------+-----------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln176_fu_92_p2   |         +|   0|  0|  14|          13|           1|
    |icmp_ln176_fu_86_p2  |      icmp|   0|  0|  17|          13|          14|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  33|          27|          17|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|   13|         26|
    |i_fu_38                  |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |DataTemp_addr_reg_129              |  12|   0|   12|          0|
    |DataTemp_load_reg_135              |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |call_ret_reg_140                   |  32|   0|   32|          0|
    |i_fu_38                            |  13|   0|   13|          0|
    |icmp_ln176_reg_125                 |   1|   0|    1|          0|
    |DataTemp_addr_reg_129              |  64|  32|   12|          0|
    |icmp_ln176_reg_125                 |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 251|  64|  136|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_176_11|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_176_11|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_176_11|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_176_11|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_176_11|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_176_11|  return value|
|DataTemp_address0  |  out|   12|   ap_memory|                           DataTemp|         array|
|DataTemp_ce0       |  out|    1|   ap_memory|                           DataTemp|         array|
|DataTemp_we0       |  out|    1|   ap_memory|                           DataTemp|         array|
|DataTemp_d0        |  out|   32|   ap_memory|                           DataTemp|         array|
|DataTemp_address1  |  out|   12|   ap_memory|                           DataTemp|         array|
|DataTemp_ce1       |  out|    1|   ap_memory|                           DataTemp|         array|
|DataTemp_q1        |   in|   32|   ap_memory|                           DataTemp|         array|
|n_inv              |   in|   19|     ap_none|                              n_inv|        scalar|
|trunc_ln11_2       |   in|    2|     ap_none|                       trunc_ln11_2|        scalar|
+-------------------+-----+-----+------------+-----------------------------------+--------------+

