<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s'" level="0">
<item name = "Date">Sun May 25 15:18:51 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.321 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 8, 10.000 ns, 40.000 ns, 2, 8, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169">dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0, 4, 4, 20.000 ns, 20.000 ns, 4, 4, none</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209">shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 342, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 880, 2202, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 114, -</column>
<column name="Register">-, -, 619, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169">dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0, 0, 0, 367, 1594, 0</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s_fu_209">shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s, 0, 0, 513, 608, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln311_fu_808_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_819_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln316_fu_768_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln318_fu_779_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln284_1_fu_735_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_2_fu_741_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_729_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_200">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_209">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op119">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_1_fu_683_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln284_2_fu_703_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_3_fu_723_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_fu_673_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln303_fu_763_p2">icmp, 0, 0, 18, 32, 7</column>
<column name="icmp_ln307_fu_803_p2">icmp, 0, 0, 18, 32, 7</column>
<column name="select_ln313_fu_824_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln318_fu_784_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_phi_mux_storemerge_phi_fu_162_p4">9, 2, 32, 64</column>
<column name="pX_4">9, 2, 32, 64</column>
<column name="pY_4">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="sX_4">9, 2, 32, 64</column>
<column name="storemerge_reg_158">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_2_reg_1060">1, 0, 1, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_fu_169_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_1_reg_1043">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_1033">1, 0, 1, 0</column>
<column name="icmp_ln303_reg_1084">1, 0, 1, 0</column>
<column name="icmp_ln307_reg_1093">1, 0, 1, 0</column>
<column name="kernel_data_V_5_0_ret_reg_903">4, 0, 4, 0</column>
<column name="kernel_data_V_5_10">4, 0, 4, 0</column>
<column name="kernel_data_V_5_10_ret_reg_938">4, 0, 4, 0</column>
<column name="kernel_data_V_5_11">4, 0, 4, 0</column>
<column name="kernel_data_V_5_11_ret_reg_943">4, 0, 4, 0</column>
<column name="kernel_data_V_5_12_ret_reg_883">4, 0, 4, 0</column>
<column name="kernel_data_V_5_13_ret_reg_878">4, 0, 4, 0</column>
<column name="kernel_data_V_5_14_ret_reg_873">4, 0, 4, 0</column>
<column name="kernel_data_V_5_15_ret_reg_868">4, 0, 4, 0</column>
<column name="kernel_data_V_5_16">4, 0, 4, 0</column>
<column name="kernel_data_V_5_16_ret_reg_948">4, 0, 4, 0</column>
<column name="kernel_data_V_5_17">4, 0, 4, 0</column>
<column name="kernel_data_V_5_17_ret_reg_953">4, 0, 4, 0</column>
<column name="kernel_data_V_5_18">4, 0, 4, 0</column>
<column name="kernel_data_V_5_18_ret_reg_958">4, 0, 4, 0</column>
<column name="kernel_data_V_5_19">4, 0, 4, 0</column>
<column name="kernel_data_V_5_19_ret_reg_963">4, 0, 4, 0</column>
<column name="kernel_data_V_5_1_ret_reg_898">4, 0, 4, 0</column>
<column name="kernel_data_V_5_20">4, 0, 4, 0</column>
<column name="kernel_data_V_5_20_ret_reg_968">4, 0, 4, 0</column>
<column name="kernel_data_V_5_21">4, 0, 4, 0</column>
<column name="kernel_data_V_5_21_ret_reg_973">4, 0, 4, 0</column>
<column name="kernel_data_V_5_22">4, 0, 4, 0</column>
<column name="kernel_data_V_5_22_ret_reg_978">4, 0, 4, 0</column>
<column name="kernel_data_V_5_23">4, 0, 4, 0</column>
<column name="kernel_data_V_5_23_ret_reg_983">4, 0, 4, 0</column>
<column name="kernel_data_V_5_24_ret_reg_863">4, 0, 4, 0</column>
<column name="kernel_data_V_5_25_ret_reg_858">4, 0, 4, 0</column>
<column name="kernel_data_V_5_26_ret_reg_853">4, 0, 4, 0</column>
<column name="kernel_data_V_5_27_ret_reg_848">4, 0, 4, 0</column>
<column name="kernel_data_V_5_28">4, 0, 4, 0</column>
<column name="kernel_data_V_5_28_ret_reg_988">4, 0, 4, 0</column>
<column name="kernel_data_V_5_29">4, 0, 4, 0</column>
<column name="kernel_data_V_5_29_ret_reg_993">4, 0, 4, 0</column>
<column name="kernel_data_V_5_2_ret_reg_893">4, 0, 4, 0</column>
<column name="kernel_data_V_5_30">4, 0, 4, 0</column>
<column name="kernel_data_V_5_30_ret_reg_998">4, 0, 4, 0</column>
<column name="kernel_data_V_5_31">4, 0, 4, 0</column>
<column name="kernel_data_V_5_31_ret_reg_1003">4, 0, 4, 0</column>
<column name="kernel_data_V_5_32">4, 0, 4, 0</column>
<column name="kernel_data_V_5_32_ret_reg_1008">4, 0, 4, 0</column>
<column name="kernel_data_V_5_33">4, 0, 4, 0</column>
<column name="kernel_data_V_5_33_ret_reg_1013">4, 0, 4, 0</column>
<column name="kernel_data_V_5_34">4, 0, 4, 0</column>
<column name="kernel_data_V_5_34_ret_reg_1018">4, 0, 4, 0</column>
<column name="kernel_data_V_5_35">4, 0, 4, 0</column>
<column name="kernel_data_V_5_35_ret_reg_1023">4, 0, 4, 0</column>
<column name="kernel_data_V_5_3_ret_reg_888">4, 0, 4, 0</column>
<column name="kernel_data_V_5_4">4, 0, 4, 0</column>
<column name="kernel_data_V_5_4_ret_reg_908">4, 0, 4, 0</column>
<column name="kernel_data_V_5_5">4, 0, 4, 0</column>
<column name="kernel_data_V_5_5_ret_reg_913">4, 0, 4, 0</column>
<column name="kernel_data_V_5_6">4, 0, 4, 0</column>
<column name="kernel_data_V_5_6_ret_reg_918">4, 0, 4, 0</column>
<column name="kernel_data_V_5_7">4, 0, 4, 0</column>
<column name="kernel_data_V_5_7_ret_reg_923">4, 0, 4, 0</column>
<column name="kernel_data_V_5_8">4, 0, 4, 0</column>
<column name="kernel_data_V_5_8_ret_reg_928">4, 0, 4, 0</column>
<column name="kernel_data_V_5_9">4, 0, 4, 0</column>
<column name="kernel_data_V_5_9_ret_reg_933">4, 0, 4, 0</column>
<column name="pX_4">32, 0, 32, 0</column>
<column name="pX_4_load_reg_1054">32, 0, 32, 0</column>
<column name="pY_4">32, 0, 32, 0</column>
<column name="pY_4_load_reg_1048">32, 0, 32, 0</column>
<column name="res_out_0_V_reg_1064">4, 0, 4, 0</column>
<column name="res_out_1_V_reg_1069">4, 0, 4, 0</column>
<column name="res_out_2_V_reg_1074">4, 0, 4, 0</column>
<column name="res_out_3_V_reg_1079">4, 0, 4, 0</column>
<column name="sX_4">32, 0, 32, 0</column>
<column name="sX_4_load_reg_1028">32, 0, 32, 0</column>
<column name="sY_4">32, 0, 32, 0</column>
<column name="sY_4_load_reg_1038">32, 0, 32, 0</column>
<column name="select_ln313_reg_1097">32, 0, 32, 0</column>
<column name="select_ln318_reg_1088">32, 0, 32, 0</column>
<column name="storemerge_reg_158">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 4, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 4, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 4, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="in_elem_data_3_V_read">in, 4, ap_none, in_elem_data_3_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 4, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 4, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 4, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 4, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
</table>
</item>
</section>
</profile>
