# Wed Mar 15 19:47:54 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: D:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-DD7N7QM

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202109actsp1, Build 056R, Built Jun 14 2022 13:56:21, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 121MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 134MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 134MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 134MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 134MB)


@N: MF104 :"f:\mpfs_projects\mpfs_icicle\hdl\tf_rom.v":21:7:21:12|Found compile point of type hard on View view:work.tf_ROM_69s(verilog) 
@N: MF104 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_ntt.v":21:7:21:14|Found compile point of type hard on View view:work.poly_ntt_Z80(verilog) 


@N: MF105 |Performing bottom-up mapping of Compile point view:work.poly_ntt_Z80(verilog) 

Begin environment creation (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)

@W: BN114 :|Removing instance CP_fanout_cell_poly_ntt_Z80_inst (in view: work.MPFS_ICICLE_KIT_BASE_DESIGN(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_poly_ntt_Z80_verilog_inst (in view: work.MPFS_ICICLE_KIT_BASE_DESIGN(verilog)) because it does not drive other instances.
@W: BN114 :|Removing instance CP_fanout_cell_work_poly_ntt_Z80_verilog_0_inst (in view: work.MPFS_ICICLE_KIT_BASE_DESIGN(verilog)) because it does not drive other instances.

Finished environment creation (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 196MB)


Start loading ILMs (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 197MB)

@W: BN114 :|Removing instance CP_fanout_cell_tf_ROM_69s_verilog_inst (in view: work.tf_ROM_69s_rtl_ilm(verilog)) because it does not drive other instances.

Finished loading ILMs (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 197MB)


Begin compile point sub-process log

@N: MF106 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_ntt.v":21:7:21:14|Mapping Compile point view:work.poly_ntt_Z80(verilog) because 
		 RTL and/or Constraints changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 197MB)

@W: BN114 :|Removing instance CP_fanout_cell_work_poly_ntt_Z80_verilog_0_0_0_inst (in view: work.MPFS_ICICLE_KIT_BASE_DESIGN(verilog)) because it does not drive other instances.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).
@W: FX185 |Ignoring the attribute act_wide_mul_size=1 because it is less than the size of multiplier supported by architecture(18).

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 197MB peak: 197MB)

Encoding state machine CS[8:0] (in view: work.poly_ntt_Z80(verilog))
original code -> new code
   0000 -> 000000000
   0001 -> 000000011
   0010 -> 000000101
   0011 -> 000001001
   0100 -> 000010001
   0101 -> 000100001
   0110 -> 001000001
   0111 -> 010000001
   1000 -> 100000001
@N: FX493 |Applying initial value "0" on instance CS_i[0].
@N: FX403 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Property "block_ram" or "no_rw_check" found for RAM poly_ram_0.delay_7.gen_delay\[6\]\.level_buf_seqshift[23:0] with specified coding style. Inferring block RAM.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|RAM poly_ram_0.delay_7.gen_delay\[6\]\.level_buf_seqshift[23:0] (in view: work.poly_ntt_Z80(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_ram_0.poly_bank_3.bank[22:0] (in view: work.poly_ntt_Z80(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_ram_0.poly_bank_2.bank[22:0] (in view: work.poly_ntt_Z80(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_ram_0.poly_bank_1.bank[22:0] (in view: work.poly_ntt_Z80(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_ram_0.poly_bank_0.bank[22:0] (in view: work.poly_ntt_Z80(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine CS[4:0] (in view: work.fsm(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
@N: FX493 |Applying initial value "0" on instance CS_i[0].
@N: MO231 :"f:\mpfs_projects\mpfs_icicle\hdl\fsm.v":179:4:179:9|Found counter in view:work.fsm(verilog) instance k_reg[5:0] 
@N: MO231 :"f:\mpfs_projects\mpfs_icicle\hdl\fsm.v":179:4:179:9|Found counter in view:work.fsm(verilog) instance j_reg[5:0] 
@N: MF179 :|Found 32 by 32 bit equality operator ('==') k_reg18 (in view: work.fsm(verilog))
@N: MF179 :|Found 32 by 32 bit equality operator ('==') j_reg17 (in view: work.fsm(verilog))
@N: FX403 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Property "block_ram" or "no_rw_check" found for RAM delay_7.gen_delay\[6\]\.level_buf_seqshift[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|RAM delay_7.gen_delay\[6\]\.level_buf_seqshift[7:0] (in view: work.network_bf_out_23s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Property "block_ram" or "no_rw_check" found for RAM delay_7.gen_delay\[6\]\.level_buf_seqshift[23:0] with specified coding style. Inferring block RAM.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|RAM delay_7.gen_delay\[6\]\.level_buf_seqshift[23:0] (in view: work.poly_ram_6s_64s_23s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_3.bank[22:0] (in view: work.poly_ram_6s_64s_23s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_2.bank[22:0] (in view: work.poly_ram_6s_64s_23s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_1.bank[22:0] (in view: work.poly_ram_6s_64s_23s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_bank.v":36:4:36:9|RAM poly_bank_0.bank[22:0] (in view: work.poly_ram_6s_64s_23s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Property "block_ram" or "no_rw_check" found for RAM delay_7.gen_delay\[6\]\.level_buf_seqshift[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|RAM delay_7.gen_delay\[6\]\.level_buf_seqshift[7:0] (in view: work.network_bf_out_23s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

Starting factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 205MB peak: 205MB)


Finished factoring (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 238MB peak: 238MB)


Available hyper_sources - for debug and ip models
	None Found

@N: FF150 :"f:\mpfs_projects\mpfs_icicle\hdl\mult_rd.v":60:31:60:40|Multiplier poly_mul_0.mult_rd_3.c_2[33:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: FF150 :"f:\mpfs_projects\mpfs_icicle\hdl\mult_rd.v":60:31:60:40|Multiplier poly_mul_0.mult_rd_2.c_2[33:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: FF150 :"f:\mpfs_projects\mpfs_icicle\hdl\mult_rd.v":60:31:60:40|Multiplier poly_mul_0.mult_rd_1.c_2[33:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: FF150 :"f:\mpfs_projects\mpfs_icicle\hdl\mult_rd.v":60:31:60:40|Multiplier poly_mul_0.mult_rd_0.c_2[33:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: FF150 :"f:\mpfs_projects\mpfs_icicle\hdl\mult_rd.v":61:31:61:40|Multiplier poly_mul_0.mult_rd_3.d_2[34:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: FF150 :"f:\mpfs_projects\mpfs_icicle\hdl\mult_rd.v":61:31:61:40|Multiplier poly_mul_0.mult_rd_2.d_2[34:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: FF150 :"f:\mpfs_projects\mpfs_icicle\hdl\mult_rd.v":61:31:61:40|Multiplier poly_mul_0.mult_rd_1.d_2[34:0] implemented with multiple MACC_PA blocks using cascade/shift feature.
@N: FF150 :"f:\mpfs_projects\mpfs_icicle\hdl\mult_rd.v":61:31:61:40|Multiplier poly_mul_0.mult_rd_0.d_2[34:0] implemented with multiple MACC_PA blocks using cascade/shift feature.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 243MB peak: 256MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 246MB peak: 256MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:37s; Memory used current: 259MB peak: 259MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:38s; Memory used current: 259MB peak: 260MB)


Finished preparing to map (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:40s; Memory used current: 259MB peak: 260MB)


Finished technology mapping (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 279MB peak: 279MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:42s		    -4.49ns		5898 /      2256
   2		0h:00m:42s		    -4.49ns		5884 /      2256
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":87:16:122:18|Replicating instance poly_mul_0.add_rd_2.ar0_dinb_sn_m2 (in view: work.poly_ntt_Z80(verilog)) with 88 loads 3 times to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_ntt.v":98:4:98:9|Replicating instance CS_rep[4] (in view: work.poly_ntt_Z80(verilog)) with 139 loads 2 times to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_ntt.v":98:4:98:9|Replicating instance CS[3] (in view: work.poly_ntt_Z80(verilog)) with 7 loads 1 time to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":50:8:50:9|Replicating instance poly_mul_0.t0_6_m0s2 (in view: work.poly_ntt_Z80(verilog)) with 450 loads 3 times to improve timing.
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":162:8:162:9|Replicating instance poly_mul_0.add_rd_2.ar0_dina_ss0 (in view: work.poly_ntt_Z80(verilog)) with 301 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 10 LUTs via timing driven replication

   3		0h:00m:46s		    -3.47ns		5894 /      2259
@N: FX271 :"f:\mpfs_projects\mpfs_icicle\hdl\poly_mul.v":87:16:122:18|Replicating instance poly_mul_0.add_rd_2.ar0_dinb_sn_m2_rep2 (in view: work.poly_ntt_Z80(verilog)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   4		0h:00m:47s		    -3.47ns		5896 /      2259

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 283MB peak: 283MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:52s; CPU Time elapsed 0h:00m:51s; Memory used current: 283MB peak: 285MB)


End compile point sub-process log

@N: MT615 |Found clock REF_CLK_50MHz with period 20.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 with period 8.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 with period 8.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2 with period 8.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 with period 8.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Wed Mar 15 19:48:47 2023
#


Top view:               MPFS_ICICLE_KIT_BASE_DESIGN
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    F:\MPFS_Projects\MPFS_ICICLE\designer\MPFS_ICICLE_KIT_BASE_DESIGN\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.084

                                                                                        Requested     Estimated     Requested     Estimated                Clock                                                                                                    Clock           
Starting Clock                                                                          Frequency     Frequency     Period        Period        Slack      Type                                                                                                     Group           
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0                      125.0 MHz     NA            8.000         NA            NA         generated (from REF_CLK_50MHz)                                                                           FIC0_clks       
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1                      125.0 MHz     NA            8.000         NA            NA         generated (from REF_CLK_50MHz)                                                                           FIC1_clks       
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2                      125.0 MHz     NA            8.000         NA            NA         generated (from REF_CLK_50MHz)                                                                           FIC2_clks       
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3                      125.0 MHz     123.7 MHz     8.000         8.084         -0.084     generated (from REF_CLK_50MHz)                                                                           FIC3_clks       
CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV                   80.0 MHz      NA            12.500        NA            NA         generated (from CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK)     default_clkgroup
CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK     160.0 MHz     NA            6.250         NA            NA         declared                                                                                                 default_clkgroup
CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK             125.0 MHz     NA            8.000         NA            NA         declared                                                                                                 default_clkgroup
REF_CLK_50MHz                                                                           50.0 MHz      NA            20.000        NA            NA         declared                                                                                                 default_clkgroup
REF_CLK_PAD_P                                                                           100.0 MHz     NA            10.000        NA            NA         declared                                                                                                 default_clkgroup
====================================================================================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                            Ending                                                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3  CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3  |  8.000       -0.084  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3
====================================



Starting Points with Worst Slack
********************************

                                                                     Starting                                                                                               Arrival           
Instance                                                             Reference                                                              Type        Pin       Net       Time        Slack 
                                                                     Clock                                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.WideMult_1_0     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MACC_PA     P[15]     c[32]     2.670       -0.084
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.WideMult_1_0     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MACC_PA     P[15]     c[32]     2.670       -0.084
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.WideMult_1_0     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MACC_PA     P[15]     c[32]     2.670       -0.084
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.WideMult_1_0     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MACC_PA     P[15]     c[32]     2.670       -0.084
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.WideMult_1_0     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MACC_PA     P[16]     c[33]     2.670       -0.075
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.WideMult_1_0     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MACC_PA     P[16]     c[33]     2.670       -0.075
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.WideMult_1_0     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MACC_PA     P[16]     c[33]     2.670       -0.075
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.WideMult_1_0     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MACC_PA     P[16]     c[33]     2.670       -0.075
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.WideMult_1_0     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MACC_PA     P[7]      c[24]     2.670       -0.046
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.WideMult_1_0     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     MACC_PA     P[7]      c[24]     2.670       -0.046
==============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                                                       Required           
Instance                                                        Reference                                                              Type     Pin     Net                    Time         Slack 
                                                                Clock                                                                                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.sum[27]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     SLE      D       un2_sum_s_27_S_0       8.000        -0.084
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.sum[27]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     SLE      D       un2_sum_s_27_S_1       8.000        -0.084
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.sum[27]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     SLE      D       un2_sum_s_27_S_2       8.000        -0.084
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.sum[27]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     SLE      D       un2_sum_s_27_S         8.000        -0.084
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.sum[26]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     SLE      D       un2_sum_cry_26_S_1     8.000        -0.017
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.sum[26]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     SLE      D       un2_sum_cry_26_S       8.000        -0.017
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.sum[26]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     SLE      D       un2_sum_cry_26_S_2     8.000        -0.017
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.sum[26]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     SLE      D       un2_sum_cry_26_S_0     8.000        -0.017
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.sum[25]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     SLE      D       un2_sum_cry_25_S_1     8.000        -0.008
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.sum[25]     CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3     SLE      D       un2_sum_cry_25_S_2     8.000        -0.008
==================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.000

    - Propagation time:                      8.084
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.084

    Number of logic level(s):                32
    Starting point:                          FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.WideMult_1_0 / P[15]
    Ending point:                            FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.sum[27] / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                         Pin       Pin               Arrival     No. of    
Name                                                                       Type        Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.WideMult_1_0           MACC_PA     P[15]     Out     2.670     2.670 f     -         
c[32]                                                                      Net         -         -       0.665     -           4         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_0_cry_1             ARI1        B         In      -         3.335 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_0_cry_1             ARI1        FCO       Out     0.387     3.722 f     -         
z1_0_cry_1                                                                 Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_0_cry_2             ARI1        FCI       In      -         3.722 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_0_cry_2             ARI1        S         Out     0.354     4.076 r     -         
z1_0[2]                                                                    Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_2               ARI1        B         In      -         4.215 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_2               ARI1        FCO       Out     0.387     4.602 r     -         
z1_cry_2                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_3               ARI1        FCI       In      -         4.602 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_3               ARI1        FCO       Out     0.009     4.611 r     -         
z1_cry_3                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_4               ARI1        FCI       In      -         4.611 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_4               ARI1        FCO       Out     0.009     4.621 r     -         
z1_cry_4                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_5               ARI1        FCI       In      -         4.621 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_5               ARI1        FCO       Out     0.009     4.630 r     -         
z1_cry_5                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_6               ARI1        FCI       In      -         4.630 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_6               ARI1        FCO       Out     0.009     4.639 r     -         
z1_cry_6                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_7               ARI1        FCI       In      -         4.639 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_7               ARI1        FCO       Out     0.009     4.649 r     -         
z1_cry_7                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_8               ARI1        FCI       In      -         4.649 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_8               ARI1        FCO       Out     0.009     4.658 r     -         
z1_cry_8                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_9               ARI1        FCI       In      -         4.658 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_9               ARI1        FCO       Out     0.009     4.668 r     -         
z1_cry_9                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_10              ARI1        FCI       In      -         4.668 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_10              ARI1        FCO       Out     0.009     4.677 r     -         
z1_cry_10                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_11              ARI1        FCI       In      -         4.677 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_11              ARI1        FCO       Out     0.009     4.686 r     -         
z1_cry_11                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_12              ARI1        FCI       In      -         4.686 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_12              ARI1        FCO       Out     0.009     4.696 r     -         
z1_cry_12                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_13              ARI1        FCI       In      -         4.696 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_13              ARI1        S         Out     0.354     5.050 r     -         
z1[13]                                                                     Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_13           ARI1        B         In      -         5.189 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_13           ARI1        FCO       Out     0.387     5.576 r     -         
rd1_6_cry_13                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_14           ARI1        FCI       In      -         5.576 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_14           ARI1        FCO       Out     0.009     5.585 r     -         
rd1_6_cry_14                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_15           ARI1        FCI       In      -         5.585 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_15           ARI1        FCO       Out     0.009     5.595 r     -         
rd1_6_cry_15                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_16           ARI1        FCI       In      -         5.595 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_16           ARI1        FCO       Out     0.009     5.604 r     -         
rd1_6_cry_16                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_17           ARI1        FCI       In      -         5.604 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_17           ARI1        FCO       Out     0.009     5.614 r     -         
rd1_6_cry_17                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_18           ARI1        FCI       In      -         5.614 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_18           ARI1        FCO       Out     0.009     5.623 r     -         
rd1_6_cry_18                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_19           ARI1        FCI       In      -         5.623 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_19           ARI1        FCO       Out     0.009     5.633 r     -         
rd1_6_cry_19                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_20           ARI1        FCI       In      -         5.633 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_20           ARI1        FCO       Out     0.009     5.642 r     -         
rd1_6_cry_20                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_21           ARI1        FCI       In      -         5.642 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_21           ARI1        FCO       Out     0.009     5.651 r     -         
rd1_6_cry_21                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_22           ARI1        FCI       In      -         5.651 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_22           ARI1        FCO       Out     0.009     5.661 r     -         
rd1_6_cry_22                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_23           ARI1        FCI       In      -         5.661 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_23           ARI1        FCO       Out     0.009     5.670 r     -         
rd1_6_cry_23                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_24           ARI1        FCI       In      -         5.670 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_24           ARI1        FCO       Out     0.009     5.679 r     -         
rd1_6_cry_24                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_25           ARI1        FCI       In      -         5.679 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_25           ARI1        S         Out     0.354     6.034 r     -         
rd1_6[25]                                                                  Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_cry_25             ARI1        B         In      -         6.173 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_cry_25             ARI1        FCO       Out     0.387     6.560 r     -         
rd1_cry_25                                                                 Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_s_26               ARI1        FCI       In      -         6.560 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_s_26               ARI1        S         Out     0.354     6.914 f     -         
rd1[26]                                                                    Net         -         -       0.146     -           2         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.un2_sum_cry_26_RNO     CFG1        A         In      -         7.060 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.un2_sum_cry_26_RNO     CFG1        Y         Out     0.056     7.115 r     -         
rd1_i_0[26]                                                                Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.un2_sum_cry_26         ARI1        A         In      -         7.255 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.un2_sum_cry_26         ARI1        FCO       Out     0.336     7.591 r     -         
un2_sum_cry_26                                                             Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.un2_sum_s_27           ARI1        FCI       In      -         7.591 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.un2_sum_s_27           ARI1        S         Out     0.354     7.945 r     -         
un2_sum_s_27_S                                                             Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.sum[27]                SLE         D         In      -         8.084 r     -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 8.084 is 6.577(81.4%) logic and 1.507(18.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.000

    - Propagation time:                      8.084
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.084

    Number of logic level(s):                32
    Starting point:                          FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.WideMult_1_0 / P[15]
    Ending point:                            FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.sum[27] / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                         Pin       Pin               Arrival     No. of    
Name                                                                       Type        Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.WideMult_1_0           MACC_PA     P[15]     Out     2.670     2.670 f     -         
c[32]                                                                      Net         -         -       0.665     -           4         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_0_cry_1             ARI1        B         In      -         3.335 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_0_cry_1             ARI1        FCO       Out     0.387     3.722 f     -         
z1_0_cry_1                                                                 Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_0_cry_2             ARI1        FCI       In      -         3.722 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_0_cry_2             ARI1        S         Out     0.354     4.076 r     -         
z1_0[2]                                                                    Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_2               ARI1        B         In      -         4.215 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_2               ARI1        FCO       Out     0.387     4.602 r     -         
z1_cry_2                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_3               ARI1        FCI       In      -         4.602 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_3               ARI1        FCO       Out     0.009     4.611 r     -         
z1_cry_3                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_4               ARI1        FCI       In      -         4.611 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_4               ARI1        FCO       Out     0.009     4.621 r     -         
z1_cry_4                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_5               ARI1        FCI       In      -         4.621 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_5               ARI1        FCO       Out     0.009     4.630 r     -         
z1_cry_5                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_6               ARI1        FCI       In      -         4.630 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_6               ARI1        FCO       Out     0.009     4.639 r     -         
z1_cry_6                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_7               ARI1        FCI       In      -         4.639 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_7               ARI1        FCO       Out     0.009     4.649 r     -         
z1_cry_7                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_8               ARI1        FCI       In      -         4.649 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_8               ARI1        FCO       Out     0.009     4.658 r     -         
z1_cry_8                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_9               ARI1        FCI       In      -         4.658 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_9               ARI1        FCO       Out     0.009     4.668 r     -         
z1_cry_9                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_10              ARI1        FCI       In      -         4.668 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_10              ARI1        FCO       Out     0.009     4.677 r     -         
z1_cry_10                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_11              ARI1        FCI       In      -         4.677 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_11              ARI1        FCO       Out     0.009     4.686 r     -         
z1_cry_11                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_12              ARI1        FCI       In      -         4.686 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_12              ARI1        FCO       Out     0.009     4.696 r     -         
z1_cry_12                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_13              ARI1        FCI       In      -         4.696 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.z1_cry_13              ARI1        S         Out     0.354     5.050 r     -         
z1[13]                                                                     Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_13           ARI1        B         In      -         5.189 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_13           ARI1        FCO       Out     0.387     5.576 r     -         
rd1_6_cry_13                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_14           ARI1        FCI       In      -         5.576 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_14           ARI1        FCO       Out     0.009     5.585 r     -         
rd1_6_cry_14                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_15           ARI1        FCI       In      -         5.585 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_15           ARI1        FCO       Out     0.009     5.595 r     -         
rd1_6_cry_15                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_16           ARI1        FCI       In      -         5.595 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_16           ARI1        FCO       Out     0.009     5.604 r     -         
rd1_6_cry_16                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_17           ARI1        FCI       In      -         5.604 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_17           ARI1        FCO       Out     0.009     5.614 r     -         
rd1_6_cry_17                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_18           ARI1        FCI       In      -         5.614 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_18           ARI1        FCO       Out     0.009     5.623 r     -         
rd1_6_cry_18                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_19           ARI1        FCI       In      -         5.623 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_19           ARI1        FCO       Out     0.009     5.633 r     -         
rd1_6_cry_19                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_20           ARI1        FCI       In      -         5.633 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_20           ARI1        FCO       Out     0.009     5.642 r     -         
rd1_6_cry_20                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_21           ARI1        FCI       In      -         5.642 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_21           ARI1        FCO       Out     0.009     5.651 r     -         
rd1_6_cry_21                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_22           ARI1        FCI       In      -         5.651 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_22           ARI1        FCO       Out     0.009     5.661 r     -         
rd1_6_cry_22                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_23           ARI1        FCI       In      -         5.661 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_23           ARI1        FCO       Out     0.009     5.670 r     -         
rd1_6_cry_23                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_24           ARI1        FCI       In      -         5.670 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_24           ARI1        FCO       Out     0.009     5.679 r     -         
rd1_6_cry_24                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_25           ARI1        FCI       In      -         5.679 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_6_cry_25           ARI1        S         Out     0.354     6.034 r     -         
rd1_6[25]                                                                  Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_cry_25             ARI1        B         In      -         6.173 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_cry_25             ARI1        FCO       Out     0.387     6.560 r     -         
rd1_cry_25                                                                 Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_s_26               ARI1        FCI       In      -         6.560 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.rd1_s_26               ARI1        S         Out     0.354     6.914 f     -         
rd1[26]                                                                    Net         -         -       0.146     -           2         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.un2_sum_cry_26_RNO     CFG1        A         In      -         7.060 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.un2_sum_cry_26_RNO     CFG1        Y         Out     0.056     7.115 r     -         
rd1_i_0[26]                                                                Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.un2_sum_cry_26         ARI1        A         In      -         7.255 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.un2_sum_cry_26         ARI1        FCO       Out     0.336     7.591 r     -         
un2_sum_cry_26                                                             Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.un2_sum_s_27           ARI1        FCI       In      -         7.591 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.un2_sum_s_27           ARI1        S         Out     0.354     7.945 r     -         
un2_sum_s_27_S_1                                                           Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_2.sum[27]                SLE         D         In      -         8.084 r     -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 8.084 is 6.577(81.4%) logic and 1.507(18.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.000

    - Propagation time:                      8.084
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.084

    Number of logic level(s):                32
    Starting point:                          FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.WideMult_1_0 / P[15]
    Ending point:                            FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.sum[27] / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                         Pin       Pin               Arrival     No. of    
Name                                                                       Type        Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.WideMult_1_0           MACC_PA     P[15]     Out     2.670     2.670 f     -         
c[32]                                                                      Net         -         -       0.665     -           4         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_0_cry_1             ARI1        B         In      -         3.335 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_0_cry_1             ARI1        FCO       Out     0.387     3.722 f     -         
z1_0_cry_1                                                                 Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_0_cry_2             ARI1        FCI       In      -         3.722 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_0_cry_2             ARI1        S         Out     0.354     4.076 r     -         
z1_0[2]                                                                    Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_2               ARI1        B         In      -         4.215 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_2               ARI1        FCO       Out     0.387     4.602 r     -         
z1_cry_2                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_3               ARI1        FCI       In      -         4.602 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_3               ARI1        FCO       Out     0.009     4.611 r     -         
z1_cry_3                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_4               ARI1        FCI       In      -         4.611 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_4               ARI1        FCO       Out     0.009     4.621 r     -         
z1_cry_4                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_5               ARI1        FCI       In      -         4.621 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_5               ARI1        FCO       Out     0.009     4.630 r     -         
z1_cry_5                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_6               ARI1        FCI       In      -         4.630 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_6               ARI1        FCO       Out     0.009     4.639 r     -         
z1_cry_6                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_7               ARI1        FCI       In      -         4.639 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_7               ARI1        FCO       Out     0.009     4.649 r     -         
z1_cry_7                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_8               ARI1        FCI       In      -         4.649 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_8               ARI1        FCO       Out     0.009     4.658 r     -         
z1_cry_8                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_9               ARI1        FCI       In      -         4.658 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_9               ARI1        FCO       Out     0.009     4.668 r     -         
z1_cry_9                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_10              ARI1        FCI       In      -         4.668 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_10              ARI1        FCO       Out     0.009     4.677 r     -         
z1_cry_10                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_11              ARI1        FCI       In      -         4.677 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_11              ARI1        FCO       Out     0.009     4.686 r     -         
z1_cry_11                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_12              ARI1        FCI       In      -         4.686 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_12              ARI1        FCO       Out     0.009     4.696 r     -         
z1_cry_12                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_13              ARI1        FCI       In      -         4.696 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.z1_cry_13              ARI1        S         Out     0.354     5.050 r     -         
z1[13]                                                                     Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_13           ARI1        B         In      -         5.189 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_13           ARI1        FCO       Out     0.387     5.576 r     -         
rd1_6_cry_13                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_14           ARI1        FCI       In      -         5.576 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_14           ARI1        FCO       Out     0.009     5.585 r     -         
rd1_6_cry_14                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_15           ARI1        FCI       In      -         5.585 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_15           ARI1        FCO       Out     0.009     5.595 r     -         
rd1_6_cry_15                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_16           ARI1        FCI       In      -         5.595 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_16           ARI1        FCO       Out     0.009     5.604 r     -         
rd1_6_cry_16                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_17           ARI1        FCI       In      -         5.604 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_17           ARI1        FCO       Out     0.009     5.614 r     -         
rd1_6_cry_17                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_18           ARI1        FCI       In      -         5.614 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_18           ARI1        FCO       Out     0.009     5.623 r     -         
rd1_6_cry_18                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_19           ARI1        FCI       In      -         5.623 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_19           ARI1        FCO       Out     0.009     5.633 r     -         
rd1_6_cry_19                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_20           ARI1        FCI       In      -         5.633 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_20           ARI1        FCO       Out     0.009     5.642 r     -         
rd1_6_cry_20                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_21           ARI1        FCI       In      -         5.642 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_21           ARI1        FCO       Out     0.009     5.651 r     -         
rd1_6_cry_21                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_22           ARI1        FCI       In      -         5.651 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_22           ARI1        FCO       Out     0.009     5.661 r     -         
rd1_6_cry_22                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_23           ARI1        FCI       In      -         5.661 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_23           ARI1        FCO       Out     0.009     5.670 r     -         
rd1_6_cry_23                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_24           ARI1        FCI       In      -         5.670 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_24           ARI1        FCO       Out     0.009     5.679 r     -         
rd1_6_cry_24                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_25           ARI1        FCI       In      -         5.679 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_6_cry_25           ARI1        S         Out     0.354     6.034 r     -         
rd1_6[25]                                                                  Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_cry_25             ARI1        B         In      -         6.173 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_cry_25             ARI1        FCO       Out     0.387     6.560 r     -         
rd1_cry_25                                                                 Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_s_26               ARI1        FCI       In      -         6.560 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.rd1_s_26               ARI1        S         Out     0.354     6.914 f     -         
rd1[26]                                                                    Net         -         -       0.146     -           2         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.un2_sum_cry_26_RNO     CFG1        A         In      -         7.060 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.un2_sum_cry_26_RNO     CFG1        Y         Out     0.056     7.115 r     -         
rd1_i_0[26]                                                                Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.un2_sum_cry_26         ARI1        A         In      -         7.255 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.un2_sum_cry_26         ARI1        FCO       Out     0.336     7.591 r     -         
un2_sum_cry_26                                                             Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.un2_sum_s_27           ARI1        FCI       In      -         7.591 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.un2_sum_s_27           ARI1        S         Out     0.354     7.945 r     -         
un2_sum_s_27_S_0                                                           Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_1.sum[27]                SLE         D         In      -         8.084 r     -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 8.084 is 6.577(81.4%) logic and 1.507(18.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.000

    - Propagation time:                      8.084
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.084

    Number of logic level(s):                32
    Starting point:                          FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.WideMult_1_0 / P[15]
    Ending point:                            FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.sum[27] / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                         Pin       Pin               Arrival     No. of    
Name                                                                       Type        Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.WideMult_1_0           MACC_PA     P[15]     Out     2.670     2.670 f     -         
c[32]                                                                      Net         -         -       0.665     -           4         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_0_cry_1             ARI1        B         In      -         3.335 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_0_cry_1             ARI1        FCO       Out     0.387     3.722 f     -         
z1_0_cry_1                                                                 Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_0_cry_2             ARI1        FCI       In      -         3.722 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_0_cry_2             ARI1        S         Out     0.354     4.076 r     -         
z1_0[2]                                                                    Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_2               ARI1        B         In      -         4.215 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_2               ARI1        FCO       Out     0.387     4.602 r     -         
z1_cry_2                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_3               ARI1        FCI       In      -         4.602 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_3               ARI1        FCO       Out     0.009     4.611 r     -         
z1_cry_3                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_4               ARI1        FCI       In      -         4.611 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_4               ARI1        FCO       Out     0.009     4.621 r     -         
z1_cry_4                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_5               ARI1        FCI       In      -         4.621 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_5               ARI1        FCO       Out     0.009     4.630 r     -         
z1_cry_5                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_6               ARI1        FCI       In      -         4.630 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_6               ARI1        FCO       Out     0.009     4.639 r     -         
z1_cry_6                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_7               ARI1        FCI       In      -         4.639 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_7               ARI1        FCO       Out     0.009     4.649 r     -         
z1_cry_7                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_8               ARI1        FCI       In      -         4.649 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_8               ARI1        FCO       Out     0.009     4.658 r     -         
z1_cry_8                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_9               ARI1        FCI       In      -         4.658 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_9               ARI1        FCO       Out     0.009     4.668 r     -         
z1_cry_9                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_10              ARI1        FCI       In      -         4.668 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_10              ARI1        FCO       Out     0.009     4.677 r     -         
z1_cry_10                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_11              ARI1        FCI       In      -         4.677 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_11              ARI1        FCO       Out     0.009     4.686 r     -         
z1_cry_11                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_12              ARI1        FCI       In      -         4.686 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_12              ARI1        FCO       Out     0.009     4.696 r     -         
z1_cry_12                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_13              ARI1        FCI       In      -         4.696 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.z1_cry_13              ARI1        S         Out     0.354     5.050 r     -         
z1[13]                                                                     Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_13           ARI1        B         In      -         5.189 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_13           ARI1        FCO       Out     0.387     5.576 r     -         
rd1_6_cry_13                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_14           ARI1        FCI       In      -         5.576 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_14           ARI1        FCO       Out     0.009     5.585 r     -         
rd1_6_cry_14                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_15           ARI1        FCI       In      -         5.585 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_15           ARI1        FCO       Out     0.009     5.595 r     -         
rd1_6_cry_15                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_16           ARI1        FCI       In      -         5.595 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_16           ARI1        FCO       Out     0.009     5.604 r     -         
rd1_6_cry_16                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_17           ARI1        FCI       In      -         5.604 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_17           ARI1        FCO       Out     0.009     5.614 r     -         
rd1_6_cry_17                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_18           ARI1        FCI       In      -         5.614 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_18           ARI1        FCO       Out     0.009     5.623 r     -         
rd1_6_cry_18                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_19           ARI1        FCI       In      -         5.623 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_19           ARI1        FCO       Out     0.009     5.633 r     -         
rd1_6_cry_19                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_20           ARI1        FCI       In      -         5.633 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_20           ARI1        FCO       Out     0.009     5.642 r     -         
rd1_6_cry_20                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_21           ARI1        FCI       In      -         5.642 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_21           ARI1        FCO       Out     0.009     5.651 r     -         
rd1_6_cry_21                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_22           ARI1        FCI       In      -         5.651 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_22           ARI1        FCO       Out     0.009     5.661 r     -         
rd1_6_cry_22                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_23           ARI1        FCI       In      -         5.661 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_23           ARI1        FCO       Out     0.009     5.670 r     -         
rd1_6_cry_23                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_24           ARI1        FCI       In      -         5.670 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_24           ARI1        FCO       Out     0.009     5.679 r     -         
rd1_6_cry_24                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_25           ARI1        FCI       In      -         5.679 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_6_cry_25           ARI1        S         Out     0.354     6.034 r     -         
rd1_6[25]                                                                  Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_cry_25             ARI1        B         In      -         6.173 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_cry_25             ARI1        FCO       Out     0.387     6.560 r     -         
rd1_cry_25                                                                 Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_s_26               ARI1        FCI       In      -         6.560 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.rd1_s_26               ARI1        S         Out     0.354     6.914 f     -         
rd1[26]                                                                    Net         -         -       0.146     -           2         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.un2_sum_cry_26_RNO     CFG1        A         In      -         7.060 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.un2_sum_cry_26_RNO     CFG1        Y         Out     0.056     7.115 r     -         
rd1_i_0[26]                                                                Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.un2_sum_cry_26         ARI1        A         In      -         7.255 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.un2_sum_cry_26         ARI1        FCO       Out     0.336     7.591 r     -         
un2_sum_cry_26                                                             Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.un2_sum_s_27           ARI1        FCI       In      -         7.591 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.un2_sum_s_27           ARI1        S         Out     0.354     7.945 r     -         
un2_sum_s_27_S_2                                                           Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_3.sum[27]                SLE         D         In      -         8.084 r     -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 8.084 is 6.577(81.4%) logic and 1.507(18.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.000

    - Propagation time:                      8.084
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.084

    Number of logic level(s):                32
    Starting point:                          FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.WideMult_1_0 / P[15]
    Ending point:                            FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.sum[27] / D
    The start point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                                                                         Pin       Pin               Arrival     No. of    
Name                                                                       Type        Name      Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.WideMult_1_0           MACC_PA     P[15]     Out     2.670     2.670 f     -         
c[32]                                                                      Net         -         -       0.665     -           4         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_0_cry_1             ARI1        B         In      -         3.335 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_0_cry_1             ARI1        FCO       Out     0.387     3.722 f     -         
z1_0_cry_1                                                                 Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_0_cry_2             ARI1        FCI       In      -         3.722 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_0_cry_2             ARI1        FCO       Out     0.009     3.731 f     -         
z1_0_cry_2                                                                 Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_0_cry_3             ARI1        FCI       In      -         3.731 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_0_cry_3             ARI1        S         Out     0.354     4.085 r     -         
z1_0[3]                                                                    Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_3               ARI1        B         In      -         4.224 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_3               ARI1        FCO       Out     0.387     4.611 r     -         
z1_cry_3                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_4               ARI1        FCI       In      -         4.611 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_4               ARI1        FCO       Out     0.009     4.621 r     -         
z1_cry_4                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_5               ARI1        FCI       In      -         4.621 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_5               ARI1        FCO       Out     0.009     4.630 r     -         
z1_cry_5                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_6               ARI1        FCI       In      -         4.630 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_6               ARI1        FCO       Out     0.009     4.639 r     -         
z1_cry_6                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_7               ARI1        FCI       In      -         4.639 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_7               ARI1        FCO       Out     0.009     4.649 r     -         
z1_cry_7                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_8               ARI1        FCI       In      -         4.649 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_8               ARI1        FCO       Out     0.009     4.658 r     -         
z1_cry_8                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_9               ARI1        FCI       In      -         4.658 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_9               ARI1        FCO       Out     0.009     4.668 r     -         
z1_cry_9                                                                   Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_10              ARI1        FCI       In      -         4.668 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_10              ARI1        FCO       Out     0.009     4.677 r     -         
z1_cry_10                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_11              ARI1        FCI       In      -         4.677 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_11              ARI1        FCO       Out     0.009     4.686 r     -         
z1_cry_11                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_12              ARI1        FCI       In      -         4.686 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_12              ARI1        FCO       Out     0.009     4.696 r     -         
z1_cry_12                                                                  Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_13              ARI1        FCI       In      -         4.696 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.z1_cry_13              ARI1        S         Out     0.354     5.050 r     -         
z1[13]                                                                     Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_13           ARI1        B         In      -         5.189 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_13           ARI1        FCO       Out     0.387     5.576 r     -         
rd1_6_cry_13                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_14           ARI1        FCI       In      -         5.576 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_14           ARI1        FCO       Out     0.009     5.585 r     -         
rd1_6_cry_14                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_15           ARI1        FCI       In      -         5.585 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_15           ARI1        FCO       Out     0.009     5.595 r     -         
rd1_6_cry_15                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_16           ARI1        FCI       In      -         5.595 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_16           ARI1        FCO       Out     0.009     5.604 r     -         
rd1_6_cry_16                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_17           ARI1        FCI       In      -         5.604 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_17           ARI1        FCO       Out     0.009     5.614 r     -         
rd1_6_cry_17                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_18           ARI1        FCI       In      -         5.614 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_18           ARI1        FCO       Out     0.009     5.623 r     -         
rd1_6_cry_18                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_19           ARI1        FCI       In      -         5.623 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_19           ARI1        FCO       Out     0.009     5.633 r     -         
rd1_6_cry_19                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_20           ARI1        FCI       In      -         5.633 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_20           ARI1        FCO       Out     0.009     5.642 r     -         
rd1_6_cry_20                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_21           ARI1        FCI       In      -         5.642 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_21           ARI1        FCO       Out     0.009     5.651 r     -         
rd1_6_cry_21                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_22           ARI1        FCI       In      -         5.651 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_22           ARI1        FCO       Out     0.009     5.661 r     -         
rd1_6_cry_22                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_23           ARI1        FCI       In      -         5.661 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_23           ARI1        FCO       Out     0.009     5.670 r     -         
rd1_6_cry_23                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_24           ARI1        FCI       In      -         5.670 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_24           ARI1        FCO       Out     0.009     5.679 r     -         
rd1_6_cry_24                                                               Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_25           ARI1        FCI       In      -         5.679 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_6_cry_25           ARI1        S         Out     0.354     6.034 r     -         
rd1_6[25]                                                                  Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_cry_25             ARI1        B         In      -         6.173 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_cry_25             ARI1        FCO       Out     0.387     6.560 r     -         
rd1_cry_25                                                                 Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_s_26               ARI1        FCI       In      -         6.560 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.rd1_s_26               ARI1        S         Out     0.354     6.914 f     -         
rd1[26]                                                                    Net         -         -       0.146     -           2         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.un2_sum_cry_26_RNO     CFG1        A         In      -         7.060 f     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.un2_sum_cry_26_RNO     CFG1        Y         Out     0.056     7.115 r     -         
rd1_i_0[26]                                                                Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.un2_sum_cry_26         ARI1        A         In      -         7.255 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.un2_sum_cry_26         ARI1        FCO       Out     0.336     7.591 r     -         
un2_sum_cry_26                                                             Net         -         -       0.000     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.un2_sum_s_27           ARI1        FCI       In      -         7.591 r     -         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.un2_sum_s_27           ARI1        S         Out     0.354     7.945 r     -         
un2_sum_s_27_S                                                             Net         -         -       0.139     -           1         
FIC_3_PERIPHERALS_1.poly_ntt_0.poly_mul_0.mult_rd_0.sum[27]                SLE         D         In      -         8.084 r     -         
=========================================================================================================================================
Total path delay (propagation time + setup) of 8.084 is 6.577(81.4%) logic and 1.507(18.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"f:/mpfs_projects/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":17:0:17:0|Timing constraint (through [get_nets { FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.ARESETN* }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"f:/mpfs_projects/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":18:0:18:0|Timing constraint (through [get_nets { FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.ARESETN* }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"f:/mpfs_projects/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":19:0:19:0|Timing constraint (through [get_nets { FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.ARESETN* }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"f:/mpfs_projects/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":20:0:20:0|Timing constraint (to [get_pins { FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[0] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[1] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[2] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[3] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[4] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[5] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[6] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.INTERRUPT[7] FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.WAKEREQ FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.MPERST_N }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"f:/mpfs_projects/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":21:0:21:0|Timing constraint (from [get_pins { FIC_1_PERIPHERALS_1.PCIE.PF_PCIE_C0_0.PCIE_1.TL_CLK }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"f:/mpfs_projects/mpfs_icicle/designer/mpfs_icicle_kit_base_design/synthesis.fdc":22:0:22:0|Timing constraint (through [get_nets { FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.ARESETN* }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
None
Writing compile point status file F:\MPFS_Projects\MPFS_ICICLE\synthesis\poly_ntt_Z80\cpprop

Summary of Compile Points :
*************************** 
Name             Status       Reason        
--------------------------------------------
poly_ntt_Z80     Remapped     Design changed
============================================

Process took 0h:00m:52s realtime, 0h:00m:52s cputime
# Wed Mar 15 19:48:47 2023

###########################################################]
