# //  ModelSim DE 2022.1 Jan 29 2022 Linux 4.18.0-553.46.1.el8_10.x86_64
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
project open /home/013/h/hx/hxs230028/verilog_final_submit/v1
# Loading project v1
# Compile of ALU.v was successful.
# Compile of IO_converters.v was successful.
# Compile of main_control.v was successful.
# Compile of MSDAP.v was successful.
# Compile of MSDAP_tb.sv was successful.
# Compile of RAM.v was successful.
# Compile of SRAM1RW128x12.v was successful.
# Compile of SRAM1RW256x8.v was successful.
# Compile of SRAM2RW16x8.v was successful.
# Compile of synchronizer.v was successful.
# 10 compiles, 0 failed with no errors.
vsim work.MSDAP_TB
# vsim work.MSDAP_TB 
# Start time: 22:21:58 on Apr 29,2025
# Loading sv_std.std
# Loading work.MSDAP_TB
# Loading work.MSDAP
# Loading work.SERIAL_2_PARALLEL
# Loading work.SYNC
# Loading work.MAIN_CTRL
# Loading work.R_MEM
# Loading work.SRAM2RW16x8
# Loading work.CO_MEM
# Loading work.SRAM1RW128x12
# Loading work.DATA_MEM
# Loading work.SRAM1RW256x8
# Loading work.ALU
# Loading work.PARALLEL_2_SERIAL
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Instance: /MSDAP_TB File: /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv Line: 36
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Instance: /MSDAP_TB File: /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv Line: 43
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /MSDAP_TB File: /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv Line: 45
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Instance: /MSDAP_TB File: /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv Line: 56
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Instance: /MSDAP_TB File: /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv Line: 61
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /MSDAP_TB File: /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv Line: 63
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Instance: /MSDAP_TB File: /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv Line: 74
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Instance: /MSDAP_TB File: /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv Line: 79
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /MSDAP_TB File: /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv Line: 87
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fgets'.
#    Time: 0 ps  Iteration: 0  Instance: /MSDAP_TB File: /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv Line: 112
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /MSDAP_TB File: /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv Line: 113
add wave -position insertpoint sim:/MSDAP_TB/*
run -all
# Successfully read in data1.out.
# Successfully read in data1.in.
# ** Note: $stop    : /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv(98)
#    Time: 624459 ns  Iteration: 1  Instance: /MSDAP_TB
# Break in Module MSDAP_TB at /home/013/h/hx/hxs230028/verilog_final_submit/MSDAP_tb.sv line 98
# End time: 22:28:23 on Apr 29,2025, Elapsed time: 0:06:25
# Errors: 0, Warnings: 13
