<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 21st Conference and Exhibition on Design, Automation and Test in Europe</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/date.png" alt="Proceedings of the 21st Conference and Exhibition on Design, Automation and Test in Europe" title="Proceedings of the 21st Conference and Exhibition on Design, Automation and Test in Europe" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/SYS\2017\DATE-2017.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>David Atienza, Giorgio Di Natale<br/><em>Proceedings of the 21st Conference and Exhibition on Design, Automation and Test in Europe</em><br/>DATE, 2017.</h2>
<div class="rbox">
<strong><a href="SYS.html">SYS</a></strong><hr/><a href="http://dblp.org/rec/html/conf/date/2017">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+21st+Conference+and+Exhibition+on+Design,+Automation+and+Test+in+Europe%22">Scholar</a><hr/><a href="https://ieeexplore.ieee.org/xpl/conhome/7919927/proceeding">?EE?</a><br/>
<a href="http://dl.acm.org/citation.cfm?id=3130379">ACM DL</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick="$('#title').text(this.checked?'Proceedings of the 21st Conference and Exhibition on Design, Automation and Test in Europe':'DATE');"/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DATE-2017,
	editor        = "<a href="person/David_Atienza.html">David Atienza</a> and <a href="person/Giorgio_Di_Natale.html">Giorgio Di Natale</a>",
<span class="uri">	ee            = "<a href="https://ieeexplore.ieee.org/xpl/conhome/7919927/proceeding">https://ieeexplore.ieee.org/xpl/conhome/7919927/proceeding</a>",
</span><span id="isbn">	isbn          = "978-3-9815370-8-6",
</span>	publisher     = "{IEEE}",
	title         = "{<span id="title">Proceedings of the 21st Conference and Exhibition on Design, Automation and Test in Europe</span>}",
	year          = 2017,
}</pre>
</div>
<hr/>
<h3>Contents (337 items)</h3><dl class="toc"><dt><a href="DATE-2017-NeugebauerPH.html">DATE-2017-NeugebauerPH</a></dt><dd>Framework for quantifying and managing accuracy in stochastic circuit design (<abbr title="Florian Neugebauer">FN</abbr>, <abbr title="Ilia Polian">IP</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-QiqiehSTSY.html">DATE-2017-QiqiehSTSY</a></dt><dd>Energy-efficient approximate multiplier design using bit significance-driven logic compression (<abbr title="Issa Qiqieh">IQ</abbr>, <abbr title="Rishad A. Shafik">RAS</abbr>, <abbr title="Ghaith Tarawneh">GT</abbr>, <abbr title="Danil Sokolov">DS</abbr>, <abbr title="Alex Yakovlev">AY</abbr>), pp. 7–12.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LeeAHSC.html">DATE-2017-LeeAHSC</a></dt><dd>Energy-efficient hybrid stochastic-binary neural networks for near-sensor computing (<abbr title="Vincent T. Lee">VTL</abbr>, <abbr title="Armin Alaghi">AA</abbr>, <abbr title="John P. Hayes">JPH</abbr>, <abbr title="Visvesh Sathe 0001">VS0</abbr>, <abbr title="Luis Ceze">LC</abbr>), pp. 13–18.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChenLCDSLJ.html">DATE-2017-ChenLCDSLJ</a></dt><dd>Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar (<abbr title="Lerong Chen">LC</abbr>, <abbr title="Jiawen Li">JL</abbr>, <abbr title="Yiran Chen">YC</abbr>, <abbr title="Qiuping Deng">QD</abbr>, <abbr title="Jiyuan Shen">JS</abbr>, <abbr title="Xiaoyao Liang">XL</abbr>, <abbr title="Li Jiang 0002">LJ0</abbr>), pp. 19–24.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-WangCJZZJ.html">DATE-2017-WangCJZZJ</a></dt><dd>Shared last-level cache management for GPGPUs with hybrid main memory (<abbr title="Guan Wang">GW</abbr>, <abbr title="Xiaojun Cai">XC</abbr>, <abbr title="Lei Ju">LJ</abbr>, <abbr title="Chuanqi Zang">CZ</abbr>, <abbr title="Mengying Zhao">MZ</abbr>, <abbr title="Zhiping Jia">ZJ</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SadrosadatiMRBS.html">DATE-2017-SadrosadatiMRBS</a></dt><dd>Effective cache bank placement for GPUs (<abbr title="Mohammad Sadrosadati">MS</abbr>, <abbr title="Amirhossein Mirhosseini">AM</abbr>, <abbr title="Shahin Roozkhosh">SR</abbr>, <abbr title="Hazhir Bakhishi">HB</abbr>, <abbr title="Hamid Sarbazi-Azad">HSA</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SubramaniyanRSKH.html">DATE-2017-SubramaniyanRSKH</a></dt><dd>Soft error-aware architectural exploration for designing reliability adaptive cache hierarchies in multi-cores (<abbr title="Arun Subramaniyan">AS</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Muhammad Shafique">MS</abbr>, <abbr title="Akash Kumar">AK</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-PunniyamurthyBG.html">DATE-2017-PunniyamurthyBG</a></dt><dd>GATSim: Abstract timing simulation of GPUs (<abbr title="Kishore Punniyamurthy">KP</abbr>, <abbr title="Behzad Boroujerdian">BB</abbr>, <abbr title="Andreas Gerstlauer">AG</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-PoddarJFMDAC.html">DATE-2017-PoddarJFMDAC</a></dt><dd>MeSAP: A fast analytic power model for DRAM memories (<abbr title="Sandeep Poddar">SP</abbr>, <abbr title="Rik Jongerius">RJ</abbr>, <abbr title="Leandro Fiorin">LF</abbr>, <abbr title="Giovanni Mariani">GM</abbr>, <abbr title="Gero Dittmann">GD</abbr>, <abbr title="Andreea Anghel">AA</abbr>, <abbr title="Henk Corporaal">HC</abbr>), pp. 49–54.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-JiLWSP.html">DATE-2017-JiLWSP</a></dt><dd>AFEC: An analytical framework for evaluating cache performance in out-of-order processors (<abbr title="Kecheng Ji">KJ</abbr>, <abbr title="Ming Ling">ML</abbr>, <abbr title="Qin Wang">QW</abbr>, <abbr title="Longxing Shi">LS</abbr>, <abbr title="Jianping Pan 0001">JP0</abbr>), pp. 55–60.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MoriamF.html">DATE-2017-MoriamF</a></dt><dd>Reliability assessment of fault tolerant routing algorithms in networks-on-chip: An analytic approach (<abbr title="Sadia Moriam">SM</abbr>, <abbr title="Gerhard P. Fettweis">GPF</abbr>), pp. 61–66.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-GhaderiAB.html">DATE-2017-GhaderiAB</a></dt><dd>Online monitoring and adaptive routing for aging mitigation in NoCs (<abbr title="Zana Ghaderi">ZG</abbr>, <abbr title="Ayed Alqahtani 0001">AA0</abbr>, <abbr title="Nader Bagherzadeh">NB</abbr>), pp. 67–72.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SiddharthaK.html">DATE-2017-SiddharthaK</a></dt><dd>eBSP: Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III processor (<abbr title="Siddhartha 0001">S0</abbr>, <abbr title="Nachiket Kapre">NK</abbr>), pp. 73–78.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BarraganLGPR.html">DATE-2017-BarraganLGPR</a></dt><dd>On the limits of machine learning-based test: A calibrated mixed-signal system case study (<abbr title="Manuel J. Barragan">MJB</abbr>, <abbr title="Gildas Léger">GL</abbr>, <abbr title="Antonio J. Ginés">AJG</abbr>, <abbr title="Eduardo J. Peralías">EJP</abbr>, <abbr title="Adoración Rueda">AR</abbr>), pp. 79–84.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-Cliquennois.html">DATE-2017-Cliquennois</a></dt><dd>An extension of Cohn's sensitivity theorem to mismatch analysis of 1-port resistor networks (<abbr title="Sebastien Cliquennois">SC</abbr>), pp. 85–90.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LiuLBCHS.html">DATE-2017-LiuLBCHS</a></dt><dd>Testing microfluidic Fully Programmable Valve Arrays (FPVAs) (<abbr title="Chunfeng Liu">CL</abbr>, <abbr title="Bing Li 0005">BL0</abbr>, <abbr title="Bhargab B. Bhattacharya">BBB</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Tsung-Yi Ho">TYH</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 91–96.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ZompakisNNHENPL.html">DATE-2017-ZompakisNNHENPL</a></dt><dd>HARPA: Tackling physically induced performance variability (<abbr title="Nikolaos Zompakis">NZ</abbr>, <abbr title="Michail Noltsis">MN</abbr>, <abbr title="Lorena Ndreu">LN</abbr>, <abbr title="Zacharias Hadjilambrou">ZH</abbr>, <abbr title="Panayiotis Englezakis">PE</abbr>, <abbr title="Panagiota Nikolaou">PN</abbr>, <abbr title="Antoni Portero">AP</abbr>, <abbr title="Simone Libutti">SL</abbr>, <abbr title="Giuseppe Massari">GM</abbr>, <abbr title="Federico Sassi">FS</abbr>, <abbr title="Alessandro Bacchini">AB</abbr>, <abbr title="Chrysostomos Nicopoulos">CN</abbr>, <abbr title="Yiannakis Sazeides">YS</abbr>, <abbr title="Radim Vavrík">RV</abbr>, <abbr title="Martin Golasowski">MG</abbr>, <abbr title="Jiri Sevcík">JS</abbr>, <abbr title="Vít Vondrák">VV</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="William Fornaciari">WF</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>), pp. 97–102.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-CrosKWMABC.html">DATE-2017-CrosKWMABC</a></dt><dd>Dynamic software randomisation: Lessons learnec from an aerospace case study (<abbr title="Fabrice Cros">FC</abbr>, <abbr title="Leonidas Kosmidis">LK</abbr>, <abbr title="Franck Wartel">FW</abbr>, <abbr title="David Morales">DM</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Ian Broster">IB</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), pp. 103–108.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-KjeldsbergGGRSM.html">DATE-2017-KjeldsbergGGRSM</a></dt><dd>READEX: Linking two ends of the computing continuum to improve energy-efficiency in dynamic applications (<abbr title="Per Gunnar Kjeldsberg">PGK</abbr>, <abbr title="Andreas Gocht">AG</abbr>, <abbr title="Michael Gerndt">MG</abbr>, <abbr title="Lubomir Riha">LR</abbr>, <abbr title="Joseph Schuchart">JS</abbr>, <abbr title="Umbreen Sabir Mian">USM</abbr>), pp. 109–114.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-JutmanLLRJRKKE.html">DATE-2017-JutmanLLRJRKKE</a></dt><dd>BASTION: Board and SoC test instrumentation for ageing and no failure found (<abbr title="Artur Jutman">AJ</abbr>, <abbr title="Christophe Lotz">CL</abbr>, <abbr title="Erik Larsson">EL</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Maksim Jenihhin">MJ</abbr>, <abbr title="Jaan Raik">JR</abbr>, <abbr title="Hans G. Kerkhoff">HGK</abbr>, <abbr title="Rene Krenz-Baath">RKB</abbr>, <abbr title="Piet Engelke">PE</abbr>), pp. 115–120.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-AliotoCCULA.html">DATE-2017-AliotoCCULA</a></dt><dd>RETHINK big: European roadmap for hardware anc networking optimizations for big data (<abbr title="Gina Alioto">GA</abbr>, <abbr title="Paul Carpenter">PC</abbr>, <abbr title="Adrián Cristal">AC</abbr>, <abbr title="Osman S. Unsal">OSU</abbr>, <abbr title="Marcus Leich">ML</abbr>, <abbr title="Christophe Avare">CA</abbr>), pp. 121–126.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-Alioto.html">DATE-2017-Alioto</a></dt><dd>Energy-quality scalable adaptive VLSI circuits and systems beyond approximate computing (<abbr title="Massimo Alioto">MA</abbr>), pp. 127–132.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-PanN.html">DATE-2017-PanN</a></dt><dd>Beyond-CMOS non-Boolean logic benchmarking: Insights and future directions (<abbr title="Chenyun Pan">CP</abbr>, <abbr title="Azad Naeemi">AN</abbr>), pp. 133–138.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChengWWLLC.html">DATE-2017-ChengWWLLC</a></dt><dd>Understanding the design of IBM neurosynaptic system and its tradeoffs: A user perspective (<abbr title="Hsin-Pai Cheng">HPC</abbr>, <abbr title="Wei Wen">WW</abbr>, <abbr title="Chunpeng Wu">CW</abbr>, <abbr title="Sicheng Li">SL</abbr>, <abbr title="Hai Helen Li">HHL</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 139–144.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HorvathHLHN.html">DATE-2017-HorvathHLHN</a></dt><dd>Cellular neural network friendly convolutional neural networks - CNNs with CNNs (<abbr title="András Horváth">AH</abbr>, <abbr title="Michael Hillmer">MH</abbr>, <abbr title="Qiuwen Lou">QL</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>), pp. 145–150.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LuoAFW.html">DATE-2017-LuoAFW</a></dt><dd>Algebraic fault analysis of SHA-3 (<abbr title="Pei Luo">PL</abbr>, <abbr title="Konstantinos Athanasiou">KA</abbr>, <abbr title="Yunsi Fei">YF</abbr>, <abbr title="Thomas Wahl">TW</abbr>), pp. 151–156.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-KimKHXSS.html">DATE-2017-KimKHXSS</a></dt><dd>Evaluating coherence-exploiting hardware Trojan (<abbr title="Minsu Kim">MK</abbr>, <abbr title="Sunhee Kong">SK</abbr>, <abbr title="Boeui Hong">BH</abbr>, <abbr title="Lei Xu 0012">LX0</abbr>, <abbr title="Weidong Shi">WS</abbr>, <abbr title="Taeweon Suh">TS</abbr>), pp. 157–162.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-EsirciB.html">DATE-2017-EsirciB</a></dt><dd>Hardware Trojan detection based on correlated path delays in defiance of variations with spatial correlations (<abbr title="Fatma Nur Esirci">FNE</abbr>, <abbr title="Alp Arslan Bayrakci">AAB</abbr>), pp. 163–168.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-XuRSM.html">DATE-2017-XuRSM</a></dt><dd>Malware detection using machine learning based analysis of virtual memory access patterns (<abbr title="Zhixing Xu">ZX</abbr>, <abbr title="Sayak Ray">SR</abbr>, <abbr title="Pramod Subramanyan">PS</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 169–174.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-AmrouchKH.html">DATE-2017-AmrouchKH</a></dt><dd>Optimizing temperature guardbands (<abbr title="Hussam Amrouch">HA</abbr>, <abbr title="Behnam Khaleghi">BK</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 175–180.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BarroisSM.html">DATE-2017-BarroisSM</a></dt><dd>The hidden cost of functional approximation against careful data sizing - A case study (<abbr title="Benjamin Barrois">BB</abbr>, <abbr title="Olivier Sentieys">OS</abbr>, <abbr title="Daniel Ménard">DM</abbr>), pp. 181–186.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LeeJG.html">DATE-2017-LeeJG</a></dt><dd>High-level synthesis of approximate hardware under joint precision and voltage scaling (<abbr title="Seogoo Lee">SL</abbr>, <abbr title="Lizy K. John">LKJ</abbr>, <abbr title="Andreas Gerstlauer">AG</abbr>), pp. 187–192.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SenVR.html">DATE-2017-SenVR</a></dt><dd>Approximate computing for spiking neural networks (<abbr title="Sanchari Sen">SS</abbr>, <abbr title="Swagath Venkataramani">SV</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 193–198.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-Ko0NKM.html">DATE-2017-Ko0NKM</a></dt><dd>Adaptive weight compression for memory-efficient neural networks (<abbr title="Jong Hwan Ko">JHK</abbr>, <abbr title="Duckhwan Kim 0001">DK0</abbr>, <abbr title="Taesik Na">TN</abbr>, <abbr title="Jaeha Kung">JK</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), pp. 199–204.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChenQ.html">DATE-2017-ChenQ</a></dt><dd>Real-time anomaly detection for streaming data using burst code on a neurosynaptic processor (<abbr title="Qiuwen Chen">QC</abbr>, <abbr title="Qinru Qiu">QQ</abbr>), pp. 205–207.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DATE-2017-WijesingheL0.html">DATE-2017-WijesingheL0</a></dt><dd>Fast, low power evaluation of elementary functions using radial basis function networks (<abbr title="Parami Wijesinghe">PW</abbr>, <abbr title="Chamika M. Liyanagedera">CML</abbr>, <abbr title="Kaushik Roy 0001">KR0</abbr>), pp. 208–213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BhowmikDB.html">DATE-2017-BhowmikDB</a></dt><dd>Charka: A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs (<abbr title="Biswajit Bhowmik">BB</abbr>, <abbr title="Jatindra Kumar Deka">JKD</abbr>, <abbr title="Santosh Biswas">SB</abbr>), pp. 214–219.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-WangZTT.html">DATE-2017-WangZTT</a></dt><dd>Recovery-aware proactive TSV repair for electromigration in 3D ICs (<abbr title="Shengcheng Wang">SW</abbr>, <abbr title="Hengyang Zhao">HZ</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 220–225.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BundLM.html">DATE-2017-BundLM</a></dt><dd>Near-optimal metastability-containing sorting networks (<abbr title="Johannes Bund">JB</abbr>, <abbr title="Christoph Lenzen">CL</abbr>, <abbr title="Moti Medina">MM</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ZhaoZ.html">DATE-2017-ZhaoZ</a></dt><dd>The concept of unschedulability core for optimizing priority assignment in real-time systems (<abbr title="Yecheng Zhao">YZ</abbr>, <abbr title="Haibo Zeng">HZ</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-RamanathanE.html">DATE-2017-RamanathanE</a></dt><dd>Utilization difference based partitioned scheduling of mixed-criticality systems (<abbr title="Saravanan Ramanathan">SR</abbr>, <abbr title="Arvind Easwaran">AE</abbr>), pp. 238–243.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HatvaniBA.html">DATE-2017-HatvaniBA</a></dt><dd>Schedulability using native non-preemptive groups on an AUTOSAR/OSEK platform with caches (<abbr title="Leo Hatvani">LH</abbr>, <abbr title="Reinder J. Bril">RJB</abbr>, <abbr title="Sebastian Altmeyer">SA</abbr>), pp. 244–249.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LiRLQYDW.html">DATE-2017-LiRLQYDW</a></dt><dd>Structural design optimization for deep convolutional neural networks using stochastic computing (<abbr title="Zhe Li 0001">ZL0</abbr>, <abbr title="Ao Ren">AR</abbr>, <abbr title="Ji Li 0006">JL0</abbr>, <abbr title="Qinru Qiu">QQ</abbr>, <abbr title="Bo Yuan 0001">BY0</abbr>, <abbr title="Jeffrey Draper">JD</abbr>, <abbr title="Yanzhi Wang">YW</abbr>), pp. 250–253.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-WangZX.html">DATE-2017-WangZX</a></dt><dd>ApproxQA: A unified quality assurance framework for approximate computing (<abbr title="Ting Wang 0008">TW0</abbr>, <abbr title="Qian Zhang 0020">QZ0</abbr>, <abbr title="Qiang Xu 0001">QX0</abbr>), pp. 254–257.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-MrazekHVS.html">DATE-2017-MrazekHVS</a></dt><dd>EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods (<abbr title="Vojtech Mrazek">VM</abbr>, <abbr title="Radek Hrbacek">RH</abbr>, <abbr title="Zdenek Vasícek">ZV</abbr>, <abbr title="Lukás Sekanina">LS</abbr>), pp. 258–261.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-AluruG.html">DATE-2017-AluruG</a></dt><dd>Droop mitigating last level cache architecture for STTRAM (<abbr title="Radha Krishna Aluru">RKA</abbr>, <abbr title="Swaroop Ghosh">SG</abbr>), pp. 262–265.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-MatoussiP.html">DATE-2017-MatoussiP</a></dt><dd>Modeling instruction cache and instruction buffer for performance estimation of VLIW architectures using native simulation (<abbr title="Omayma Matoussi">OM</abbr>, <abbr title="Frédéric Pétrot">FP</abbr>), pp. 266–269.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-FraccaroliF.html">DATE-2017-FraccaroliF</a></dt><dd>Analog fault testing through abstraction (<abbr title="Enrico Fraccaroli">EF</abbr>, <abbr title="Franco Fummi">FF</abbr>), pp. 270–273.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-DeyatiMC.html">DATE-2017-DeyatiMC</a></dt><dd>BISCC: Efficient pre through post silicon validation of mixed-signal/RF systems using built in state consistency checking (<abbr title="Sabyasachi Deyati">SD</abbr>, <abbr title="Barry John Muldrey">BJM</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 274–277.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-AltunCT.html">DATE-2017-AltunCT</a></dt><dd>Computing with nano-crossbar arrays: Logic synthesis and fault tolerance (<abbr title="Mustafa Altun">MA</abbr>, <abbr title="Valentina Ciriani">VC</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 278–281.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-KelbertGPKPHSFF.html">DATE-2017-KelbertGPKPHSFF</a></dt><dd>SecureCloud: Secure big data processing in untrusted clouds (<abbr title="Florian Kelbert">FK</abbr>, <abbr title="Franz Gregor">FG</abbr>, <abbr title="Rafael Pires">RP</abbr>, <abbr title="Stefan Köpsell">SK</abbr>, <abbr title="Marcelo Pasin">MP</abbr>, <abbr title="Aurelien Havet">AH</abbr>, <abbr title="Valerio Schiavoni">VS</abbr>, <abbr title="Pascal Felber">PF</abbr>, <abbr title="Christof Fetzer">CF</abbr>, <abbr title="Peter R. Pietzuch">PRP</abbr>), pp. 282–285.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-DerrienPABBDDDF.html">DATE-2017-DerrienPABBDDDF</a></dt><dd>WCET-aware parallelization of model-based applications for multi-cores: The ARGO approach (<abbr title="Steven Derrien">SD</abbr>, <abbr title="Isabelle Puaut">IP</abbr>, <abbr title="Panayiotis Alefragis">PA</abbr>, <abbr title="Marcus Bednara">MB</abbr>, <abbr title="Harald Bucher">HB</abbr>, <abbr title="Clément David">CD</abbr>, <abbr title="Yann Debray">YD</abbr>, <abbr title="Umut Durak">UD</abbr>, <abbr title="Imen Fassi">IF</abbr>, <abbr title="Christian Ferdinand">CF</abbr>, <abbr title="Damien Hardy">DH</abbr>, <abbr title="Angeliki Kritikakou">AK</abbr>, <abbr title="Gerard K. Rauwerda">GKR</abbr>, <abbr title="Simon Reder">SR</abbr>, <abbr title="Martin Sicks">MS</abbr>, <abbr title="Timo Stripf">TS</abbr>, <abbr title="Kim Sunesen">KS</abbr>, <abbr title="Timon D. ter Braak">TDtB</abbr>, <abbr title="Nikolaos S. Voros">NSV</abbr>, <abbr title="Jürgen Becker 0001">JB0</abbr>), pp. 286–289.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-AndraudBRGXCHVB.html">DATE-2017-AndraudBRGXCHVB</a></dt><dd>Exploring the unknown through successive generations of low power and low resource versatile agents (<abbr title="Martin Andraud">MA</abbr>, <abbr title="Gönenç Berkol">GB</abbr>, <abbr title="Jaro De Roose">JDR</abbr>, <abbr title="Santosh Gannavarapu">SG</abbr>, <abbr title="Haoming Xin">HX</abbr>, <abbr title="Eugenio Cantatore">EC</abbr>, <abbr title="Pieter J. A. Harpe">PJAH</abbr>, <abbr title="Marian Verhelst">MV</abbr>, <abbr title="Peter G. M. Baltus">PGMB</abbr>), pp. 290–293.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-LodhiHHA.html">DATE-2017-LodhiHHA</a></dt><dd>Power profiling of microcontroller's instruction set for runtime hardware Trojans detection without golden circuit models (<abbr title="Faiq Khalid Lodhi">FKL</abbr>, <abbr title="Syed Rafay Hasan">SRH</abbr>, <abbr title="Osman Hasan">OH</abbr>, <abbr title="Falah R. Awwad">FRA</abbr>), pp. 294–297.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-BruestelK.html">DATE-2017-BruestelK</a></dt><dd>Accounting for systematic errors in approximate computing (<abbr title="Martin Bruestel">MB</abbr>, <abbr title="Akash Kumar 0001">AK0</abbr>), pp. 298–301.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-GhasemazarL.html">DATE-2017-GhasemazarL</a></dt><dd>Gaussian mixture error estimation for approximate circuits (<abbr title="Amin Ghasemazar">AG</abbr>, <abbr title="Mieszko Lis">ML</abbr>), pp. 302–305.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-NeubauerWSH.html">DATE-2017-NeubauerWSH</a></dt><dd>Enhancing symbolic system synthesis through ASPmT with partial assignment evaluation (<abbr title="Kai Neubauer">KN</abbr>, <abbr title="Philipp Wanko">PW</abbr>, <abbr title="Torsten Schaub">TS</abbr>, <abbr title="Christian Haubelt">CH</abbr>), pp. 306–309.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-BagherzadehB.html">DATE-2017-BagherzadehB</a></dt><dd>3DFAR: A three-dimensional fabric for reliable multi-core processors (<abbr title="Javad Bagherzadeh">JB</abbr>, <abbr title="Valeria Bertacco">VB</abbr>), pp. 310–313.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-KishaniEA.html">DATE-2017-KishaniEA</a></dt><dd>Evaluating impact of human errors on the availability of data storage systems (<abbr title="Mostafa Kishani">MK</abbr>, <abbr title="Reza Eftekhari">RE</abbr>, <abbr title="Hossein Asadi">HA</abbr>), pp. 314–317.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-ForsbergMB.html">DATE-2017-ForsbergMB</a></dt><dd>GPUguard: Towards supporting a predictable execution model for heterogeneous SoC (<abbr title="Björn Forsberg">BF</abbr>, <abbr title="Andrea Marongiu">AM</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 318–321.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-Li0MWH.html">DATE-2017-Li0MWH</a></dt><dd>A non-intrusive, operating system independent spinlock profiler for embedded multicore systems (<abbr title="Lin Li">LL</abbr>, <abbr title="Philipp Wagner 0001">PW0</abbr>, <abbr title="Albrecht Mayer">AM</abbr>, <abbr title="Thomas Wild">TW</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>), pp. 322–325.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-BahadoriRPGTWPB.html">DATE-2017-BahadoriRPGTWPB</a></dt><dd>Energy-performance optimized design of silicon photonic interconnection networks for high-performance computing (<abbr title="Meisam Bahadori">MB</abbr>, <abbr title="Sébastien Rumley">SR</abbr>, <abbr title="Robert P. Polster">RPP</abbr>, <abbr title="Alexander Gazman">AG</abbr>, <abbr title="Matt Traverso">MT</abbr>, <abbr title="Mark Webster">MW</abbr>, <abbr title="Kaushik Patel">KP</abbr>, <abbr title="Keren Bergman">KB</abbr>), pp. 326–331.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-Patel.html">DATE-2017-Patel</a></dt><dd>Rapid growth of IP traffic is driving adoption of silicon photonics in data centers (<abbr title="Kaushik Patel">KP</abbr>), pp. 332–335.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-ReimerKRWLCCMM.html">DATE-2017-ReimerKRWLCCMM</a></dt><dd>Generation of complex quantum states via integrated frequency combs (<abbr title="Christian Reimer">CR</abbr>, <abbr title="Michael Kues">MK</abbr>, <abbr title="Piotr Roztocki">PR</abbr>, <abbr title="Benjamin Wetzel">BW</abbr>, <abbr title="Brent E. Little">BEL</abbr>, <abbr title="Sai T. Chu">STC</abbr>, <abbr title="Lucia Caspani">LC</abbr>, <abbr title="David J. Moss">DJM</abbr>, <abbr title="Roberto Morandotti">RM</abbr>), pp. 336–337.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2017-RaitzaKVWTMW.html">DATE-2017-RaitzaKVWTMW</a></dt><dd>Exploiting transistor-level reconfiguration to optimize combinational circuits (<abbr title="Michael Raitza">MR</abbr>, <abbr title="Akash Kumar 0001">AK0</abbr>, <abbr title="Marcus Völp">MV</abbr>, <abbr title="Dennis Walter">DW</abbr>, <abbr title="Jens Trommer">JT</abbr>, <abbr title="Thomas Mikolajick">TM</abbr>, <abbr title="Walter M. Weber">WMW</abbr>), pp. 338–343.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-KrishnaBCZWWLMP.html">DATE-2017-KrishnaBCZWWLMP</a></dt><dd>Automatic place-and-route of emerging LED-driven wires within a monolithically-integrated CMOS-III-V process (<abbr title="Tushar Krishna">TK</abbr>, <abbr title="Arya Balachandran">AB</abbr>, <abbr title="Siau Ben Chiah">SBC</abbr>, <abbr title="Li Zhang">LZ</abbr>, <abbr title="Bing Wang">BW</abbr>, <abbr title="Cong Wang">CW</abbr>, <abbr title="Kenneth Eng-Kian Lee">KEKL</abbr>, <abbr title="Jürgen Michel">JM</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>), pp. 344–349.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HeF.html">DATE-2017-HeF</a></dt><dd>A tunable magnetic skyrmion neuron cluster for energy efficient artificial neural network (<abbr title="Zhezhi He">ZH</abbr>, <abbr title="Deliang Fan">DF</abbr>), pp. 350–355.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-RanjanVPV0R.html">DATE-2017-RanjanVPV0R</a></dt><dd>STAxCache: An approximate, energy efficient STT-MRAM cache (<abbr title="Ashish Ranjan">AR</abbr>, <abbr title="Swagath Venkataramani">SV</abbr>, <abbr title="Zoha Pajouhi">ZP</abbr>, <abbr title="Rangharajan Venkatesan">RV</abbr>, <abbr title="Kaushik Roy 0001">KR0</abbr>, <abbr title="Anand Raghunathan">AR</abbr>), pp. 356–361.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HameedC.html">DATE-2017-HameedC</a></dt><dd>Rethinking on-chip DRAM cache for simultaneous performance and energy optimization (<abbr title="Fazal Hameed">FH</abbr>, <abbr title="Jerónimo Castrillón">JC</abbr>), pp. 362–367.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-JostNC.html">DATE-2017-JostNC</a></dt><dd>An energy-efficient memory hierarchy for multi-issue processors (<abbr title="Tiago T. Jost">TTJ</abbr>, <abbr title="Gabriel L. Nazar">GLN</abbr>, <abbr title="Luigi Carro">LC</abbr>), pp. 368–373.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-FengFYTL.html">DATE-2017-FengFYTL</a></dt><dd>Mapping granularity adaptive FTL based on flash page re-programming (<abbr title="Yazhi Feng">YF</abbr>, <abbr title="Dan Feng 0001">DF0</abbr>, <abbr title="Chenye Yu">CY</abbr>, <abbr title="Wei Tong">WT</abbr>, <abbr title="Jingning Liu">JL</abbr>), pp. 374–379.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HassanHLCGD.html">DATE-2017-HassanHLCGD</a></dt><dd>Data flow testing for virtual prototypes (<abbr title="Muhammad Hassan">MH</abbr>, <abbr title="Vladimir Herdt">VH</abbr>, <abbr title="Hoang M. Le">HML</abbr>, <abbr title="Mingsong Chen">MC</abbr>, <abbr title="Daniel Große">DG</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 380–385.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SenDK.html">DATE-2017-SenDK</a></dt><dd>MINIME-validator: Validating hardware with synthetic parallel testcases (<abbr title="Alper Sen">AS</abbr>, <abbr title="Etem Deniz">ED</abbr>, <abbr title="Brian Kahne">BK</abbr>), pp. 386–391.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-FarahmandiMZNM.html">DATE-2017-FarahmandiMZNM</a></dt><dd>Cost-effective analysis of post-silicon functional coverage events (<abbr title="Farimah Farahmandi">FF</abbr>, <abbr title="Ronny Morad">RM</abbr>, <abbr title="Avi Ziv">AZ</abbr>, <abbr title="Ziv Nevo">ZN</abbr>, <abbr title="Prabhat Mishra 0001">PM0</abbr>), pp. 392–397.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-OBrienTDB.html">DATE-2017-OBrienTDB</a></dt><dd>Towards exascale computing with heterogeneous architectures (<abbr title="Kenneth O'Brien">KO</abbr>, <abbr title="Lorenzo Di Tucci">LDT</abbr>, <abbr title="Gianluca Durelli">GD</abbr>, <abbr title="Michaela Blott">MB</abbr>), pp. 398–403.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BeckerBNPRG.html">DATE-2017-BeckerBNPRG</a></dt><dd>From exaflop to exaflow (<abbr title="Tobias Becker">TB</abbr>, <abbr title="Pavel Burovskiy">PB</abbr>, <abbr title="Anna Maria Nestorov">AMN</abbr>, <abbr title="Hristina Palikareva">HP</abbr>, <abbr title="Enrico Reggiani">ER</abbr>, <abbr title="Georgi Gaydadjiev">GG</abbr>), pp. 404–409.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-RabozziNSSSS.html">DATE-2017-RabozziNSSSS</a></dt><dd>Heterogeneous exascale supercomputing: The role of CAD in the exaFPGA project (<abbr title="Marco Rabozzi">MR</abbr>, <abbr title="Giuseppe Natale">GN</abbr>, <abbr title="Emanuele Del Sozzo">EDS</abbr>, <abbr title="Alberto Scolari">AS</abbr>, <abbr title="Luca Stornaiuolo">LS</abbr>, <abbr title="Marco D. Santambrogio">MDS</abbr>), pp. 410–415.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-StroobandtCSFBP.html">DATE-2017-StroobandtCSFBP</a></dt><dd>An open reconfigurable research platform as stepping stone to exascale high-performance computing (<abbr title="Dirk Stroobandt">DS</abbr>, <abbr title="Catalin Bogdan Ciobanu">CBC</abbr>, <abbr title="Marco D. Santambrogio">MDS</abbr>, <abbr title="Gabriel Figueiredo">GF</abbr>, <abbr title="Andreas Brokalakis">AB</abbr>, <abbr title="Dionisios N. Pnevmatikatos">DNP</abbr>, <abbr title="Michael Hübner">MH</abbr>, <abbr title="Tobias Becker">TB</abbr>, <abbr title="Alex J. W. Thom">AJWT</abbr>), pp. 416–421.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BurchardESR0.html">DATE-2017-BurchardESR0</a></dt><dd>Fast and waveform-accurate hazard-aware SAT-based TSOF ATPG (<abbr title="Jan Burchard">JB</abbr>, <abbr title="Dominik Erb">DE</abbr>, <abbr title="Adit D. Singh">ADS</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Bernd Becker 0001">BB0</abbr>), pp. 422–427.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-YeQH0.html">DATE-2017-YeQH0</a></dt><dd>Fault diagnosis of arbiter physical unclonable function (<abbr title="Jing Ye">JY</abbr>, <abbr title="Qingli Quo">QQ</abbr>, <abbr title="Yu Hu">YH</abbr>, <abbr title="Xiaowei Li 0001">XL0</abbr>), pp. 428–433.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ZhangWHXZX.html">DATE-2017-ZhangWHXZX</a></dt><dd>FPGA-based failure mode testing and analysis for MLC NAND flash memory (<abbr title="Meng Zhang 0014">MZ0</abbr>, <abbr title="Fei Wu 0005">FW0</abbr>, <abbr title="He Huang">HH</abbr>, <abbr title="Qian Xia">QX</abbr>, <abbr title="Jian Zhou 0004">JZ0</abbr>, <abbr title="Changsheng Xie">CX</abbr>), pp. 434–439.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BanaGozarMKAP.html">DATE-2017-BanaGozarMKAP</a></dt><dd>Robust neuromorphic computing in the presence of process variation (<abbr title="Ali BanaGozar">AB</abbr>, <abbr title="Mohammad Ali Maleki">MAM</abbr>, <abbr title="Mehdi Kamal">MK</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 440–445.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MaCDWH.html">DATE-2017-MaCDWH</a></dt><dd>An on-line framework for improving reliability of real-time systems on “big-little” type MPSoCs (<abbr title="Yue Ma 0001">YM0</abbr>, <abbr title="Thidapat Chantem">TC</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Shige Wang">SW</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 446–451.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MaragosLSSP.html">DATE-2017-MaragosLSSP</a></dt><dd>Application performance improvement by exploiting process variability on FPGA devices (<abbr title="Konstantinos Maragos">KM</abbr>, <abbr title="George Lentaris">GL</abbr>, <abbr title="Dimitrios Soudris">DS</abbr>, <abbr title="Kostas Siozios">KS</abbr>, <abbr title="Vasilis F. Pavlidis">VFP</abbr>), pp. 452–457.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ZulehnerW.html">DATE-2017-ZulehnerW</a></dt><dd>Make it reversible: Efficient embedding of non-reversible functions (<abbr title="Alwin Zulehner">AZ</abbr>, <abbr title="Robert Wille">RW</abbr>), pp. 458–463.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-KhammassiAFAB.html">DATE-2017-KhammassiAFAB</a></dt><dd>QX: A high-performance quantum computer simulation platform (<abbr title="Nader Khammassi">NK</abbr>, <abbr title="Imran Ashraf">IA</abbr>, <abbr title="Xiang Fu">XF</abbr>, <abbr title="Carmen G. Almudéver">CGA</abbr>, <abbr title="Koen Bertels">KB</abbr>), pp. 464–469.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SoekenRWM.html">DATE-2017-SoekenRWM</a></dt><dd>Design automation and design space exploration for quantum computers (<abbr title="Mathias Soeken">MS</abbr>, <abbr title="Martin Roetteler">MR</abbr>, <abbr title="Nathan Wiebe">NW</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 470–475.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-RagavanBKS.html">DATE-2017-RagavanBKS</a></dt><dd>Pushing the limits of voltage over-scaling for error-resilient applications (<abbr title="Rengarajan Ragavan">RR</abbr>, <abbr title="Benjamin Barrois">BB</abbr>, <abbr title="Cedric Killian">CK</abbr>, <abbr title="Olivier Sentieys">OS</abbr>), pp. 476–481.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-JiaoCCJEG.html">DATE-2017-JiaoCCJEG</a></dt><dd>Combining structural and timing errors in overclocked inexact speculative adders (<abbr title="Xun Jiao">XJ</abbr>, <abbr title="Vincent Camus">VC</abbr>, <abbr title="Mattia Cacciotti">MC</abbr>, <abbr title="Yu Jiang 0001">YJ0</abbr>, <abbr title="Christian Enz">CE</abbr>, <abbr title="Rajesh K. Gupta 0001">RKG0</abbr>), pp. 482–487.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MoonsUDV.html">DATE-2017-MoonsUDV</a></dt><dd>DVAFS: Trading computational accuracy for energy through dynamic-voltage-accuracy-frequency-scaling (<abbr title="Bert Moons">BM</abbr>, <abbr title="Roel Uytterhoeven">RU</abbr>, <abbr title="Wim Dehaene">WD</abbr>, <abbr title="Marian Verhelst">MV</abbr>), pp. 488–493.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MercatBPHM.html">DATE-2017-MercatBPHM</a></dt><dd>Exploiting computation skip to reduce energy consumption by approximate computing, an HEVC encoder case study (<abbr title="Alexandre Mercat">AM</abbr>, <abbr title="Justine Bonnot">JB</abbr>, <abbr title="Maxime Pelcat">MP</abbr>, <abbr title="Wassim Hamidouche">WH</abbr>, <abbr title="Daniel Ménard">DM</abbr>), pp. 494–499.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-GonzalezLSPMNPH.html">DATE-2017-GonzalezLSPMNPH</a></dt><dd>Location detection for navigation using IMUs with a map through coarse-grained machine learning (<abbr title="E. J. Jose Gonzalez">EJJG</abbr>, <abbr title="Chen Luo">CL</abbr>, <abbr title="Anshumali Shrivastava">AS</abbr>, <abbr title="Krishna V. Palem">KVP</abbr>, <abbr title="Yongshik Moon">YM</abbr>, <abbr title="Soonhyun Noh">SN</abbr>, <abbr title="Daedong Park">DP</abbr>, <abbr title="Seongsoo Hong">SH</abbr>), pp. 500–505.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-DoyleMHFS.html">DATE-2017-DoyleMHFS</a></dt><dd>Performance impacts and limitations of hardware memory access trace collection (<abbr title="Nicholas C. Doyle">NCD</abbr>, <abbr title="Eric Matthews">EM</abbr>, <abbr title="Graham M. Holland">GMH</abbr>, <abbr title="Alexandra Fedorova">AF</abbr>, <abbr title="Lesley Shannon">LS</abbr>), pp. 506–511.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-OttlikGVRB.html">DATE-2017-OttlikGVRB</a></dt><dd>Context-sensitive timing automata for fast source level simulation (<abbr title="Sebastian Ottlik">SO</abbr>, <abbr title="Christoph Gerum">CG</abbr>, <abbr title="Alexander Viehl">AV</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>, <abbr title="Oliver Bringmann 0001">OB0</abbr>), pp. 512–517.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-EidenbenzMSF.html">DATE-2017-EidenbenzMSF</a></dt><dd>MARS: A flexible real-time streaming platform for testing automation systems (<abbr title="Raphael Eidenbenz">RE</abbr>, <abbr title="Alexandra Moga">AM</abbr>, <abbr title="Thanikesavan Sivanthi">TS</abbr>, <abbr title="Carsten Franke">CF</abbr>), pp. 518–523.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-GhoshD.html">DATE-2017-GhoshD</a></dt><dd>SERD: A simulation framework for estimation of system level reliability degradation (<abbr title="Saurav Kumar Ghosh">SKG</abbr>, <abbr title="Soumyajit Dey">SD</abbr>), pp. 524–529.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SrinivasanS0.html">DATE-2017-SrinivasanS0</a></dt><dd>Magnetic tunnel junction enabled all-spin stochastic spiking neural network (<abbr title="Gopalakrishnan Srinivasan">GS</abbr>, <abbr title="Abhronil Sengupta">AS</abbr>, <abbr title="Kaushik Roy 0001">KR0</abbr>), pp. 530–535.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SenniDCPTGBS.html">DATE-2017-SenniDCPTGBS</a></dt><dd>Embedded systems to high performance computing using STT-MRAM (<abbr title="Sophiane Senni">SS</abbr>, <abbr title="Thibaud Delobelle">TD</abbr>, <abbr title="Odilia Coi">OC</abbr>, <abbr title="Pierre-Yves Peneau">PYP</abbr>, <abbr title="Lionel Torres">LT</abbr>, <abbr title="Abdoulaye Gamatié">AG</abbr>, <abbr title="Pascal Benoit">PB</abbr>, <abbr title="Gilles Sassatelli">GS</abbr>), pp. 536–541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-KangCZZ.html">DATE-2017-KangCZZ</a></dt><dd>Voltage-controlled MRAM for working memory: Perspectives and challenges (<abbr title="Wang Kang">WK</abbr>, <abbr title="Liang Chang 0002">LC0</abbr>, <abbr title="Youguang Zhang">YZ</abbr>, <abbr title="Weisheng Zhao">WZ</abbr>), pp. 542–547.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HanyuSON.html">DATE-2017-HanyuSON</a></dt><dd>Three-terminal MTJ-based nonvolatile logic circuits with self-terminated writing mechanism for ultra-low-power VLSI processor (<abbr title="Takahiro Hanyu">TH</abbr>, <abbr title="Daisuke Suzuki">DS</abbr>, <abbr title="Naoya Onizawa">NO</abbr>, <abbr title="Masanori Natsui">MN</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SayedEBT.html">DATE-2017-SayedEBT</a></dt><dd>Opportunistic write for fast and reliable STT-MRAM (<abbr title="Nour Sayed">NS</abbr>, <abbr title="Mojtaba Ebrahimi">ME</abbr>, <abbr title="Rajendra Bishnoi">RB</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 554–559.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LiHLLJ.html">DATE-2017-LiHLLJ</a></dt><dd>Fault clustering technique for 3D memory BISR (<abbr title="Tianjian Li">TL</abbr>, <abbr title="Yan Han">YH</abbr>, <abbr title="Xiaoyao Liang">XL</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>, <abbr title="Li Jiang 0002">LJ0</abbr>), pp. 560–565.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChenCBH.html">DATE-2017-ChenCBH</a></dt><dd>Architectural evaluations on TSV redundancy for reliability enhancement (<abbr title="Yen-Hao Chen">YHC</abbr>, <abbr title="Chien-Pang Chiu">CPC</abbr>, <abbr title="Russell Barnes">RB</abbr>, <abbr title="TingTing Hwang">TH</abbr>), pp. 566–571.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-JindalPS.html">DATE-2017-JindalPS</a></dt><dd>Reusing trace buffers to enhance cache performance (<abbr title="Neetu Jindal">NJ</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="Smruti R. Sarangi">SRS</abbr>), pp. 572–577.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HuhnECD.html">DATE-2017-HuhnECD</a></dt><dd>Optimization of retargeting for IEEE 1149.1 TAP controllers with embedded compression (<abbr title="Sebastian Huhn 0001">SH0</abbr>, <abbr title="Stephan Eggersglüß">SE</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 578–583.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HammadehEQHR.html">DATE-2017-HammadehEQHR</a></dt><dd>Bounding deadline misses in weakly-hard real-time systems with task dependencies (<abbr title="Zain Alabedin Haj Hammadeh">ZAHH</abbr>, <abbr title="Rolf Ernst">RE</abbr>, <abbr title="Sophie Quinton">SQ</abbr>, <abbr title="Rafik Henia">RH</abbr>, <abbr title="Laurent Rioux">LR</abbr>), pp. 584–589.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-TobuschatE.html">DATE-2017-TobuschatE</a></dt><dd>Real-time communication analysis for Networks-on-Chip with backpressure (<abbr title="Sebastian Tobuschat">ST</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 590–595.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-AbdeddaimM.html">DATE-2017-AbdeddaimM</a></dt><dd>Probabilistic schedulability analysis for fixed priority mixed criticality real-time systems (<abbr title="Yasmina Abdeddaïm">YA</abbr>, <abbr title="Dorin Maxim">DM</abbr>), pp. 596–601.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-WuWZZSBC.html">DATE-2017-WuWZZSBC</a></dt><dd>Compact modeling and circuit-level simulation of silicon nanophotonic interconnects (<abbr title="Rui Wu">RW</abbr>, <abbr title="Yuyang Wang">YW</abbr>, <abbr title="Zeyu Zhang">ZZ</abbr>, <abbr title="Chong Zhang">CZ</abbr>, <abbr title="Clint L. Schow">CLS</abbr>, <abbr title="John E. Bowers 0001">JEB0</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 602–605.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-QuHCPZZ.html">DATE-2017-QuHCPZZ</a></dt><dd>A true random number generator based on parallel STT-MTJs (<abbr title="Yuanzhuo Qu">YQ</abbr>, <abbr title="Jie Han 0001">JH0</abbr>, <abbr title="Bruce F. Cockburn">BFC</abbr>, <abbr title="Witold Pedrycz">WP</abbr>, <abbr title="Yue Zhang 0010">YZ0</abbr>, <abbr title="Weisheng Zhao">WZ</abbr>), pp. 606–609.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-ChaouraniHDOR.html">DATE-2017-ChaouraniHDOR</a></dt><dd>Enabling area efficient RF ICs through monolithic 3D integration (<abbr title="Panagiotis Chaourani">PC</abbr>, <abbr title="Per-Erik Hellstrom">PEH</abbr>, <abbr title="Saul Rodriguez Duenas">SRD</abbr>, <abbr title="Raul Onet">RO</abbr>, <abbr title="Ana Rusu">AR</abbr>), pp. 610–613.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-KuttappaKNT.html">DATE-2017-KuttappaKNT</a></dt><dd>Reconfigurable threshold logic gates using optoelectronic capacitors (<abbr title="Ragh Kuttappa">RK</abbr>, <abbr title="Lunal Khuon">LK</abbr>, <abbr title="Bahram Nabet">BN</abbr>, <abbr title="Baris Taskin">BT</abbr>), pp. 614–617.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-XuHYYW.html">DATE-2017-XuHYYW</a></dt><dd>i-BEP: A non-redundant and high-concurrency memory persistency model (<abbr title="Yuanchao Xu">YX</abbr>, <abbr title="Zeyi Hou">ZH</abbr>, <abbr title="Junfeng Yan">JY</abbr>, <abbr title="Lu Yang">LY</abbr>, <abbr title="Hu Wan 0001">HW0</abbr>), pp. 618–621.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-LiWXSL.html">DATE-2017-LiWXSL</a></dt><dd>SPMS: Strand based persistent memory system (<abbr title="Shuo Li 0007">SL0</abbr>, <abbr title="Peng Wang 0025">PW0</abbr>, <abbr title="Nong Xiao">NX</abbr>, <abbr title="Guangyu Sun 0003">GS0</abbr>, <abbr title="Fang Liu 0002">FL0</abbr>), pp. 622–625.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-EccoE.html">DATE-2017-EccoE</a></dt><dd>Architecting high-speed command schedulers for open-row real-time SDRAM controllers (<abbr title="Leonardo Ecco">LE</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 626–629.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-GoliSD.html">DATE-2017-GoliSD</a></dt><dd>Automatic equivalence checking for SystemC-TLM 2.0 models against their formal specifications (<abbr title="Mehran Goli">MG</abbr>, <abbr title="Jannis Stoppe">JS</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 630–633.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-MaG.html">DATE-2017-MaG</a></dt><dd>Head-mounted sensors and wearable computing for automatic tunnel vision assessment (<abbr title="Yuchao Ma">YM</abbr>, <abbr title="Hassan Ghasemzadeh">HG</abbr>), pp. 634–637.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-WangLXZWG.html">DATE-2017-WangLXZWG</a></dt><dd>RetroDMR: Troubleshooting non-deterministic faults with retrospective DMR (<abbr title="Ting Wang 0008">TW0</abbr>, <abbr title="Yannan Liu">YL</abbr>, <abbr title="Qiang Xu 0001">QX0</abbr>, <abbr title="Zhaobo Zhang">ZZ</abbr>, <abbr title="Zhiyuan Wang">ZW</abbr>, <abbr title="Xinli Gu">XG</abbr>), pp. 638–641.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-VartziotisK.html">DATE-2017-VartziotisK</a></dt><dd>Critical path - Oriented &amp; thermal aware X-filling for high un-modeled defect coverage (<abbr title="Fotios Vartziotis">FV</abbr>, <abbr title="Xrysovalantis Kavousianos">XK</abbr>), pp. 642–645.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-AppelloBGMPPRRR.html">DATE-2017-AppelloBGMPPRRR</a></dt><dd>A comprehensive methodology for stress procedures evaluation and comparison for Burn-In of automotive SoC (<abbr title="Davide Appello">DA</abbr>, <abbr title="Paolo Bernardi">PB</abbr>, <abbr title="G. Giacopelli">GG</abbr>, <abbr title="Alessandro Motta">AM</abbr>, <abbr title="Alberto Pagani">AP</abbr>, <abbr title="Giorgio Pollaccia">GP</abbr>, <abbr title="C. Rabbi">CR</abbr>, <abbr title="Marco Restifo">MR</abbr>, <abbr title="P. Ruberg">PR</abbr>, <abbr title="Ernesto Sánchez 0001">ES0</abbr>, <abbr title="C. M. Villa">CMV</abbr>, <abbr title="Federico Venini">FV</abbr>), pp. 646–649.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-LiuH.html">DATE-2017-LiuH</a></dt><dd>Energy efficient stochastic computing with Sobol sequences (<abbr title="Siting Liu">SL</abbr>, <abbr title="Jie Han 0001">JH0</abbr>), pp. 650–653.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-BaigM.html">DATE-2017-BaigM</a></dt><dd>Logic analysis and verification of n-input genetic logic circuits (<abbr title="Hasan Baig">HB</abbr>, <abbr title="Jan Madsen">JM</abbr>), pp. 654–657.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-NikolaosGP.html">DATE-2017-NikolaosGP</a></dt><dd>A novel way to efficiently simulate complex full systems incorporating hardware accelerators (<abbr title="Nikolaos Tampouratzis">NT</abbr>, <abbr title="Konstantinos Georgopoulos">KG</abbr>, <abbr title="Yannis Papaefstathiou">YP</abbr>), pp. 658–661.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-FraccaroliLF.html">DATE-2017-FraccaroliLF</a></dt><dd>Automatic abstraction of multi-discipline analog models for efficient functional simulation (<abbr title="Enrico Fraccaroli">EF</abbr>, <abbr title="Michele Lora">ML</abbr>, <abbr title="Franco Fummi">FF</abbr>), pp. 662–665.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-KhanIG.html">DATE-2017-KhanIG</a></dt><dd>Novel magnetic burn-in for retention testing of STTRAM (<abbr title="Mohammad Nasim Imtiaz Khan">MNIK</abbr>, <abbr title="Anirudh Srikant Iyengar">ASI</abbr>, <abbr title="Swaroop Ghosh">SG</abbr>), pp. 666–669.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-NiakiS.html">DATE-2017-NiakiS</a></dt><dd>Automatic construction of models for analytic system-level design space exploration problems (<abbr title="Seyed-Hosein Attarzadeh-Niaki">SHAN</abbr>, <abbr title="Ingo Sander">IS</abbr>), pp. 670–673.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-Schaumont.html">DATE-2017-Schaumont</a></dt><dd>Security in the Internet of Things: A challenge of scale (<abbr title="Patrick Schaumont">PS</abbr>), pp. 674–679.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SauerRF0RP.html">DATE-2017-SauerRF0RP</a></dt><dd>Sensitized path PUF: A lightweight embedded physical unclonable function (<abbr title="Matthias Sauer 0002">MS0</abbr>, <abbr title="Pascal Raiola">PR</abbr>, <abbr title="Linus Feiten">LF</abbr>, <abbr title="Bernd Becker 0001">BB0</abbr>, <abbr title="Ulrich Rührmair">UR</abbr>, <abbr title="Ilia Polian">IP</abbr>), pp. 680–685.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-TaoD.html">DATE-2017-TaoD</a></dt><dd>Temperature aware phase/frequency detector-basec RO-PUFs exploiting bulk-controlled oscillators (<abbr title="Sha Tao">ST</abbr>, <abbr title="Elena Dubrova">ED</abbr>), pp. 686–691.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SantisSS.html">DATE-2017-SantisSS</a></dt><dd>ChaCha20-Poly1305 authenticated encryption for high-speed embedded IoT applications (<abbr title="Fabrizio De Santis">FDS</abbr>, <abbr title="Andreas Schauer">AS</abbr>, <abbr title="Georg Sigl">GS</abbr>), pp. 692–697.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-GuillenPMBSS.html">DATE-2017-GuillenPMBSS</a></dt><dd>Towards post-quantum security for IoT endpoints with NTRU (<abbr title="Oscar M. Guillen">OMG</abbr>, <abbr title="Thomas Pöppelmann">TP</abbr>, <abbr title="Jose Maria Bermudo Mera">JMBM</abbr>, <abbr title="Elena Fuentes Bongenaar">EFB</abbr>, <abbr title="Georg Sigl">GS</abbr>, <abbr title="Johanna Sepúlveda">JS</abbr>), pp. 698–703.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-IstoanD.html">DATE-2017-IstoanD</a></dt><dd>Automating the pipeline of arithmetic datapaths (<abbr title="Matei Istoan">MI</abbr>, <abbr title="Florent de Dinechin">FdD</abbr>), pp. 704–709.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SantosOTAAC.html">DATE-2017-SantosOTAAC</a></dt><dd>Operand size reconfiguration for big data processing in memory (<abbr title="Paulo C. Santos">PCS</abbr>, <abbr title="Geraldo F. Oliveira">GFO</abbr>, <abbr title="Diego G. Tomé">DGT</abbr>, <abbr title="Marco A. Z. Alves">MAZA</abbr>, <abbr title="Eduardo Cunha de Almeida">ECdA</abbr>, <abbr title="Luigi Carro">LC</abbr>), pp. 710–715.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-TucciOBS.html">DATE-2017-TucciOBS</a></dt><dd>Architectural optimizations for high performance and energy efficient Smith-Waterman implementation on FPGAs using OpenCL (<abbr title="Lorenzo Di Tucci">LDT</abbr>, <abbr title="Kenneth O'Brien">KO</abbr>, <abbr title="Michaela Blott">MB</abbr>, <abbr title="Marco D. Santambrogio">MDS</abbr>), pp. 716–721.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HamdiouiKCXWJEC.html">DATE-2017-HamdiouiKCXWJEC</a></dt><dd>Memristor for computing: Myth or reality? (<abbr title="Said Hamdioui">SH</abbr>, <abbr title="Shahar Kvatinsky">SK</abbr>, <abbr title="Gert Cauwenberghs">GC</abbr>, <abbr title="Lei Xie 0005">LX0</abbr>, <abbr title="Nimrod Wald">NW</abbr>, <abbr title="Siddharth Joshi">SJ</abbr>, <abbr title="Hesham Mostafa Elsayed">HME</abbr>, <abbr title="Henk Corporaal">HC</abbr>, <abbr title="Koen Bertels">KB</abbr>), pp. 722–731.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2017-JiangBMNBS.html">DATE-2017-JiangBMNBS</a></dt><dd>An asynchronous NoC router in a 14nm FinFET library: Comparison to an industrial synchronous counterpart (<abbr title="Weiwei Jiang">WJ</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Gabriele Miorandi">GM</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>, <abbr title="Wayne P. Burleson">WPB</abbr>, <abbr title="Greg Sadowski">GS</abbr>), pp. 732–733.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2017-TekleyohannesSW.html">DATE-2017-TekleyohannesSW</a></dt><dd>An advanced embedded architecture for connected component analysis in industrial applications (<abbr title="Menbere Tekleyohannes">MT</abbr>, <abbr title="MohammadSadegh Sadri">MS</abbr>, <abbr title="Christian Weis">CW</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Martin Klein 0005">MK0</abbr>, <abbr title="Michael Siegrist">MS</abbr>), pp. 734–735.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2017-SivadasanNHMMCA.html">DATE-2017-SivadasanNHMMCA</a></dt><dd>Workload dependent reliability timing analysis flow (<abbr title="Ajith Sivadasan">AS</abbr>, <abbr title="Armelle Notin">AN</abbr>, <abbr title="Vincent Huard">VH</abbr>, <abbr title="Etienne Maurin">EM</abbr>, <abbr title="Souhir Mhira">SM</abbr>, <abbr title="Florian Cacho">FC</abbr>, <abbr title="Lorena Anghel">LA</abbr>), pp. 736–737.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2017-FernandezMKBBHQ.html">DATE-2017-FernandezMKBBHQ</a></dt><dd>Probabilistic timing analysis on time-randomized platforms for the space domain (<abbr title="Mikel Fernández">MF</abbr>, <abbr title="David Morales">DM</abbr>, <abbr title="Leonidas Kosmidis">LK</abbr>, <abbr title="Alen Bardizbanyan">AB</abbr>, <abbr title="Ian Broster">IB</abbr>, <abbr title="Carles Hernández">CH</abbr>, <abbr title="Eduardo Quiñones">EQ</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>, <abbr title="Paulo Machado">PM</abbr>, <abbr title="Luca Fossati">LF</abbr>), pp. 738–739.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DATE-2017-MasinPMFPPRRSTT.html">DATE-2017-MasinPMFPPRRSTT</a></dt><dd>Cross-layer design of reconfigurable cyber-physical systems (<abbr title="Michael Masin">MM</abbr>, <abbr title="Francesca Palumbo">FP</abbr>, <abbr title="Hans Myrhaug">HM</abbr>, <abbr title="J. A. de Oliveira Filho">JAdOF</abbr>, <abbr title="M. Pastena">MP</abbr>, <abbr title="Maxime Pelcat">MP</abbr>, <abbr title="Luigi Raffo">LR</abbr>, <abbr title="Francesco Regazzoni 0001">FR0</abbr>, <abbr title="A. A. Sanchez">AAS</abbr>, <abbr title="Antonella Toffetti">AT</abbr>, <abbr title="Eduardo de la Torre">EdlT</abbr>, <abbr title="Katiuscia Zedda">KZ</abbr>), pp. 740–745.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LesecqFBCJCHBMP.html">DATE-2017-LesecqFBCJCHBMP</a></dt><dd>INSPEX: Design and integration of a portable/wearable smart spatial exploration system (<abbr title="Suzanne Lesecq">SL</abbr>, <abbr title="Julie Foucault">JF</abbr>, <abbr title="Francois Birot">FB</abbr>, <abbr title="Hugues de Chaumont">HdC</abbr>, <abbr title="Carl Jackson">CJ</abbr>, <abbr title="Marc Correvon">MC</abbr>, <abbr title="P. Heck">PH</abbr>, <abbr title="Richard Banach">RB</abbr>, <abbr title="Andrea Di Matteo">ADM</abbr>, <abbr title="Vincenza Di Palma">VDP</abbr>, <abbr title="John Barrett">JB</abbr>, <abbr title="Susan Rea">SR</abbr>, <abbr title="Jean-Marc Van Gyseghem">JMVG</abbr>, <abbr title="Cian O'Murchu">CO</abbr>, <abbr title="Alan Mathewson">AM</abbr>), pp. 746–751.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SkalistisS.html">DATE-2017-SkalistisS</a></dt><dd>Near-optimal deployment of dataflow applications on many-core platforms with real-time guarantees (<abbr title="Stefanos Skalistis">SS</abbr>, <abbr title="Alena Simalatsar">AS</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-Naderlinger.html">DATE-2017-Naderlinger</a></dt><dd>Simulating preemptive scheduling with timing-aware blocks in Simulink (<abbr title="Andreas Naderlinger">AN</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HuHCCK.html">DATE-2017-HuHCCK</a></dt><dd>Online workload monitoring with the feedback of actual execution time for real-time systems (<abbr title="Biao Hu">BH</abbr>, <abbr title="Kai Huang 0001">KH0</abbr>, <abbr title="Gang Chen 0023">GC0</abbr>, <abbr title="Long Cheng 0007">LC0</abbr>, <abbr title="Alois Knoll">AK</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChakrabortyJ.html">DATE-2017-ChakrabortyJ</a></dt><dd>Automated synthesis of compact crossbars for sneak-path based in-memory computing (<abbr title="Dwaipayan Chakraborty">DC</abbr>, <abbr title="Sumit Kumar Jha 0001">SKJ0</abbr>), pp. 770–775.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HassanYLLC.html">DATE-2017-HassanYLLC</a></dt><dd>Hybrid spiking-based multi-layered self-learning neuromorphic system based on memristor crossbar arrays (<abbr title="Amr M. Hassan">AMH</abbr>, <abbr title="Chaofei Yang">CY</abbr>, <abbr title="Chenchen Liu">CL</abbr>, <abbr title="Hai Helen Li">HHL</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 776–781.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BhattacharjeeDC.html">DATE-2017-BhattacharjeeDC</a></dt><dd>ReVAMP: ReRAM based VLIW architecture for in-memory computing (<abbr title="Debjyoti Bhattacharjee">DB</abbr>, <abbr title="Rajeswari Devadoss">RD</abbr>, <abbr title="Anupam Chattopadhyay">AC</abbr>), pp. 782–787.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HoAKP.html">DATE-2017-HoAKP</a></dt><dd>Accurate private/shared classification of memory accesses: A run-time analysis system for the LEON3 multi-core processor (<abbr title="Nam Ho">NH</abbr>, <abbr title="Ishraq Ibne Ashraf">IIA</abbr>, <abbr title="Paul Kaufmann">PK</abbr>, <abbr title="Marco Platzner">MP</abbr>), pp. 788–793.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BhadraS.html">DATE-2017-BhadraS</a></dt><dd>Design of a low power, relative timing based asynchronous MSP430 microprocessor (<abbr title="Dipanjan Bhadra">DB</abbr>, <abbr title="Kenneth S. Stevens">KSS</abbr>), pp. 794–799.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-JainPS.html">DATE-2017-JainPS</a></dt><dd>A coordinated multi-agent reinforcement learning approach to multi-level cache co-partitioning (<abbr title="Rahul Jain">RJ</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="Sreenivas Subramoney">SS</abbr>), pp. 800–805.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-JiangA.html">DATE-2017-JiangA</a></dt><dd>GPIOCP: Timing-accurate general purpose I/O controller for many-core real-time systems (<abbr title="Zhe Jiang 0004">ZJ0</abbr>, <abbr title="Neil C. Audsley">NCA</abbr>), pp. 806–811.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SasaoMI.html">DATE-2017-SasaoMI</a></dt><dd>An algorithm to find optimum support-reducing decompositions for index generation functions (<abbr title="Tsutomu Sasao">TS</abbr>, <abbr title="Kyu Matsuura">KM</abbr>, <abbr title="Yukihiro Iguchi">YI</abbr>), pp. 812–817.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ZulehnerW17a.html">DATE-2017-ZulehnerW17a</a></dt><dd>Taking one-to-one mappings for granted: Advanced logic design of encoder circuits (<abbr title="Alwin Zulehner">AZ</abbr>, <abbr title="Robert Wille">RW</abbr>), pp. 818–823.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-AfonsoM.html">DATE-2017-AfonsoM</a></dt><dd>Analysis of short-circuit conditions in logic circuits (<abbr title="João Afonso">JA</abbr>, <abbr title="José C. Monteiro">JCM</abbr>), pp. 824–829.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SoekenMM.html">DATE-2017-SoekenMM</a></dt><dd>Busy man's synthesis: Combinational delay optimization with SAT (<abbr title="Mathias Soeken">MS</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Alan Mishchenko">AM</abbr>), pp. 830–835.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-AlmudeverLFKAIV.html">DATE-2017-AlmudeverLFKAIV</a></dt><dd>The engineering challenges in quantum computing (<abbr title="Carmen G. Almudéver">CGA</abbr>, <abbr title="L. Lao">LL</abbr>, <abbr title="Xiang Fu">XF</abbr>, <abbr title="Nader Khammassi">NK</abbr>, <abbr title="Imran Ashraf">IA</abbr>, <abbr title="Dan Iorga">DI</abbr>, <abbr title="Savvas Varsamopoulos">SV</abbr>, <abbr title="C. Eichler">CE</abbr>, <abbr title="A. Wallraff">AW</abbr>, <abbr title="Lotte Geck">LG</abbr>, <abbr title="Andre Kruth">AK</abbr>, <abbr title="J. Knoch">JK</abbr>, <abbr title="Hendrik Bluhm">HB</abbr>, <abbr title="Koen Bertels">KB</abbr>), pp. 836–845.</dd> <div class="pagevis" style="width:9px"></div>
<dt><a href="DATE-2017-LeeY.html">DATE-2017-LeeY</a></dt><dd>MVP ECC : Manufacturing process variation aware unequal protection ECC for memory reliability (<abbr title="Seung-Yeob Lee">SYL</abbr>, <abbr title="Joon-Sung Yang">JSY</abbr>), pp. 846–851.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-KinseherHP.html">DATE-2017-KinseherHP</a></dt><dd>Analyzing the effects of peripheral circuit aging of embedded SRAM architectures (<abbr title="Josef Kinseher">JK</abbr>, <abbr title="Leonhard Heis">LH</abbr>, <abbr title="Ilia Polian">IP</abbr>), pp. 852–857.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-KraakATHWCCD.html">DATE-2017-KraakATHWCCD</a></dt><dd>Mitigation of sense amplifier degradation using input switching (<abbr title="Daniel Kraak">DK</abbr>, <abbr title="Innocent Agbo">IA</abbr>, <abbr title="Mottaqiallah Taouil">MT</abbr>, <abbr title="Said Hamdioui">SH</abbr>, <abbr title="Pieter Weckx">PW</abbr>, <abbr title="Stefan Cosemans">SC</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Wim Dehaene">WD</abbr>), pp. 858–863.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-PathaniaKSMH.html">DATE-2017-PathaniaKSMH</a></dt><dd>Scalable probabilistic power budgeting for many-cores (<abbr title="Anuj Pathania">AP</abbr>, <abbr title="Heba Khdr">HK</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 864–869.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BeckertGE.html">DATE-2017-BeckertGE</a></dt><dd>Exploiting sporadic servers to provide budget scheduling for ARINC653 based real-time virtualization environments (<abbr title="Matthias Beckert">MB</abbr>, <abbr title="Kai Bjorn Gemlau">KBG</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 870–875.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-KampenhoutSG.html">DATE-2017-KampenhoutSG</a></dt><dd>Programming and analysing scenario-aware dataflow on a multi-processor platform (<abbr title="Reinier van Kampenhout">RvK</abbr>, <abbr title="Sander Stuijk">SS</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 876–881.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-KiamehrGT.html">DATE-2017-KiamehrGT</a></dt><dd>Leveraging aging effect to improve SRAM-based true random number generators (<abbr title="Saman Kiamehr">SK</abbr>, <abbr title="Mohammad Saber Golanbari">MSG</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 882–885.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-KeshavarzPH.html">DATE-2017-KeshavarzPH</a></dt><dd>Design automation for obfuscated circuits with multiple viable functions (<abbr title="Shahrzad Keshavarz">SK</abbr>, <abbr title="Christof Paar">CP</abbr>, <abbr title="Daniel E. Holcomb">DEH</abbr>), pp. 886–889.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-NguyenKL.html">DATE-2017-NguyenKL</a></dt><dd>Double MAC: Doubling the performance of convolutional neural networks on modern FPGAs (<abbr title="Dong Nguyen 0001">DN0</abbr>, <abbr title="Daewoo Kim">DK</abbr>, <abbr title="Jongeun Lee">JL</abbr>), pp. 890–893.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-PhamHK.html">DATE-2017-PhamHK</a></dt><dd>BITMAN: A tool and API for FPGA bitstream manipulations (<abbr title="Khoa Dang Pham">KDP</abbr>, <abbr title="Edson L. Horta">ELH</abbr>, <abbr title="Dirk Koch">DK</abbr>), pp. 894–897.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-GerlachSRE.html">DATE-2017-GerlachSRE</a></dt><dd>A generic topology selection method for analog circuits with embedded circuit sizing demonstrated on the OTA example (<abbr title="Andreas Gerlach">AG</abbr>, <abbr title="Jürgen Scheible">JS</abbr>, <abbr title="Thoralf Rosahl">TR</abbr>, <abbr title="Frank-Thomas Eitrich">FTE</abbr>), pp. 898–901.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-KuiperB.html">DATE-2017-KuiperB</a></dt><dd>Latency analysis of homogeneous synchronous dataflow graphs using timed automata (<abbr title="Guus Kuiper">GK</abbr>, <abbr title="Marco Jan Gerrit Bekooij">MJGB</abbr>), pp. 902–905.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-SwamiM.html">DATE-2017-SwamiM</a></dt><dd>COVERT: Counter OVErflow ReducTion for efficient encryption of non-volatlle memories (<abbr title="Shivam Swami">SS</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 906–909.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-HuangFHZ.html">DATE-2017-HuangFHZ</a></dt><dd>A wear-leveling-aware counter mode for data encryption in non-volatile memories (<abbr title="Fangting Huang">FH</abbr>, <abbr title="Dan Feng 0001">DF0</abbr>, <abbr title="Yu Hua 0001">YH0</abbr>, <abbr title="Wen Zhou">WZ</abbr>), pp. 910–913.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-GuptaMVAA.html">DATE-2017-GuptaMVAA</a></dt><dd>Tunnel FET based refresh-free-DRAM (<abbr title="Navneet Gupta">NG</abbr>, <abbr title="Adam Makosiej">AM</abbr>, <abbr title="Andrei Vladimirescu">AV</abbr>, <abbr title="Amara Amara">AA</abbr>, <abbr title="Costin Anghel">CA</abbr>), pp. 914–917.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-PatelKMS.html">DATE-2017-PatelKMS</a></dt><dd>A hardware implementation of the MCAS synchronization primitive (<abbr title="Srishty Patel">SP</abbr>, <abbr title="Rajshekar Kalayappan">RK</abbr>, <abbr title="Ishani Mahajan">IM</abbr>, <abbr title="Smruti R. Sarangi">SRS</abbr>), pp. 918–921.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-ZhangG.html">DATE-2017-ZhangG</a></dt><dd>BandiTS: Dynamic timing speculation using multi-armed bandit based optimization (<abbr title="Jeff Jun Zhang">JJZ</abbr>, <abbr title="Siddharth Garg">SG</abbr>), pp. 922–925.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-SlijepcevicHAC.html">DATE-2017-SlijepcevicHAC</a></dt><dd>Design and implementation of a fair credit-based bandwidth sharing scheme for buses (<abbr title="Mladen Slijepcevic">MS</abbr>, <abbr title="Carles Hernández">CH</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), pp. 926–929.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-ZhangD.html">DATE-2017-ZhangD</a></dt><dd>Technology mapping with all spin logic (<abbr title="Boyu Zhang 0001">BZ0</abbr>, <abbr title="Azadeh Davoodi">AD</abbr>), pp. 930–933.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-MozaffariTH.html">DATE-2017-MozaffariTH</a></dt><dd>A new method to identify threshold logic functions (<abbr title="Seyed Nima Mozaffari">SNM</abbr>, <abbr title="Spyros Tragoudas">ST</abbr>, <abbr title="Themistoklis Haniotakis">TH</abbr>), pp. 934–937.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-Pomeranz.html">DATE-2017-Pomeranz</a></dt><dd>A bridging fault model for line coverage in the presence of undetected transition faults (<abbr title="Irith Pomeranz">IP</abbr>), pp. 938–941.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-HanPB.html">DATE-2017-HanPB</a></dt><dd>CHRT: A criticality- and heterogeneity-aware runtime system for task-parallel applications (<abbr title="Myeonggyun Han">MH</abbr>, <abbr title="Jinsu Park">JP</abbr>, <abbr title="Woongki Baek">WB</abbr>), pp. 942–945.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-DongYGKJ.html">DATE-2017-DongYGKJ</a></dt><dd>MobiXen: Porting Xen on Android devices for mobile virtualization (<abbr title="Yaozu Dong">YD</abbr>, <abbr title="Jianguo Yao">JY</abbr>, <abbr title="Haibing Guan">HG</abbr>, <abbr title="R. Ananth Krishna">RAK</abbr>, <abbr title="Yunhong Jiang">YJ</abbr>), pp. 946–949.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-TrompoukiK.html">DATE-2017-TrompoukiK</a></dt><dd>Optimisation opportunities and evaluation for GPGPU applications on low-end mobile GPUs (<abbr title="Matina Maria Trompouki">MMT</abbr>, <abbr title="Leonidas Kosmidis">LK</abbr>), pp. 950–953.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-HenkelPABS.html">DATE-2017-HenkelPABS</a></dt><dd>Ultra-low power and dependability for IoT devices (Invited paper for IoT technologies) (<abbr title="Jörg Henkel">JH</abbr>, <abbr title="Santiago Pagani">SP</abbr>, <abbr title="Hussam Amrouch">HA</abbr>, <abbr title="Lars Bauer">LB</abbr>, <abbr title="Farzad Samie">FS</abbr>), pp. 954–959.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MerrettA.html">DATE-2017-MerrettA</a></dt><dd>Energy-driven computing: Rethinking the design of energy harvesting systems (<abbr title="Geoff V. Merrett">GVM</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>), pp. 960–965.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SuMLWLN.html">DATE-2017-SuMLWLN</a></dt><dd>Nonvolatile processors: Why is it trending? (<abbr title="Fang Su">FS</abbr>, <abbr title="Kaisheng Ma">KM</abbr>, <abbr title="Xueqing Li">XL</abbr>, <abbr title="Tongda Wu">TW</abbr>, <abbr title="Yongpan Liu">YL</abbr>, <abbr title="Vijaykrishnan Narayanan">VN</abbr>), pp. 966–971.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-PerriconeALMHKN.html">DATE-2017-PerriconeALMHKN</a></dt><dd>Advanced spintronic memory and logic for non-volatile processors (<abbr title="Robert Perricone">RP</abbr>, <abbr title="Ibrahim Ahmed 0002">IA0</abbr>, <abbr title="Zhaoxin Liang">ZL</abbr>, <abbr title="Meghna G. Mankalale">MGM</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>, <abbr title="Chris H. Kim">CHK</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Jianping Wang 0006">JW0</abbr>), pp. 972–977.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-UenoHMA.html">DATE-2017-UenoHMA</a></dt><dd>Automatic generation of formally-proven tamper-resistant Galois-field multipliers based on generalized masking scheme (<abbr title="Rei Ueno">RU</abbr>, <abbr title="Naofumi Homma">NH</abbr>, <abbr title="Sumio Morioka">SM</abbr>, <abbr title="Takafumi Aoki">TA</abbr>), pp. 978–983.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BianHS.html">DATE-2017-BianHS</a></dt><dd>SCAM: Secured content addressable memory based on homomorphic encryption (<abbr title="Song Bian">SB</abbr>, <abbr title="Masayuki Hiromoto">MH</abbr>, <abbr title="Takashi Sato">TS</abbr>), pp. 984–989.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BacheS0G.html">DATE-2017-BacheS0G</a></dt><dd>SPARX - A side-channel protected processor for ARX-based cryptography (<abbr title="Florian Bache">FB</abbr>, <abbr title="Tobias Schneider 0002">TS0</abbr>, <abbr title="Amir Moradi 0001">AM0</abbr>, <abbr title="Tim Giineysu">TG</abbr>), pp. 990–995.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-FallahzadehOG.html">DATE-2017-FallahzadehOG</a></dt><dd>Adaptive compressed sensing at the fingertip of Internet-of-Things sensors: An ultra-low power activity recognition (<abbr title="Ramin Fallahzadeh">RF</abbr>, <abbr title="Josué Pagán Ortiz">JPO</abbr>, <abbr title="Hassan Ghasemzadeh">HG</abbr>), pp. 996–1001.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BoschmannTWWP.html">DATE-2017-BoschmannTWWP</a></dt><dd>A Zynq-based dynamically reconfigurable high density myoelectric prosthesis controller (<abbr title="Alexander Boschmann">AB</abbr>, <abbr title="Georg Thombansen">GT</abbr>, <abbr title="Linus Witschen">LW</abbr>, <abbr title="Alex Wiens">AW</abbr>, <abbr title="Marco Platzner">MP</abbr>), pp. 1002–1007.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-JiangBKKS.html">DATE-2017-JiangBKKS</a></dt><dd>Microwatt end-to-End digital neural signal processing systems for motor intention decoding (<abbr title="Zhewei Jiang">ZJ</abbr>, <abbr title="Chisung Bae">CB</abbr>, <abbr title="Joonseong Kang">JK</abbr>, <abbr title="Sang Joon Kim">SJK</abbr>, <abbr title="Mingoo Seok">MS</abbr>), pp. 1008–1013.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-VenutoAM.html">DATE-2017-VenutoAM</a></dt><dd>An embedded system remotely driving mechanical devices by P300 brain activity (<abbr title="Daniela De Venuto">DDV</abbr>, <abbr title="Valerio F. Annese">VFA</abbr>, <abbr title="Giovanni Mezzina">GM</abbr>), pp. 1014–1019.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BalSRC.html">DATE-2017-BalSRC</a></dt><dd>Revamping timing error resilience to tackle choke points at NTC systems (<abbr title="Aatreyi Bal">AB</abbr>, <abbr title="Shamik Saha">SS</abbr>, <abbr title="Sanghamitra Roy">SR</abbr>, <abbr title="Koushik Chakraborty">KC</abbr>), pp. 1020–1025.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ImaniPKRR.html">DATE-2017-ImaniPKRR</a></dt><dd>Efficient neural network acceleration on GPGPU using content addressable memory (<abbr title="Mohsen Imani">MI</abbr>, <abbr title="Daniel Peroni">DP</abbr>, <abbr title="Yeseong Kim">YK</abbr>, <abbr title="Abbas Rahimi">AR</abbr>, <abbr title="Tajana Rosing">TR</abbr>), pp. 1026–1031.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-WangZHY.html">DATE-2017-WangZHY</a></dt><dd>Chain-NN: An energy-efficient 1D chain architecture for accelerating deep convolutional neural networks (<abbr title="Shihao Wang">SW</abbr>, <abbr title="Dajiang Zhou">DZ</abbr>, <abbr title="Xushen Han">XH</abbr>, <abbr title="Takeshi Yoshimura">TY</abbr>), pp. 1032–1037.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BeneventiBCB.html">DATE-2017-BeneventiBCB</a></dt><dd>Continuous learning of HPC infrastructure models using big data analytics and in-memory processing tools (<abbr title="Francesco Beneventi">FB</abbr>, <abbr title="Andrea Bartolini">AB</abbr>, <abbr title="Carlo Cavazzoni">CC</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1038–1043.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-Lewis.html">DATE-2017-Lewis</a></dt><dd>Self-aware computing systems: From psychology to engineering (<abbr title="Peter R. Lewis">PRL</abbr>), pp. 1044–1049.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SchlatowMENJMHH.html">DATE-2017-SchlatowMENJMHH</a></dt><dd>Self-awareness in autonomous automotive systems (<abbr title="Johannes Schlatow">JS</abbr>, <abbr title="Mischa Möstl">MM</abbr>, <abbr title="Rolf Ernst">RE</abbr>, <abbr title="Marcus Nolte">MN</abbr>, <abbr title="Inga Jatzkowski">IJ</abbr>, <abbr title="Markus Maurer">MM</abbr>, <abbr title="Christian Herber">CH</abbr>, <abbr title="Andreas Herkersdorf">AH</abbr>), pp. 1050–1055.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-AnzanpourAGRTLJ.html">DATE-2017-AnzanpourAGRTLJ</a></dt><dd>Self-awareness in remote health monitoring systems using wearable electronics (<abbr title="Arman Anzanpour">AA</abbr>, <abbr title="Iman Azimi">IA</abbr>, <abbr title="Maximilian Gotzinger">MG</abbr>, <abbr title="Amir M. Rahmani">AMR</abbr>, <abbr title="Nima Taherinejad">NT</abbr>, <abbr title="Pasi Liljeberg">PL</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>), pp. 1056–1061.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-RokickiRD.html">DATE-2017-RokickiRD</a></dt><dd>Hardware-accelerated dynamic binary translation (<abbr title="Simon Rokicki">SR</abbr>, <abbr title="Erven Rohou">ER</abbr>, <abbr title="Steven Derrien">SD</abbr>), pp. 1062–1067.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MoussawiD.html">DATE-2017-MoussawiD</a></dt><dd>Superword level parallelism aware word length optimization (<abbr title="Ali Hassan El Moussawi">AHEM</abbr>, <abbr title="Steven Derrien">SD</abbr>), pp. 1068–1073.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LuppoldF.html">DATE-2017-LuppoldF</a></dt><dd>Schedulability-aware SPM Allocation for preemptive hard real-time systems with arbitrary activation patterns (<abbr title="Arno Luppold">AL</abbr>, <abbr title="Heiko Falk">HF</abbr>), pp. 1074–1079.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LiFHWJZ.html">DATE-2017-LiFHWJZ</a></dt><dd>A Log-aware Synergized scheme for page-level FTL design (<abbr title="Chu Li">CL</abbr>, <abbr title="Dan Feng 0001">DF0</abbr>, <abbr title="Yu Hua 0001">YH0</abbr>, <abbr title="Fang Wang 0001">FW0</abbr>, <abbr title="Chuntao Jiang">CJ</abbr>, <abbr title="Wei Zhou 0013">WZ0</abbr>), pp. 1080–1085.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChenJLLGL.html">DATE-2017-ChenJLLGL</a></dt><dd>MALRU: Miss-penalty aware LRU-based cache replacement for hybrid memory systems (<abbr title="Di Chen">DC</abbr>, <abbr title="Hai Jin 0001">HJ0</abbr>, <abbr title="Xiaofei Liao">XL</abbr>, <abbr title="Haikun Liu">HL</abbr>, <abbr title="Rentong Guo">RG</abbr>, <abbr title="Dong Liu">DL</abbr>), pp. 1086–1091.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ShirinzadehSGMD.html">DATE-2017-ShirinzadehSGMD</a></dt><dd>Endurance management for resistive Logic-In-Memory computing architectures (<abbr title="Saeideh Shirinzadeh">SS</abbr>, <abbr title="Mathias Soeken">MS</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 1092–1097.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-TavanaZK.html">DATE-2017-TavanaZK</a></dt><dd>Live together or Die Alone: Block cooperation to extend lifetime of resistive memories (<abbr title="Mohammad Khavari Tavana">MKT</abbr>, <abbr title="Amir Kavyan Ziabari">AKZ</abbr>, <abbr title="David R. Kaeli">DRK</abbr>), pp. 1098–1103.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChattopadhyayPS.html">DATE-2017-ChattopadhyayPS</a></dt><dd>Secure Cyber-Physical Systems: Current trends, tools and open research problems (<abbr title="Anupam Chattopadhyay">AC</abbr>, <abbr title="Alok Prakash">AP</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>), pp. 1104–1109.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-JungkB.html">DATE-2017-JungkB</a></dt><dd>Don't fall into a trap: Physical side-channel analysis of ChaCha20-Poly1305 (<abbr title="Bernhard Jungk">BJ</abbr>, <abbr title="Shivam Bhasin">SB</abbr>), pp. 1110–1115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-Mutlu.html">DATE-2017-Mutlu</a></dt><dd>The RowHammer problem and other issues we may face as memory becomes denser (<abbr title="Onur Mutlu">OM</abbr>), pp. 1116–1121.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-JacobRZHS.html">DATE-2017-JacobRZHS</a></dt><dd>Compromising FPGA SoCs using malicious hardware blocks (<abbr title="Nisha Jacob">NJ</abbr>, <abbr title="Carsten Rolfes">CR</abbr>, <abbr title="Andreas Zankl">AZ</abbr>, <abbr title="Johann Heyszl">JH</abbr>, <abbr title="Georg Sigl">GS</abbr>), pp. 1122–1127.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-Garg.html">DATE-2017-Garg</a></dt><dd>Inspiring trust in outsourced integrated circuit fabrication (<abbr title="Siddharth Garg">SG</abbr>), p. 1128.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DATE-2017-DangerGNNS.html">DATE-2017-DangerGNNS</a></dt><dd>Analyzing security breaches of countermeasures throughout the refinement process in hardware design flow (<abbr title="Jean-Luc Danger">JLD</abbr>, <abbr title="Sylvain Guilley">SG</abbr>, <abbr title="Philippe Nguyen">PN</abbr>, <abbr title="Robert Nguyen">RN</abbr>, <abbr title="Youssef Souissi">YS</abbr>), pp. 1129–1134.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-PourmohseniGT.html">DATE-2017-PourmohseniGT</a></dt><dd>Automatic operating point distillation for hybrid mapping methodologies (<abbr title="Behnaz Pourmohseni">BP</abbr>, <abbr title="Michael Glaß">MG</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 1135–1140.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ZhongPWLMN.html">DATE-2017-ZhongPWLMN</a></dt><dd>Design Space exploration of FPGA-based accelerators with multi-level parallelism (<abbr title="Guanwen Zhong">GZ</abbr>, <abbr title="Alok Prakash">AP</abbr>, <abbr title="Siqi Wang">SW</abbr>, <abbr title="Yun Liang 0001">YL0</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Smaïl Niar">SN</abbr>), pp. 1141–1146.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-RahmanOLC.html">DATE-2017-RahmanOLC</a></dt><dd>Design space exploration of FPGA accelerators for convolutional neural networks (<abbr title="Atul Rahman">AR</abbr>, <abbr title="Sangyun Oh">SO</abbr>, <abbr title="Jongeun Lee">JL</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 1147–1152.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BarrioH.html">DATE-2017-BarrioH</a></dt><dd>A slack-based approach to efficiently deploy radix 8 booth multipliers (<abbr title="Alberto A. Del Barrio">AADB</abbr>, <abbr title="Román Hermida">RH</abbr>), pp. 1153–1158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SigristGLLLT.html">DATE-2017-SigristGLLLT</a></dt><dd>Measurement and validation of energy harvesting IoT devices (<abbr title="Lukas Sigrist">LS</abbr>, <abbr title="Andres Gomez 0001">AG0</abbr>, <abbr title="Roman Lim">RL</abbr>, <abbr title="Stefan Lippuner">SL</abbr>, <abbr title="Matthias Leubin">ML</abbr>, <abbr title="Lothar Thiele">LT</abbr>), pp. 1159–1164.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-PagliariDCMBMP.html">DATE-2017-PagliariDCMBMP</a></dt><dd>A methodology for the design of dynamic accuracy operators by runtime back bias (<abbr title="Daniele Jahier Pagliari">DJP</abbr>, <abbr title="Yves Durand">YD</abbr>, <abbr title="David Coriat">DC</abbr>, <abbr title="Anca Molnos">AM</abbr>, <abbr title="Edith Beigné">EB</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 1165–1170.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HagerFGB.html">DATE-2017-HagerFGB</a></dt><dd>A scan-chain based state retention methodology for IoT processors operating on intermittent energy (<abbr title="Pascal Alexander Hager">PAH</abbr>, <abbr title="Hamed Fatemi">HF</abbr>, <abbr title="José Pineda de Gyvez">JPdG</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1171–1176.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChenMP.html">DATE-2017-ChenMP</a></dt><dd>A circuit-equivalent battery model accounting for the dependency on load frequency (<abbr title="Yukai Chen">YC</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 1177–1182.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-JiaoJRG.html">DATE-2017-JiaoJRG</a></dt><dd>SLoT: A supervised learning model to predict dynamic timing errors of functional units (<abbr title="Xun Jiao">XJ</abbr>, <abbr title="Yu Jiang 0001">YJ0</abbr>, <abbr title="Abbas Rahimi">AR</abbr>, <abbr title="Rajesh K. Gupta 0001">RKG0</abbr>), pp. 1183–1188.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChandraL.html">DATE-2017-ChandraL</a></dt><dd>Exploiting data-dependence and Flip-Flop asymmetry for zero-overhead system soft error mitigation (<abbr title="Vikas Chandra">VC</abbr>, <abbr title="Liangzhen Lai">LL</abbr>), pp. 1189–1194.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LvYYZZ.html">DATE-2017-LvYYZZ</a></dt><dd>Subgradient based multiple-starting-point algorithm for non-smooth optimization of analog circuits (<abbr title="Wenlong Lv">WL</abbr>, <abbr title="Fan Yang 0001">FY0</abbr>, <abbr title="Changhao Yan">CY</abbr>, <abbr title="Dian Zhou">DZ</abbr>, <abbr title="Xuan Zeng 0001">XZ0</abbr>), pp. 1195–1200.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-CanelasMP0H.html">DATE-2017-CanelasMP0H</a></dt><dd>Efficient yield optimization method using a variable K-Means algorithm for analog IC sizing (<abbr title="António Canelas">AC</abbr>, <abbr title="Ricardo Martins 0003">RM0</abbr>, <abbr title="Ricardo Povoa">RP</abbr>, <abbr title="Nuno Lourenço 0003">NL0</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 1201–1206.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-YanZZZ.html">DATE-2017-YanZZZ</a></dt><dd>An efficient leakage-aware thermal simulation approach for 3D-ICs using corrected linearized model and algebraic multigrid (<abbr title="Chao Yan">CY</abbr>, <abbr title="Hengliang Zhu">HZ</abbr>, <abbr title="Dian Zhou">DZ</abbr>, <abbr title="Xuan Zeng 0001">XZ0</abbr>), pp. 1207–1212.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ShahsavaniSNP.html">DATE-2017-ShahsavaniSNP</a></dt><dd>A thermally-aware energy minimization methodology for global interconnects (<abbr title="Soheil Nazar Shahsavani">SNS</abbr>, <abbr title="Alireza Shafaei">AS</abbr>, <abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 1213–1218.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-TsaiCHW.html">DATE-2017-TsaiCHW</a></dt><dd>Analysis and optimization of variable-latency designs in the presence of timing variability (<abbr title="Chang-Lin Tsai">CLT</abbr>, <abbr title="Chao-Wei Cheng">CWC</abbr>, <abbr title="Ning-Chi Huang">NCH</abbr>, <abbr title="Kai-Chiang Wu">KCW</abbr>), pp. 1219–1224.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-AngioliniISYATM.html">DATE-2017-AngioliniISYATM</a></dt><dd>1024-Channel 3D ultrasound digital beamformer in a single 5W FPGA (<abbr title="Federico Angiolini">FA</abbr>, <abbr title="Aya Ibrahim">AI</abbr>, <abbr title="William Andrew Simon">WAS</abbr>, <abbr title="Ahmet Caner Yuzuguler">ACY</abbr>, <abbr title="Marcel Arditi">MA</abbr>, <abbr title="Jean-Philippe Thiran">JPT</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 1225–1228.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-LorenzonSB.html">DATE-2017-LorenzonSB</a></dt><dd>LAANT: A library to automatically optimize EDP for OpenMP applications (<abbr title="Arthur Francisco Lorenzon">AFL</abbr>, <abbr title="Jeckson Dellagostin Souza">JDS</abbr>, <abbr title="Antonio Carlos Schneider Beck">ACSB</abbr>), pp. 1229–1232.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-ChinTHH.html">DATE-2017-ChinTHH</a></dt><dd>Improving the accuracy of the leakage power estimation of embedded CPUs (<abbr title="Ting-Wu Chin">TWC</abbr>, <abbr title="Shiao-Li Tsao">SLT</abbr>, <abbr title="Kuo-Wei Hung">KWH</abbr>, <abbr title="Pei-Shu Huang">PSH</abbr>), pp. 1233–1236.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-AguilarLAKF.html">DATE-2017-AguilarLAKF</a></dt><dd>Schedule-aware loop parallelization for embedded MPSoCs by exploiting parallel slack (<abbr title="Miguel Angel Aguilar">MAA</abbr>, <abbr title="Rainer Leupers">RL</abbr>, <abbr title="Gerd Ascheid">GA</abbr>, <abbr title="Nikolaos Kavvadias">NK</abbr>, <abbr title="Liam Fitzpatrick">LF</abbr>), pp. 1237–1240.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-CaiKKSL.html">DATE-2017-CaiKKSL</a></dt><dd>Reducing code management overhead in software-managed multicores (<abbr title="Jian Cai 0001">JC0</abbr>, <abbr title="Yooseong Kim">YK</abbr>, <abbr title="Youngbin Kim">YK</abbr>, <abbr title="Aviral Shrivastava">AS</abbr>, <abbr title="Kyoungwoo Lee">KL</abbr>), pp. 1241–1244.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-ZhuZWCX.html">DATE-2017-ZhuZWCX</a></dt><dd>Performance evaluation and optimization of HBM-Enabled GPU for data-intensive applications (<abbr title="Maohua Zhu">MZ</abbr>, <abbr title="Youwei Zhuo">YZ</abbr>, <abbr title="Chao Wang">CW</abbr>, <abbr title="Wenguang Chen">WC</abbr>, <abbr title="Yuan Xie 0001">YX0</abbr>), pp. 1245–1248.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-ParkLK.html">DATE-2017-ParkLK</a></dt><dd>DAC: Dedup-assisted compression scheme for improving lifetime of NAND storage systems (<abbr title="Jisung Park">JP</abbr>, <abbr title="Sungjin Lee">SL</abbr>, <abbr title="Jihong Kim">JK</abbr>), pp. 1249–1252.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-WangWLZXZX.html">DATE-2017-WangWLZXZX</a></dt><dd>Lifetime adaptive ECC in NAND flash page management (<abbr title="Shunzhuo Wang">SW</abbr>, <abbr title="Fei Wu 0005">FW0</abbr>, <abbr title="Zhonghai Lu">ZL</abbr>, <abbr title="You Zhou">YZ</abbr>, <abbr title="Qin Xiong">QX</abbr>, <abbr title="Meng Zhang 0014">MZ0</abbr>, <abbr title="Changsheng Xie">CX</abbr>), pp. 1253–1556.</dd> <div class="pagevis" style="width:303px"></div>
<dt><a href="DATE-2017-Lastras-Montano.html">DATE-2017-Lastras-Montano</a></dt><dd>3D-DPE: A 3D high-bandwidth dot-product engine for high-performance neuromorphic computing (<abbr title="Miguel Angel Lastras-Montaño">MALM</abbr>, <abbr title="Bhaswar Chakrabarti">BC</abbr>, <abbr title="Dmitri B. Strukov">DBS</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 1257–1260.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-KimBAS.html">DATE-2017-KimBAS</a></dt><dd>A schedulability test for software migration on multicore system (<abbr title="Jung-Eun Kim">JEK</abbr>, <abbr title="Richard M. Bradford">RMB</abbr>, <abbr title="Tarek F. Abdelzaher">TFA</abbr>, <abbr title="Lui Sha">LS</abbr>), pp. 1261–1264.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-LiXWYMT.html">DATE-2017-LiXWYMT</a></dt><dd>Adaptive power delivery system management for many-core processors with on/off-chip voltage regulators (<abbr title="Haoran Li">HL</abbr>, <abbr title="Jiang Xu 0001">JX0</abbr>, <abbr title="Zhe Wang 0003">ZW0</abbr>, <abbr title="Peng Yang 0003">PY0</abbr>, <abbr title="Rafael K. V. Maeda">RKVM</abbr>, <abbr title="Zhongyuan Tian">ZT</abbr>), pp. 1265–1268.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-MiMS.html">DATE-2017-MiMS</a></dt><dd>Flying and decoupling capacitance optimization for area-constrained on-chip switched-capacitor voltage regulators (<abbr title="Xiaoyang Mi">XM</abbr>, <abbr title="Hesam Fathi Moghadam">HFM</abbr>, <abbr title="Jae-sun Seo">JsS</abbr>), pp. 1269–1272.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-LahiouelZT.html">DATE-2017-LahiouelZT</a></dt><dd>Enhancing analog yield optimization for variation-aware circuits sizing (<abbr title="Ons Lahiouel">OL</abbr>, <abbr title="Mohamed H. Zaki">MHZ</abbr>, <abbr title="Sofiène Tahar">ST</abbr>), pp. 1273–1276.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-MahmoudiZ.html">DATE-2017-MahmoudiZ</a></dt><dd>A new sampling technique for Monte Carlo-based statistical circuit analysis (<abbr title="Hiwa Mahmoudi">HM</abbr>, <abbr title="Horst Zimmermann">HZ</abbr>), pp. 1277–1280.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-CachacoMLGH.html">DATE-2017-CachacoMLGH</a></dt><dd>Automatic technology migration of analog IC designs using generic cell libraries (<abbr title="Jose Cachaco">JC</abbr>, <abbr title="Nuno Machado">NM</abbr>, <abbr title="Nuno Lourenço 0003">NL0</abbr>, <abbr title="Jorge Guilherme">JG</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 1281–1284.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-LiLHS.html">DATE-2017-LiLHS</a></dt><dd>Noise-sensitive feedback loop identification in linear time-varying analog circuits (<abbr title="Ang Li">AL</abbr>, <abbr title="Peng Li 0001">PL0</abbr>, <abbr title="Tingwen Huang">TH</abbr>, <abbr title="Edgar Sánchez-Sinencio">ESS</abbr>), pp. 1285–1288.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-BukhariLHSH.html">DATE-2017-BukhariLHSH</a></dt><dd>CAnDy-TM: Comparative analysis of dynamic thermal management in many-cores using model checking (<abbr title="Syed Ali Asadullah Bukhari">SAAB</abbr>, <abbr title="Faiq Khalid Lodhi">FKL</abbr>, <abbr title="Osman Hasan">OH</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>, <abbr title="Jörg Henkel">JH</abbr>), pp. 1289–1292.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-AbdelkaderED.html">DATE-2017-AbdelkaderED</a></dt><dd>Power pre-characterized meshing algorithm for finite element thermal analysis of integrated circuits (<abbr title="Shohdy Abdelkader">SA</abbr>, <abbr title="Alaa ELRouby">AE</abbr>, <abbr title="Mohamed Dessouky">MD</abbr>), pp. 1293–1296.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-PaganFGMRA.html">DATE-2017-PaganFGMRA</a></dt><dd>An optimal approach for low-power migraine prediction models in the state-of-the-art wireless monitoring devices (<abbr title="Josué Pagán">JP</abbr>, <abbr title="Ramin Fallahzadeh">RF</abbr>, <abbr title="Hassan Ghasemzadeh">HG</abbr>, <abbr title="José Manuel Moya">JMM</abbr>, <abbr title="José Luis Risco-Martín">JLRM</abbr>, <abbr title="José L. Ayala">JLA</abbr>), pp. 1297–1302.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-AmaruVLO.html">DATE-2017-AmaruVLO</a></dt><dd>Logic optimization and synthesis: Trends and directions in industry (<abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Patrick Vuillod">PV</abbr>, <abbr title="Jiong Luo">JL</abbr>, <abbr title="Janet Olson">JO</abbr>), pp. 1303–1305.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DATE-2017-ZografosMTSGMAR.html">DATE-2017-ZografosMTSGMAR</a></dt><dd>Wave pipelining for majority-based beyond-CMOS technologies (<abbr title="Odysseas Zografos">OZ</abbr>, <abbr title="A. De Meester">ADM</abbr>, <abbr title="Eleonora Testa">ET</abbr>, <abbr title="Mathias Soeken">MS</abbr>, <abbr title="Pierre-Emmanuel Gaillardon">PEG</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Luca Gaetano Amarù">LGA</abbr>, <abbr title="Praveen Raghavan">PR</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Rudy Lauwereins">RL</abbr>), pp. 1306–1311.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-RottelerSWW.html">DATE-2017-RottelerSWW</a></dt><dd>Design automation for quantum architectures (<abbr title="Martin Rötteler">MR</abbr>, <abbr title="Krysta M. Svore">KMS</abbr>, <abbr title="Dave Wecker">DW</abbr>, <abbr title="Nathan Wiebe">NW</abbr>), pp. 1312–1317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-UnterluggauerWM.html">DATE-2017-UnterluggauerWM</a></dt><dd>Side-channel plaintext-recovery attacks on leakage-resilient encryption (<abbr title="Thomas Unterluggauer">TU</abbr>, <abbr title="Mario Werner">MW</abbr>, <abbr title="Stefan Mangard">SM</abbr>), pp. 1318–1323.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-Moos0R.html">DATE-2017-Moos0R</a></dt><dd>Static power side-channel analysis of a threshold implementation prototype chip (<abbr title="Thorben Moos">TM</abbr>, <abbr title="Amir Moradi 0001">AM0</abbr>, <abbr title="Bastian Richter">BR</abbr>), pp. 1324–1329.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LuoFD.html">DATE-2017-LuoFD</a></dt><dd>Side-channel power analysis of XTS-AES (<abbr title="Chao Luo">CL</abbr>, <abbr title="Yunsi Fei">YF</abbr>, <abbr title="A. Adam Ding">AAD</abbr>), pp. 1330–1335.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-TianRWSMS.html">DATE-2017-TianRWSMS</a></dt><dd>A field programmable transistor array featuring single-cycle partial/full dynamic reconfiguration (<abbr title="Jingxiang Tian">JT</abbr>, <abbr title="Gaurav Rajavendra Reddy">GRR</abbr>, <abbr title="Jiajia Wang">JW</abbr>, <abbr title="William Swartz">WS</abbr>, <abbr title="Yiorgos Makris">YM</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 1336–1341.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SeifooriKA.html">DATE-2017-SeifooriKA</a></dt><dd>A power gating switch box architecture in routing network of SRAM-based FPGAs in dark silicon era (<abbr title="Zeinab Seifoori">ZS</abbr>, <abbr title="Behnam Khaleghi">BK</abbr>, <abbr title="Hossein Asadi">HA</abbr>), pp. 1342–1347.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ZhaoSHML.html">DATE-2017-ZhaoSHML</a></dt><dd>A static-placement, dynamic-issue framework for CGRA loop accelerator (<abbr title="Zhongyuan Zhao">ZZ</abbr>, <abbr title="Weiguang Sheng">WS</abbr>, <abbr title="Weifeng He">WH</abbr>, <abbr title="Zhigang Mao">ZM</abbr>, <abbr title="Zhaoshi Li">ZL</abbr>), pp. 1348–1353.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-DiTomasoSKL.html">DATE-2017-DiTomasoSKL</a></dt><dd>Machine learning enabled power-aware Network-on-Chip design (<abbr title="Dominic DiTomaso">DD</abbr>, <abbr title="Md. Ashif I. Sikder">MAIS</abbr>, <abbr title="Avinash Karanth Kodi">AKK</abbr>, <abbr title="Ahmed Louri">AL</abbr>), pp. 1354–1359.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-DuraisamyP.html">DATE-2017-DuraisamyP</a></dt><dd>Performance evaluation and design trade-offs for wireless-enabled SMART NoC (<abbr title="Karthi Duraisamy">KD</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>), pp. 1360–1365.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-DasDPC.html">DATE-2017-DasDPC</a></dt><dd>Robust TSV-based 3D NoC design to counteract electromigration and crosstalk noise (<abbr title="Sourav Das">SD</abbr>, <abbr title="Janardhan Rao Doppa">JRD</abbr>, <abbr title="Partha Pratim Pande">PPP</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1366–1371.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LuoEPKCBSO.html">DATE-2017-LuoEPKCBSO</a></dt><dd>Performance and energy aware wavelength allocation on ring-based WDM 3D optical NoC (<abbr title="Jiating Luo">JL</abbr>, <abbr title="A. Elantably">AE</abbr>, <abbr title="Van-Dung Pham">VDP</abbr>, <abbr title="Cedric Killian">CK</abbr>, <abbr title="Daniel Chillet">DC</abbr>, <abbr title="Sébastien Le Beux">SLB</abbr>, <abbr title="Olivier Sentieys">OS</abbr>, <abbr title="Ian O'Connor">IO</abbr>), pp. 1372–1377.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-NizAKKPR.html">DATE-2017-NizAKKPR</a></dt><dd>Mixed-criticality processing pipelines (<abbr title="Dionisio de Niz">DdN</abbr>, <abbr title="Björn Andersson">BA</abbr>, <abbr title="Hyoseung Kim">HK</abbr>, <abbr title="Mark H. Klein">MHK</abbr>, <abbr title="Linh Thi Xuan Phan">LTXP</abbr>, <abbr title="Raj Rajkumar">RR</abbr>), pp. 1372–1375.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-RustP.html">DATE-2017-RustP</a></dt><dd>Exploiting special-purpose function approximation for hardware-efficient QR-decomposition (<abbr title="Jochen Rust">JR</abbr>, <abbr title="Steffen Paul">SP</abbr>), pp. 1378–1383.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-El-HarouniRP0HS.html">DATE-2017-El-HarouniRP0HS</a></dt><dd>Embracing approximate computing for energy-efficient motion estimation in high efficiency video coding (<abbr title="Walaa El-Harouni">WEH</abbr>, <abbr title="Semeen Rehman">SR</abbr>, <abbr title="Bharath Srinivas Prabakaran">BSP</abbr>, <abbr title="Akash Kumar 0001">AK0</abbr>, <abbr title="Rehan Hafiz">RH</abbr>, <abbr title="Muhammad Shafique 0001">MS0</abbr>), pp. 1384–1389.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-RybalkinWYS.html">DATE-2017-RybalkinWYS</a></dt><dd>Hardware architecture of Bidirectional Long Short-Term Memory Neural Network for Optical Character Recognition (<abbr title="Vladimir Rybalkin">VR</abbr>, <abbr title="Norbert Wehn">NW</abbr>, <abbr title="Mohammad Reza Yousefi">MRY</abbr>, <abbr title="Didier Stricker">DS</abbr>), pp. 1390–1395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MaoCNKC.html">DATE-2017-MaoCNKC</a></dt><dd>MoDNN: Local distributed mobile computing system for Deep Neural Network (<abbr title="Jiachen Mao">JM</abbr>, <abbr title="Xiang Chen 0010">XC0</abbr>, <abbr title="Kent W. Nixon">KWN</abbr>, <abbr title="Christopher D. Krieger">CDK</abbr>, <abbr title="Yiran Chen">YC</abbr>), pp. 1396–1401.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ZhouYWCH.html">DATE-2017-ZhouYWCH</a></dt><dd>Energy-adaptive scheduling of imprecise computation tasks for QoS optimization in real-Time MPSoC systems (<abbr title="Junlong Zhou">JZ</abbr>, <abbr title="Jianming Yan">JY</abbr>, <abbr title="Tongquan Wei">TW</abbr>, <abbr title="Mingsong Chen">MC</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 1402–1407.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChhetriFF.html">DATE-2017-ChhetriFF</a></dt><dd>Fix the leak! an information leakage aware secured cyber-physical manufacturing system (<abbr title="Sujit Rokka Chhetri">SRC</abbr>, <abbr title="Sina Faezi">SF</abbr>, <abbr title="Mohammad Abdullah Al Faruque">MAAF</abbr>), pp. 1408–1413.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-FengGLLDL0.html">DATE-2017-FengGLLDL0</a></dt><dd>Efficient drone hijacking detection using onboard motion sensors (<abbr title="Zhiwei Feng">ZF</abbr>, <abbr title="Nan Guan">NG</abbr>, <abbr title="Mingsong Lv">ML</abbr>, <abbr title="Weichen Liu">WL</abbr>, <abbr title="Qingxu Deng">QD</abbr>, <abbr title="Xue Liu 0001">XL0</abbr>, <abbr title="Wang Yi 0001">WY0</abbr>), pp. 1414–1419.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-CerinaS.html">DATE-2017-CerinaS</a></dt><dd>Reconfigurable embedded systems applications for versatile biomedical measurements (<abbr title="Luca Cerina">LC</abbr>, <abbr title="Marco D. Santambrogio">MDS</abbr>), pp. 1420–1425.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-RuediBAPNPEC.html">DATE-2017-RuediBAPNPEC</a></dt><dd>Ultra low power microelectronics for wearable and medical devices (<abbr title="Pierre-François Ruedi">PFR</abbr>, <abbr title="A. Bishof">AB</abbr>, <abbr title="Marcin K. Augustyniak">MKA</abbr>, <abbr title="Pascal Persechini">PP</abbr>, <abbr title="Jean-Luc Nagel">JLN</abbr>, <abbr title="Marc Pons">MP</abbr>, <abbr title="Stephane Emery">SE</abbr>, <abbr title="Olivier Chételat">OC</abbr>), pp. 1426–1431.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MilosevicBF.html">DATE-2017-MilosevicBF</a></dt><dd>Design challenges for wearable EMG applications (<abbr title="Bojan Milosevic">BM</abbr>, <abbr title="Simone Benatti">SB</abbr>, <abbr title="Elisabetta Farella">EF</abbr>), pp. 1432–1437.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-WangPLPGAWG.html">DATE-2017-WangPLPGAWG</a></dt><dd>Hybrid VC-MTJ/CMOS non-volatile stochastic logic for efficient computing (<abbr title="Shaodi Wang">SW</abbr>, <abbr title="Saptadeep Pal">SP</abbr>, <abbr title="Tianmu Li">TL</abbr>, <abbr title="Andrew Pan">AP</abbr>, <abbr title="Cecile Grezes">CG</abbr>, <abbr title="Pedram Khalili Amiri">PKA</abbr>, <abbr title="Kang L. Wang">KLW</abbr>, <abbr title="Puneet Gupta">PG</abbr>), pp. 1438–1443.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-YinNH.html">DATE-2017-YinNH</a></dt><dd>Design and benchmarking of ferroelectric FET based TCAM (<abbr title="Xunzhao Yin">XY</abbr>, <abbr title="Michael T. Niemier">MTN</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 1444–1449.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-KhouzaniFYG.html">DATE-2017-KhouzaniFYG</a></dt><dd>Leveraging access port positions to accelerate page table walk in DWM-based main memory (<abbr title="Hoda Aghaei Khouzani">HAK</abbr>, <abbr title="Pouya Fotouhi">PF</abbr>, <abbr title="Chengmo Yang">CY</abbr>, <abbr title="Guang R. Gao">GRG</abbr>), pp. 1450–1455.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-NairBGOT.html">DATE-2017-NairBGOT</a></dt><dd>VAET-STT: A variation aware estimator tool for STT-MRAM based memories (<abbr title="Sarath Mohanachandran Nair">SMN</abbr>, <abbr title="Rajendra Bishnoi">RB</abbr>, <abbr title="Mohammad Saber Golanbari">MSG</abbr>, <abbr title="Fabian Oboril">FO</abbr>, <abbr title="Mehdi Baradaran Tahoori">MBT</abbr>), pp. 1456–1461.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-KimAY.html">DATE-2017-KimAY</a></dt><dd>A novel zero weight/activation-aware hardware architecture of convolutional neural network (<abbr title="Dongyoung Kim">DK</abbr>, <abbr title="Junwhan Ahn">JA</abbr>, <abbr title="Sungjoo Yoo">SY</abbr>), pp. 1462–1467.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BrandaleroB.html">DATE-2017-BrandaleroB</a></dt><dd>A Mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streams (<abbr title="Marcelo Brandalero">MB</abbr>, <abbr title="Antonio Carlos Schneider Beck">ACSB</abbr>), pp. 1468–1473.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HashemiATBR.html">DATE-2017-HashemiATBR</a></dt><dd>Understanding the impact of precision quantization on the accuracy and energy of neural networks (<abbr title="Soheil Hashemi">SH</abbr>, <abbr title="Nicholas Anthony">NA</abbr>, <abbr title="Hokchhay Tann">HT</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Sherief Reda">SR</abbr>), pp. 1474–1479.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MalikNMSH.html">DATE-2017-MalikNMSH</a></dt><dd>Big vs little core for energy-efficient Hadoop computing (<abbr title="Maria Malik">MM</abbr>, <abbr title="Katayoun Neshatpour">KN</abbr>, <abbr title="Tinoosh Mohsenin">TM</abbr>, <abbr title="Avesta Sasan">AS</abbr>, <abbr title="Houman Homayoun">HH</abbr>), pp. 1480–1485.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MurraySBC.html">DATE-2017-MurraySBC</a></dt><dd>Quantifying error: Extending static timing analysis with probabilistic transitions (<abbr title="Kevin E. Murray">KEM</abbr>, <abbr title="Andrea Suardi">AS</abbr>, <abbr title="Vaughn Betz">VB</abbr>, <abbr title="George A. Constantinides">GAC</abbr>), pp. 1486–1491.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChenWW.html">DATE-2017-ChenWW</a></dt><dd>On refining standard cell placement for self-aligned double patterning (<abbr title="Ye-Hong Chen">YHC</abbr>, <abbr title="Sheng-He Wang">SHW</abbr>, <abbr title="Ting-Chi Wang">TCW</abbr>), pp. 1492–1497.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-PonghiranSS.html">DATE-2017-PonghiranSS</a></dt><dd>Cut mask optimization for multi-patterning directed self-assembly lithography (<abbr title="Wachirawit Ponghiran">WP</abbr>, <abbr title="Seongbo Shim">SS</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 1498–1503.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-NaKM.html">DATE-2017-NaKM</a></dt><dd>Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation (<abbr title="Taesik Na">TN</abbr>, <abbr title="Jong Hwan Ko">JHK</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>), pp. 1504–1509.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-HoettgerIS.html">DATE-2017-HoettgerIS</a></dt><dd>On reducing busy waiting in autosar via task-release-delta-based runnable reordering (<abbr title="Robert Hoettger">RH</abbr>, <abbr title="Burkhard Igel">BI</abbr>, <abbr title="Olaf Spinczyk">OS</abbr>), pp. 1510–1515.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-FletcherBM.html">DATE-2017-FletcherBM</a></dt><dd>Power neutral performance scaling for energy harvesting MP-SoCs (<abbr title="Benjamin J. Fletcher">BJF</abbr>, <abbr title="Domenico Balsamo">DB</abbr>, <abbr title="Geoff V. Merrett">GVM</abbr>), pp. 1516–1521.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ShivaramanES.html">DATE-2017-ShivaramanES</a></dt><dd>Efficient decentralized active balancing strategy for smart battery cells (<abbr title="Nitin Shivaraman">NS</abbr>, <abbr title="Arvind Easwaran">AE</abbr>, <abbr title="Sebastian Steinhorst">SS</abbr>), pp. 1522–1527.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MagnoAGBB.html">DATE-2017-MagnoAGBB</a></dt><dd>WULoRa: An energy efficient IoT end-node for energy harvesting and heterogeneous communication (<abbr title="Michele Magno">MM</abbr>, <abbr title="Fayçal Ait Aoudia">FAA</abbr>, <abbr title="Matthieu Gautier">MG</abbr>, <abbr title="Olivier Berder">OB</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1528–1533.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MaW.html">DATE-2017-MaW</a></dt><dd>Characterization of stack behavior under soft errors (<abbr title="Junchi Ma">JM</abbr>, <abbr title="Yun Wang">YW</abbr>), pp. 1534–1539.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MaMM.html">DATE-2017-MaMM</a></dt><dd>Multi-armed bandits for efficient lifetime estimation in MPSoC design (<abbr title="Calvin Ma">CM</abbr>, <abbr title="Aditya Mahajan">AM</abbr>, <abbr title="Brett H. Meyer">BHM</abbr>), pp. 1540–1545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ZhouM.html">DATE-2017-ZhouM</a></dt><dd>Hardware-based on-line intrusion detection via system call routine fingerprinting (<abbr title="Liwei Zhou">LZ</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 1546–1551.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-JaschkeHWSZ.html">DATE-2017-JaschkeHWSZ</a></dt><dd>Static netlist verification for IBM high-frequency processors using a tree-grammar (<abbr title="Christoph Jäschke">CJ</abbr>, <abbr title="Ulla Herter">UH</abbr>, <abbr title="Claudia Wolkober">CW</abbr>, <abbr title="Carsten Schmitt">CS</abbr>, <abbr title="Christian G. Zoellin">CGZ</abbr>), pp. 1552–1557.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-YuHC.html">DATE-2017-YuHC</a></dt><dd>Reverse engineering of irreducible polynomials in GF(2m) arithmetic (<abbr title="Cunxi Yu">CY</abbr>, <abbr title="Daniel E. Holcomb">DEH</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>), pp. 1558–1563.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SiddiqueHJ.html">DATE-2017-SiddiqueHJ</a></dt><dd>Formal specification and dependability analysis of optical communication networks (<abbr title="Umair Siddique">US</abbr>, <abbr title="Khaza Anuarul Hoque">KAH</abbr>, <abbr title="Taylor T. Johnson">TTJ</abbr>), pp. 1564–1569.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BaleCTWT.html">DATE-2017-BaleCTWT</a></dt><dd>An evolutionary approach to runtime variability mapping and mitigation on a multi-reconfigurable architecture (<abbr title="Simon J. Bale">SJB</abbr>, <abbr title="Pedro B. Campos">PBC</abbr>, <abbr title="Martin A. Trefzer">MAT</abbr>, <abbr title="James Alfred Walker">JAW</abbr>, <abbr title="Andy M. Tyrrell">AMT</abbr>), pp. 1570–1575.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-VasicekMS.html">DATE-2017-VasicekMS</a></dt><dd>Towards low power approximate DCT architecture for HEVC standard (<abbr title="Zdenek Vasícek">ZV</abbr>, <abbr title="Vojtech Mrazek">VM</abbr>, <abbr title="Lukás Sekanina">LS</abbr>), pp. 1576–1581.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-Panda0.html">DATE-2017-Panda0</a></dt><dd>Semantic driven hierarchical learning for energy-efficient image classification (<abbr title="Priyadarshini Panda">PP</abbr>, <abbr title="Kaushik Roy 0001">KR0</abbr>), pp. 1582–1587.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BiswasBSAM.html">DATE-2017-BiswasBSAM</a></dt><dd>Machine learning for run-time energy optimisation in many-core systems (<abbr title="Dwaipayan Biswas">DB</abbr>, <abbr title="Vibishna Balagopal">VB</abbr>, <abbr title="Rishad A. Shafik">RAS</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Geoff V. Merrett">GVM</abbr>), pp. 1588–1592.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DATE-2017-MarcelliRSS.html">DATE-2017-MarcelliRSS</a></dt><dd>An evolutionary approach to hardware encryption and Trojan-horse mitigation (<abbr title="Andrea Marcelli">AM</abbr>, <abbr title="Marco Restifo">MR</abbr>, <abbr title="Ernesto Sánchez 0001">ES0</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 1593–1598.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SimonovicZS.html">DATE-2017-SimonovicZS</a></dt><dd>Formal model for system-level power management design (<abbr title="Mirela Simonovic">MS</abbr>, <abbr title="Vojin Zivojnovic">VZ</abbr>, <abbr title="Lazar Saranovac">LS</abbr>), pp. 1599–1602.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-GuanZS.html">DATE-2017-GuanZS</a></dt><dd>Extending memory capacity of neural associative memory based on recursive synaptic bit reuse (<abbr title="Tianchan Guan">TG</abbr>, <abbr title="Xiaoyang Zeng">XZ</abbr>, <abbr title="Mingoo Seok">MS</abbr>), pp. 1603–1606.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-AminifarB.html">DATE-2017-AminifarB</a></dt><dd>Anomalies in scheduling control applications and design complexity (<abbr title="Amir Aminifar">AA</abbr>, <abbr title="Enrico Bini">EB</abbr>), pp. 1607–1610.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-SehnkeSE.html">DATE-2017-SehnkeSE</a></dt><dd>Contract-based integration of automotive control software (<abbr title="Tobias Sehnke">TS</abbr>, <abbr title="Matthias Schultalbers">MS</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 1611–1614.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-FuGRJS.html">DATE-2017-FuGRJS</a></dt><dd>Modeling and integrating physical environment assumptions in medical cyber-physical system design (<abbr title="Zhicheng Fu">ZF</abbr>, <abbr title="Chunhui Guo">CG</abbr>, <abbr title="Shangping Ren">SR</abbr>, <abbr title="Yu Jiang 0001">YJ0</abbr>, <abbr title="Lui Sha">LS</abbr>), pp. 1615–1618.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-ChattopadhyayBY.html">DATE-2017-ChattopadhyayBY</a></dt><dd>A utility-driven data transmission optimization strategy in large scale cyber-physical systems (<abbr title="Soumi Chattopadhyay">SC</abbr>, <abbr title="Ansuman Banerjee">AB</abbr>, <abbr title="Bei Yu 0001">BY0</abbr>), pp. 1619–1622.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-MaoZSS.html">DATE-2017-MaoZSS</a></dt><dd>Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit/miss (<abbr title="Haiyu Mao">HM</abbr>, <abbr title="Xian Zhang">XZ</abbr>, <abbr title="Guangyu Sun">GS</abbr>, <abbr title="Jiwu Shu">JS</abbr>), pp. 1623–1626.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-SchneiderKSD.html">DATE-2017-SchneiderKSD</a></dt><dd>Effects of cell shapes on the routability of Digital Microfluidic Biochips (<abbr title="Leonard Schneider">LS</abbr>, <abbr title="Oliver Keszöcze">OK</abbr>, <abbr title="Jannis Stoppe">JS</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 1627–1630.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-KulkarniSHM.html">DATE-2017-KulkarniSHM</a></dt><dd>LESS: Big data sketching and Encryption on low power platform (<abbr title="Amey M. Kulkarni">AMK</abbr>, <abbr title="Colin Shea">CS</abbr>, <abbr title="Houman Homayoun">HH</abbr>, <abbr title="Tinoosh Mohsenin">TM</abbr>), pp. 1631–1634.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-VahdatKAPN.html">DATE-2017-VahdatKAPN</a></dt><dd>TruncApp: A truncation-based approximate divider for energy efficient DSP applications (<abbr title="Shaghayegh Vahdat">SV</abbr>, <abbr title="Mehdi Kamal">MK</abbr>, <abbr title="Ali Afzali-Kusha">AAK</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Zainalabedin Navabi">ZN</abbr>), pp. 1635–1638.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-SongKS.html">DATE-2017-SongKS</a></dt><dd>Timing-aware wire width optimization for SADP process (<abbr title="Youngsoo Song">YS</abbr>, <abbr title="Sangmin Kim">SK</abbr>, <abbr title="Youngsoo Shin">YS</abbr>), pp. 1639–1642.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-SmirnovGRT.html">DATE-2017-SmirnovGRT</a></dt><dd>Formal timing analysis of non-scheduled traffic in automotive scheduled TSN networks (<abbr title="Fedor Smirnov">FS</abbr>, <abbr title="Michael Glaß">MG</abbr>, <abbr title="Felix Reimann">FR</abbr>, <abbr title="Jürgen Teich">JT</abbr>), pp. 1643–1646.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-PalossiMB.html">DATE-2017-PalossiMB</a></dt><dd>Ultra low-power visual odometry for nano-scale unmanned aerial vehicles (<abbr title="Daniele Palossi">DP</abbr>, <abbr title="Andrea Marongiu">AM</abbr>, <abbr title="Luca Benini">LB</abbr>), pp. 1647–1650.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-RossiTGTCCB.html">DATE-2017-RossiTGTCCB</a></dt><dd>Long range wireless sensing powered by plant-microbial fuel cell (<abbr title="Maurizio Rossi">MR</abbr>, <abbr title="Pietro Tosato">PT</abbr>, <abbr title="Luca Gemma">LG</abbr>, <abbr title="Luca Torquati">LT</abbr>, <abbr title="Cristian Catania">CC</abbr>, <abbr title="Sergio Camalo">SC</abbr>, <abbr title="Davide Brunelli">DB</abbr>), pp. 1651–1654.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-LombardPAM.html">DATE-2017-LombardPAM</a></dt><dd>On the cooperative automatic lane change: Speed synchronization and automatic “courtesy” (<abbr title="Alexandre Lombard">AL</abbr>, <abbr title="Florent Perronnet">FP</abbr>, <abbr title="Abdeljalil Abbas-Turki">AAT</abbr>, <abbr title="Abdellah El Moudni">AEM</abbr>), pp. 1655–1658.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-GolnariM.html">DATE-2017-GolnariM</a></dt><dd>Evaluating matrix representations for error-tolerant computing (<abbr title="Pareesa Ameneh Golnari">PAG</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 1659–1662.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-OsipovP.html">DATE-2017-OsipovP</a></dt><dd>Simulation-based design procedure for sub 1V CMOS current reference (<abbr title="Dmitry Osipov 0001">DO0</abbr>, <abbr title="Steffen Paul">SP</abbr>), pp. 1663–1666.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DATE-2017-HuangG0HP.html">DATE-2017-HuangG0HP</a></dt><dd>Fast architecture-level synthesis of fault-tolerant flow-based microfluidic biochips (<abbr title="Wei-Lun Huang">WLH</abbr>, <abbr title="Ankur Gupta 0002">AG0</abbr>, <abbr title="Sudip Roy 0001">SR0</abbr>, <abbr title="Tsung-Yi Ho">TYH</abbr>, <abbr title="Paul Pop">PP</abbr>), pp. 1667–1672.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-IbrahimCS.html">DATE-2017-IbrahimCS</a></dt><dd>CoSyn: Efficient single-cell analysis using a hybrid microfluidic platform (<abbr title="Mohamed Ibrahim 0002">MI0</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 1673–1678.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-GrimmerHSW.html">DATE-2017-GrimmerHSW</a></dt><dd>Verification of networked Labs-on-Chip architectures (<abbr title="Andreas Grimmer">AG</abbr>, <abbr title="Werner Haselmayr">WH</abbr>, <abbr title="Andreas Springer">AS</abbr>, <abbr title="Robert Wille">RW</abbr>), pp. 1679–1684.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-KimC.html">DATE-2017-KimC</a></dt><dd>Synthesis of activation-parallel convolution structures for neuromorphic architectures (<abbr title="Seban Kim">SK</abbr>, <abbr title="Jaeyong Chung">JC</abbr>), pp. 1685–1690.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ArdeshirichamHM.html">DATE-2017-ArdeshirichamHM</a></dt><dd>Register transfer level information flow tracking for provably secure hardware design (<abbr title="Armaiti Ardeshiricham">AA</abbr>, <abbr title="Wei Hu 0008">WH0</abbr>, <abbr title="Joshua Marxen">JM</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 1691–1696.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ReparazBV.html">DATE-2017-ReparazBV</a></dt><dd>Dude, is my code constant time? (<abbr title="Oscar Reparaz">OR</abbr>, <abbr title="Josep Balasch">JB</abbr>, <abbr title="Ingrid Verbauwhede">IV</abbr>), pp. 1697–1702.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BidmeshkiAM.html">DATE-2017-BidmeshkiAM</a></dt><dd>Information flow tracking in analog/mixed-signal designs through proof-carrying hardware IP (<abbr title="Mohammad-Mahdi Bidmeshki">MMB</abbr>, <abbr title="Angelos Antonopoulos 0002">AA0</abbr>, <abbr title="Yiorgos Makris">YM</abbr>), pp. 1703–1708.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ZhengVSJG.html">DATE-2017-ZhengVSJG</a></dt><dd>Sampling-based binary-level cross-platform performance estimation (<abbr title="Xinnian Zheng">XZ</abbr>, <abbr title="Haris Vikalo">HV</abbr>, <abbr title="Shuang Song">SS</abbr>, <abbr title="Lizy K. John">LKJ</abbr>, <abbr title="Andreas Gerstlauer">AG</abbr>), pp. 1709–1714.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-UngureanuS.html">DATE-2017-UngureanuS</a></dt><dd>A layered formal framework for modeling of cyber-physical systems (<abbr title="George Ungureanu">GU</abbr>, <abbr title="Ingo Sander">IS</abbr>), pp. 1715–1720.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-BreabanSG.html">DATE-2017-BreabanSG</a></dt><dd>Efficient synchronization methods for LET-based applications on a Multi-Processor System on Chip (<abbr title="Gabriela Breaban">GB</abbr>, <abbr title="Sander Stuijk">SS</abbr>, <abbr title="Kees Goossens">KG</abbr>), pp. 1721–1726.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-WangWHTCY.html">DATE-2017-WangWHTCY</a></dt><dd>Physics-based electromigration modeling and assessment for multi-segment interconnects in power grid networks (<abbr title="Xiaoyi Wang">XW</abbr>, <abbr title="Hongyu Wang">HW</abbr>, <abbr title="Jian He">JH</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>, <abbr title="Yici Cai">YC</abbr>, <abbr title="Shengqi Yang">SY</abbr>), pp. 1727–1732.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SultanS.html">DATE-2017-SultanS</a></dt><dd>A fast leakage aware thermal simulator for 3D chips (<abbr title="Hameedah Sultan">HS</abbr>, <abbr title="Smruti R. Sarangi">SRS</abbr>), pp. 1733–1738.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-RedaB.html">DATE-2017-RedaB</a></dt><dd>Blind identification of power sources in processors (<abbr title="Sherief Reda">SR</abbr>, <abbr title="Adel Belouchrani">AB</abbr>), pp. 1739–1744.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-LuJ.html">DATE-2017-LuJ</a></dt><dd>Fast low power rule checking for multiple power domain design (<abbr title="Chien-Pang Lu">CPL</abbr>, <abbr title="Iris Hui-Ru Jiang">IHRJ</abbr>), pp. 1745–1750.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-SokolovDKLMY.html">DATE-2017-SokolovDKLMY</a></dt><dd>Benefits of asynchronous control for analog electronics: Multiphase buck case study (<abbr title="Danil Sokolov">DS</abbr>, <abbr title="Vladimir Dubikhin">VD</abbr>, <abbr title="Victor Khomenko">VK</abbr>, <abbr title="David Lloyd">DL</abbr>, <abbr title="Andrey Mokhov">AM</abbr>, <abbr title="Alex Yakovlev">AY</abbr>), pp. 1751–1756.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChenCGL.html">DATE-2017-ChenCGL</a></dt><dd>High-density MOM capacitor array with novel mortise-tenon structure for low-power SAR ADC (<abbr title="Nai-Chen Chen">NCC</abbr>, <abbr title="Pang-Yen Chou">PYC</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Mark Po-Hung Lin">MPHL</abbr>), pp. 1757–1762.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MaityDS.html">DATE-2017-MaityDS</a></dt><dd>Adaptive interference rejection in Human Body Communication using variable duty cycle integrating DDR receiver (<abbr title="Shovan Maity">SM</abbr>, <abbr title="Debayan Das">DD</abbr>, <abbr title="Shreyas Sen">SS</abbr>), pp. 1763–1768.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ZengLWS.html">DATE-2017-ZengLWS</a></dt><dd>Efficient storage management for aged file systems on persistent memory (<abbr title="Kaisheng Zeng">KZ</abbr>, <abbr title="Youyou Lu">YL</abbr>, <abbr title="Hu Wan 0001">HW0</abbr>, <abbr title="Jiwu Shu">JS</abbr>), pp. 1769–1774.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-RazlighiIKR.html">DATE-2017-RazlighiIKR</a></dt><dd>LookNN: Neural network with no multiplication (<abbr title="Mohammad Samragh Razlighi">MSR</abbr>, <abbr title="Mohsen Imani">MI</abbr>, <abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Tajana Rosing">TR</abbr>), pp. 1775–1780.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-MohrT.html">DATE-2017-MohrT</a></dt><dd>Pegasus: Efficient data transfers for PGAS languages on non-cache-coherent many-cores (<abbr title="Manuel Mohr">MM</abbr>, <abbr title="Carsten Tradowsky">CT</abbr>), pp. 1781–1786.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-IbrahimC.html">DATE-2017-IbrahimC</a></dt><dd>Digital-microfluidic biochips for quantitative analysis: Bridging the Gap between microfluidics and microbiology (<abbr title="Mohamed Ibrahim 0002">MI0</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 1787–1792.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-McDanielGB.html">DATE-2017-McDanielGB</a></dt><dd>The case for semi-automated design of microfluidic very large scale integration (mVLSI) chips (<abbr title="Jeffrey McDaniel">JM</abbr>, <abbr title="William H. Grover">WHG</abbr>, <abbr title="Philip Brisk">PB</abbr>), pp. 1793–1798.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-PotluriSHPM.html">DATE-2017-PotluriSHPM</a></dt><dd>Synthesis of on-chip control circuits for mVLSI biochips (<abbr title="Seetal Potluri">SP</abbr>, <abbr title="Alexander Schneider">AS</abbr>, <abbr title="Martin Horslev-Petersen">MHP</abbr>, <abbr title="Paul Pop">PP</abbr>, <abbr title="Jan Madsen">JM</abbr>), pp. 1799–1804.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DATE-2017-ChenS0H.html">DATE-2017-ChenS0H</a></dt><dd>Scheduling and optimization of genetic logic circuits on flow-based microfluidic biochips (<abbr title="Yu-Jhih Chen">YJC</abbr>, <abbr title="Sumit Sharma 0002">SS0</abbr>, <abbr title="Sudip Roy 0001">SR0</abbr>, <abbr title="Tsung-Yi Ho">TYH</abbr>), pp. 1805–1810.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>