<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineCSE.cpp source code [llvm/llvm/lib/CodeGen/MachineCSE.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/MachineCSE.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='MachineCSE.cpp.html'>MachineCSE.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MachineCSE.cpp - Machine Common Subexpression Elimination Pass -----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass performs global common subexpression elimination on machine</i></td></tr>
<tr><th id="10">10</th><td><i>// instructions using a scoped hash table based value numbering scheme. It</i></td></tr>
<tr><th id="11">11</th><td><i>// must be run while the machine function is still in SSA form.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/ADT/ScopedHashTable.h.html">"llvm/ADT/ScopedHashTable.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/Analysis/CFG.h.html">"llvm/Analysis/CFG.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/Support/Allocator.h.html">"llvm/Support/Allocator.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/Support/RecyclingAllocator.h.html">"llvm/Support/RecyclingAllocator.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"machine-cse"</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCoalesces = {&quot;machine-cse&quot;, &quot;NumCoalesces&quot;, &quot;Number of copies coalesced&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCoalesces" title='NumCoalesces' data-ref="NumCoalesces">NumCoalesces</dfn>, <q>"Number of copies coalesced"</q>);</td></tr>
<tr><th id="52">52</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCSEs = {&quot;machine-cse&quot;, &quot;NumCSEs&quot;, &quot;Number of common subexpression eliminated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCSEs" title='NumCSEs' data-ref="NumCSEs">NumCSEs</dfn>,      <q>"Number of common subexpression eliminated"</q>);</td></tr>
<tr><th id="53">53</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPREs = {&quot;machine-cse&quot;, &quot;NumPREs&quot;, &quot;Number of partial redundant expression&quot; &quot; transformed to fully redundant&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPREs" title='NumPREs' data-ref="NumPREs">NumPREs</dfn>,      <q>"Number of partial redundant expression"</q></td></tr>
<tr><th id="54">54</th><td>                        <q>" transformed to fully redundant"</q>);</td></tr>
<tr><th id="55">55</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPhysCSEs = {&quot;machine-cse&quot;, &quot;NumPhysCSEs&quot;, &quot;Number of physreg referencing common subexpr eliminated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPhysCSEs" title='NumPhysCSEs' data-ref="NumPhysCSEs">NumPhysCSEs</dfn>,</td></tr>
<tr><th id="56">56</th><td>          <q>"Number of physreg referencing common subexpr eliminated"</q>);</td></tr>
<tr><th id="57">57</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCrossBBCSEs = {&quot;machine-cse&quot;, &quot;NumCrossBBCSEs&quot;, &quot;Number of cross-MBB physreg referencing CS eliminated&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCrossBBCSEs" title='NumCrossBBCSEs' data-ref="NumCrossBBCSEs">NumCrossBBCSEs</dfn>,</td></tr>
<tr><th id="58">58</th><td>          <q>"Number of cross-MBB physreg referencing CS eliminated"</q>);</td></tr>
<tr><th id="59">59</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCommutes = {&quot;machine-cse&quot;, &quot;NumCommutes&quot;, &quot;Number of copies coalesced after commuting&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCommutes" title='NumCommutes' data-ref="NumCommutes">NumCommutes</dfn>,  <q>"Number of copies coalesced after commuting"</q>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>namespace</b> {</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="64">64</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineCSE::TII" title='(anonymous namespace)::MachineCSE::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::MachineCSE::TII">TII</dfn>;</td></tr>
<tr><th id="65">65</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineCSE::TRI" title='(anonymous namespace)::MachineCSE::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::MachineCSE::TRI">TRI</dfn>;</td></tr>
<tr><th id="66">66</th><td>    <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineCSE::AA" title='(anonymous namespace)::MachineCSE::AA' data-type='AliasAnalysis *' data-ref="(anonymousnamespace)::MachineCSE::AA">AA</dfn>;</td></tr>
<tr><th id="67">67</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineCSE::DT" title='(anonymous namespace)::MachineCSE::DT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::MachineCSE::DT">DT</dfn>;</td></tr>
<tr><th id="68">68</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</dfn>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <b>public</b>:</td></tr>
<tr><th id="71">71</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineCSE::ID" title='(anonymous namespace)::MachineCSE::ID' data-type='char' data-ref="(anonymousnamespace)::MachineCSE::ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::MachineCSE::ID">// Pass identification</i></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_110MachineCSEC1Ev" title='(anonymous namespace)::MachineCSE::MachineCSE' data-type='void (anonymous namespace)::MachineCSE::MachineCSE()' data-ref="_ZN12_GLOBAL__N_110MachineCSEC1Ev">MachineCSE</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::MachineCSE::ID" title='(anonymous namespace)::MachineCSE::ID' data-use='a' data-ref="(anonymousnamespace)::MachineCSE::ID">ID</a>) {</td></tr>
<tr><th id="74">74</th><td>      <a class="ref" href="#148" title='llvm::initializeMachineCSEPass' data-ref="_ZN4llvm24initializeMachineCSEPassERNS_12PassRegistryE">initializeMachineCSEPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="75">75</th><td>    }</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_110MachineCSE20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineCSE::runOnMachineFunction' data-type='bool (anonymous namespace)::MachineCSE::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_110MachineCSE20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="31MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="31MF">MF</dfn>) override;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_110MachineCSE16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::MachineCSE::getAnalysisUsage' data-type='void (anonymous namespace)::MachineCSE::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_110MachineCSE16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="32AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="32AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="80">80</th><td>      <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="81">81</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a></span>);</td></tr>
<tr><th id="82">82</th><td>      <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="83">83</th><td>      <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage14addPreservedIDERc" title='llvm::AnalysisUsage::addPreservedID' data-ref="_ZN4llvm13AnalysisUsage14addPreservedIDERc">addPreservedID</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/Passes.h.html#llvm::MachineLoopInfoID" title='llvm::MachineLoopInfoID' data-ref="llvm::MachineLoopInfoID">MachineLoopInfoID</a></span>);</td></tr>
<tr><th id="84">84</th><td>      <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="85">85</th><td>      <a class="local col2 ref" href="#32AU" title='AU' data-ref="32AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="86">86</th><td>    }</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE13releaseMemoryEv" title='(anonymous namespace)::MachineCSE::releaseMemory' data-type='void (anonymous namespace)::MachineCSE::releaseMemory()' data-ref="_ZN12_GLOBAL__N_110MachineCSE13releaseMemoryEv">releaseMemory</dfn>() override {</td></tr>
<tr><th id="89">89</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineCSE::ScopeMap" title='(anonymous namespace)::MachineCSE::ScopeMap' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::ScopeMap">ScopeMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="90">90</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineCSE::PREMap" title='(anonymous namespace)::MachineCSE::PREMap' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::PREMap">PREMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="91">91</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineCSE::Exps" title='(anonymous namespace)::MachineCSE::Exps' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::Exps">Exps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="92">92</th><td>    }</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <b>private</b>:</td></tr>
<tr><th id="95">95</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MachineCSE::AllocatorTy" title='(anonymous namespace)::MachineCSE::AllocatorTy' data-type='RecyclingAllocator&lt;BumpPtrAllocator, ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt; &gt;' data-ref="(anonymousnamespace)::MachineCSE::AllocatorTy">AllocatorTy</dfn> = <a class="type" href="../../include/llvm/Support/RecyclingAllocator.h.html#llvm::RecyclingAllocator" title='llvm::RecyclingAllocator' data-ref="llvm::RecyclingAllocator">RecyclingAllocator</a>&lt;<a class="typedef" href="../../include/llvm/Support/Allocator.h.html#llvm::BumpPtrAllocator" title='llvm::BumpPtrAllocator' data-type='BumpPtrAllocatorImpl&lt;&gt;' data-ref="llvm::BumpPtrAllocator">BumpPtrAllocator</a>,</td></tr>
<tr><th id="96">96</th><td>                            <a class="type" href="../../include/llvm/ADT/ScopedHashTable.h.html#llvm::ScopedHashTableVal" title='llvm::ScopedHashTableVal' data-ref="llvm::ScopedHashTableVal">ScopedHashTableVal</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>unsigned</em>&gt;&gt;;</td></tr>
<tr><th id="97">97</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MachineCSE::ScopedHTType" title='(anonymous namespace)::MachineCSE::ScopedHTType' data-type='ScopedHashTable&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, AllocatorTy&gt;' data-ref="(anonymousnamespace)::MachineCSE::ScopedHTType">ScopedHTType</dfn> =</td></tr>
<tr><th id="98">98</th><td>        <a class="type" href="../../include/llvm/ADT/ScopedHashTable.h.html#llvm::ScopedHashTable" title='llvm::ScopedHashTable' data-ref="llvm::ScopedHashTable">ScopedHashTable</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>unsigned</em>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstrExpressionTrait" title='llvm::MachineInstrExpressionTrait' data-ref="llvm::MachineInstrExpressionTrait">MachineInstrExpressionTrait</a>,</td></tr>
<tr><th id="99">99</th><td>                        <a class="tu typedef" href="#(anonymousnamespace)::MachineCSE::AllocatorTy" title='(anonymous namespace)::MachineCSE::AllocatorTy' data-type='RecyclingAllocator&lt;BumpPtrAllocator, ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt; &gt;' data-ref="(anonymousnamespace)::MachineCSE::AllocatorTy">AllocatorTy</a>&gt;;</td></tr>
<tr><th id="100">100</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MachineCSE::ScopeType" title='(anonymous namespace)::MachineCSE::ScopeType' data-type='ScopedHTType::ScopeTy' data-ref="(anonymousnamespace)::MachineCSE::ScopeType">ScopeType</dfn> = <a class="tu typedef" href="#(anonymousnamespace)::MachineCSE::ScopedHTType" title='(anonymous namespace)::MachineCSE::ScopedHTType' data-type='ScopedHashTable&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, AllocatorTy&gt;' data-ref="(anonymousnamespace)::MachineCSE::ScopedHTType">ScopedHTType</a>::<a class="typedef" href="../../include/llvm/ADT/ScopedHashTable.h.html#llvm::ScopedHashTable{llvm::MachineInstr*,unsignedint,llvm::MachineInstrExpressionTrait,llvm::RecyclingAllocator{llvm::BumpPtrAllocatorImpl{llvm::Mall4353161" title='llvm::ScopedHashTable&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, llvm::RecyclingAllocator&lt;llvm::BumpPtrAllocatorImpl&lt;llvm::MallocAllocator, 4096, 4096&gt;, llvm::ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt;, 32, 8&gt; &gt;::ScopeTy' data-type='ScopedHashTableScope&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, llvm::RecyclingAllocator&lt;llvm::BumpPtrAllocatorImpl&lt;llvm::MallocAllocator, 4096, 4096&gt;, llvm::ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt;, 32, 8&gt; &gt;' data-ref="llvm::ScopedHashTable{llvm::MachineInstr*,unsignedint,llvm::MachineInstrExpressionTrait,llvm::RecyclingAllocator{llvm::BumpPtrAllocatorImpl{llvm::Mall4353161">ScopeTy</a>;</td></tr>
<tr><th id="101">101</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MachineCSE::PhysDefVector" title='(anonymous namespace)::MachineCSE::PhysDefVector' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 2&gt;' data-ref="(anonymousnamespace)::MachineCSE::PhysDefVector">PhysDefVector</dfn> = <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;, <var>2</var>&gt;;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineCSE::LookAheadLimit" title='(anonymous namespace)::MachineCSE::LookAheadLimit' data-type='unsigned int' data-ref="(anonymousnamespace)::MachineCSE::LookAheadLimit">LookAheadLimit</dfn> = <var>0</var>;</td></tr>
<tr><th id="104">104</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <a class="tu typedef" href="#(anonymousnamespace)::MachineCSE::ScopeType" title='(anonymous namespace)::MachineCSE::ScopeType' data-type='ScopedHTType::ScopeTy' data-ref="(anonymousnamespace)::MachineCSE::ScopeType">ScopeType</a> *&gt; <dfn class="tu decl" id="(anonymousnamespace)::MachineCSE::ScopeMap" title='(anonymous namespace)::MachineCSE::ScopeMap' data-type='DenseMap&lt;llvm::MachineBasicBlock *, ScopeType *&gt;' data-ref="(anonymousnamespace)::MachineCSE::ScopeMap">ScopeMap</dfn>;</td></tr>
<tr><th id="105">105</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstrExpressionTrait" title='llvm::MachineInstrExpressionTrait' data-ref="llvm::MachineInstrExpressionTrait">MachineInstrExpressionTrait</a>&gt;</td></tr>
<tr><th id="106">106</th><td>        <dfn class="tu decl" id="(anonymousnamespace)::MachineCSE::PREMap" title='(anonymous namespace)::MachineCSE::PREMap' data-type='DenseMap&lt;llvm::MachineInstr *, llvm::MachineBasicBlock *, llvm::MachineInstrExpressionTrait&gt;' data-ref="(anonymousnamespace)::MachineCSE::PREMap">PREMap</dfn>;</td></tr>
<tr><th id="107">107</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::MachineCSE::ScopedHTType" title='(anonymous namespace)::MachineCSE::ScopedHTType' data-type='ScopedHashTable&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, AllocatorTy&gt;' data-ref="(anonymousnamespace)::MachineCSE::ScopedHTType">ScopedHTType</a> <dfn class="tu decl" id="(anonymousnamespace)::MachineCSE::VNT" title='(anonymous namespace)::MachineCSE::VNT' data-type='ScopedHTType' data-ref="(anonymousnamespace)::MachineCSE::VNT">VNT</dfn>;</td></tr>
<tr><th id="108">108</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>64</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::MachineCSE::Exps" title='(anonymous namespace)::MachineCSE::Exps' data-type='SmallVector&lt;llvm::MachineInstr *, 64&gt;' data-ref="(anonymousnamespace)::MachineCSE::Exps">Exps</dfn>;</td></tr>
<tr><th id="109">109</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineCSE::CurrVN" title='(anonymous namespace)::MachineCSE::CurrVN' data-type='unsigned int' data-ref="(anonymousnamespace)::MachineCSE::CurrVN">CurrVN</dfn> = <var>0</var>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_110MachineCSE29PerformTrivialCopyPropagationEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::PerformTrivialCopyPropagation' data-type='bool (anonymous namespace)::MachineCSE::PerformTrivialCopyPropagation(llvm::MachineInstr * MI, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_110MachineCSE29PerformTrivialCopyPropagationEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">PerformTrivialCopyPropagation</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="33MI" title='MI' data-type='llvm::MachineInstr *' data-ref="33MI">MI</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                       <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="34MBB">MBB</dfn>);</td></tr>
<tr><th id="113">113</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_110MachineCSE22isPhysDefTriviallyDeadEjN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_" title='(anonymous namespace)::MachineCSE::isPhysDefTriviallyDead' data-type='bool (anonymous namespace)::MachineCSE::isPhysDefTriviallyDead(unsigned int Reg, MachineBasicBlock::const_iterator I, MachineBasicBlock::const_iterator E) const' data-ref="_ZNK12_GLOBAL__N_110MachineCSE22isPhysDefTriviallyDeadEjN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_">isPhysDefTriviallyDead</a>(<em>unsigned</em> <dfn class="local col5 decl" id="35Reg" title='Reg' data-type='unsigned int' data-ref="35Reg">Reg</dfn>,</td></tr>
<tr><th id="114">114</th><td>                                <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="36I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="36I">I</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col7 decl" id="37E" title='E' data-type='MachineBasicBlock::const_iterator' data-ref="37E">E</dfn>) <em>const</em>;</td></tr>
<tr><th id="116">116</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_110MachineCSE21hasLivePhysRegDefUsesEPKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockERNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVec1518953" title='(anonymous namespace)::MachineCSE::hasLivePhysRegDefUses' data-type='bool (anonymous namespace)::MachineCSE::hasLivePhysRegDefUses(const llvm::MachineInstr * MI, const llvm::MachineBasicBlock * MBB, SmallSet&lt;unsigned int, 8&gt; &amp; PhysRefs, PhysDefVector &amp; PhysDefs, bool &amp; PhysUseDef) const' data-ref="_ZNK12_GLOBAL__N_110MachineCSE21hasLivePhysRegDefUsesEPKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockERNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVec1518953">hasLivePhysRegDefUses</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="38MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="38MI">MI</dfn>,</td></tr>
<tr><th id="117">117</th><td>                               <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="39MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="39MBB">MBB</dfn>,</td></tr>
<tr><th id="118">118</th><td>                               <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>8</var>&gt; &amp;<dfn class="local col0 decl" id="40PhysRefs" title='PhysRefs' data-type='SmallSet&lt;unsigned int, 8&gt; &amp;' data-ref="40PhysRefs">PhysRefs</dfn>,</td></tr>
<tr><th id="119">119</th><td>                               <a class="tu typedef" href="#(anonymousnamespace)::MachineCSE::PhysDefVector" title='(anonymous namespace)::MachineCSE::PhysDefVector' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 2&gt;' data-ref="(anonymousnamespace)::MachineCSE::PhysDefVector">PhysDefVector</a> &amp;<dfn class="local col1 decl" id="41PhysDefs" title='PhysDefs' data-type='PhysDefVector &amp;' data-ref="41PhysDefs">PhysDefs</dfn>, <em>bool</em> &amp;<dfn class="local col2 decl" id="42PhysUseDef" title='PhysUseDef' data-type='bool &amp;' data-ref="42PhysUseDef">PhysUseDef</dfn>) <em>const</em>;</td></tr>
<tr><th id="120">120</th><td>    <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_110MachineCSE16PhysRegDefsReachEPN4llvm12MachineInstrES3_RNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVectorISt4pairIjjELj2EEERb" title='(anonymous namespace)::MachineCSE::PhysRegDefsReach' data-type='bool (anonymous namespace)::MachineCSE::PhysRegDefsReach(llvm::MachineInstr * CSMI, llvm::MachineInstr * MI, SmallSet&lt;unsigned int, 8&gt; &amp; PhysRefs, PhysDefVector &amp; PhysDefs, bool &amp; NonLocal) const' data-ref="_ZNK12_GLOBAL__N_110MachineCSE16PhysRegDefsReachEPN4llvm12MachineInstrES3_RNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVectorISt4pairIjjELj2EEERb">PhysRegDefsReach</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="43CSMI" title='CSMI' data-type='llvm::MachineInstr *' data-ref="43CSMI">CSMI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="44MI" title='MI' data-type='llvm::MachineInstr *' data-ref="44MI">MI</dfn>,</td></tr>
<tr><th id="121">121</th><td>                          <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>8</var>&gt; &amp;<dfn class="local col5 decl" id="45PhysRefs" title='PhysRefs' data-type='SmallSet&lt;unsigned int, 8&gt; &amp;' data-ref="45PhysRefs">PhysRefs</dfn>,</td></tr>
<tr><th id="122">122</th><td>                          <a class="tu typedef" href="#(anonymousnamespace)::MachineCSE::PhysDefVector" title='(anonymous namespace)::MachineCSE::PhysDefVector' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 2&gt;' data-ref="(anonymousnamespace)::MachineCSE::PhysDefVector">PhysDefVector</a> &amp;<dfn class="local col6 decl" id="46PhysDefs" title='PhysDefs' data-type='PhysDefVector &amp;' data-ref="46PhysDefs">PhysDefs</dfn>, <em>bool</em> &amp;<dfn class="local col7 decl" id="47NonLocal" title='NonLocal' data-type='bool &amp;' data-ref="47NonLocal">NonLocal</dfn>) <em>const</em>;</td></tr>
<tr><th id="123">123</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_110MachineCSE14isCSECandidateEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineCSE::isCSECandidate' data-type='bool (anonymous namespace)::MachineCSE::isCSECandidate(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_110MachineCSE14isCSECandidateEPN4llvm12MachineInstrE">isCSECandidate</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="48MI" title='MI' data-type='llvm::MachineInstr *' data-ref="48MI">MI</dfn>);</td></tr>
<tr><th id="124">124</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEjjPN4llvm17MachineBasicBlockEPNS1_12MachineInstrE" title='(anonymous namespace)::MachineCSE::isProfitableToCSE' data-type='bool (anonymous namespace)::MachineCSE::isProfitableToCSE(unsigned int CSReg, unsigned int Reg, llvm::MachineBasicBlock * CSBB, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEjjPN4llvm17MachineBasicBlockEPNS1_12MachineInstrE">isProfitableToCSE</a>(<em>unsigned</em> <dfn class="local col9 decl" id="49CSReg" title='CSReg' data-type='unsigned int' data-ref="49CSReg">CSReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="50Reg" title='Reg' data-type='unsigned int' data-ref="50Reg">Reg</dfn>,</td></tr>
<tr><th id="125">125</th><td>                           <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="51CSBB" title='CSBB' data-type='llvm::MachineBasicBlock *' data-ref="51CSBB">CSBB</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="52MI" title='MI' data-type='llvm::MachineInstr *' data-ref="52MI">MI</dfn>);</td></tr>
<tr><th id="126">126</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_110MachineCSE10EnterScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::EnterScope' data-type='void (anonymous namespace)::MachineCSE::EnterScope(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_110MachineCSE10EnterScopeEPN4llvm17MachineBasicBlockE">EnterScope</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="53MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="53MBB">MBB</dfn>);</td></tr>
<tr><th id="127">127</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_110MachineCSE9ExitScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::ExitScope' data-type='void (anonymous namespace)::MachineCSE::ExitScope(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_110MachineCSE9ExitScopeEPN4llvm17MachineBasicBlockE">ExitScope</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="54MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="54MBB">MBB</dfn>);</td></tr>
<tr><th id="128">128</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockCSEEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::ProcessBlockCSE' data-type='bool (anonymous namespace)::MachineCSE::ProcessBlockCSE(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockCSEEPN4llvm17MachineBasicBlockE">ProcessBlockCSE</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="55MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="55MBB">MBB</dfn>);</td></tr>
<tr><th id="129">129</th><td>    <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_110MachineCSE15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_6deta2089164" title='(anonymous namespace)::MachineCSE::ExitScopeIfDone' data-type='void (anonymous namespace)::MachineCSE::ExitScopeIfDone(MachineDomTreeNode * Node, DenseMap&lt;MachineDomTreeNode *, unsigned int&gt; &amp; OpenChildren)' data-ref="_ZN12_GLOBAL__N_110MachineCSE15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_6deta2089164">ExitScopeIfDone</a>(<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col6 decl" id="56Node" title='Node' data-type='MachineDomTreeNode *' data-ref="56Node">Node</dfn>,</td></tr>
<tr><th id="130">130</th><td>                         <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*, <em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="57OpenChildren" title='OpenChildren' data-type='DenseMap&lt;MachineDomTreeNode *, unsigned int&gt; &amp;' data-ref="57OpenChildren">OpenChildren</dfn>);</td></tr>
<tr><th id="131">131</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_110MachineCSE10PerformCSEEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::MachineCSE::PerformCSE' data-type='bool (anonymous namespace)::MachineCSE::PerformCSE(MachineDomTreeNode * Node)' data-ref="_ZN12_GLOBAL__N_110MachineCSE10PerformCSEEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">PerformCSE</a>(<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col8 decl" id="58Node" title='Node' data-type='MachineDomTreeNode *' data-ref="58Node">Node</dfn>);</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_110MachineCSE14isPRECandidateEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineCSE::isPRECandidate' data-type='bool (anonymous namespace)::MachineCSE::isPRECandidate(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_110MachineCSE14isPRECandidateEPN4llvm12MachineInstrE">isPRECandidate</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="59MI" title='MI' data-type='llvm::MachineInstr *' data-ref="59MI">MI</dfn>);</td></tr>
<tr><th id="134">134</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockPREEPN4llvm20MachineDominatorTreeEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::ProcessBlockPRE' data-type='bool (anonymous namespace)::MachineCSE::ProcessBlockPRE(llvm::MachineDominatorTree * MDT, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockPREEPN4llvm20MachineDominatorTreeEPNS1_17MachineBasicBlockE">ProcessBlockPRE</a>(<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col0 decl" id="60MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="60MDT">MDT</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="61MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="61MBB">MBB</dfn>);</td></tr>
<tr><th id="135">135</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_110MachineCSE16PerformSimplePREEPN4llvm20MachineDominatorTreeE" title='(anonymous namespace)::MachineCSE::PerformSimplePRE' data-type='bool (anonymous namespace)::MachineCSE::PerformSimplePRE(llvm::MachineDominatorTree * DT)' data-ref="_ZN12_GLOBAL__N_110MachineCSE16PerformSimplePREEPN4llvm20MachineDominatorTreeE">PerformSimplePRE</a>(<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col2 decl" id="62DT" title='DT' data-type='llvm::MachineDominatorTree *' data-ref="62DT">DT</dfn>);</td></tr>
<tr><th id="136">136</th><td>  };</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="(anonymousnamespace)::MachineCSE::ID" title='(anonymous namespace)::MachineCSE::ID' data-type='char' data-ref="(anonymousnamespace)::MachineCSE::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::MachineCSEID" title='llvm::MachineCSEID' data-ref="llvm::MachineCSEID">MachineCSEID</dfn> = <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<a class="tu ref" href="#(anonymousnamespace)::MachineCSE::ID" title='(anonymous namespace)::MachineCSE::ID' data-ref="(anonymousnamespace)::MachineCSE::ID">ID</a>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeMachineCSEPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(MachineCSE, DEBUG_TYPE,</td></tr>
<tr><th id="145">145</th><td>                      <q>"Machine Common Subexpression Elimination"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="146">146</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="147">147</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="148">148</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Machine Common Subexpression Elimination&quot;, &quot;machine-cse&quot;, &amp;MachineCSE::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;MachineCSE&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeMachineCSEPassFlag; void llvm::initializeMachineCSEPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeMachineCSEPassFlag, initializeMachineCSEPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>, <a class="macro" href="#49" title="&quot;machine-cse&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="149">149</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Machine Common Subexpression Elimination"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110MachineCSE29PerformTrivialCopyPropagationEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">/// The source register of a COPY machine instruction can be propagated to all</i></td></tr>
<tr><th id="152">152</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110MachineCSE29PerformTrivialCopyPropagationEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">/// its users, and this propagation could increase the probability of finding</i></td></tr>
<tr><th id="153">153</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110MachineCSE29PerformTrivialCopyPropagationEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">/// common subexpressions. If the COPY has only one user, the COPY itself can</i></td></tr>
<tr><th id="154">154</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110MachineCSE29PerformTrivialCopyPropagationEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">/// be removed.</i></td></tr>
<tr><th id="155">155</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE29PerformTrivialCopyPropagationEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::PerformTrivialCopyPropagation' data-type='bool (anonymous namespace)::MachineCSE::PerformTrivialCopyPropagation(llvm::MachineInstr * MI, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_110MachineCSE29PerformTrivialCopyPropagationEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">PerformTrivialCopyPropagation</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63MI" title='MI' data-type='llvm::MachineInstr *' data-ref="63MI">MI</dfn>,</td></tr>
<tr><th id="156">156</th><td>                                               <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="64MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="64MBB">MBB</dfn>) {</td></tr>
<tr><th id="157">157</th><td>  <em>bool</em> <dfn class="local col5 decl" id="65Changed" title='Changed' data-type='bool' data-ref="65Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="158">158</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="66MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="66MO">MO</dfn> : <a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="159">159</th><td>    <b>if</b> (!<a class="local col6 ref" href="#66MO" title='MO' data-ref="66MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#66MO" title='MO' data-ref="66MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="160">160</th><td>      <b>continue</b>;</td></tr>
<tr><th id="161">161</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="67Reg" title='Reg' data-type='unsigned int' data-ref="67Reg">Reg</dfn> = <a class="local col6 ref" href="#66MO" title='MO' data-ref="66MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="162">162</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#67Reg" title='Reg' data-ref="67Reg">Reg</a>))</td></tr>
<tr><th id="163">163</th><td>      <b>continue</b>;</td></tr>
<tr><th id="164">164</th><td>    <em>bool</em> <dfn class="local col8 decl" id="68OnlyOneUse" title='OnlyOneUse' data-type='bool' data-ref="68OnlyOneUse">OnlyOneUse</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseEj">hasOneNonDBGUse</a>(<a class="local col7 ref" href="#67Reg" title='Reg' data-ref="67Reg">Reg</a>);</td></tr>
<tr><th id="165">165</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="69DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="69DefMI">DefMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefEj" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefEj">getVRegDef</a>(<a class="local col7 ref" href="#67Reg" title='Reg' data-ref="67Reg">Reg</a>);</td></tr>
<tr><th id="166">166</th><td>    <b>if</b> (!<a class="local col9 ref" href="#69DefMI" title='DefMI' data-ref="69DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="167">167</th><td>      <b>continue</b>;</td></tr>
<tr><th id="168">168</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="70SrcReg" title='SrcReg' data-type='unsigned int' data-ref="70SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#69DefMI" title='DefMI' data-ref="69DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="169">169</th><td>    <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#70SrcReg" title='SrcReg' data-ref="70SrcReg">SrcReg</a>))</td></tr>
<tr><th id="170">170</th><td>      <b>continue</b>;</td></tr>
<tr><th id="171">171</th><td>    <b>if</b> (<a class="local col9 ref" href="#69DefMI" title='DefMI' data-ref="69DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="172">172</th><td>      <b>continue</b>;</td></tr>
<tr><th id="173">173</th><td>    <i>// FIXME: We should trivially coalesce subregister copies to expose CSE</i></td></tr>
<tr><th id="174">174</th><td><i>    // opportunities on instructions with truncated operands (see</i></td></tr>
<tr><th id="175">175</th><td><i>    // cse-add-with-overflow.ll). This can be done here as follows:</i></td></tr>
<tr><th id="176">176</th><td><i>    // if (SrcSubReg)</i></td></tr>
<tr><th id="177">177</th><td><i>    //  RC = TRI-&gt;getMatchingSuperRegClass(MRI-&gt;getRegClass(SrcReg), RC,</i></td></tr>
<tr><th id="178">178</th><td><i>    //                                     SrcSubReg);</i></td></tr>
<tr><th id="179">179</th><td><i>    // MO.substVirtReg(SrcReg, SrcSubReg, *TRI);</i></td></tr>
<tr><th id="180">180</th><td><i>    //</i></td></tr>
<tr><th id="181">181</th><td><i>    // The 2-addr pass has been updated to handle coalesced subregs. However,</i></td></tr>
<tr><th id="182">182</th><td><i>    // some machine-specific code still can't handle it.</i></td></tr>
<tr><th id="183">183</th><td><i>    // To handle it properly we also need a way find a constrained subregister</i></td></tr>
<tr><th id="184">184</th><td><i>    // class given a super-reg class and subreg index.</i></td></tr>
<tr><th id="185">185</th><td>    <b>if</b> (<a class="local col9 ref" href="#69DefMI" title='DefMI' data-ref="69DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="186">186</th><td>      <b>continue</b>;</td></tr>
<tr><th id="187">187</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegAttrsEjjj" title='llvm::MachineRegisterInfo::constrainRegAttrs' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegAttrsEjjj">constrainRegAttrs</a>(<a class="local col0 ref" href="#70SrcReg" title='SrcReg' data-ref="70SrcReg">SrcReg</a>, <a class="local col7 ref" href="#67Reg" title='Reg' data-ref="67Reg">Reg</a>))</td></tr>
<tr><th id="188">188</th><td>      <b>continue</b>;</td></tr>
<tr><th id="189">189</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-cse&quot;)) { dbgs() &lt;&lt; &quot;Coalescing: &quot; &lt;&lt; *DefMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Coalescing: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#69DefMI" title='DefMI' data-ref="69DefMI">DefMI</a>);</td></tr>
<tr><th id="190">190</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-cse&quot;)) { dbgs() &lt;&lt; &quot;***     to: &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"***     to: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col3 ref" href="#63MI" title='MI' data-ref="63MI">MI</a>);</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <i>// Update matching debug values.</i></td></tr>
<tr><th id="193">193</th><td>    <a class="local col9 ref" href="#69DefMI" title='DefMI' data-ref="69DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr23changeDebugValuesDefRegEj" title='llvm::MachineInstr::changeDebugValuesDefReg' data-ref="_ZN4llvm12MachineInstr23changeDebugValuesDefRegEj">changeDebugValuesDefReg</a>(<a class="local col0 ref" href="#70SrcReg" title='SrcReg' data-ref="70SrcReg">SrcReg</a>);</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>    <i>// Propagate SrcReg of copies to MI.</i></td></tr>
<tr><th id="196">196</th><td>    <a class="local col6 ref" href="#66MO" title='MO' data-ref="66MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col0 ref" href="#70SrcReg" title='SrcReg' data-ref="70SrcReg">SrcReg</a>);</td></tr>
<tr><th id="197">197</th><td>    <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col0 ref" href="#70SrcReg" title='SrcReg' data-ref="70SrcReg">SrcReg</a>);</td></tr>
<tr><th id="198">198</th><td>    <i>// Coalesce single use copies.</i></td></tr>
<tr><th id="199">199</th><td>    <b>if</b> (<a class="local col8 ref" href="#68OnlyOneUse" title='OnlyOneUse' data-ref="68OnlyOneUse">OnlyOneUse</a>) {</td></tr>
<tr><th id="200">200</th><td>      <a class="local col9 ref" href="#69DefMI" title='DefMI' data-ref="69DefMI">DefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="201">201</th><td>      <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#51" title='NumCoalesces' data-ref="NumCoalesces">NumCoalesces</a>;</td></tr>
<tr><th id="202">202</th><td>    }</td></tr>
<tr><th id="203">203</th><td>    <a class="local col5 ref" href="#65Changed" title='Changed' data-ref="65Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="204">204</th><td>  }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <b>return</b> <a class="local col5 ref" href="#65Changed" title='Changed' data-ref="65Changed">Changed</a>;</td></tr>
<tr><th id="207">207</th><td>}</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><em>bool</em></td></tr>
<tr><th id="210">210</th><td><a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110MachineCSE22isPhysDefTriviallyDeadEjN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_" title='(anonymous namespace)::MachineCSE::isPhysDefTriviallyDead' data-type='bool (anonymous namespace)::MachineCSE::isPhysDefTriviallyDead(unsigned int Reg, MachineBasicBlock::const_iterator I, MachineBasicBlock::const_iterator E) const' data-ref="_ZNK12_GLOBAL__N_110MachineCSE22isPhysDefTriviallyDeadEjN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_">isPhysDefTriviallyDead</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="71Reg" title='Reg' data-type='unsigned int' data-ref="71Reg">Reg</dfn>,</td></tr>
<tr><th id="211">211</th><td>                                   <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col2 decl" id="72I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="72I">I</dfn>,</td></tr>
<tr><th id="212">212</th><td>                                   <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col3 decl" id="73E" title='E' data-type='MachineBasicBlock::const_iterator' data-ref="73E">E</dfn>) <em>const</em> {</td></tr>
<tr><th id="213">213</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74LookAheadLeft" title='LookAheadLeft' data-type='unsigned int' data-ref="74LookAheadLeft">LookAheadLeft</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::LookAheadLimit" title='(anonymous namespace)::MachineCSE::LookAheadLimit' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::LookAheadLimit">LookAheadLimit</a>;</td></tr>
<tr><th id="214">214</th><td>  <b>while</b> (<a class="local col4 ref" href="#74LookAheadLeft" title='LookAheadLeft' data-ref="74LookAheadLeft">LookAheadLeft</a>) {</td></tr>
<tr><th id="215">215</th><td>    <i>// Skip over dbg_value's.</i></td></tr>
<tr><th id="216">216</th><td>    <a class="local col2 ref" href="#72I" title='I' data-ref="72I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm28skipDebugInstructionsForwardET_S0_" title='llvm::skipDebugInstructionsForward' data-ref="_ZN4llvm28skipDebugInstructionsForwardET_S0_">skipDebugInstructionsForward</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col2 ref" href="#72I" title='I' data-ref="72I">I</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col3 ref" href="#73E" title='E' data-ref="73E">E</a>);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>    <b>if</b> (<a class="local col2 ref" href="#72I" title='I' data-ref="72I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col3 ref" href="#73E" title='E' data-ref="73E">E</a>)</td></tr>
<tr><th id="219">219</th><td>      <i>// Reached end of block, we don't know if register is dead or not.</i></td></tr>
<tr><th id="220">220</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>    <em>bool</em> <dfn class="local col5 decl" id="75SeenDef" title='SeenDef' data-type='bool' data-ref="75SeenDef">SeenDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="223">223</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="76MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="76MO">MO</dfn> : <a class="local col2 ref" href="#72I" title='I' data-ref="72I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="224">224</th><td>      <b>if</b> (<a class="local col6 ref" href="#76MO" title='MO' data-ref="76MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>() &amp;&amp; <a class="local col6 ref" href="#76MO" title='MO' data-ref="76MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegEj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegEj">clobbersPhysReg</a>(<a class="local col1 ref" href="#71Reg" title='Reg' data-ref="71Reg">Reg</a>))</td></tr>
<tr><th id="225">225</th><td>        <a class="local col5 ref" href="#75SeenDef" title='SeenDef' data-ref="75SeenDef">SeenDef</a> = <b>true</b>;</td></tr>
<tr><th id="226">226</th><td>      <b>if</b> (!<a class="local col6 ref" href="#76MO" title='MO' data-ref="76MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#76MO" title='MO' data-ref="76MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="227">227</th><td>        <b>continue</b>;</td></tr>
<tr><th id="228">228</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineCSE::TRI" title='(anonymous namespace)::MachineCSE::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapEjj">regsOverlap</a>(<a class="local col6 ref" href="#76MO" title='MO' data-ref="76MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col1 ref" href="#71Reg" title='Reg' data-ref="71Reg">Reg</a>))</td></tr>
<tr><th id="229">229</th><td>        <b>continue</b>;</td></tr>
<tr><th id="230">230</th><td>      <b>if</b> (<a class="local col6 ref" href="#76MO" title='MO' data-ref="76MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="231">231</th><td>        <i>// Found a use!</i></td></tr>
<tr><th id="232">232</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="233">233</th><td>      <a class="local col5 ref" href="#75SeenDef" title='SeenDef' data-ref="75SeenDef">SeenDef</a> = <b>true</b>;</td></tr>
<tr><th id="234">234</th><td>    }</td></tr>
<tr><th id="235">235</th><td>    <b>if</b> (<a class="local col5 ref" href="#75SeenDef" title='SeenDef' data-ref="75SeenDef">SeenDef</a>)</td></tr>
<tr><th id="236">236</th><td>      <i>// See a def of Reg (or an alias) before encountering any use, it's</i></td></tr>
<tr><th id="237">237</th><td><i>      // trivially dead.</i></td></tr>
<tr><th id="238">238</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>    --<a class="local col4 ref" href="#74LookAheadLeft" title='LookAheadLeft' data-ref="74LookAheadLeft">LookAheadLeft</a>;</td></tr>
<tr><th id="241">241</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#72I" title='I' data-ref="72I">I</a>;</td></tr>
<tr><th id="242">242</th><td>  }</td></tr>
<tr><th id="243">243</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL31isCallerPreservedOrConstPhysRegjRKN4llvm15MachineFunctionERKNS_18TargetRegisterInfoE" title='isCallerPreservedOrConstPhysReg' data-type='bool isCallerPreservedOrConstPhysReg(unsigned int Reg, const llvm::MachineFunction &amp; MF, const llvm::TargetRegisterInfo &amp; TRI)' data-ref="_ZL31isCallerPreservedOrConstPhysRegjRKN4llvm15MachineFunctionERKNS_18TargetRegisterInfoE">isCallerPreservedOrConstPhysReg</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="77Reg" title='Reg' data-type='unsigned int' data-ref="77Reg">Reg</dfn>,</td></tr>
<tr><th id="247">247</th><td>                                            <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="78MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="78MF">MF</dfn>,</td></tr>
<tr><th id="248">248</th><td>                                            <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="79TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="79TRI">TRI</dfn>) {</td></tr>
<tr><th id="249">249</th><td>  <i>// MachineRegisterInfo::isConstantPhysReg directly called by</i></td></tr>
<tr><th id="250">250</th><td><i>  // MachineRegisterInfo::isCallerPreservedOrConstPhysReg expects the</i></td></tr>
<tr><th id="251">251</th><td><i>  // reserved registers to be frozen. That doesn't cause a problem  post-ISel as</i></td></tr>
<tr><th id="252">252</th><td><i>  // most (if not all) targets freeze reserved registers right after ISel.</i></td></tr>
<tr><th id="253">253</th><td><i>  //</i></td></tr>
<tr><th id="254">254</th><td><i>  // It does cause issues mid-GlobalISel, however, hence the additional</i></td></tr>
<tr><th id="255">255</th><td><i>  // reservedRegsFrozen check.</i></td></tr>
<tr><th id="256">256</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="80MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="80MRI">MRI</dfn> = <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="257">257</th><td>  <b>return</b> <a class="local col9 ref" href="#79TRI" title='TRI' data-ref="79TRI">TRI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::isCallerPreservedPhysReg' data-ref="_ZNK4llvm18TargetRegisterInfo24isCallerPreservedPhysRegEjRKNS_15MachineFunctionE">isCallerPreservedPhysReg</a>(<a class="local col7 ref" href="#77Reg" title='Reg' data-ref="77Reg">Reg</a>, <a class="local col8 ref" href="#78MF" title='MF' data-ref="78MF">MF</a>) ||</td></tr>
<tr><th id="258">258</th><td>         (<a class="local col0 ref" href="#80MRI" title='MRI' data-ref="80MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18reservedRegsFrozenEv" title='llvm::MachineRegisterInfo::reservedRegsFrozen' data-ref="_ZNK4llvm19MachineRegisterInfo18reservedRegsFrozenEv">reservedRegsFrozen</a>() &amp;&amp; <a class="local col0 ref" href="#80MRI" title='MRI' data-ref="80MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj" title='llvm::MachineRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegEj">isConstantPhysReg</a>(<a class="local col7 ref" href="#77Reg" title='Reg' data-ref="77Reg">Reg</a>));</td></tr>
<tr><th id="259">259</th><td>}</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_110MachineCSE21hasLivePhysRegDefUsesEPKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockERNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVec1518953">/// hasLivePhysRegDefUses - Return true if the specified instruction read/write</i></td></tr>
<tr><th id="262">262</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_110MachineCSE21hasLivePhysRegDefUsesEPKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockERNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVec1518953">/// physical registers (except for dead defs of physical registers). It also</i></td></tr>
<tr><th id="263">263</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_110MachineCSE21hasLivePhysRegDefUsesEPKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockERNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVec1518953">/// returns the physical register def by reference if it's the only one and the</i></td></tr>
<tr><th id="264">264</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_110MachineCSE21hasLivePhysRegDefUsesEPKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockERNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVec1518953">/// instruction does not uses a physical register.</i></td></tr>
<tr><th id="265">265</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110MachineCSE21hasLivePhysRegDefUsesEPKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockERNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVec1518953" title='(anonymous namespace)::MachineCSE::hasLivePhysRegDefUses' data-type='bool (anonymous namespace)::MachineCSE::hasLivePhysRegDefUses(const llvm::MachineInstr * MI, const llvm::MachineBasicBlock * MBB, SmallSet&lt;unsigned int, 8&gt; &amp; PhysRefs, PhysDefVector &amp; PhysDefs, bool &amp; PhysUseDef) const' data-ref="_ZNK12_GLOBAL__N_110MachineCSE21hasLivePhysRegDefUsesEPKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockERNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVec1518953">hasLivePhysRegDefUses</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="81MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="81MI">MI</dfn>,</td></tr>
<tr><th id="266">266</th><td>                                       <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="82MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="82MBB">MBB</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                       <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>8</var>&gt; &amp;<dfn class="local col3 decl" id="83PhysRefs" title='PhysRefs' data-type='SmallSet&lt;unsigned int, 8&gt; &amp;' data-ref="83PhysRefs">PhysRefs</dfn>,</td></tr>
<tr><th id="268">268</th><td>                                       <a class="tu typedef" href="#(anonymousnamespace)::MachineCSE::PhysDefVector" title='(anonymous namespace)::MachineCSE::PhysDefVector' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 2&gt;' data-ref="(anonymousnamespace)::MachineCSE::PhysDefVector">PhysDefVector</a> &amp;<dfn class="local col4 decl" id="84PhysDefs" title='PhysDefs' data-type='PhysDefVector &amp;' data-ref="84PhysDefs">PhysDefs</dfn>,</td></tr>
<tr><th id="269">269</th><td>                                       <em>bool</em> &amp;<dfn class="local col5 decl" id="85PhysUseDef" title='PhysUseDef' data-type='bool &amp;' data-ref="85PhysUseDef">PhysUseDef</dfn>) <em>const</em> {</td></tr>
<tr><th id="270">270</th><td>  <i>// First, add all uses to PhysRefs.</i></td></tr>
<tr><th id="271">271</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="86MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="86MO">MO</dfn> : <a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="272">272</th><td>    <b>if</b> (!<a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="273">273</th><td>      <b>continue</b>;</td></tr>
<tr><th id="274">274</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="87Reg" title='Reg' data-type='unsigned int' data-ref="87Reg">Reg</dfn> = <a class="local col6 ref" href="#86MO" title='MO' data-ref="86MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="275">275</th><td>    <b>if</b> (!<a class="local col7 ref" href="#87Reg" title='Reg' data-ref="87Reg">Reg</a>)</td></tr>
<tr><th id="276">276</th><td>      <b>continue</b>;</td></tr>
<tr><th id="277">277</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#87Reg" title='Reg' data-ref="87Reg">Reg</a>))</td></tr>
<tr><th id="278">278</th><td>      <b>continue</b>;</td></tr>
<tr><th id="279">279</th><td>    <i>// Reading either caller preserved or constant physregs is ok.</i></td></tr>
<tr><th id="280">280</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL31isCallerPreservedOrConstPhysRegjRKN4llvm15MachineFunctionERKNS_18TargetRegisterInfoE" title='isCallerPreservedOrConstPhysReg' data-use='c' data-ref="_ZL31isCallerPreservedOrConstPhysRegjRKN4llvm15MachineFunctionERKNS_18TargetRegisterInfoE">isCallerPreservedOrConstPhysReg</a>(<a class="local col7 ref" href="#87Reg" title='Reg' data-ref="87Reg">Reg</a>, *<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>(), *<a class="tu member" href="#(anonymousnamespace)::MachineCSE::TRI" title='(anonymous namespace)::MachineCSE::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::TRI">TRI</a>))</td></tr>
<tr><th id="281">281</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col8 decl" id="88AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="88AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col7 ref" href="#87Reg" title='Reg' data-ref="87Reg">Reg</a>, <a class="tu member" href="#(anonymousnamespace)::MachineCSE::TRI" title='(anonymous namespace)::MachineCSE::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::TRI">TRI</a>, <b>true</b>); <a class="local col8 ref" href="#88AI" title='AI' data-ref="88AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col8 ref" href="#88AI" title='AI' data-ref="88AI">AI</a>)</td></tr>
<tr><th id="282">282</th><td>        <a class="local col3 ref" href="#83PhysRefs" title='PhysRefs' data-ref="83PhysRefs">PhysRefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col8 ref" href="#88AI" title='AI' data-ref="88AI">AI</a>);</td></tr>
<tr><th id="283">283</th><td>  }</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <i>// Next, collect all defs into PhysDefs.  If any is already in PhysRefs</i></td></tr>
<tr><th id="286">286</th><td><i>  // (which currently contains only uses), set the PhysUseDef flag.</i></td></tr>
<tr><th id="287">287</th><td>  <a class="local col5 ref" href="#85PhysUseDef" title='PhysUseDef' data-ref="85PhysUseDef">PhysUseDef</a> = <b>false</b>;</td></tr>
<tr><th id="288">288</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col9 decl" id="89I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="89I">I</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>; <a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a>);</td></tr>
<tr><th id="289">289</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="90MOP" title='MOP' data-type='const llvm::detail::result_pair&lt;llvm::iterator_range&lt;const llvm::MachineOperand *&gt; &gt; &amp;' data-ref="90MOP">MOP</dfn> : <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm9enumerateEOT_" title='llvm::enumerate' data-ref="_ZN4llvm9enumerateEOT_">enumerate</a>(<a class="local col1 ref" href="#81MI" title='MI' data-ref="81MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>())) {</td></tr>
<tr><th id="290">290</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="91MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="91MO">MO</dfn> = <a class="local col0 ref" href="#90MOP" title='MOP' data-ref="90MOP">MOP</a>.<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZNK4llvm6detail11result_pair5valueEv" title='llvm::detail::result_pair::value' data-ref="_ZNK4llvm6detail11result_pair5valueEv">value</a>();</td></tr>
<tr><th id="291">291</th><td>    <b>if</b> (!<a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="292">292</th><td>      <b>continue</b>;</td></tr>
<tr><th id="293">293</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="92Reg" title='Reg' data-type='unsigned int' data-ref="92Reg">Reg</dfn> = <a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="294">294</th><td>    <b>if</b> (!<a class="local col2 ref" href="#92Reg" title='Reg' data-ref="92Reg">Reg</a>)</td></tr>
<tr><th id="295">295</th><td>      <b>continue</b>;</td></tr>
<tr><th id="296">296</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col2 ref" href="#92Reg" title='Reg' data-ref="92Reg">Reg</a>))</td></tr>
<tr><th id="297">297</th><td>      <b>continue</b>;</td></tr>
<tr><th id="298">298</th><td>    <i>// Check against PhysRefs even if the def is "dead".</i></td></tr>
<tr><th id="299">299</th><td>    <b>if</b> (<a class="local col3 ref" href="#83PhysRefs" title='PhysRefs' data-ref="83PhysRefs">PhysRefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col2 ref" href="#92Reg" title='Reg' data-ref="92Reg">Reg</a>))</td></tr>
<tr><th id="300">300</th><td>      <a class="local col5 ref" href="#85PhysUseDef" title='PhysUseDef' data-ref="85PhysUseDef">PhysUseDef</a> = <b>true</b>;</td></tr>
<tr><th id="301">301</th><td>    <i>// If the def is dead, it's ok. But the def may not marked "dead". That's</i></td></tr>
<tr><th id="302">302</th><td><i>    // common since this pass is run before livevariables. We can scan</i></td></tr>
<tr><th id="303">303</th><td><i>    // forward a few instructions and check if it is obviously dead.</i></td></tr>
<tr><th id="304">304</th><td>    <b>if</b> (!<a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp; !<a class="tu member" href="#_ZNK12_GLOBAL__N_110MachineCSE22isPhysDefTriviallyDeadEjN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_" title='(anonymous namespace)::MachineCSE::isPhysDefTriviallyDead' data-use='c' data-ref="_ZNK12_GLOBAL__N_110MachineCSE22isPhysDefTriviallyDeadEjN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_">isPhysDefTriviallyDead</a>(<a class="local col2 ref" href="#92Reg" title='Reg' data-ref="92Reg">Reg</a>, <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col9 ref" href="#89I" title='I' data-ref="89I">I</a>, <a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>()))</td></tr>
<tr><th id="305">305</th><td>      <a class="local col4 ref" href="#84PhysDefs" title='PhysDefs' data-ref="84PhysDefs">PhysDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="ref fake" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1EOSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col0 ref" href="#90MOP" title='MOP' data-ref="90MOP">MOP</a>.<a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZNK4llvm6detail11result_pair5indexEv" title='llvm::detail::result_pair::index' data-ref="_ZNK4llvm6detail11result_pair5indexEv">index</a>(), <span class='refarg'><a class="local col2 ref" href="#92Reg" title='Reg' data-ref="92Reg">Reg</a></span>));</td></tr>
<tr><th id="306">306</th><td>  }</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td>  <i>// Finally, add all defs to PhysRefs as well.</i></td></tr>
<tr><th id="309">309</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="93i" title='i' data-type='unsigned int' data-ref="93i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="94e" title='e' data-type='unsigned int' data-ref="94e">e</dfn> = <a class="local col4 ref" href="#84PhysDefs" title='PhysDefs' data-ref="84PhysDefs">PhysDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col3 ref" href="#93i" title='i' data-ref="93i">i</a> != <a class="local col4 ref" href="#94e" title='e' data-ref="94e">e</a>; ++<a class="local col3 ref" href="#93i" title='i' data-ref="93i">i</a>)</td></tr>
<tr><th id="310">310</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col5 decl" id="95AI" title='AI' data-type='llvm::MCRegAliasIterator' data-ref="95AI">AI</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col4 ref" href="#84PhysDefs" title='PhysDefs' data-ref="84PhysDefs">PhysDefs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#93i" title='i' data-ref="93i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>, <a class="tu member" href="#(anonymousnamespace)::MachineCSE::TRI" title='(anonymous namespace)::MachineCSE::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::TRI">TRI</a>, <b>true</b>); <a class="local col5 ref" href="#95AI" title='AI' data-ref="95AI">AI</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>();</td></tr>
<tr><th id="311">311</th><td>         <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col5 ref" href="#95AI" title='AI' data-ref="95AI">AI</a>)</td></tr>
<tr><th id="312">312</th><td>      <a class="local col3 ref" href="#83PhysRefs" title='PhysRefs' data-ref="83PhysRefs">PhysRefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col5 ref" href="#95AI" title='AI' data-ref="95AI">AI</a>);</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <b>return</b> !<a class="local col3 ref" href="#83PhysRefs" title='PhysRefs' data-ref="83PhysRefs">PhysRefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5emptyEv" title='llvm::SmallSet::empty' data-ref="_ZNK4llvm8SmallSet5emptyEv">empty</a>();</td></tr>
<tr><th id="315">315</th><td>}</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_110MachineCSE16PhysRegDefsReachEPN4llvm12MachineInstrES3_RNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVectorISt4pairIjjELj2EEERb" title='(anonymous namespace)::MachineCSE::PhysRegDefsReach' data-type='bool (anonymous namespace)::MachineCSE::PhysRegDefsReach(llvm::MachineInstr * CSMI, llvm::MachineInstr * MI, SmallSet&lt;unsigned int, 8&gt; &amp; PhysRefs, PhysDefVector &amp; PhysDefs, bool &amp; NonLocal) const' data-ref="_ZNK12_GLOBAL__N_110MachineCSE16PhysRegDefsReachEPN4llvm12MachineInstrES3_RNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVectorISt4pairIjjELj2EEERb">PhysRegDefsReach</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="96CSMI" title='CSMI' data-type='llvm::MachineInstr *' data-ref="96CSMI">CSMI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="97MI" title='MI' data-type='llvm::MachineInstr *' data-ref="97MI">MI</dfn>,</td></tr>
<tr><th id="318">318</th><td>                                  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>8</var>&gt; &amp;<dfn class="local col8 decl" id="98PhysRefs" title='PhysRefs' data-type='SmallSet&lt;unsigned int, 8&gt; &amp;' data-ref="98PhysRefs">PhysRefs</dfn>,</td></tr>
<tr><th id="319">319</th><td>                                  <a class="tu typedef" href="#(anonymousnamespace)::MachineCSE::PhysDefVector" title='(anonymous namespace)::MachineCSE::PhysDefVector' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 2&gt;' data-ref="(anonymousnamespace)::MachineCSE::PhysDefVector">PhysDefVector</a> &amp;<dfn class="local col9 decl" id="99PhysDefs" title='PhysDefs' data-type='PhysDefVector &amp;' data-ref="99PhysDefs">PhysDefs</dfn>,</td></tr>
<tr><th id="320">320</th><td>                                  <em>bool</em> &amp;<dfn class="local col0 decl" id="100NonLocal" title='NonLocal' data-type='bool &amp;' data-ref="100NonLocal">NonLocal</dfn>) <em>const</em> {</td></tr>
<tr><th id="321">321</th><td>  <i>// For now conservatively returns false if the common subexpression is</i></td></tr>
<tr><th id="322">322</th><td><i>  // not in the same basic block as the given instruction. The only exception</i></td></tr>
<tr><th id="323">323</th><td><i>  // is if the common subexpression is in the sole predecessor block.</i></td></tr>
<tr><th id="324">324</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="101MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="101MBB">MBB</dfn> = <a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="325">325</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="102CSMBB" title='CSMBB' data-type='const llvm::MachineBasicBlock *' data-ref="102CSMBB">CSMBB</dfn> = <a class="local col6 ref" href="#96CSMI" title='CSMI' data-ref="96CSMI">CSMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <em>bool</em> <dfn class="local col3 decl" id="103CrossMBB" title='CrossMBB' data-type='bool' data-ref="103CrossMBB">CrossMBB</dfn> = <b>false</b>;</td></tr>
<tr><th id="328">328</th><td>  <b>if</b> (<a class="local col2 ref" href="#102CSMBB" title='CSMBB' data-ref="102CSMBB">CSMBB</a> != <a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB">MBB</a>) {</td></tr>
<tr><th id="329">329</th><td>    <b>if</b> (<a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var> || <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZNK4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>() != <a class="local col2 ref" href="#102CSMBB" title='CSMBB' data-ref="102CSMBB">CSMBB</a>)</td></tr>
<tr><th id="330">330</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="104i" title='i' data-type='unsigned int' data-ref="104i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="105e" title='e' data-type='unsigned int' data-ref="105e">e</dfn> = <a class="local col9 ref" href="#99PhysDefs" title='PhysDefs' data-ref="99PhysDefs">PhysDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col4 ref" href="#104i" title='i' data-ref="104i">i</a> != <a class="local col5 ref" href="#105e" title='e' data-ref="105e">e</a>; ++<a class="local col4 ref" href="#104i" title='i' data-ref="104i">i</a>) {</td></tr>
<tr><th id="333">333</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isAllocatableEj" title='llvm::MachineRegisterInfo::isAllocatable' data-ref="_ZNK4llvm19MachineRegisterInfo13isAllocatableEj">isAllocatable</a>(<a class="local col9 ref" href="#99PhysDefs" title='PhysDefs' data-ref="99PhysDefs">PhysDefs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#104i" title='i' data-ref="104i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>) ||</td></tr>
<tr><th id="334">334</th><td>          <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col9 ref" href="#99PhysDefs" title='PhysDefs' data-ref="99PhysDefs">PhysDefs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#104i" title='i' data-ref="104i">i</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>))</td></tr>
<tr><th id="335">335</th><td>        <i>// Avoid extending live range of physical registers if they are</i></td></tr>
<tr><th id="336">336</th><td><i>        //allocatable or reserved.</i></td></tr>
<tr><th id="337">337</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="338">338</th><td>    }</td></tr>
<tr><th id="339">339</th><td>    <a class="local col3 ref" href="#103CrossMBB" title='CrossMBB' data-ref="103CrossMBB">CrossMBB</a> = <b>true</b>;</td></tr>
<tr><th id="340">340</th><td>  }</td></tr>
<tr><th id="341">341</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col6 decl" id="106I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="106I">I</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#96CSMI" title='CSMI' data-ref="96CSMI">CSMI</a>; <a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a>);</td></tr>
<tr><th id="342">342</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col7 decl" id="107E" title='E' data-type='MachineBasicBlock::const_iterator' data-ref="107E">E</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col7 ref" href="#97MI" title='MI' data-ref="97MI">MI</a>;</td></tr>
<tr><th id="343">343</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator">const_iterator</a> <dfn class="local col8 decl" id="108EE" title='EE' data-type='MachineBasicBlock::const_iterator' data-ref="108EE">EE</dfn> = <a class="local col2 ref" href="#102CSMBB" title='CSMBB' data-ref="102CSMBB">CSMBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="344">344</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109LookAheadLeft" title='LookAheadLeft' data-type='unsigned int' data-ref="109LookAheadLeft">LookAheadLeft</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::LookAheadLimit" title='(anonymous namespace)::MachineCSE::LookAheadLimit' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::LookAheadLimit">LookAheadLimit</a>;</td></tr>
<tr><th id="345">345</th><td>  <b>while</b> (<a class="local col9 ref" href="#109LookAheadLeft" title='LookAheadLeft' data-ref="109LookAheadLeft">LookAheadLeft</a>) {</td></tr>
<tr><th id="346">346</th><td>    <i>// Skip over dbg_value's.</i></td></tr>
<tr><th id="347">347</th><td>    <b>while</b> (<a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#107E" title='E' data-ref="107E">E</a> &amp;&amp; <a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#108EE" title='EE' data-ref="108EE">EE</a> &amp;&amp; <a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="348">348</th><td>      <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a>;</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>    <b>if</b> (<a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#108EE" title='EE' data-ref="108EE">EE</a>) {</td></tr>
<tr><th id="351">351</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CrossMBB &amp;&amp; &quot;Reaching end-of-MBB without finding MI?&quot;) ? void (0) : __assert_fail (&quot;CrossMBB &amp;&amp; \&quot;Reaching end-of-MBB without finding MI?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineCSE.cpp&quot;, 351, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#103CrossMBB" title='CrossMBB' data-ref="103CrossMBB">CrossMBB</a> &amp;&amp; <q>"Reaching end-of-MBB without finding MI?"</q>);</td></tr>
<tr><th id="352">352</th><td>      (<em>void</em>)<a class="local col3 ref" href="#103CrossMBB" title='CrossMBB' data-ref="103CrossMBB">CrossMBB</a>;</td></tr>
<tr><th id="353">353</th><td>      <a class="local col3 ref" href="#103CrossMBB" title='CrossMBB' data-ref="103CrossMBB">CrossMBB</a> = <b>false</b>;</td></tr>
<tr><th id="354">354</th><td>      <a class="local col0 ref" href="#100NonLocal" title='NonLocal' data-ref="100NonLocal">NonLocal</a> = <b>true</b>;</td></tr>
<tr><th id="355">355</th><td>      <a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="356">356</th><td>      <a class="local col8 ref" href="#108EE" title='EE' data-ref="108EE">EE</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEaSEOS3_">=</a> <a class="local col1 ref" href="#101MBB" title='MBB' data-ref="101MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="357">357</th><td>      <b>continue</b>;</td></tr>
<tr><th id="358">358</th><td>    }</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>    <b>if</b> (<a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#107E" title='E' data-ref="107E">E</a>)</td></tr>
<tr><th id="361">361</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="110MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="110MO">MO</dfn> : <a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="364">364</th><td>      <i>// RegMasks go on instructions like calls that clobber lots of physregs.</i></td></tr>
<tr><th id="365">365</th><td><i>      // Don't attempt to CSE across such an instruction.</i></td></tr>
<tr><th id="366">366</th><td>      <b>if</b> (<a class="local col0 ref" href="#110MO" title='MO' data-ref="110MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>())</td></tr>
<tr><th id="367">367</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="368">368</th><td>      <b>if</b> (!<a class="local col0 ref" href="#110MO" title='MO' data-ref="110MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col0 ref" href="#110MO" title='MO' data-ref="110MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="369">369</th><td>        <b>continue</b>;</td></tr>
<tr><th id="370">370</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="111MOReg" title='MOReg' data-type='unsigned int' data-ref="111MOReg">MOReg</dfn> = <a class="local col0 ref" href="#110MO" title='MO' data-ref="110MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="371">371</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#111MOReg" title='MOReg' data-ref="111MOReg">MOReg</a>))</td></tr>
<tr><th id="372">372</th><td>        <b>continue</b>;</td></tr>
<tr><th id="373">373</th><td>      <b>if</b> (<a class="local col8 ref" href="#98PhysRefs" title='PhysRefs' data-ref="98PhysRefs">PhysRefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col1 ref" href="#111MOReg" title='MOReg' data-ref="111MOReg">MOReg</a>))</td></tr>
<tr><th id="374">374</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="375">375</th><td>    }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>    --<a class="local col9 ref" href="#109LookAheadLeft" title='LookAheadLeft' data-ref="109LookAheadLeft">LookAheadLeft</a>;</td></tr>
<tr><th id="378">378</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#106I" title='I' data-ref="106I">I</a>;</td></tr>
<tr><th id="379">379</th><td>  }</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="382">382</th><td>}</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE14isCSECandidateEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineCSE::isCSECandidate' data-type='bool (anonymous namespace)::MachineCSE::isCSECandidate(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_110MachineCSE14isCSECandidateEPN4llvm12MachineInstrE">isCSECandidate</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="112MI" title='MI' data-type='llvm::MachineInstr *' data-ref="112MI">MI</dfn>) {</td></tr>
<tr><th id="385">385</th><td>  <b>if</b> (<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>() || <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() || <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>() || <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>() ||</td></tr>
<tr><th id="386">386</th><td>      <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isInlineAsmEv" title='llvm::MachineInstr::isInlineAsm' data-ref="_ZNK4llvm12MachineInstr11isInlineAsmEv">isInlineAsm</a>() || <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="387">387</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <i>// Ignore copies.</i></td></tr>
<tr><th id="390">390</th><td>  <b>if</b> (<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="391">391</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <i>// Ignore stuff that we obviously can't move.</i></td></tr>
<tr><th id="394">394</th><td>  <b>if</b> (<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>() || <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() ||</td></tr>
<tr><th id="395">395</th><td>      <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv" title='llvm::MachineInstr::mayRaiseFPException' data-ref="_ZNK4llvm12MachineInstr19mayRaiseFPExceptionEv">mayRaiseFPException</a>() || <a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>())</td></tr>
<tr><th id="396">396</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <b>if</b> (<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) {</td></tr>
<tr><th id="399">399</th><td>    <i>// Okay, this instruction does a load. As a refinement, we allow the target</i></td></tr>
<tr><th id="400">400</th><td><i>    // to decide whether the loaded value is actually a constant. If so, we can</i></td></tr>
<tr><th id="401">401</th><td><i>    // actually use it as a load.</i></td></tr>
<tr><th id="402">402</th><td>    <b>if</b> (!<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE" title='llvm::MachineInstr::isDereferenceableInvariantLoad' data-ref="_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE">isDereferenceableInvariantLoad</a>(<a class="tu member" href="#(anonymousnamespace)::MachineCSE::AA" title='(anonymous namespace)::MachineCSE::AA' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::AA">AA</a>))</td></tr>
<tr><th id="403">403</th><td>      <i>// FIXME: we should be able to hoist loads with no other side effects if</i></td></tr>
<tr><th id="404">404</th><td><i>      // there are no other instructions which can change memory in this loop.</i></td></tr>
<tr><th id="405">405</th><td><i>      // This is a trivial form of alias analysis.</i></td></tr>
<tr><th id="406">406</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="407">407</th><td>  }</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <i>// Ignore stack guard loads, otherwise the register that holds CSEed value may</i></td></tr>
<tr><th id="410">410</th><td><i>  // be spilled and get loaded back with corrupted data.</i></td></tr>
<tr><th id="411">411</th><td>  <b>if</b> (<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#128" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD">LOAD_STACK_GUARD</a>)</td></tr>
<tr><th id="412">412</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="415">415</th><td>}</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEjjPN4llvm17MachineBasicBlockEPNS1_12MachineInstrE">/// isProfitableToCSE - Return true if it's profitable to eliminate MI with a</i></td></tr>
<tr><th id="418">418</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEjjPN4llvm17MachineBasicBlockEPNS1_12MachineInstrE">/// common expression that defines Reg. CSBB is basic block where CSReg is</i></td></tr>
<tr><th id="419">419</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEjjPN4llvm17MachineBasicBlockEPNS1_12MachineInstrE">/// defined.</i></td></tr>
<tr><th id="420">420</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEjjPN4llvm17MachineBasicBlockEPNS1_12MachineInstrE" title='(anonymous namespace)::MachineCSE::isProfitableToCSE' data-type='bool (anonymous namespace)::MachineCSE::isProfitableToCSE(unsigned int CSReg, unsigned int Reg, llvm::MachineBasicBlock * CSBB, llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEjjPN4llvm17MachineBasicBlockEPNS1_12MachineInstrE">isProfitableToCSE</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="113CSReg" title='CSReg' data-type='unsigned int' data-ref="113CSReg">CSReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="114Reg" title='Reg' data-type='unsigned int' data-ref="114Reg">Reg</dfn>,</td></tr>
<tr><th id="421">421</th><td>                                   <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="115CSBB" title='CSBB' data-type='llvm::MachineBasicBlock *' data-ref="115CSBB">CSBB</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="116MI" title='MI' data-type='llvm::MachineInstr *' data-ref="116MI">MI</dfn>) {</td></tr>
<tr><th id="422">422</th><td>  <i>// FIXME: Heuristics that works around the lack the live range splitting.</i></td></tr>
<tr><th id="423">423</th><td><i></i></td></tr>
<tr><th id="424">424</th><td><i>  // If CSReg is used at all uses of Reg, CSE should not increase register</i></td></tr>
<tr><th id="425">425</th><td><i>  // pressure of CSReg.</i></td></tr>
<tr><th id="426">426</th><td>  <em>bool</em> <dfn class="local col7 decl" id="117MayIncreasePressure" title='MayIncreasePressure' data-type='bool' data-ref="117MayIncreasePressure">MayIncreasePressure</dfn> = <b>true</b>;</td></tr>
<tr><th id="427">427</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#113CSReg" title='CSReg' data-ref="113CSReg">CSReg</a>) &amp;&amp;</td></tr>
<tr><th id="428">428</th><td>      <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#114Reg" title='Reg' data-ref="114Reg">Reg</a>)) {</td></tr>
<tr><th id="429">429</th><td>    <a class="local col7 ref" href="#117MayIncreasePressure" title='MayIncreasePressure' data-ref="117MayIncreasePressure">MayIncreasePressure</a> = <b>false</b>;</td></tr>
<tr><th id="430">430</th><td>    <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col8 decl" id="118CSUses" title='CSUses' data-type='SmallPtrSet&lt;llvm::MachineInstr *, 8&gt;' data-ref="118CSUses">CSUses</dfn>;</td></tr>
<tr><th id="431">431</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="119MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="119MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col3 ref" href="#113CSReg" title='CSReg' data-ref="113CSReg">CSReg</a>)) {</td></tr>
<tr><th id="432">432</th><td>      <a class="local col8 ref" href="#118CSUses" title='CSUses' data-ref="118CSUses">CSUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(&amp;<a class="local col9 ref" href="#119MI" title='MI' data-ref="119MI">MI</a>);</td></tr>
<tr><th id="433">433</th><td>    }</td></tr>
<tr><th id="434">434</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="120MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="120MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col4 ref" href="#114Reg" title='Reg' data-ref="114Reg">Reg</a>)) {</td></tr>
<tr><th id="435">435</th><td>      <b>if</b> (!<a class="local col8 ref" href="#118CSUses" title='CSUses' data-ref="118CSUses">CSUses</a>.<a class="ref" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="local col0 ref" href="#120MI" title='MI' data-ref="120MI">MI</a>)) {</td></tr>
<tr><th id="436">436</th><td>        <a class="local col7 ref" href="#117MayIncreasePressure" title='MayIncreasePressure' data-ref="117MayIncreasePressure">MayIncreasePressure</a> = <b>true</b>;</td></tr>
<tr><th id="437">437</th><td>        <b>break</b>;</td></tr>
<tr><th id="438">438</th><td>      }</td></tr>
<tr><th id="439">439</th><td>    }</td></tr>
<tr><th id="440">440</th><td>  }</td></tr>
<tr><th id="441">441</th><td>  <b>if</b> (!<a class="local col7 ref" href="#117MayIncreasePressure" title='MayIncreasePressure' data-ref="117MayIncreasePressure">MayIncreasePressure</a>) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <i>// Heuristics #1: Don't CSE "cheap" computation if the def is not local or in</i></td></tr>
<tr><th id="444">444</th><td><i>  // an immediate predecessor. We don't want to increase register pressure and</i></td></tr>
<tr><th id="445">445</th><td><i>  // end up causing other computation to be spilled.</i></td></tr>
<tr><th id="446">446</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::MachineCSE::TII" title='(anonymous namespace)::MachineCSE::TII' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isAsCheapAsAMove' data-ref="_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE">isAsCheapAsAMove</a>(*<a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI">MI</a>)) {</td></tr>
<tr><th id="447">447</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="121BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="121BB">BB</dfn> = <a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="448">448</th><td>    <b>if</b> (<a class="local col5 ref" href="#115CSBB" title='CSBB' data-ref="115CSBB">CSBB</a> != <a class="local col1 ref" href="#121BB" title='BB' data-ref="121BB">BB</a> &amp;&amp; !<a class="local col5 ref" href="#115CSBB" title='CSBB' data-ref="115CSBB">CSBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="local col1 ref" href="#121BB" title='BB' data-ref="121BB">BB</a>))</td></tr>
<tr><th id="449">449</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="450">450</th><td>  }</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <i>// Heuristics #2: If the expression doesn't not use a vr and the only use</i></td></tr>
<tr><th id="453">453</th><td><i>  // of the redundant computation are copies, do not cse.</i></td></tr>
<tr><th id="454">454</th><td>  <em>bool</em> <dfn class="local col2 decl" id="122HasVRegUse" title='HasVRegUse' data-type='bool' data-ref="122HasVRegUse">HasVRegUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="455">455</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="123MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="123MO">MO</dfn> : <a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="456">456</th><td>    <b>if</b> (<a class="local col3 ref" href="#123MO" title='MO' data-ref="123MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#123MO" title='MO' data-ref="123MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp;</td></tr>
<tr><th id="457">457</th><td>        <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#123MO" title='MO' data-ref="123MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="458">458</th><td>      <a class="local col2 ref" href="#122HasVRegUse" title='HasVRegUse' data-ref="122HasVRegUse">HasVRegUse</a> = <b>true</b>;</td></tr>
<tr><th id="459">459</th><td>      <b>break</b>;</td></tr>
<tr><th id="460">460</th><td>    }</td></tr>
<tr><th id="461">461</th><td>  }</td></tr>
<tr><th id="462">462</th><td>  <b>if</b> (!<a class="local col2 ref" href="#122HasVRegUse" title='HasVRegUse' data-ref="122HasVRegUse">HasVRegUse</a>) {</td></tr>
<tr><th id="463">463</th><td>    <em>bool</em> <dfn class="local col4 decl" id="124HasNonCopyUse" title='HasNonCopyUse' data-type='bool' data-ref="124HasNonCopyUse">HasNonCopyUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="464">464</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="125MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="125MI">MI</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col4 ref" href="#114Reg" title='Reg' data-ref="114Reg">Reg</a>)) {</td></tr>
<tr><th id="465">465</th><td>      <i>// Ignore copies.</i></td></tr>
<tr><th id="466">466</th><td>      <b>if</b> (!<a class="local col5 ref" href="#125MI" title='MI' data-ref="125MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>()) {</td></tr>
<tr><th id="467">467</th><td>        <a class="local col4 ref" href="#124HasNonCopyUse" title='HasNonCopyUse' data-ref="124HasNonCopyUse">HasNonCopyUse</a> = <b>true</b>;</td></tr>
<tr><th id="468">468</th><td>        <b>break</b>;</td></tr>
<tr><th id="469">469</th><td>      }</td></tr>
<tr><th id="470">470</th><td>    }</td></tr>
<tr><th id="471">471</th><td>    <b>if</b> (!<a class="local col4 ref" href="#124HasNonCopyUse" title='HasNonCopyUse' data-ref="124HasNonCopyUse">HasNonCopyUse</a>)</td></tr>
<tr><th id="472">472</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="473">473</th><td>  }</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>  <i>// Heuristics #3: If the common subexpression is used by PHIs, do not reuse</i></td></tr>
<tr><th id="476">476</th><td><i>  // it unless the defined value is already used in the BB of the new use.</i></td></tr>
<tr><th id="477">477</th><td>  <em>bool</em> <dfn class="local col6 decl" id="126HasPHI" title='HasPHI' data-type='bool' data-ref="126HasPHI">HasPHI</dfn> = <b>false</b>;</td></tr>
<tr><th id="478">478</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="127UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="127UseMI">UseMI</dfn> : <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsEj">use_nodbg_instructions</a>(<a class="local col3 ref" href="#113CSReg" title='CSReg' data-ref="113CSReg">CSReg</a>)) {</td></tr>
<tr><th id="479">479</th><td>    <a class="local col6 ref" href="#126HasPHI" title='HasPHI' data-ref="126HasPHI">HasPHI</a> |= <a class="local col7 ref" href="#127UseMI" title='UseMI' data-ref="127UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>();</td></tr>
<tr><th id="480">480</th><td>    <b>if</b> (<a class="local col7 ref" href="#127UseMI" title='UseMI' data-ref="127UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="481">481</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="482">482</th><td>  }</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td>  <b>return</b> !<a class="local col6 ref" href="#126HasPHI" title='HasPHI' data-ref="126HasPHI">HasPHI</a>;</td></tr>
<tr><th id="485">485</th><td>}</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE10EnterScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::EnterScope' data-type='void (anonymous namespace)::MachineCSE::EnterScope(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_110MachineCSE10EnterScopeEPN4llvm17MachineBasicBlockE">EnterScope</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="128MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="128MBB">MBB</dfn>) {</td></tr>
<tr><th id="488">488</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-cse&quot;)) { dbgs() &lt;&lt; &quot;Entering: &quot; &lt;&lt; MBB-&gt;getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Entering: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col8 ref" href="#128MBB" title='MBB' data-ref="128MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="489">489</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::MachineCSE::ScopeType" title='(anonymous namespace)::MachineCSE::ScopeType' data-type='ScopedHTType::ScopeTy' data-ref="(anonymousnamespace)::MachineCSE::ScopeType">ScopeType</a> *<dfn class="local col9 decl" id="129Scope" title='Scope' data-type='ScopeType *' data-ref="129Scope">Scope</dfn> = <b>new</b> <a class="tu typedef" href="#(anonymousnamespace)::MachineCSE::ScopeType" title='(anonymous namespace)::MachineCSE::ScopeType' data-type='ScopedHTType::ScopeTy' data-ref="(anonymousnamespace)::MachineCSE::ScopeType">ScopeType</a><a class="ref" href="../../include/llvm/ADT/ScopedHashTable.h.html#_ZN4llvm20ScopedHashTableScopeC1ERNS_15ScopedHashTableIT_T0_T1_T2_EE" title='llvm::ScopedHashTableScope::ScopedHashTableScope&lt;K, V, KInfo, AllocatorTy&gt;' data-ref="_ZN4llvm20ScopedHashTableScopeC1ERNS_15ScopedHashTableIT_T0_T1_T2_EE">(</a><a class="tu member" href="#(anonymousnamespace)::MachineCSE::VNT" title='(anonymous namespace)::MachineCSE::VNT' data-use='a' data-ref="(anonymousnamespace)::MachineCSE::VNT">VNT</a>);</td></tr>
<tr><th id="490">490</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineCSE::ScopeMap" title='(anonymous namespace)::MachineCSE::ScopeMap' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::ScopeMap">ScopeMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#128MBB" title='MBB' data-ref="128MBB">MBB</a>]</a> = <a class="local col9 ref" href="#129Scope" title='Scope' data-ref="129Scope">Scope</a>;</td></tr>
<tr><th id="491">491</th><td>}</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE9ExitScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::ExitScope' data-type='void (anonymous namespace)::MachineCSE::ExitScope(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_110MachineCSE9ExitScopeEPN4llvm17MachineBasicBlockE">ExitScope</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="130MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="130MBB">MBB</dfn>) {</td></tr>
<tr><th id="494">494</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-cse&quot;)) { dbgs() &lt;&lt; &quot;Exiting: &quot; &lt;&lt; MBB-&gt;getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Exiting: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col0 ref" href="#130MBB" title='MBB' data-ref="130MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7getNameEv" title='llvm::MachineBasicBlock::getName' data-ref="_ZNK4llvm17MachineBasicBlock7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="495">495</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>*, <a class="tu typedef" href="#(anonymousnamespace)::MachineCSE::ScopeType" title='(anonymous namespace)::MachineCSE::ScopeType' data-type='ScopedHTType::ScopeTy' data-ref="(anonymousnamespace)::MachineCSE::ScopeType">ScopeType</a>*&gt;::<a class="typedef" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{llvm::MachineBasicBlock*,llvm::ScopedHashTableScope{llvm::MachineInstr*,unsignedint,llvm::MachineInstrExpressionTrai3707169" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;llvm::MachineBasicBlock *, llvm::ScopedHashTableScope&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, llvm::RecyclingAllocator&lt;llvm::BumpPtrAllocatorImpl&lt;llvm::MallocAllocator, 4096, 4096&gt;, llvm::ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt;, 32, 8&gt; &gt; *, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, llvm::ScopedHashTableScope&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, llvm::RecyclingAllocator&lt;llvm::BumpPtrAllocatorImpl&lt;llvm::MallocAllocator, 4096, 4096&gt;, llvm::ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt;, 32, 8&gt; &gt; *&gt; &gt;, llvm::MachineBasicBlock *, llvm::ScopedHashTableScope&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, llvm::RecyclingAllocator&lt;llvm::BumpPtrAllocatorImpl&lt;llvm::MallocAllocator, 4096, 4096&gt;, llvm::ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt;, 32, 8&gt; &gt; *, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, llvm::ScopedHashTableScope&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, llvm::RecyclingAllocator&lt;llvm::BumpPtrAllocatorImpl&lt;llvm::MallocAllocator, 4096, 4096&gt;, llvm::ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt;, 32, 8&gt; &gt; *&gt; &gt;::iterator' data-type='DenseMapIterator&lt;llvm::MachineBasicBlock *, llvm::ScopedHashTableScope&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, llvm::RecyclingAllocator&lt;llvm::BumpPtrAllocatorImpl&lt;llvm::MallocAllocator, 4096, 4096&gt;, llvm::ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt;, 32, 8&gt; &gt; *, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, llvm::ScopedHashTableScope&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, llvm::RecyclingAllocator&lt;llvm::BumpPtrAllocatorImpl&lt;llvm::MallocAllocator, 4096, 4096&gt;, llvm::ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt;, 32, 8&gt; &gt; *&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{llvm::MachineBasicBlock*,llvm::ScopedHashTableScope{llvm::MachineInstr*,unsignedint,llvm::MachineInstrExpressionTrai3707169">iterator</a> <dfn class="local col1 decl" id="131SI" title='SI' data-type='DenseMap&lt;MachineBasicBlock *, ScopeType *&gt;::iterator' data-ref="131SI">SI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::ScopeMap" title='(anonymous namespace)::MachineCSE::ScopeMap' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::ScopeMap">ScopeMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col0 ref" href="#130MBB" title='MBB' data-ref="130MBB">MBB</a>);</td></tr>
<tr><th id="496">496</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SI != ScopeMap.end()) ? void (0) : __assert_fail (&quot;SI != ScopeMap.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineCSE.cpp&quot;, 496, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#131SI" title='SI' data-ref="131SI">SI</a> <a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::MachineCSE::ScopeMap" title='(anonymous namespace)::MachineCSE::ScopeMap' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::ScopeMap">ScopeMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>());</td></tr>
<tr><th id="497">497</th><td>  <b>delete</b> <a class="local col1 ref" href="#131SI" title='SI' data-ref="131SI">SI</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineBasicBlock *, llvm::ScopedHashTableScope&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, llvm::RecyclingAllocator&lt;llvm::BumpPtrAllocatorImpl&lt;llvm::MallocAllocator, 4096, 4096&gt;, llvm::ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt;, 32, 8&gt; &gt; *&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="498">498</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineCSE::ScopeMap" title='(anonymous namespace)::MachineCSE::ScopeMap' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::ScopeMap">ScopeMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE" title='llvm::DenseMapBase::erase' data-ref="_ZN4llvm12DenseMapBase5eraseENS_16DenseMapIteratorIT0_T1_T2_T3_Lb0EEE">erase</a>(<a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#1178" title='llvm::DenseMapIterator&lt;llvm::MachineBasicBlock *, llvm::ScopedHashTableScope&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, llvm::RecyclingAllocator&lt;llvm::BumpPtrAllocatorImpl&lt;llvm::MallocAllocator, 4096, 4096&gt;, llvm::ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt;, 32, 8&gt; &gt; *, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt;, llvm::detail::DenseMapPair&lt;llvm::MachineBasicBlock *, llvm::ScopedHashTableScope&lt;llvm::MachineInstr *, unsigned int, llvm::MachineInstrExpressionTrait, llvm::RecyclingAllocator&lt;llvm::BumpPtrAllocatorImpl&lt;llvm::MallocAllocator, 4096, 4096&gt;, llvm::ScopedHashTableVal&lt;llvm::MachineInstr *, unsigned int&gt;, 32, 8&gt; &gt; *&gt;, false&gt;::DenseMapIterator' data-ref="_ZN4llvm16DenseMapIteratorIPNS_17MachineBasicBlockEPNS_20ScopedHashTableScopeIPNS_12MachineInstrEjNS_27MachineInstrExpressionTraitENS_18RecyclingAlloc1918048"></a><a class="local col1 ref" href="#131SI" title='SI' data-ref="131SI">SI</a>);</td></tr>
<tr><th id="499">499</th><td>}</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockCSEEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::ProcessBlockCSE' data-type='bool (anonymous namespace)::MachineCSE::ProcessBlockCSE(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockCSEEPN4llvm17MachineBasicBlockE">ProcessBlockCSE</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="132MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="132MBB">MBB</dfn>) {</td></tr>
<tr><th id="502">502</th><td>  <em>bool</em> <dfn class="local col3 decl" id="133Changed" title='Changed' data-type='bool' data-ref="133Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="134CSEPairs" title='CSEPairs' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 8&gt;' data-ref="134CSEPairs">CSEPairs</dfn>;</td></tr>
<tr><th id="505">505</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="135ImplicitDefsToUpdate" title='ImplicitDefsToUpdate' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="135ImplicitDefsToUpdate">ImplicitDefsToUpdate</dfn>;</td></tr>
<tr><th id="506">506</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="136ImplicitDefs" title='ImplicitDefs' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="136ImplicitDefs">ImplicitDefs</dfn>;</td></tr>
<tr><th id="507">507</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="137I" title='I' data-type='MachineBasicBlock::iterator' data-ref="137I">I</dfn> = <a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col8 decl" id="138E" title='E' data-type='MachineBasicBlock::iterator' data-ref="138E">E</dfn> = <a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col7 ref" href="#137I" title='I' data-ref="137I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#138E" title='E' data-ref="138E">E</a>; ) {</td></tr>
<tr><th id="508">508</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="139MI" title='MI' data-type='llvm::MachineInstr *' data-ref="139MI">MI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col7 ref" href="#137I" title='I' data-ref="137I">I</a>;</td></tr>
<tr><th id="509">509</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#137I" title='I' data-ref="137I">I</a>;</td></tr>
<tr><th id="510">510</th><td></td></tr>
<tr><th id="511">511</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE14isCSECandidateEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineCSE::isCSECandidate' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE14isCSECandidateEPN4llvm12MachineInstrE">isCSECandidate</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>))</td></tr>
<tr><th id="512">512</th><td>      <b>continue</b>;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>    <em>bool</em> <dfn class="local col0 decl" id="140FoundCSE" title='FoundCSE' data-type='bool' data-ref="140FoundCSE">FoundCSE</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::VNT" title='(anonymous namespace)::MachineCSE::VNT' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::VNT">VNT</a>.<a class="ref" href="../../include/llvm/ADT/ScopedHashTable.h.html#_ZNK4llvm15ScopedHashTable5countERKT_" title='llvm::ScopedHashTable::count' data-ref="_ZNK4llvm15ScopedHashTable5countERKT_">count</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>);</td></tr>
<tr><th id="515">515</th><td>    <b>if</b> (!<a class="local col0 ref" href="#140FoundCSE" title='FoundCSE' data-ref="140FoundCSE">FoundCSE</a>) {</td></tr>
<tr><th id="516">516</th><td>      <i>// Using trivial copy propagation to find more CSE opportunities.</i></td></tr>
<tr><th id="517">517</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE29PerformTrivialCopyPropagationEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::PerformTrivialCopyPropagation' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE29PerformTrivialCopyPropagationEPN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">PerformTrivialCopyPropagation</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>, <a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB">MBB</a>)) {</td></tr>
<tr><th id="518">518</th><td>        <a class="local col3 ref" href="#133Changed" title='Changed' data-ref="133Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>        <i>// After coalescing MI itself may become a copy.</i></td></tr>
<tr><th id="521">521</th><td>        <b>if</b> (<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="522">522</th><td>          <b>continue</b>;</td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td>        <i>// Try again to see if CSE is possible.</i></td></tr>
<tr><th id="525">525</th><td>        <a class="local col0 ref" href="#140FoundCSE" title='FoundCSE' data-ref="140FoundCSE">FoundCSE</a> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::VNT" title='(anonymous namespace)::MachineCSE::VNT' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::VNT">VNT</a>.<a class="ref" href="../../include/llvm/ADT/ScopedHashTable.h.html#_ZNK4llvm15ScopedHashTable5countERKT_" title='llvm::ScopedHashTable::count' data-ref="_ZNK4llvm15ScopedHashTable5countERKT_">count</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>);</td></tr>
<tr><th id="526">526</th><td>      }</td></tr>
<tr><th id="527">527</th><td>    }</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>    <i>// Commute commutable instructions.</i></td></tr>
<tr><th id="530">530</th><td>    <em>bool</em> <dfn class="local col1 decl" id="141Commuted" title='Commuted' data-type='bool' data-ref="141Commuted">Commuted</dfn> = <b>false</b>;</td></tr>
<tr><th id="531">531</th><td>    <b>if</b> (!<a class="local col0 ref" href="#140FoundCSE" title='FoundCSE' data-ref="140FoundCSE">FoundCSE</a> &amp;&amp; <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>()) {</td></tr>
<tr><th id="532">532</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="142NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="142NewMI"><a class="local col2 ref" href="#142NewMI" title='NewMI' data-ref="142NewMI">NewMI</a></dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::TII" title='(anonymous namespace)::MachineCSE::TII' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</a>(<span class='refarg'>*<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a></span>)) {</td></tr>
<tr><th id="533">533</th><td>        <a class="local col1 ref" href="#141Commuted" title='Commuted' data-ref="141Commuted">Commuted</a> = <b>true</b>;</td></tr>
<tr><th id="534">534</th><td>        <a class="local col0 ref" href="#140FoundCSE" title='FoundCSE' data-ref="140FoundCSE">FoundCSE</a> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::VNT" title='(anonymous namespace)::MachineCSE::VNT' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::VNT">VNT</a>.<a class="ref" href="../../include/llvm/ADT/ScopedHashTable.h.html#_ZNK4llvm15ScopedHashTable5countERKT_" title='llvm::ScopedHashTable::count' data-ref="_ZNK4llvm15ScopedHashTable5countERKT_">count</a>(<a class="local col2 ref" href="#142NewMI" title='NewMI' data-ref="142NewMI">NewMI</a>);</td></tr>
<tr><th id="535">535</th><td>        <b>if</b> (<a class="local col2 ref" href="#142NewMI" title='NewMI' data-ref="142NewMI">NewMI</a> != <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>) {</td></tr>
<tr><th id="536">536</th><td>          <i>// New instruction. It doesn't need to be kept.</i></td></tr>
<tr><th id="537">537</th><td>          <a class="local col2 ref" href="#142NewMI" title='NewMI' data-ref="142NewMI">NewMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="538">538</th><td>          <a class="local col3 ref" href="#133Changed" title='Changed' data-ref="133Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="539">539</th><td>        } <b>else</b> <b>if</b> (!<a class="local col0 ref" href="#140FoundCSE" title='FoundCSE' data-ref="140FoundCSE">FoundCSE</a>)</td></tr>
<tr><th id="540">540</th><td>          <i>// MI was changed but it didn't help, commute it back!</i></td></tr>
<tr><th id="541">541</th><td>          (<em>void</em>)<a class="tu member" href="#(anonymousnamespace)::MachineCSE::TII" title='(anonymous namespace)::MachineCSE::TII' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</a>(<span class='refarg'>*<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a></span>);</td></tr>
<tr><th id="542">542</th><td>      }</td></tr>
<tr><th id="543">543</th><td>    }</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>    <i>// If the instruction defines physical registers and the values *may* be</i></td></tr>
<tr><th id="546">546</th><td><i>    // used, then it's not safe to replace it with a common subexpression.</i></td></tr>
<tr><th id="547">547</th><td><i>    // It's also not safe if the instruction uses physical registers.</i></td></tr>
<tr><th id="548">548</th><td>    <em>bool</em> <dfn class="local col3 decl" id="143CrossMBBPhysDef" title='CrossMBBPhysDef' data-type='bool' data-ref="143CrossMBBPhysDef">CrossMBBPhysDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="549">549</th><td>    <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col4 decl" id="144PhysRefs" title='PhysRefs' data-type='SmallSet&lt;unsigned int, 8&gt;' data-ref="144PhysRefs">PhysRefs</dfn>;</td></tr>
<tr><th id="550">550</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::MachineCSE::PhysDefVector" title='(anonymous namespace)::MachineCSE::PhysDefVector' data-type='SmallVector&lt;std::pair&lt;unsigned int, unsigned int&gt;, 2&gt;' data-ref="(anonymousnamespace)::MachineCSE::PhysDefVector">PhysDefVector</a> <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="145PhysDefs" title='PhysDefs' data-type='PhysDefVector' data-ref="145PhysDefs">PhysDefs</dfn>;</td></tr>
<tr><th id="551">551</th><td>    <em>bool</em> <dfn class="local col6 decl" id="146PhysUseDef" title='PhysUseDef' data-type='bool' data-ref="146PhysUseDef">PhysUseDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="552">552</th><td>    <b>if</b> (<a class="local col0 ref" href="#140FoundCSE" title='FoundCSE' data-ref="140FoundCSE">FoundCSE</a> &amp;&amp; <a class="tu member" href="#_ZNK12_GLOBAL__N_110MachineCSE21hasLivePhysRegDefUsesEPKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockERNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVec1518953" title='(anonymous namespace)::MachineCSE::hasLivePhysRegDefUses' data-use='c' data-ref="_ZNK12_GLOBAL__N_110MachineCSE21hasLivePhysRegDefUsesEPKN4llvm12MachineInstrEPKNS1_17MachineBasicBlockERNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVec1518953">hasLivePhysRegDefUses</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>, <a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB">MBB</a>, <span class='refarg'><a class="local col4 ref" href="#144PhysRefs" title='PhysRefs' data-ref="144PhysRefs">PhysRefs</a></span>,</td></tr>
<tr><th id="553">553</th><td>                                          <span class='refarg'><a class="local col5 ref" href="#145PhysDefs" title='PhysDefs' data-ref="145PhysDefs">PhysDefs</a></span>, <span class='refarg'><a class="local col6 ref" href="#146PhysUseDef" title='PhysUseDef' data-ref="146PhysUseDef">PhysUseDef</a></span>)) {</td></tr>
<tr><th id="554">554</th><td>      <a class="local col0 ref" href="#140FoundCSE" title='FoundCSE' data-ref="140FoundCSE">FoundCSE</a> = <b>false</b>;</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>      <i>// ... Unless the CS is local or is in the sole predecessor block</i></td></tr>
<tr><th id="557">557</th><td><i>      // and it also defines the physical register which is not clobbered</i></td></tr>
<tr><th id="558">558</th><td><i>      // in between and the physical register uses were not clobbered.</i></td></tr>
<tr><th id="559">559</th><td><i>      // This can never be the case if the instruction both uses and</i></td></tr>
<tr><th id="560">560</th><td><i>      // defines the same physical register, which was detected above.</i></td></tr>
<tr><th id="561">561</th><td>      <b>if</b> (!<a class="local col6 ref" href="#146PhysUseDef" title='PhysUseDef' data-ref="146PhysUseDef">PhysUseDef</a>) {</td></tr>
<tr><th id="562">562</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="147CSVN" title='CSVN' data-type='unsigned int' data-ref="147CSVN">CSVN</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::VNT" title='(anonymous namespace)::MachineCSE::VNT' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::VNT">VNT</a>.<a class="ref" href="../../include/llvm/ADT/ScopedHashTable.h.html#_ZNK4llvm15ScopedHashTable6lookupERKT_" title='llvm::ScopedHashTable::lookup' data-ref="_ZNK4llvm15ScopedHashTable6lookupERKT_">lookup</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>);</td></tr>
<tr><th id="563">563</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="148CSMI" title='CSMI' data-type='llvm::MachineInstr *' data-ref="148CSMI">CSMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::Exps" title='(anonymous namespace)::MachineCSE::Exps' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::Exps">Exps</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#147CSVN" title='CSVN' data-ref="147CSVN">CSVN</a>]</a>;</td></tr>
<tr><th id="564">564</th><td>        <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_110MachineCSE16PhysRegDefsReachEPN4llvm12MachineInstrES3_RNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVectorISt4pairIjjELj2EEERb" title='(anonymous namespace)::MachineCSE::PhysRegDefsReach' data-use='c' data-ref="_ZNK12_GLOBAL__N_110MachineCSE16PhysRegDefsReachEPN4llvm12MachineInstrES3_RNS1_8SmallSetIjLj8ESt4lessIjEEERNS1_11SmallVectorISt4pairIjjELj2EEERb">PhysRegDefsReach</a>(<a class="local col8 ref" href="#148CSMI" title='CSMI' data-ref="148CSMI">CSMI</a>, <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#144PhysRefs" title='PhysRefs' data-ref="144PhysRefs">PhysRefs</a></span>, <span class='refarg'><a class="local col5 ref" href="#145PhysDefs" title='PhysDefs' data-ref="145PhysDefs">PhysDefs</a></span>, <span class='refarg'><a class="local col3 ref" href="#143CrossMBBPhysDef" title='CrossMBBPhysDef' data-ref="143CrossMBBPhysDef">CrossMBBPhysDef</a></span>))</td></tr>
<tr><th id="565">565</th><td>          <a class="local col0 ref" href="#140FoundCSE" title='FoundCSE' data-ref="140FoundCSE">FoundCSE</a> = <b>true</b>;</td></tr>
<tr><th id="566">566</th><td>      }</td></tr>
<tr><th id="567">567</th><td>    }</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td>    <b>if</b> (!<a class="local col0 ref" href="#140FoundCSE" title='FoundCSE' data-ref="140FoundCSE">FoundCSE</a>) {</td></tr>
<tr><th id="570">570</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineCSE::VNT" title='(anonymous namespace)::MachineCSE::VNT' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::VNT">VNT</a>.<a class="ref" href="../../include/llvm/ADT/ScopedHashTable.h.html#_ZN4llvm15ScopedHashTable6insertERKT_RKT0_" title='llvm::ScopedHashTable::insert' data-ref="_ZN4llvm15ScopedHashTable6insertERKT_RKT0_">insert</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>, <a class="tu member" href="#(anonymousnamespace)::MachineCSE::CurrVN" title='(anonymous namespace)::MachineCSE::CurrVN' data-use='w' data-ref="(anonymousnamespace)::MachineCSE::CurrVN">CurrVN</a>++);</td></tr>
<tr><th id="571">571</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineCSE::Exps" title='(anonymous namespace)::MachineCSE::Exps' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::Exps">Exps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>);</td></tr>
<tr><th id="572">572</th><td>      <b>continue</b>;</td></tr>
<tr><th id="573">573</th><td>    }</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>    <i>// Found a common subexpression, eliminate it.</i></td></tr>
<tr><th id="576">576</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="149CSVN" title='CSVN' data-type='unsigned int' data-ref="149CSVN">CSVN</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::VNT" title='(anonymous namespace)::MachineCSE::VNT' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::VNT">VNT</a>.<a class="ref" href="../../include/llvm/ADT/ScopedHashTable.h.html#_ZNK4llvm15ScopedHashTable6lookupERKT_" title='llvm::ScopedHashTable::lookup' data-ref="_ZNK4llvm15ScopedHashTable6lookupERKT_">lookup</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>);</td></tr>
<tr><th id="577">577</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="150CSMI" title='CSMI' data-type='llvm::MachineInstr *' data-ref="150CSMI">CSMI</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::Exps" title='(anonymous namespace)::MachineCSE::Exps' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::Exps">Exps</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#149CSVN" title='CSVN' data-ref="149CSVN">CSVN</a>]</a>;</td></tr>
<tr><th id="578">578</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-cse&quot;)) { dbgs() &lt;&lt; &quot;Examining: &quot; &lt;&lt; *MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Examining: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>);</td></tr>
<tr><th id="579">579</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-cse&quot;)) { dbgs() &lt;&lt; &quot;*** Found a common subexpression: &quot; &lt;&lt; *CSMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Found a common subexpression: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col0 ref" href="#150CSMI" title='CSMI' data-ref="150CSMI">CSMI</a>);</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>    <i>// Check if it's profitable to perform this CSE.</i></td></tr>
<tr><th id="582">582</th><td>    <em>bool</em> <dfn class="local col1 decl" id="151DoCSE" title='DoCSE' data-type='bool' data-ref="151DoCSE">DoCSE</dfn> = <b>true</b>;</td></tr>
<tr><th id="583">583</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="152NumDefs" title='NumDefs' data-type='unsigned int' data-ref="152NumDefs">NumDefs</dfn> = <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getNumDefsEv" title='llvm::MachineInstr::getNumDefs' data-ref="_ZNK4llvm12MachineInstr10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="153i" title='i' data-type='unsigned int' data-ref="153i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="154e" title='e' data-type='unsigned int' data-ref="154e">e</dfn> = <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#152NumDefs" title='NumDefs' data-ref="152NumDefs">NumDefs</a> &amp;&amp; <a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a> != <a class="local col4 ref" href="#154e" title='e' data-ref="154e">e</a>; ++<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>) {</td></tr>
<tr><th id="586">586</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="155MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="155MO">MO</dfn> = <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>);</td></tr>
<tr><th id="587">587</th><td>      <b>if</b> (!<a class="local col5 ref" href="#155MO" title='MO' data-ref="155MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#155MO" title='MO' data-ref="155MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="588">588</th><td>        <b>continue</b>;</td></tr>
<tr><th id="589">589</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="156OldReg" title='OldReg' data-type='unsigned int' data-ref="156OldReg">OldReg</dfn> = <a class="local col5 ref" href="#155MO" title='MO' data-ref="155MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="590">590</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="157NewReg" title='NewReg' data-type='unsigned int' data-ref="157NewReg">NewReg</dfn> = <a class="local col0 ref" href="#150CSMI" title='CSMI' data-ref="150CSMI">CSMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>      <i>// Go through implicit defs of CSMI and MI, if a def is not dead at MI,</i></td></tr>
<tr><th id="593">593</th><td><i>      // we should make sure it is not dead at CSMI.</i></td></tr>
<tr><th id="594">594</th><td>      <b>if</b> (<a class="local col5 ref" href="#155MO" title='MO' data-ref="155MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp; !<a class="local col5 ref" href="#155MO" title='MO' data-ref="155MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp; <a class="local col0 ref" href="#150CSMI" title='CSMI' data-ref="150CSMI">CSMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="595">595</th><td>        <a class="local col5 ref" href="#135ImplicitDefsToUpdate" title='ImplicitDefsToUpdate' data-ref="135ImplicitDefsToUpdate">ImplicitDefsToUpdate</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>);</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>      <i>// Keep track of implicit defs of CSMI and MI, to clear possibly</i></td></tr>
<tr><th id="598">598</th><td><i>      // made-redundant kill flags.</i></td></tr>
<tr><th id="599">599</th><td>      <b>if</b> (<a class="local col5 ref" href="#155MO" title='MO' data-ref="155MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>() &amp;&amp; !<a class="local col5 ref" href="#155MO" title='MO' data-ref="155MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp; <a class="local col6 ref" href="#156OldReg" title='OldReg' data-ref="156OldReg">OldReg</a> == <a class="local col7 ref" href="#157NewReg" title='NewReg' data-ref="157NewReg">NewReg</a>)</td></tr>
<tr><th id="600">600</th><td>        <a class="local col6 ref" href="#136ImplicitDefs" title='ImplicitDefs' data-ref="136ImplicitDefs">ImplicitDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col6 ref" href="#156OldReg" title='OldReg' data-ref="156OldReg">OldReg</a>);</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>      <b>if</b> (<a class="local col6 ref" href="#156OldReg" title='OldReg' data-ref="156OldReg">OldReg</a> == <a class="local col7 ref" href="#157NewReg" title='NewReg' data-ref="157NewReg">NewReg</a>) {</td></tr>
<tr><th id="603">603</th><td>        --<a class="local col2 ref" href="#152NumDefs" title='NumDefs' data-ref="152NumDefs">NumDefs</a>;</td></tr>
<tr><th id="604">604</th><td>        <b>continue</b>;</td></tr>
<tr><th id="605">605</th><td>      }</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(OldReg) &amp;&amp; TargetRegisterInfo::isVirtualRegister(NewReg) &amp;&amp; &quot;Do not CSE physical register defs!&quot;) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(OldReg) &amp;&amp; TargetRegisterInfo::isVirtualRegister(NewReg) &amp;&amp; \&quot;Do not CSE physical register defs!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineCSE.cpp&quot;, 609, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#156OldReg" title='OldReg' data-ref="156OldReg">OldReg</a>) &amp;&amp;</td></tr>
<tr><th id="608">608</th><td>             <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col7 ref" href="#157NewReg" title='NewReg' data-ref="157NewReg">NewReg</a>) &amp;&amp;</td></tr>
<tr><th id="609">609</th><td>             <q>"Do not CSE physical register defs!"</q>);</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEjjPN4llvm17MachineBasicBlockEPNS1_12MachineInstrE" title='(anonymous namespace)::MachineCSE::isProfitableToCSE' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEjjPN4llvm17MachineBasicBlockEPNS1_12MachineInstrE">isProfitableToCSE</a>(<a class="local col7 ref" href="#157NewReg" title='NewReg' data-ref="157NewReg">NewReg</a>, <a class="local col6 ref" href="#156OldReg" title='OldReg' data-ref="156OldReg">OldReg</a>, <a class="local col0 ref" href="#150CSMI" title='CSMI' data-ref="150CSMI">CSMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>)) {</td></tr>
<tr><th id="612">612</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-cse&quot;)) { dbgs() &lt;&lt; &quot;*** Not profitable, avoid CSE!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Not profitable, avoid CSE!\n"</q>);</td></tr>
<tr><th id="613">613</th><td>        <a class="local col1 ref" href="#151DoCSE" title='DoCSE' data-ref="151DoCSE">DoCSE</a> = <b>false</b>;</td></tr>
<tr><th id="614">614</th><td>        <b>break</b>;</td></tr>
<tr><th id="615">615</th><td>      }</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>      <i>// Don't perform CSE if the result of the new instruction cannot exist</i></td></tr>
<tr><th id="618">618</th><td><i>      // within the constraints (register class, bank, or low-level type) of</i></td></tr>
<tr><th id="619">619</th><td><i>      // the old instruction.</i></td></tr>
<tr><th id="620">620</th><td>      <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegAttrsEjjj" title='llvm::MachineRegisterInfo::constrainRegAttrs' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegAttrsEjjj">constrainRegAttrs</a>(<a class="local col7 ref" href="#157NewReg" title='NewReg' data-ref="157NewReg">NewReg</a>, <a class="local col6 ref" href="#156OldReg" title='OldReg' data-ref="156OldReg">OldReg</a>)) {</td></tr>
<tr><th id="621">621</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;machine-cse&quot;)) { dbgs() &lt;&lt; &quot;*** Not the same register constraints, avoid CSE!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="622">622</th><td>            <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"*** Not the same register constraints, avoid CSE!\n"</q>);</td></tr>
<tr><th id="623">623</th><td>        <a class="local col1 ref" href="#151DoCSE" title='DoCSE' data-ref="151DoCSE">DoCSE</a> = <b>false</b>;</td></tr>
<tr><th id="624">624</th><td>        <b>break</b>;</td></tr>
<tr><th id="625">625</th><td>      }</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>      <a class="local col4 ref" href="#134CSEPairs" title='CSEPairs' data-ref="134CSEPairs">CSEPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col6 ref" href="#156OldReg" title='OldReg' data-ref="156OldReg">OldReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#157NewReg" title='NewReg' data-ref="157NewReg">NewReg</a></span>));</td></tr>
<tr><th id="628">628</th><td>      --<a class="local col2 ref" href="#152NumDefs" title='NumDefs' data-ref="152NumDefs">NumDefs</a>;</td></tr>
<tr><th id="629">629</th><td>    }</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>    <i>// Actually perform the elimination.</i></td></tr>
<tr><th id="632">632</th><td>    <b>if</b> (<a class="local col1 ref" href="#151DoCSE" title='DoCSE' data-ref="151DoCSE">DoCSE</a>) {</td></tr>
<tr><th id="633">633</th><td>      <b>for</b> (<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col8 decl" id="158CSEPair" title='CSEPair' data-type='std::pair&lt;unsigned int, unsigned int&gt; &amp;' data-ref="158CSEPair">CSEPair</dfn> : <a class="local col4 ref" href="#134CSEPairs" title='CSEPairs' data-ref="134CSEPairs">CSEPairs</a>) {</td></tr>
<tr><th id="634">634</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="159OldReg" title='OldReg' data-type='unsigned int' data-ref="159OldReg">OldReg</dfn> = <a class="local col8 ref" href="#158CSEPair" title='CSEPair' data-ref="158CSEPair">CSEPair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="635">635</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="160NewReg" title='NewReg' data-type='unsigned int' data-ref="160NewReg">NewReg</dfn> = <a class="local col8 ref" href="#158CSEPair" title='CSEPair' data-ref="158CSEPair">CSEPair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="636">636</th><td>        <i>// OldReg may have been unused but is used now, clear the Dead flag</i></td></tr>
<tr><th id="637">637</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="161Def" title='Def' data-type='llvm::MachineInstr *' data-ref="161Def">Def</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj">getUniqueVRegDef</a>(<a class="local col0 ref" href="#160NewReg" title='NewReg' data-ref="160NewReg">NewReg</a>);</td></tr>
<tr><th id="638">638</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def != nullptr &amp;&amp; &quot;CSEd register has no unique definition?&quot;) ? void (0) : __assert_fail (&quot;Def != nullptr &amp;&amp; \&quot;CSEd register has no unique definition?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineCSE.cpp&quot;, 638, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#161Def" title='Def' data-ref="161Def">Def</a> != <b>nullptr</b> &amp;&amp; <q>"CSEd register has no unique definition?"</q>);</td></tr>
<tr><th id="639">639</th><td>        <a class="local col1 ref" href="#161Def" title='Def' data-ref="161Def">Def</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18clearRegisterDeadsEj" title='llvm::MachineInstr::clearRegisterDeads' data-ref="_ZN4llvm12MachineInstr18clearRegisterDeadsEj">clearRegisterDeads</a>(<a class="local col0 ref" href="#160NewReg" title='NewReg' data-ref="160NewReg">NewReg</a>);</td></tr>
<tr><th id="640">640</th><td>        <i>// Replace with NewReg and clear kill flags which may be wrong now.</i></td></tr>
<tr><th id="641">641</th><td>        <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithEjj">replaceRegWith</a>(<a class="local col9 ref" href="#159OldReg" title='OldReg' data-ref="159OldReg">OldReg</a>, <a class="local col0 ref" href="#160NewReg" title='NewReg' data-ref="160NewReg">NewReg</a>);</td></tr>
<tr><th id="642">642</th><td>        <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col0 ref" href="#160NewReg" title='NewReg' data-ref="160NewReg">NewReg</a>);</td></tr>
<tr><th id="643">643</th><td>      }</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>      <i>// Go through implicit defs of CSMI and MI, if a def is not dead at MI,</i></td></tr>
<tr><th id="646">646</th><td><i>      // we should make sure it is not dead at CSMI.</i></td></tr>
<tr><th id="647">647</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="162ImplicitDefToUpdate" title='ImplicitDefToUpdate' data-type='unsigned int' data-ref="162ImplicitDefToUpdate">ImplicitDefToUpdate</dfn> : <a class="local col5 ref" href="#135ImplicitDefsToUpdate" title='ImplicitDefsToUpdate' data-ref="135ImplicitDefsToUpdate">ImplicitDefsToUpdate</a>)</td></tr>
<tr><th id="648">648</th><td>        <a class="local col0 ref" href="#150CSMI" title='CSMI' data-ref="150CSMI">CSMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#162ImplicitDefToUpdate" title='ImplicitDefToUpdate' data-ref="162ImplicitDefToUpdate">ImplicitDefToUpdate</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="649">649</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col3 decl" id="163PhysDef" title='PhysDef' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="163PhysDef">PhysDef</dfn> : <a class="local col5 ref" href="#145PhysDefs" title='PhysDefs' data-ref="145PhysDefs">PhysDefs</a>)</td></tr>
<tr><th id="650">650</th><td>        <b>if</b> (!<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#163PhysDef" title='PhysDef' data-ref="163PhysDef">PhysDef</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="651">651</th><td>          <a class="local col0 ref" href="#150CSMI" title='CSMI' data-ref="150CSMI">CSMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#163PhysDef" title='PhysDef' data-ref="163PhysDef">PhysDef</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td>      <i>// Go through implicit defs of CSMI and MI, and clear the kill flags on</i></td></tr>
<tr><th id="654">654</th><td><i>      // their uses in all the instructions between CSMI and MI.</i></td></tr>
<tr><th id="655">655</th><td><i>      // We might have made some of the kill flags redundant, consider:</i></td></tr>
<tr><th id="656">656</th><td><i>      //   subs  ... implicit-def %nzcv    &lt;- CSMI</i></td></tr>
<tr><th id="657">657</th><td><i>      //   csinc ... implicit killed %nzcv &lt;- this kill flag isn't valid anymore</i></td></tr>
<tr><th id="658">658</th><td><i>      //   subs  ... implicit-def %nzcv    &lt;- MI, to be eliminated</i></td></tr>
<tr><th id="659">659</th><td><i>      //   csinc ... implicit killed %nzcv</i></td></tr>
<tr><th id="660">660</th><td><i>      // Since we eliminated MI, and reused a register imp-def'd by CSMI</i></td></tr>
<tr><th id="661">661</th><td><i>      // (here %nzcv), that register, if it was killed before MI, should have</i></td></tr>
<tr><th id="662">662</th><td><i>      // that kill flag removed, because it's lifetime was extended.</i></td></tr>
<tr><th id="663">663</th><td>      <b>if</b> (<a class="local col0 ref" href="#150CSMI" title='CSMI' data-ref="150CSMI">CSMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) {</td></tr>
<tr><th id="664">664</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="164II" title='II' data-type='MachineBasicBlock::iterator' data-ref="164II">II</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col0 ref" href="#150CSMI" title='CSMI' data-ref="150CSMI">CSMI</a>, <dfn class="local col5 decl" id="165IE" title='IE' data-type='MachineBasicBlock::iterator' data-ref="165IE">IE</dfn> = <a class="ref fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>; <a class="local col4 ref" href="#164II" title='II' data-ref="164II">II</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#165IE" title='IE' data-ref="165IE">IE</a>; <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#164II" title='II' data-ref="164II">II</a>)</td></tr>
<tr><th id="665">665</th><td>          <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="166ImplicitDef" title='ImplicitDef' data-type='unsigned int' data-ref="166ImplicitDef">ImplicitDef</dfn> : <a class="local col6 ref" href="#136ImplicitDefs" title='ImplicitDefs' data-ref="136ImplicitDefs">ImplicitDefs</a>)</td></tr>
<tr><th id="666">666</th><td>            <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="167MO" title='MO' data-type='llvm::MachineOperand *' data-ref="167MO"><a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO">MO</a></dfn> = <a class="local col4 ref" href="#164II" title='II' data-ref="164II">II</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterUseOperandEjbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</a>(</td></tr>
<tr><th id="667">667</th><td>                    <a class="local col6 ref" href="#166ImplicitDef" title='ImplicitDef' data-ref="166ImplicitDef">ImplicitDef</a>, <i>/*isKill=*/</i><b>true</b>, <a class="tu member" href="#(anonymousnamespace)::MachineCSE::TRI" title='(anonymous namespace)::MachineCSE::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::TRI">TRI</a>))</td></tr>
<tr><th id="668">668</th><td>              <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO">MO</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="669">669</th><td>      } <b>else</b> {</td></tr>
<tr><th id="670">670</th><td>        <i>// If the instructions aren't in the same BB, bail out and clear the</i></td></tr>
<tr><th id="671">671</th><td><i>        // kill flag on all uses of the imp-def'd register.</i></td></tr>
<tr><th id="672">672</th><td>        <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="168ImplicitDef" title='ImplicitDef' data-type='unsigned int' data-ref="168ImplicitDef">ImplicitDef</dfn> : <a class="local col6 ref" href="#136ImplicitDefs" title='ImplicitDefs' data-ref="136ImplicitDefs">ImplicitDefs</a>)</td></tr>
<tr><th id="673">673</th><td>          <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col8 ref" href="#168ImplicitDef" title='ImplicitDef' data-ref="168ImplicitDef">ImplicitDef</a>);</td></tr>
<tr><th id="674">674</th><td>      }</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>      <b>if</b> (<a class="local col3 ref" href="#143CrossMBBPhysDef" title='CrossMBBPhysDef' data-ref="143CrossMBBPhysDef">CrossMBBPhysDef</a>) {</td></tr>
<tr><th id="677">677</th><td>        <i>// Add physical register defs now coming in from a predecessor to MBB</i></td></tr>
<tr><th id="678">678</th><td><i>        // livein list.</i></td></tr>
<tr><th id="679">679</th><td>        <b>while</b> (!<a class="local col5 ref" href="#145PhysDefs" title='PhysDefs' data-ref="145PhysDefs">PhysDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="680">680</th><td>          <em>auto</em> <dfn class="local col9 decl" id="169LiveIn" title='LiveIn' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="169LiveIn">LiveIn</dfn> = <a class="local col5 ref" href="#145PhysDefs" title='PhysDefs' data-ref="145PhysDefs">PhysDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="681">681</th><td>          <b>if</b> (!<a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col9 ref" href="#169LiveIn" title='LiveIn' data-ref="169LiveIn">LiveIn</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>))</td></tr>
<tr><th id="682">682</th><td>            <a class="local col2 ref" href="#132MBB" title='MBB' data-ref="132MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInEtNS_11LaneBitmaskE">addLiveIn</a>(<a class="local col9 ref" href="#169LiveIn" title='LiveIn' data-ref="169LiveIn">LiveIn</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>);</td></tr>
<tr><th id="683">683</th><td>        }</td></tr>
<tr><th id="684">684</th><td>        <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#57" title='NumCrossBBCSEs' data-ref="NumCrossBBCSEs">NumCrossBBCSEs</a>;</td></tr>
<tr><th id="685">685</th><td>      }</td></tr>
<tr><th id="686">686</th><td></td></tr>
<tr><th id="687">687</th><td>      <a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="688">688</th><td>      <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#52" title='NumCSEs' data-ref="NumCSEs">NumCSEs</a>;</td></tr>
<tr><th id="689">689</th><td>      <b>if</b> (!<a class="local col4 ref" href="#144PhysRefs" title='PhysRefs' data-ref="144PhysRefs">PhysRefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5emptyEv" title='llvm::SmallSet::empty' data-ref="_ZNK4llvm8SmallSet5emptyEv">empty</a>())</td></tr>
<tr><th id="690">690</th><td>        <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#55" title='NumPhysCSEs' data-ref="NumPhysCSEs">NumPhysCSEs</a>;</td></tr>
<tr><th id="691">691</th><td>      <b>if</b> (<a class="local col1 ref" href="#141Commuted" title='Commuted' data-ref="141Commuted">Commuted</a>)</td></tr>
<tr><th id="692">692</th><td>        <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#59" title='NumCommutes' data-ref="NumCommutes">NumCommutes</a>;</td></tr>
<tr><th id="693">693</th><td>      <a class="local col3 ref" href="#133Changed" title='Changed' data-ref="133Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="694">694</th><td>    } <b>else</b> {</td></tr>
<tr><th id="695">695</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineCSE::VNT" title='(anonymous namespace)::MachineCSE::VNT' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::VNT">VNT</a>.<a class="ref" href="../../include/llvm/ADT/ScopedHashTable.h.html#_ZN4llvm15ScopedHashTable6insertERKT_RKT0_" title='llvm::ScopedHashTable::insert' data-ref="_ZN4llvm15ScopedHashTable6insertERKT_RKT0_">insert</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>, <a class="tu member" href="#(anonymousnamespace)::MachineCSE::CurrVN" title='(anonymous namespace)::MachineCSE::CurrVN' data-use='w' data-ref="(anonymousnamespace)::MachineCSE::CurrVN">CurrVN</a>++);</td></tr>
<tr><th id="696">696</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineCSE::Exps" title='(anonymous namespace)::MachineCSE::Exps' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::Exps">Exps</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#139MI" title='MI' data-ref="139MI">MI</a>);</td></tr>
<tr><th id="697">697</th><td>    }</td></tr>
<tr><th id="698">698</th><td>    <a class="local col4 ref" href="#134CSEPairs" title='CSEPairs' data-ref="134CSEPairs">CSEPairs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="699">699</th><td>    <a class="local col5 ref" href="#135ImplicitDefsToUpdate" title='ImplicitDefsToUpdate' data-ref="135ImplicitDefsToUpdate">ImplicitDefsToUpdate</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="700">700</th><td>    <a class="local col6 ref" href="#136ImplicitDefs" title='ImplicitDefs' data-ref="136ImplicitDefs">ImplicitDefs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="701">701</th><td>  }</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <b>return</b> <a class="local col3 ref" href="#133Changed" title='Changed' data-ref="133Changed">Changed</a>;</td></tr>
<tr><th id="704">704</th><td>}</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110MachineCSE15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_6deta2089164">/// ExitScopeIfDone - Destroy scope for the MBB that corresponds to the given</i></td></tr>
<tr><th id="707">707</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110MachineCSE15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_6deta2089164">/// dominator tree node if its a leaf or all of its children are done. Walk</i></td></tr>
<tr><th id="708">708</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_110MachineCSE15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_6deta2089164">/// up the dominator tree to destroy ancestors which are now done.</i></td></tr>
<tr><th id="709">709</th><td><em>void</em></td></tr>
<tr><th id="710">710</th><td><a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_6deta2089164" title='(anonymous namespace)::MachineCSE::ExitScopeIfDone' data-type='void (anonymous namespace)::MachineCSE::ExitScopeIfDone(MachineDomTreeNode * Node, DenseMap&lt;MachineDomTreeNode *, unsigned int&gt; &amp; OpenChildren)' data-ref="_ZN12_GLOBAL__N_110MachineCSE15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_6deta2089164">ExitScopeIfDone</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col0 decl" id="170Node" title='Node' data-type='MachineDomTreeNode *' data-ref="170Node">Node</dfn>,</td></tr>
<tr><th id="711">711</th><td>                        <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*, <em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="171OpenChildren" title='OpenChildren' data-type='DenseMap&lt;MachineDomTreeNode *, unsigned int&gt; &amp;' data-ref="171OpenChildren">OpenChildren</dfn>) {</td></tr>
<tr><th id="712">712</th><td>  <b>if</b> (<a class="local col1 ref" href="#171OpenChildren" title='OpenChildren' data-ref="171OpenChildren">OpenChildren</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#170Node" title='Node' data-ref="170Node">Node</a>]</a>)</td></tr>
<tr><th id="713">713</th><td>    <b>return</b>;</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <i>// Pop scope.</i></td></tr>
<tr><th id="716">716</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE9ExitScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::ExitScope' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE9ExitScopeEPN4llvm17MachineBasicBlockE">ExitScope</a>(<a class="local col0 ref" href="#170Node" title='Node' data-ref="170Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>());</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td>  <i>// Now traverse upwards to pop ancestors whose offsprings are all done.</i></td></tr>
<tr><th id="719">719</th><td>  <b>while</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col2 decl" id="172Parent" title='Parent' data-type='MachineDomTreeNode *' data-ref="172Parent"><a class="local col2 ref" href="#172Parent" title='Parent' data-ref="172Parent">Parent</a></dfn> = <a class="local col0 ref" href="#170Node" title='Node' data-ref="170Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase7getIDomEv" title='llvm::DomTreeNodeBase::getIDom' data-ref="_ZNK4llvm15DomTreeNodeBase7getIDomEv">getIDom</a>()) {</td></tr>
<tr><th id="720">720</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="173Left" title='Left' data-type='unsigned int' data-ref="173Left">Left</dfn> = --<a class="local col1 ref" href="#171OpenChildren" title='OpenChildren' data-ref="171OpenChildren">OpenChildren</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col2 ref" href="#172Parent" title='Parent' data-ref="172Parent">Parent</a>]</a>;</td></tr>
<tr><th id="721">721</th><td>    <b>if</b> (<a class="local col3 ref" href="#173Left" title='Left' data-ref="173Left">Left</a> != <var>0</var>)</td></tr>
<tr><th id="722">722</th><td>      <b>break</b>;</td></tr>
<tr><th id="723">723</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE9ExitScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::ExitScope' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE9ExitScopeEPN4llvm17MachineBasicBlockE">ExitScope</a>(<a class="local col2 ref" href="#172Parent" title='Parent' data-ref="172Parent">Parent</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>());</td></tr>
<tr><th id="724">724</th><td>    <a class="local col0 ref" href="#170Node" title='Node' data-ref="170Node">Node</a> = <a class="local col2 ref" href="#172Parent" title='Parent' data-ref="172Parent">Parent</a>;</td></tr>
<tr><th id="725">725</th><td>  }</td></tr>
<tr><th id="726">726</th><td>}</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE10PerformCSEEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::MachineCSE::PerformCSE' data-type='bool (anonymous namespace)::MachineCSE::PerformCSE(MachineDomTreeNode * Node)' data-ref="_ZN12_GLOBAL__N_110MachineCSE10PerformCSEEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">PerformCSE</dfn>(<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col4 decl" id="174Node" title='Node' data-type='MachineDomTreeNode *' data-ref="174Node">Node</dfn>) {</td></tr>
<tr><th id="729">729</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*, <var>32</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="175Scopes" title='Scopes' data-type='SmallVector&lt;MachineDomTreeNode *, 32&gt;' data-ref="175Scopes">Scopes</dfn>;</td></tr>
<tr><th id="730">730</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="176WorkList" title='WorkList' data-type='SmallVector&lt;MachineDomTreeNode *, 8&gt;' data-ref="176WorkList">WorkList</dfn>;</td></tr>
<tr><th id="731">731</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*, <em>unsigned</em>&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col7 decl" id="177OpenChildren" title='OpenChildren' data-type='DenseMap&lt;MachineDomTreeNode *, unsigned int&gt;' data-ref="177OpenChildren">OpenChildren</dfn>;</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineCSE::CurrVN" title='(anonymous namespace)::MachineCSE::CurrVN' data-use='w' data-ref="(anonymousnamespace)::MachineCSE::CurrVN">CurrVN</a> = <var>0</var>;</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>  <i>// Perform a DFS walk to determine the order of visit.</i></td></tr>
<tr><th id="736">736</th><td>  <a class="local col6 ref" href="#176WorkList" title='WorkList' data-ref="176WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#174Node" title='Node' data-ref="174Node">Node</a>);</td></tr>
<tr><th id="737">737</th><td>  <b>do</b> {</td></tr>
<tr><th id="738">738</th><td>    <a class="local col4 ref" href="#174Node" title='Node' data-ref="174Node">Node</a> = <a class="local col6 ref" href="#176WorkList" title='WorkList' data-ref="176WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="739">739</th><td>    <a class="local col5 ref" href="#175Scopes" title='Scopes' data-ref="175Scopes">Scopes</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#174Node" title='Node' data-ref="174Node">Node</a>);</td></tr>
<tr><th id="740">740</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a>*&gt; &amp;<dfn class="local col8 decl" id="178Children" title='Children' data-type='const std::vector&lt;MachineDomTreeNode *&gt; &amp;' data-ref="178Children">Children</dfn> = <a class="local col4 ref" href="#174Node" title='Node' data-ref="174Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase11getChildrenEv" title='llvm::DomTreeNodeBase::getChildren' data-ref="_ZNK4llvm15DomTreeNodeBase11getChildrenEv">getChildren</a>();</td></tr>
<tr><th id="741">741</th><td>    <a class="local col7 ref" href="#177OpenChildren" title='OpenChildren' data-ref="177OpenChildren">OpenChildren</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col4 ref" href="#174Node" title='Node' data-ref="174Node">Node</a>]</a> = <a class="local col8 ref" href="#178Children" title='Children' data-ref="178Children">Children</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="742">742</th><td>    <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col9 decl" id="179Child" title='Child' data-type='MachineDomTreeNode *' data-ref="179Child">Child</dfn> : <a class="local col8 ref" href="#178Children" title='Children' data-ref="178Children">Children</a>)</td></tr>
<tr><th id="743">743</th><td>      <a class="local col6 ref" href="#176WorkList" title='WorkList' data-ref="176WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#179Child" title='Child' data-ref="179Child">Child</a>);</td></tr>
<tr><th id="744">744</th><td>  } <b>while</b> (!<a class="local col6 ref" href="#176WorkList" title='WorkList' data-ref="176WorkList">WorkList</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <i>// Now perform CSE.</i></td></tr>
<tr><th id="747">747</th><td>  <em>bool</em> <dfn class="local col0 decl" id="180Changed" title='Changed' data-type='bool' data-ref="180Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="748">748</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col1 decl" id="181Node" title='Node' data-type='MachineDomTreeNode *' data-ref="181Node">Node</dfn> : <a class="local col5 ref" href="#175Scopes" title='Scopes' data-ref="175Scopes">Scopes</a>) {</td></tr>
<tr><th id="749">749</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="182MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="182MBB">MBB</dfn> = <a class="local col1 ref" href="#181Node" title='Node' data-ref="181Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="750">750</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE10EnterScopeEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::EnterScope' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE10EnterScopeEPN4llvm17MachineBasicBlockE">EnterScope</a>(<a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB">MBB</a>);</td></tr>
<tr><th id="751">751</th><td>    <a class="local col0 ref" href="#180Changed" title='Changed' data-ref="180Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockCSEEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::ProcessBlockCSE' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockCSEEPN4llvm17MachineBasicBlockE">ProcessBlockCSE</a>(<a class="local col2 ref" href="#182MBB" title='MBB' data-ref="182MBB">MBB</a>);</td></tr>
<tr><th id="752">752</th><td>    <i>// If it's a leaf node, it's done. Traverse upwards to pop ancestors.</i></td></tr>
<tr><th id="753">753</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_6deta2089164" title='(anonymous namespace)::MachineCSE::ExitScopeIfDone' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE15ExitScopeIfDoneEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEERNS1_8DenseMapIS5_jNS1_12DenseMapInfoIS5_EENS1_6deta2089164">ExitScopeIfDone</a>(<a class="local col1 ref" href="#181Node" title='Node' data-ref="181Node">Node</a>, <span class='refarg'><a class="local col7 ref" href="#177OpenChildren" title='OpenChildren' data-ref="177OpenChildren">OpenChildren</a></span>);</td></tr>
<tr><th id="754">754</th><td>  }</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td>  <b>return</b> <a class="local col0 ref" href="#180Changed" title='Changed' data-ref="180Changed">Changed</a>;</td></tr>
<tr><th id="757">757</th><td>}</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><i  data-doc="_ZN12_GLOBAL__N_110MachineCSE14isPRECandidateEPN4llvm12MachineInstrE">// We use stronger checks for PRE candidate rather than for CSE ones to embrace</i></td></tr>
<tr><th id="760">760</th><td><i  data-doc="_ZN12_GLOBAL__N_110MachineCSE14isPRECandidateEPN4llvm12MachineInstrE">// checks inside ProcessBlockCSE(), not only inside isCSECandidate(). This helps</i></td></tr>
<tr><th id="761">761</th><td><i  data-doc="_ZN12_GLOBAL__N_110MachineCSE14isPRECandidateEPN4llvm12MachineInstrE">// to exclude instrs created by PRE that won't be CSEed later.</i></td></tr>
<tr><th id="762">762</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE14isPRECandidateEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineCSE::isPRECandidate' data-type='bool (anonymous namespace)::MachineCSE::isPRECandidate(llvm::MachineInstr * MI)' data-ref="_ZN12_GLOBAL__N_110MachineCSE14isPRECandidateEPN4llvm12MachineInstrE">isPRECandidate</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="183MI" title='MI' data-type='llvm::MachineInstr *' data-ref="183MI">MI</dfn>) {</td></tr>
<tr><th id="763">763</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE14isCSECandidateEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineCSE::isCSECandidate' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE14isCSECandidateEPN4llvm12MachineInstrE">isCSECandidate</a>(<a class="local col3 ref" href="#183MI" title='MI' data-ref="183MI">MI</a>) ||</td></tr>
<tr><th id="764">764</th><td>      <a class="local col3 ref" href="#183MI" title='MI' data-ref="183MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isNotDuplicableENS0_9QueryTypeE" title='llvm::MachineInstr::isNotDuplicable' data-ref="_ZNK4llvm12MachineInstr15isNotDuplicableENS0_9QueryTypeE">isNotDuplicable</a>() ||</td></tr>
<tr><th id="765">765</th><td>      <a class="local col3 ref" href="#183MI" title='MI' data-ref="183MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() ||</td></tr>
<tr><th id="766">766</th><td>      <a class="local col3 ref" href="#183MI" title='MI' data-ref="183MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE" title='llvm::MachineInstr::isAsCheapAsAMove' data-ref="_ZNK4llvm12MachineInstr16isAsCheapAsAMoveENS0_9QueryTypeE">isAsCheapAsAMove</a>() ||</td></tr>
<tr><th id="767">767</th><td>      <a class="local col3 ref" href="#183MI" title='MI' data-ref="183MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getNumDefsEv" title='llvm::MachineInstr::getNumDefs' data-ref="_ZNK4llvm12MachineInstr10getNumDefsEv">getNumDefs</a>() != <var>1</var> ||</td></tr>
<tr><th id="768">768</th><td>      <a class="local col3 ref" href="#183MI" title='MI' data-ref="183MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getNumExplicitDefsEv" title='llvm::MachineInstr::getNumExplicitDefs' data-ref="_ZNK4llvm12MachineInstr18getNumExplicitDefsEv">getNumExplicitDefs</a>() != <var>1</var>)</td></tr>
<tr><th id="769">769</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="184def" title='def' data-type='llvm::MachineOperand' data-ref="184def">def</dfn> : <a class="local col3 ref" href="#183MI" title='MI' data-ref="183MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>())</td></tr>
<tr><th id="772">772</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineCSE::TRI" title='(anonymous namespace)::MachineCSE::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#184def" title='def' data-ref="184def">def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="773">773</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="185use" title='use' data-type='llvm::MachineOperand' data-ref="185use">use</dfn> : <a class="local col3 ref" href="#183MI" title='MI' data-ref="183MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv">uses</a>())</td></tr>
<tr><th id="776">776</th><td>    <b>if</b> (<a class="local col5 ref" href="#185use" title='use' data-ref="185use">use</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::MachineCSE::TRI" title='(anonymous namespace)::MachineCSE::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#185use" title='use' data-ref="185use">use</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="777">777</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="778">778</th><td></td></tr>
<tr><th id="779">779</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="780">780</th><td>}</td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockPREEPN4llvm20MachineDominatorTreeEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::ProcessBlockPRE' data-type='bool (anonymous namespace)::MachineCSE::ProcessBlockPRE(llvm::MachineDominatorTree * DT, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockPREEPN4llvm20MachineDominatorTreeEPNS1_17MachineBasicBlockE">ProcessBlockPRE</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col6 decl" id="186DT" title='DT' data-type='llvm::MachineDominatorTree *' data-ref="186DT">DT</dfn>,</td></tr>
<tr><th id="783">783</th><td>                                 <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="187MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="187MBB">MBB</dfn>) {</td></tr>
<tr><th id="784">784</th><td>  <em>bool</em> <dfn class="local col8 decl" id="188Changed" title='Changed' data-type='bool' data-ref="188Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="785">785</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="189I" title='I' data-type='MachineBasicBlock::iterator' data-ref="189I">I</dfn> = <a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col0 decl" id="190E" title='E' data-type='MachineBasicBlock::iterator' data-ref="190E">E</dfn> = <a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a> <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#190E" title='E' data-ref="190E">E</a>;) {</td></tr>
<tr><th id="786">786</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="191MI" title='MI' data-type='llvm::MachineInstr *' data-ref="191MI">MI</dfn> = &amp;<a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>;</td></tr>
<tr><th id="787">787</th><td>    <a class="ref" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col9 ref" href="#189I" title='I' data-ref="189I">I</a>;</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE14isPRECandidateEPN4llvm12MachineInstrE" title='(anonymous namespace)::MachineCSE::isPRECandidate' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE14isPRECandidateEPN4llvm12MachineInstrE">isPRECandidate</a>(<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>))</td></tr>
<tr><th id="790">790</th><td>      <b>continue</b>;</td></tr>
<tr><th id="791">791</th><td></td></tr>
<tr><th id="792">792</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::MachineCSE::PREMap" title='(anonymous namespace)::MachineCSE::PREMap' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::PREMap">PREMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>)) {</td></tr>
<tr><th id="793">793</th><td>      <a class="tu member" href="#(anonymousnamespace)::MachineCSE::PREMap" title='(anonymous namespace)::MachineCSE::PREMap' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::PREMap">PREMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>]</a> = <a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>;</td></tr>
<tr><th id="794">794</th><td>      <b>continue</b>;</td></tr>
<tr><th id="795">795</th><td>    }</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>    <em>auto</em> <dfn class="local col2 decl" id="192MBB1" title='MBB1' data-type='llvm::MachineBasicBlock *' data-ref="192MBB1">MBB1</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::PREMap" title='(anonymous namespace)::MachineCSE::PREMap' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::PREMap">PREMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>]</a>;</td></tr>
<tr><th id="798">798</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!DT-&gt;properlyDominates(MBB, MBB1) &amp;&amp; &quot;MBB cannot properly dominate MBB1 while DFS through dominators tree!&quot;) ? void (0) : __assert_fail (&quot;!DT-&gt;properlyDominates(MBB, MBB1) &amp;&amp; \&quot;MBB cannot properly dominate MBB1 while DFS through dominators tree!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineCSE.cpp&quot;, 800, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(</td></tr>
<tr><th id="799">799</th><td>        !<a class="local col6 ref" href="#186DT" title='DT' data-ref="186DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::properlyDominates' data-ref="_ZNK4llvm20MachineDominatorTree17properlyDominatesEPKNS_17MachineBasicBlockES3_">properlyDominates</a>(<a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>, <a class="local col2 ref" href="#192MBB1" title='MBB1' data-ref="192MBB1">MBB1</a>) &amp;&amp;</td></tr>
<tr><th id="800">800</th><td>        <q>"MBB cannot properly dominate MBB1 while DFS through dominators tree!"</q>);</td></tr>
<tr><th id="801">801</th><td>    <em>auto</em> <dfn class="local col3 decl" id="193CMBB" title='CMBB' data-type='llvm::MachineBasicBlock *' data-ref="193CMBB">CMBB</dfn> = <a class="local col6 ref" href="#186DT" title='DT' data-ref="186DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(<a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>, <a class="local col2 ref" href="#192MBB1" title='MBB1' data-ref="192MBB1">MBB1</a>);</td></tr>
<tr><th id="802">802</th><td>    <b>if</b> (!<a class="local col3 ref" href="#193CMBB" title='CMBB' data-ref="193CMBB">CMBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock18isLegalToHoistIntoEv" title='llvm::MachineBasicBlock::isLegalToHoistInto' data-ref="_ZNK4llvm17MachineBasicBlock18isLegalToHoistIntoEv">isLegalToHoistInto</a>())</td></tr>
<tr><th id="803">803</th><td>      <b>continue</b>;</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>    <i>// Two instrs are partial redundant if their basic blocks are reachable</i></td></tr>
<tr><th id="806">806</th><td><i>    // from one to another but one doesn't dominate another.</i></td></tr>
<tr><th id="807">807</th><td>    <b>if</b> (<a class="local col3 ref" href="#193CMBB" title='CMBB' data-ref="193CMBB">CMBB</a> != <a class="local col2 ref" href="#192MBB1" title='MBB1' data-ref="192MBB1">MBB1</a>) {</td></tr>
<tr><th id="808">808</th><td>      <em>auto</em> <dfn class="local col4 decl" id="194BB" title='BB' data-type='const llvm::BasicBlock *' data-ref="194BB">BB</dfn> = <a class="local col7 ref" href="#187MBB" title='MBB' data-ref="187MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>(), <dfn class="local col5 decl" id="195BB1" title='BB1' data-type='const llvm::BasicBlock *' data-ref="195BB1">BB1</dfn> = <a class="local col2 ref" href="#192MBB1" title='MBB1' data-ref="192MBB1">MBB1</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="809">809</th><td>      <b>if</b> (<a class="local col4 ref" href="#194BB" title='BB' data-ref="194BB">BB</a> != <b>nullptr</b> &amp;&amp; <a class="local col5 ref" href="#195BB1" title='BB1' data-ref="195BB1">BB1</a> != <b>nullptr</b> &amp;&amp;</td></tr>
<tr><th id="810">810</th><td>          (<a class="ref" href="../../include/llvm/Analysis/CFG.h.html#_ZN4llvm22isPotentiallyReachableEPKNS_10BasicBlockES2_PKNS_13DominatorTreeEPKNS_8LoopInfoE" title='llvm::isPotentiallyReachable' data-ref="_ZN4llvm22isPotentiallyReachableEPKNS_10BasicBlockES2_PKNS_13DominatorTreeEPKNS_8LoopInfoE">isPotentiallyReachable</a>(<a class="local col5 ref" href="#195BB1" title='BB1' data-ref="195BB1">BB1</a>, <a class="local col4 ref" href="#194BB" title='BB' data-ref="194BB">BB</a>) ||</td></tr>
<tr><th id="811">811</th><td>           <a class="ref" href="../../include/llvm/Analysis/CFG.h.html#_ZN4llvm22isPotentiallyReachableEPKNS_10BasicBlockES2_PKNS_13DominatorTreeEPKNS_8LoopInfoE" title='llvm::isPotentiallyReachable' data-ref="_ZN4llvm22isPotentiallyReachableEPKNS_10BasicBlockES2_PKNS_13DominatorTreeEPKNS_8LoopInfoE">isPotentiallyReachable</a>(<a class="local col4 ref" href="#194BB" title='BB' data-ref="194BB">BB</a>, <a class="local col5 ref" href="#195BB1" title='BB1' data-ref="195BB1">BB1</a>))) {</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;getOperand(0).isDef() &amp;&amp; &quot;First operand of instr with one explicit def must be this def&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;getOperand(0).isDef() &amp;&amp; \&quot;First operand of instr with one explicit def must be this def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/MachineCSE.cpp&quot;, 814, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp;</td></tr>
<tr><th id="814">814</th><td>               <q>"First operand of instr with one explicit def must be this def"</q>);</td></tr>
<tr><th id="815">815</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="196VReg" title='VReg' data-type='unsigned int' data-ref="196VReg">VReg</dfn> = <a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="816">816</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="197NewReg" title='NewReg' data-type='unsigned int' data-ref="197NewReg">NewReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterEjNS_9StringRefE" title='llvm::MachineRegisterInfo::cloneVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterEjNS_9StringRefE">cloneVirtualRegister</a>(<a class="local col6 ref" href="#196VReg" title='VReg' data-ref="196VReg">VReg</a>);</td></tr>
<tr><th id="817">817</th><td>        <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEjjPN4llvm17MachineBasicBlockEPNS1_12MachineInstrE" title='(anonymous namespace)::MachineCSE::isProfitableToCSE' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE17isProfitableToCSEEjjPN4llvm17MachineBasicBlockEPNS1_12MachineInstrE">isProfitableToCSE</a>(<a class="local col7 ref" href="#197NewReg" title='NewReg' data-ref="197NewReg">NewReg</a>, <a class="local col6 ref" href="#196VReg" title='VReg' data-ref="196VReg">VReg</a>, <a class="local col3 ref" href="#193CMBB" title='CMBB' data-ref="193CMBB">CMBB</a>, <a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>))</td></tr>
<tr><th id="818">818</th><td>          <b>continue</b>;</td></tr>
<tr><th id="819">819</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="198NewMI" title='NewMI' data-type='llvm::MachineInstr &amp;' data-ref="198NewMI">NewMI</dfn> =</td></tr>
<tr><th id="820">820</th><td>            <a class="tu member" href="#(anonymousnamespace)::MachineCSE::TII" title='(anonymous namespace)::MachineCSE::TII' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_" title='llvm::TargetInstrInfo::duplicate' data-ref="_ZNK4llvm15TargetInstrInfo9duplicateERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKS4_">duplicate</a>(<span class='refarg'>*<a class="local col3 ref" href="#193CMBB" title='CMBB' data-ref="193CMBB">CMBB</a></span>, <a class="local col3 ref" href="#193CMBB" title='CMBB' data-ref="193CMBB">CMBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>(), *<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>);</td></tr>
<tr><th id="821">821</th><td>        <a class="local col8 ref" href="#198NewMI" title='NewMI' data-ref="198NewMI">NewMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col7 ref" href="#197NewReg" title='NewReg' data-ref="197NewReg">NewReg</a>);</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>        <a class="tu member" href="#(anonymousnamespace)::MachineCSE::PREMap" title='(anonymous namespace)::MachineCSE::PREMap' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::PREMap">PREMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col1 ref" href="#191MI" title='MI' data-ref="191MI">MI</a>]</a> = <a class="local col3 ref" href="#193CMBB" title='CMBB' data-ref="193CMBB">CMBB</a>;</td></tr>
<tr><th id="824">824</th><td>        <a class="ref" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#53" title='NumPREs' data-ref="NumPREs">NumPREs</a>;</td></tr>
<tr><th id="825">825</th><td>        <a class="local col8 ref" href="#188Changed" title='Changed' data-ref="188Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="826">826</th><td>      }</td></tr>
<tr><th id="827">827</th><td>    }</td></tr>
<tr><th id="828">828</th><td>  }</td></tr>
<tr><th id="829">829</th><td>  <b>return</b> <a class="local col8 ref" href="#188Changed" title='Changed' data-ref="188Changed">Changed</a>;</td></tr>
<tr><th id="830">830</th><td>}</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td><i  data-doc="_ZN12_GLOBAL__N_110MachineCSE16PerformSimplePREEPN4llvm20MachineDominatorTreeE">// This simple PRE (partial redundancy elimination) pass doesn't actually</i></td></tr>
<tr><th id="833">833</th><td><i  data-doc="_ZN12_GLOBAL__N_110MachineCSE16PerformSimplePREEPN4llvm20MachineDominatorTreeE">// eliminate partial redundancy but transforms it to full redundancy,</i></td></tr>
<tr><th id="834">834</th><td><i  data-doc="_ZN12_GLOBAL__N_110MachineCSE16PerformSimplePREEPN4llvm20MachineDominatorTreeE">// anticipating that the next CSE step will eliminate this created redundancy.</i></td></tr>
<tr><th id="835">835</th><td><i  data-doc="_ZN12_GLOBAL__N_110MachineCSE16PerformSimplePREEPN4llvm20MachineDominatorTreeE">// If CSE doesn't eliminate this, than created instruction will remain dead</i></td></tr>
<tr><th id="836">836</th><td><i  data-doc="_ZN12_GLOBAL__N_110MachineCSE16PerformSimplePREEPN4llvm20MachineDominatorTreeE">// and eliminated later by Remove Dead Machine Instructions pass.</i></td></tr>
<tr><th id="837">837</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE16PerformSimplePREEPN4llvm20MachineDominatorTreeE" title='(anonymous namespace)::MachineCSE::PerformSimplePRE' data-type='bool (anonymous namespace)::MachineCSE::PerformSimplePRE(llvm::MachineDominatorTree * DT)' data-ref="_ZN12_GLOBAL__N_110MachineCSE16PerformSimplePREEPN4llvm20MachineDominatorTreeE">PerformSimplePRE</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col9 decl" id="199DT" title='DT' data-type='llvm::MachineDominatorTree *' data-ref="199DT">DT</dfn>) {</td></tr>
<tr><th id="838">838</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *, <var>32</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="200BBs" title='BBs' data-type='SmallVector&lt;MachineDomTreeNode *, 32&gt;' data-ref="200BBs">BBs</dfn>;</td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineCSE::PREMap" title='(anonymous namespace)::MachineCSE::PREMap' data-use='m' data-ref="(anonymousnamespace)::MachineCSE::PREMap">PREMap</a>.<a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="841">841</th><td>  <em>bool</em> <dfn class="local col1 decl" id="201Changed" title='Changed' data-type='bool' data-ref="201Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="842">842</th><td>  <a class="local col0 ref" href="#200BBs" title='BBs' data-ref="200BBs">BBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col9 ref" href="#199DT" title='DT' data-ref="199DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree11getRootNodeEv" title='llvm::MachineDominatorTree::getRootNode' data-ref="_ZNK4llvm20MachineDominatorTree11getRootNodeEv">getRootNode</a>());</td></tr>
<tr><th id="843">843</th><td>  <b>do</b> {</td></tr>
<tr><th id="844">844</th><td>    <em>auto</em> <dfn class="local col2 decl" id="202Node" title='Node' data-type='llvm::DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt; *' data-ref="202Node">Node</dfn> = <a class="local col0 ref" href="#200BBs" title='BBs' data-ref="200BBs">BBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="845">845</th><td>    <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *&gt; &amp;<dfn class="local col3 decl" id="203Children" title='Children' data-type='const std::vector&lt;MachineDomTreeNode *&gt; &amp;' data-ref="203Children">Children</dfn> = <a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase11getChildrenEv" title='llvm::DomTreeNodeBase::getChildren' data-ref="_ZNK4llvm15DomTreeNodeBase11getChildrenEv">getChildren</a>();</td></tr>
<tr><th id="846">846</th><td>    <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col4 decl" id="204Child" title='Child' data-type='MachineDomTreeNode *' data-ref="204Child">Child</dfn> : <a class="local col3 ref" href="#203Children" title='Children' data-ref="203Children">Children</a>)</td></tr>
<tr><th id="847">847</th><td>      <a class="local col0 ref" href="#200BBs" title='BBs' data-ref="200BBs">BBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#204Child" title='Child' data-ref="204Child">Child</a>);</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="205MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="205MBB">MBB</dfn> = <a class="local col2 ref" href="#202Node" title='Node' data-ref="202Node">Node</a>-&gt;<a class="ref" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="850">850</th><td>    <a class="local col1 ref" href="#201Changed" title='Changed' data-ref="201Changed">Changed</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockPREEPN4llvm20MachineDominatorTreeEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineCSE::ProcessBlockPRE' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockPREEPN4llvm20MachineDominatorTreeEPNS1_17MachineBasicBlockE">ProcessBlockPRE</a>(<a class="local col9 ref" href="#199DT" title='DT' data-ref="199DT">DT</a>, <a class="local col5 ref" href="#205MBB" title='MBB' data-ref="205MBB">MBB</a>);</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>  } <b>while</b> (!<a class="local col0 ref" href="#200BBs" title='BBs' data-ref="200BBs">BBs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>());</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>  <b>return</b> <a class="local col1 ref" href="#201Changed" title='Changed' data-ref="201Changed">Changed</a>;</td></tr>
<tr><th id="855">855</th><td>}</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineCSE" title='(anonymous namespace)::MachineCSE' data-ref="(anonymousnamespace)::MachineCSE">MachineCSE</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_110MachineCSE20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineCSE::runOnMachineFunction' data-type='bool (anonymous namespace)::MachineCSE::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_110MachineCSE20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="206MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="206MF">MF</dfn>) {</td></tr>
<tr><th id="858">858</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col6 ref" href="#206MF" title='MF' data-ref="206MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="859">859</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineCSE::TII" title='(anonymous namespace)::MachineCSE::TII' data-use='w' data-ref="(anonymousnamespace)::MachineCSE::TII">TII</a> = <a class="local col6 ref" href="#206MF" title='MF' data-ref="206MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="862">862</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineCSE::TRI" title='(anonymous namespace)::MachineCSE::TRI' data-use='w' data-ref="(anonymousnamespace)::MachineCSE::TRI">TRI</a> = <a class="local col6 ref" href="#206MF" title='MF' data-ref="206MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="863">863</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineCSE::MRI" title='(anonymous namespace)::MachineCSE::MRI' data-use='w' data-ref="(anonymousnamespace)::MachineCSE::MRI">MRI</a> = &amp;<a class="local col6 ref" href="#206MF" title='MF' data-ref="206MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="864">864</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineCSE::AA" title='(anonymous namespace)::MachineCSE::AA' data-use='w' data-ref="(anonymousnamespace)::MachineCSE::AA">AA</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="865">865</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineCSE::DT" title='(anonymous namespace)::MachineCSE::DT' data-use='w' data-ref="(anonymousnamespace)::MachineCSE::DT">DT</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="866">866</th><td>  <a class="tu member" href="#(anonymousnamespace)::MachineCSE::LookAheadLimit" title='(anonymous namespace)::MachineCSE::LookAheadLimit' data-use='w' data-ref="(anonymousnamespace)::MachineCSE::LookAheadLimit">LookAheadLimit</a> = <a class="tu member" href="#(anonymousnamespace)::MachineCSE::TII" title='(anonymous namespace)::MachineCSE::TII' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo27getMachineCSELookAheadLimitEv" title='llvm::TargetInstrInfo::getMachineCSELookAheadLimit' data-ref="_ZNK4llvm15TargetInstrInfo27getMachineCSELookAheadLimitEv">getMachineCSELookAheadLimit</a>();</td></tr>
<tr><th id="867">867</th><td>  <em>bool</em> <dfn class="local col7 decl" id="207ChangedPRE" title='ChangedPRE' data-type='bool' data-ref="207ChangedPRE">ChangedPRE</dfn>, <dfn class="local col8 decl" id="208ChangedCSE" title='ChangedCSE' data-type='bool' data-ref="208ChangedCSE">ChangedCSE</dfn>;</td></tr>
<tr><th id="868">868</th><td>  <a class="local col7 ref" href="#207ChangedPRE" title='ChangedPRE' data-ref="207ChangedPRE">ChangedPRE</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE16PerformSimplePREEPN4llvm20MachineDominatorTreeE" title='(anonymous namespace)::MachineCSE::PerformSimplePRE' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE16PerformSimplePREEPN4llvm20MachineDominatorTreeE">PerformSimplePRE</a>(<a class="tu member" href="#(anonymousnamespace)::MachineCSE::DT" title='(anonymous namespace)::MachineCSE::DT' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::DT">DT</a>);</td></tr>
<tr><th id="869">869</th><td>  <a class="local col8 ref" href="#208ChangedCSE" title='ChangedCSE' data-ref="208ChangedCSE">ChangedCSE</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_110MachineCSE10PerformCSEEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE" title='(anonymous namespace)::MachineCSE::PerformCSE' data-use='c' data-ref="_ZN12_GLOBAL__N_110MachineCSE10PerformCSEEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEE">PerformCSE</a>(<a class="tu member" href="#(anonymousnamespace)::MachineCSE::DT" title='(anonymous namespace)::MachineCSE::DT' data-use='r' data-ref="(anonymousnamespace)::MachineCSE::DT">DT</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree11getRootNodeEv" title='llvm::MachineDominatorTree::getRootNode' data-ref="_ZNK4llvm20MachineDominatorTree11getRootNodeEv">getRootNode</a>());</td></tr>
<tr><th id="870">870</th><td>  <b>return</b> <a class="local col7 ref" href="#207ChangedPRE" title='ChangedPRE' data-ref="207ChangedPRE">ChangedPRE</a> || <a class="local col8 ref" href="#208ChangedCSE" title='ChangedCSE' data-ref="208ChangedCSE">ChangedCSE</a>;</td></tr>
<tr><th id="871">871</th><td>}</td></tr>
<tr><th id="872">872</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
