// Seed: 1379667908
module module_0;
  bit [1 : -1] id_1 = id_1, id_2 = (id_2), id_3 = 1;
  always forever id_1 <= ~id_2;
  initial @(posedge id_2) id_1 = -1'h0;
endmodule : SymbolIdentifier
program module_1 (
    id_1,
    id_2[1 :-1],
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input logic [7:0] id_2;
  output tri0 id_1;
  assign id_7 = id_6;
  wor id_12 = -1;
  assign id_1 = -1;
  logic id_13;
  ;
endprogram
