<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1179' type='unsigned int llvm::PSetIterator::operator*() const'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='60' u='c' c='_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='74' u='c' c='_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='75' u='c' c='_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='148' u='c' c='_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='149' u='c' c='_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='150' u='c' c='_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='150' u='c' c='_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='662' u='c' c='_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='669' u='c' c='_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='670' u='c' c='_ZN4llvm12PressureDiff17addPressureChangeEjbPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1759' u='c' c='_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1769' u='c' c='_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1920' u='c' c='_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1922' u='c' c='_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_'/>
