
*** Running vivado
    with args -log top_v2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_v2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_v2.tcl -notrace
Command: synth_design -top top_v2 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 410.324 ; gain = 96.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_v2' [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/sources_1/new/top_v2.v:1]
	Parameter RESET_FILTER_MAX bound to: 1048575 - type: integer 
	Parameter STARTUP_DELAY_CYCLES bound to: 255 - type: integer 
	Parameter LED_HOLD_TICKS bound to: 27'b001011111010111100001000000 
	Parameter EXPECTED_PAYLOAD bound to: 48'b000000001000110000000000011110000000000001100100 
	Parameter USE_IRQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nrf24l01_rx_controller' [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/sources_1/new/nrf24l01_rx_controller.v:1]
	Parameter USE_IRQ bound to: 0 - type: integer 
	Parameter RX_POLL_INTERVAL bound to: 24'b101111101011110000100000 
	Parameter PIPE0_ADDRESS bound to: 40'b1110011111100111111001111110011111100111 
	Parameter RF_CHANNEL bound to: 8'b01001100 
	Parameter RF_SETUP_VALUE bound to: 8'b00100110 
	Parameter PAYLOAD_BYTES bound to: 6 - type: integer 
	Parameter INITIAL_DELAY_COUNT bound to: 625000 - type: integer 
	Parameter POWERUP_DELAY_COUNT bound to: 625000 - type: integer 
	Parameter CMD_R_REGISTER bound to: 8'b00000000 
	Parameter CMD_W_REGISTER bound to: 8'b00100000 
	Parameter CMD_R_RX_PAYLOAD bound to: 8'b01100001 
	Parameter CMD_FLUSH_TX bound to: 8'b11100001 
	Parameter CMD_FLUSH_RX bound to: 8'b11100010 
	Parameter CMD_NOP bound to: 8'b11111111 
	Parameter CMD_ACTIVATE bound to: 8'b01010000 
	Parameter REG_CONFIG bound to: 8'b00000000 
	Parameter REG_EN_AA bound to: 8'b00000001 
	Parameter REG_EN_RXADDR bound to: 8'b00000010 
	Parameter REG_SETUP_AW bound to: 8'b00000011 
	Parameter REG_SETUP_RETR bound to: 8'b00000100 
	Parameter REG_RF_CH bound to: 8'b00000101 
	Parameter REG_RF_SETUP bound to: 8'b00000110 
	Parameter REG_STATUS bound to: 8'b00000111 
	Parameter REG_RX_ADDR_P0 bound to: 8'b00001010 
	Parameter REG_RX_PW_P0 bound to: 8'b00010001 
	Parameter REG_FIFO_STATUS bound to: 8'b00010111 
	Parameter REG_DYNPD bound to: 8'b00011100 
	Parameter REG_FEATURE bound to: 8'b00011101 
	Parameter VAL_CONFIG_BASE bound to: 8'b00001100 
	Parameter VAL_CONFIG_PWRUP bound to: 8'b00001110 
	Parameter VAL_CONFIG_RX bound to: 8'b00001111 
	Parameter VAL_STATUS_CLEAR bound to: 8'b01110000 
	Parameter VAL_STATUS_RX_DR bound to: 8'b01000000 
	Parameter VAL_EN_AA_NONE bound to: 8'b00000000 
	Parameter VAL_EN_RXADDR_P0 bound to: 8'b00000001 
	Parameter VAL_SETUP_AW_5B bound to: 8'b00000011 
	Parameter VAL_SETUP_RETR bound to: 8'b01011111 
	Parameter STATE_IDLE bound to: 6'b000000 
	Parameter STATE_INIT_DELAY bound to: 6'b000001 
	Parameter STATE_WRITE_CONFIG0_CMD bound to: 6'b000010 
	Parameter STATE_WRITE_CONFIG0_DATA bound to: 6'b000011 
	Parameter STATE_WRITE_SETUP_RETR_CMD bound to: 6'b000100 
	Parameter STATE_WRITE_SETUP_RETR_DATA bound to: 6'b000101 
	Parameter STATE_WRITE_RF_SETUP_CMD bound to: 6'b000110 
	Parameter STATE_WRITE_RF_SETUP_DATA bound to: 6'b000111 
	Parameter STATE_TOGGLE_FEATURES_CMD bound to: 6'b001000 
	Parameter STATE_TOGGLE_FEATURES_DATA bound to: 6'b001001 
	Parameter STATE_WRITE_FEATURE_CMD bound to: 6'b001010 
	Parameter STATE_WRITE_FEATURE_DATA bound to: 6'b001011 
	Parameter STATE_WRITE_DYNPD_CMD bound to: 6'b001100 
	Parameter STATE_WRITE_DYNPD_DATA bound to: 6'b001101 
	Parameter STATE_WRITE_EN_AA_CMD bound to: 6'b001110 
	Parameter STATE_WRITE_EN_AA_DATA bound to: 6'b001111 
	Parameter STATE_WRITE_EN_RXADDR_CMD bound to: 6'b010000 
	Parameter STATE_WRITE_EN_RXADDR_DATA bound to: 6'b010001 
	Parameter STATE_WRITE_SETUP_AW_CMD bound to: 6'b010010 
	Parameter STATE_WRITE_SETUP_AW_DATA bound to: 6'b010011 
	Parameter STATE_WRITE_RF_CH_CMD bound to: 6'b010100 
	Parameter STATE_WRITE_RF_CH_DATA bound to: 6'b010101 
	Parameter STATE_WRITE_RX_PW_CMD bound to: 6'b010110 
	Parameter STATE_WRITE_RX_PW_DATA bound to: 6'b010111 
	Parameter STATE_WRITE_RX_ADDR_CMD bound to: 6'b011000 
	Parameter STATE_WRITE_RX_ADDR_BYTE bound to: 6'b011001 
	Parameter STATE_WRITE_STATUS_CMD bound to: 6'b011010 
	Parameter STATE_WRITE_STATUS_DATA bound to: 6'b011011 
	Parameter STATE_FLUSH_RX_CMD bound to: 6'b011100 
	Parameter STATE_FLUSH_TX_CMD bound to: 6'b011101 
	Parameter STATE_WRITE_CONFIG_PWR_CMD bound to: 6'b011110 
	Parameter STATE_WRITE_CONFIG_PWR_DATA bound to: 6'b011111 
	Parameter STATE_POWERUP_DELAY bound to: 6'b100000 
	Parameter STATE_WRITE_CONFIG_RX_CMD bound to: 6'b100001 
	Parameter STATE_WRITE_CONFIG_RX_DATA bound to: 6'b100010 
	Parameter STATE_WRITE_STATUS_RX_CMD bound to: 6'b100011 
	Parameter STATE_WRITE_STATUS_RX_DATA bound to: 6'b100100 
	Parameter STATE_READY bound to: 6'b100101 
	Parameter STATE_POLL_FIFO_CMD bound to: 6'b100110 
	Parameter STATE_POLL_FIFO_DATA bound to: 6'b100111 
	Parameter STATE_READ_PAYLOAD_CMD bound to: 6'b101000 
	Parameter STATE_READ_PAYLOAD_BYTE bound to: 6'b101001 
	Parameter STATE_CLEAR_IRQ_CMD bound to: 6'b101010 
	Parameter STATE_CLEAR_IRQ_DATA bound to: 6'b101011 
	Parameter STATE_RAISE_CSN bound to: 6'b111111 
INFO: [Synth 8-6157] synthesizing module 'spi_master' [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/sources_1/new/spi_master.v:1]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_TRANSFER bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (1#1) [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/sources_1/new/spi_master.v:1]
WARNING: [Synth 8-6014] Unused sequential element fifo_status_reg_reg was removed.  [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/sources_1/new/nrf24l01_rx_controller.v:151]
INFO: [Synth 8-6155] done synthesizing module 'nrf24l01_rx_controller' (2#1) [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/sources_1/new/nrf24l01_rx_controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_v2' (3#1) [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/sources_1/new/top_v2.v:1]
WARNING: [Synth 8-3331] design nrf24l01_rx_controller has unconnected port nrf_irq
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 464.836 ; gain = 151.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 464.836 ; gain = 151.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 464.836 ; gain = 151.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'pwm_motor_a'. [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor_dir[0]'. [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor_dir[1]'. [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_motor_b'. [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor_dir[2]'. [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor_dir[3]'. [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.srcs/constrs_1/imports/resource/Arty-Z7-20-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_v2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_v2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 823.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 823.730 ; gain = 510.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 823.730 ; gain = 510.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 823.730 ; gain = 510.324
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_shift" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_div_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_byte_index" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "payload_byte_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "start_rx_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "led0_latched" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led1_latched" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led1_latched" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                               00
          STATE_TRANSFER |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 823.730 ; gain = 510.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  46 Input     24 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  46 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  46 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  46 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
	   3 Input      1 Bit        Muxes := 1     
	  46 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	  47 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module nrf24l01_rx_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	  46 Input     24 Bit        Muxes := 1     
	  46 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  46 Input      6 Bit        Muxes := 2     
	  46 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	  46 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	  47 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "led0_latched" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led1_latched" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led1_latched" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "start_rx_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top_v2 has unconnected port nrf_irq
INFO: [Synth 8-3886] merging instance 'nrf_controller/delay_counter_reg[23]' (FDCE) to 'nrf_controller/delay_counter_reg[20]'
INFO: [Synth 8-3886] merging instance 'nrf_controller/delay_counter_reg[24]' (FDCE) to 'nrf_controller/delay_counter_reg[20]'
INFO: [Synth 8-3886] merging instance 'nrf_controller/delay_counter_reg[22]' (FDCE) to 'nrf_controller/delay_counter_reg[20]'
INFO: [Synth 8-3886] merging instance 'nrf_controller/delay_counter_reg[20]' (FDCE) to 'nrf_controller/delay_counter_reg[21]'
INFO: [Synth 8-3886] merging instance 'nrf_controller/delay_counter_reg[21]' (FDCE) to 'nrf_controller/delay_counter_reg[25]'
INFO: [Synth 8-3886] merging instance 'nrf_controller/delay_counter_reg[26]' (FDCE) to 'nrf_controller/delay_counter_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nrf_controller/delay_counter_reg[25] )
WARNING: [Synth 8-3332] Sequential element (nrf_controller/delay_counter_reg[25]) is unused and will be removed from module top_v2.
WARNING: [Synth 8-3332] Sequential element (nrf_controller/spi_master_inst/tx_shift_reg[7]) is unused and will be removed from module top_v2.
WARNING: [Synth 8-3332] Sequential element (nrf_controller/spi_master_inst/rx_shift_reg[7]) is unused and will be removed from module top_v2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 823.730 ; gain = 510.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 828.281 ; gain = 514.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 848.426 ; gain = 535.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 854.508 ; gain = 541.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 854.508 ; gain = 541.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 854.508 ; gain = 541.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 854.508 ; gain = 541.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 854.508 ; gain = 541.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 854.508 ; gain = 541.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 854.508 ; gain = 541.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    38|
|3     |LUT1   |    33|
|4     |LUT2   |   107|
|5     |LUT3   |    52|
|6     |LUT4   |   147|
|7     |LUT5   |    36|
|8     |LUT6   |    89|
|9     |MUXF7  |     1|
|10    |FDCE   |   232|
|11    |FDPE   |     1|
|12    |FDRE   |    21|
|13    |IBUF   |     3|
|14    |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------------+------+
|      |Instance            |Module                 |Cells |
+------+--------------------+-----------------------+------+
|1     |top                 |                       |   770|
|2     |  nrf_controller    |nrf24l01_rx_controller |   594|
|3     |    spi_master_inst |spi_master             |   173|
+------+--------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 854.508 ; gain = 541.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 854.508 ; gain = 182.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 854.508 ; gain = 541.102
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 12 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 854.508 ; gain = 554.168
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Git_wp/Gesture_Control_Robot/GestureReceiverCode/arty-z7-gesture-receiver/arty-z7-gesture-receiver.runs/synth_1/top_v2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_v2_utilization_synth.rpt -pb top_v2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 854.508 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 09:14:37 2025...
