WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1250619 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1250619 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 2760244 heartbeat IPC: 3.623 cumulative IPC: 3.312 (Simulation time: 00 hr 02 min 22 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 1509626 cumulative IPC: 3.312 (Simulation time: 00 hr 02 min 22 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 1509626 cumulative IPC: 3.312 (Simulation time: 00 hr 02 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/hmmer_7B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.312 instructions: 5000001 cycles: 1509626
CPU 0 Branch Prediction Accuracy: 99.78% MPKI: 0.081 Average ROB Occupancy at Mispredict: 288
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.081
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      30586 HIT:      15199 MISS:      15387
LLC LOAD         ACCESS:        990 HIT:        887 MISS:        103
LLC RFO          ACCESS:      15360 HIT:         76 MISS:      15284
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      14235 HIT:      14235 MISS:          0
LLC TRANSLATION  ACCESS:          1 HIT:          1 MISS:          0
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 608.4 cycles
cpu0_DTLB TOTAL        ACCESS:    1215637 HIT:    1213081 MISS:       2556
cpu0_DTLB LOAD         ACCESS:    1215637 HIT:    1213081 MISS:       2556
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 18.83 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1729302 HIT:    1023351 MISS:     705951
cpu0_L1D LOAD         ACCESS:     955430 HIT:     940350 MISS:      15080
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     773631 HIT:      82971 MISS:     690660
cpu0_L1D TRANSLATION  ACCESS:        241 HIT:         30 MISS:        211
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 8.971 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      42483 HIT:      26130 MISS:      16353
cpu0_L2C LOAD         ACCESS:      11794 HIT:      10804 MISS:        990
cpu0_L2C RFO          ACCESS:      15369 HIT:          9 MISS:      15360
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      15109 HIT:      15107 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:        211 HIT:        210 MISS:          1
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 593.4 cycles
cpu0_STLB TOTAL        ACCESS:       1029 HIT:        788 MISS:        241
cpu0_STLB LOAD         ACCESS:       1029 HIT:        788 MISS:        241
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 216.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13226
  ROW_BUFFER_MISS:       2157
 AVG DBUS CONGESTED CYCLE: 3.959
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        195
  FULL:        941
