`timescale 1ps / 1ps
module module_0 (
    output id_1,
    output [id_1 : id_1] id_2,
    output logic id_3,
    output id_4,
    input id_5,
    input logic [id_3 : id_5] id_6,
    input id_7,
    input logic id_8,
    output [id_7 : id_1] id_9,
    input logic id_10,
    inout id_11,
    output [id_11 : id_5] id_12,
    input logic [id_3 : id_11[id_10]] id_13,
    output logic id_14,
    input [id_9 : id_8] id_15,
    input logic [id_11 : id_7] id_16,
    output logic [id_10 : id_4] id_17
);
  assign id_4 = id_11;
  id_18 id_19 (
      .id_8(id_1 & id_10),
      .id_3(id_3)
  );
  id_20 id_21 (
      .id_12(id_7),
      .id_13(id_12),
      .id_14(id_19)
  );
endmodule
