;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD @120, 9
	ADD 210, 62
	SUB -7, <-120
	SPL 400, <-22
	SUB #12, @200
	SPL 400, @-22
	SPL -210, 30
	ADD @815, 0
	SPL 400, @-22
	SUB 5, @422
	SUB 12, @10
	SPL 400, @-22
	SUB @121, 103
	SUB @121, 103
	ADD @120, 9
	DJN -1, @-20
	SUB 12, 10
	SPL @12, #200
	SUB -100, -14
	ADD @120, 9
	SUB 12, @10
	SUB -209, <-120
	SUB -209, <-120
	SUB @121, 103
	SUB <0, @-2
	SUB <0, @2
	ADD @815, 0
	SPL @92, #200
	ADD @120, 9
	SPL 5, #422
	SUB 5, @422
	MOV -1, <-20
	SUB 12, 10
	SPL 0, <-22
	SUB @121, 103
	SUB @121, 106
	ADD 510, 30
	SUB @121, 106
	SPL 0, <-22
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
