# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/Div_2.vhd" \
"../../../../project_1.srcs/sources_1/new/div_4.vhd" \
"../../../../project_1.srcs/sources_1/new/div_8.vhd" \
"../../../../project_1.srcs/sources_1/imports/sources_1/new/RGB_to_Y.vhd" \
"../../../../project_1.srcs/sources_1/new/reg_1bit.vhd" \
"../../../../project_1.srcs/sources_1/new/reg_8bits.vhd" \
"../../../../project_1.srcs/sources_1/new/abs_8bits_signed.vhd" \
"../../../../project_1.srcs/sources_1/new/div_16.vhd" \
"../../../../project_1.srcs/sources_1/new/declench_retard.vhd" \
"../../../../project_1.srcs/sources_1/new/mux_2bits.vhd" \
"../../../../project_1.srcs/sources_1/new/Seuillage.vhd" \
"../../../../project_1.srcs/sources_1/new/reg_Nbits.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/sim/HDMI_bd.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/SyncBase.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/EEPROM_8b.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/TWI_SlaveCtl.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/GlitchFilter.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/SyncAsync.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/DVI_Constants.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/SyncAsyncReset.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/PhaseAlign.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/InputSERDES.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/ChannelBond.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/ResyncToBUFG.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/TMDS_Decoder.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/TMDS_Clocking.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/0387/src/dvi2rgb.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_dvi2rgb_0_1/sim/HDMI_bd_dvi2rgb_0_1.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/20df/src/ClockGen.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/20df/src/OutputSERDES.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/20df/src/TMDS_Encoder.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/ipshared/20df/src/rgb2dvi.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_rgb2dvi_0_1/sim/HDMI_bd_rgb2dvi_0_1.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_RGB_to_Y_0_0/sim/HDMI_bd_RGB_to_Y_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_reg_8bits_0_5/sim/HDMI_bd_reg_8bits_0_5.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_reg_8bits_1_0/sim/HDMI_bd_reg_8bits_1_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_reg_8bits_2_0/sim/HDMI_bd_reg_8bits_2_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_3/sim/HDMI_bd_c_addsub_0_3.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_abs_8bits_signed_0_0/sim/HDMI_bd_abs_8bits_signed_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_div_16_0_0/sim/HDMI_bd_div_16_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_0/sim/HDMI_bd_mult_gen_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_2/sim/HDMI_bd_mult_gen_0_2.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_mult_gen_0_3/sim/HDMI_bd_mult_gen_0_3.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_0/sim/HDMI_bd_c_addsub_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_1/sim/HDMI_bd_c_addsub_0_1.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_c_addsub_0_2/sim/HDMI_bd_c_addsub_0_2.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_c_addsub_2_0/sim/HDMI_bd_c_addsub_2_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_declench_retard_0_0/sim/HDMI_bd_declench_retard_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_mux_2bits_0_0/sim/HDMI_bd_mux_2bits_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_Seuillage_0_3/sim/HDMI_bd_Seuillage_0_3.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_0/sim/HDMI_bd_reg_Nbits_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_1/sim/HDMI_bd_reg_Nbits_0_1.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_2/sim/HDMI_bd_reg_Nbits_0_2.vhd" \
"../../../../project_1.ip_user_files/bd/HDMI_bd/ip/HDMI_bd_reg_Nbits_0_3/sim/HDMI_bd_reg_Nbits_0_3.vhd" \
"../../../../project_1.srcs/sources_1/bd/HDMI_bd/hdl/HDMI_bd_wrapper.vhd" \

# Do not sort compile order
nosort
