Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Tue Jan 17 00:00:28 2017
| Host         : GILAMONSTER running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              12 |            6 |
| No           | Yes                   | No                     |              16 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------+----------------------------------------------+------------------+----------------+
|            Clock Signal           |        Enable Signal       |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------------------------+----------------------------+----------------------------------------------+------------------+----------------+
|  system_i/clk_wiz_0/inst/clk_out1 |                            | system_i/vga_color_test_0/U0/rgb[23]_i_1_n_0 |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1 |                            | system_i/vga_color_test_0/U0/rgb[7]_i_1_n_0  |                2 |              5 |
|  system_i/clk_wiz_0/inst/clk_out1 |                            | system_i/vga_color_test_0/U0/rgb[15]_i_1_n_0 |                2 |              6 |
|  system_i/clk_wiz_0/inst/clk_out1 | system_i/vga_sync_0/U0/sel | system_i/inverter_0/x_not                    |                3 |             10 |
|  system_i/clk_wiz_0/inst/clk_out1 |                            | system_i/inverter_0/x_not                    |                6 |             12 |
+-----------------------------------+----------------------------+----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     2 |
| 6      |                     1 |
| 10     |                     1 |
| 12     |                     1 |
+--------+-----------------------+


