Drill report for /home/dolbeau/MAC/IIsiFPGA/IIsi-to-ztex/IIsi-to-ztex.kicad_pcb
Created on Sat May 27 15:22:27 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'IIsi-to-ztex-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.30mm  0.012"  (115 holes)
    T2  0.40mm  0.016"  (108 holes)
    T3  0.90mm  0.035"  (14 holes)
    T4  1.00mm  0.039"  (12 holes)
    T5  1.07mm  0.042"  (120 holes)
    T6  1.14mm  0.045"  (128 holes)
    T7  1.30mm  0.051"  (4 holes)
    T8  2.20mm  0.087"  (1 hole)
    T9  2.89mm  0.114"  (2 holes)
    T10  5.00mm  0.197"  (2 holes)

    Total plated holes count 506


Drill file 'IIsi-to-ztex-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  0.80mm  0.031"  (2 holes)

    Total unplated holes count 2
