// Seed: 74079745
module module_0;
  assign id_1 = -1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_2 = 1;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    input  tri  id_4,
    output wor  id_5
);
  localparam id_7 = -1;
  wand id_8 = -1'd0;
  wire id_9;
  xor primCall (id_5, id_7, id_8, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_7 = id_7;
  wire id_10;
  assign id_7 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = ~~~id_2;
  assign module_0.id_2 = 0;
  localparam id_5 = 1'd0;
endmodule
