/* Generated by Yosys 0.44 (git sha1 80ba43d26, g++ 14.2.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -O3) */

(* hdlname = "uart_test" *)
(* dynports =  1  *)
(* top =  1  *)
(* src = "src/modules/serial_com.sv:4.1-140.10" *)
module uart_test(clk, rst, uart_rx, uart_tx);
  (* src = "src/modules/serial_com.sv:5.31-5.34" *)
  input clk;
  wire clk;
  (* src = "src/modules/serial_com.sv:6.31-6.34" *)
  input rst;
  wire rst;
  wire rst_IBUF_I_O;
  (* src = "src/modules/serial_com.sv:23.34-23.47" *)
  wire rx_data_ready;
  (* src = "src/modules/serial_com.sv:97.28-97.37" *)
  wire [183:0] send_data;
  (* src = "src/modules/serial_com.sv:25.34-25.39" *)
  wire [3:0] state;
  (* src = "src/modules/serial_com.sv:16.34-16.41" *)
  wire [7:0] tx_data;
  wire tx_data_DFFCE_Q_CE;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] tx_data_DFFCE_Q_CE_LUT3_F_I0;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/serial_com.sv:0.0-0.0|src/modules/serial_com.sv:42.2-83.9|/usr/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_1_D;
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1;
  wire tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F;
  (* src = "src/modules/serial_com.sv:31.1-84.4" *)
  wire [7:0] tx_data_DFFCE_Q_D;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_1_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_1_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_3_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_3_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_4_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_4_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT5_O_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT6_O_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT6_O_I1;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire tx_data_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1;
  (* src = "src/modules/serial_com.sv:7.31-7.38" *)
  input uart_rx;
  wire uart_rx;
  (* hdlname = "uart_rx_inst clk" *)
  (* src = "src/modules/uart_rx.sv:7.31-7.34" *)
  wire \uart_rx_inst.clk ;
  (* hdlname = "uart_rx_inst next_state" *)
  (* src = "src/modules/uart_rx.sv:24.34-24.44" *)
  wire [2:0] \uart_rx_inst.next_state ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.next_state_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.next_state_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.next_state_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.next_state_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "uart_rx_inst rx_bits" *)
  (* src = "src/modules/uart_rx.sv:28.34-28.41" *)
  wire [7:0] \uart_rx_inst.rx_bits ;
  wire \uart_rx_inst.rx_bits_DFFCE_Q_CE ;
  (* hdlname = "uart_rx_inst rx_d0" *)
  (* src = "src/modules/uart_rx.sv:25.34-25.39" *)
  wire \uart_rx_inst.rx_d0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_DFFC_D_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [2:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:116.15-116.29|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:116.15-116.29|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:116.15-116.29|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM ;
  wire [2:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM_LUT4_I3_F ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:0.0-0.0|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:0.0-0.0|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_CIN_ALU_COUT_CIN ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:0.0-0.0|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:0.0-0.0|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_COUT_ALU_CIN_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM ;
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0 ;
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_2_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_I1 ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [5:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [2:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q ;
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q ;
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_1_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_2_CIN ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_2_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_2_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM ;
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* src = "src/modules/serial_com.sv:31.1-84.4" *)
  wire [31:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_10_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_10_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_11_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_11_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_12_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_12_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_13_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_13_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_14_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_14_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_15_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_15_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_16_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_16_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_17_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_17_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_18_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_18_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_19_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_19_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_1_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_1_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_20_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_20_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_21_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_21_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_22_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_22_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_23_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_23_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_24_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_24_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_25_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_25_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_26_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_26_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_27_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_27_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_28_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_28_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_29_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_29_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_2_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_2_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_3_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_3_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_4_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_4_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_5_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_5_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_6_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_6_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_7_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_7_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_8_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_8_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_CIN_ALU_COUT_CIN ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1_ALU_SUM_COUT ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [2:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [2:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ;
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  (* unused_bits = "0" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [7:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  wire [15:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.9-169.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:169.13-169.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_d0_LUT2_I1_F_MUX2_LUT5_O_I1 ;
  (* hdlname = "uart_rx_inst rx_data_ready" *)
  (* src = "src/modules/uart_rx.sv:11.31-11.44" *)
  wire \uart_rx_inst.rx_data_ready ;
  (* hdlname = "uart_rx_inst rx_pin" *)
  (* src = "src/modules/uart_rx.sv:12.31-12.37" *)
  wire \uart_rx_inst.rx_pin ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [2:0] \uart_rx_inst.rx_pin_LUT3_I0_2_I2 ;
  wire [7:0] \uart_rx_inst.rx_pin_LUT3_I0_F ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [2:0] \uart_rx_inst.rx_pin_LUT3_I0_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_pin_LUT4_I0_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_rx_inst.rx_pin_LUT4_I0_2_I3 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_rx_inst.rx_pin_LUT4_I0_F ;
  (* src = "src/modules/serial_com.sv:8.31-8.38" *)
  output uart_tx;
  wire uart_tx;
  (* hdlname = "uart_tx_inst clk" *)
  (* src = "src/modules/uart_tx.sv:7.31-7.34" *)
  wire \uart_tx_inst.clk ;
  (* hdlname = "uart_tx_inst next_state" *)
  (* src = "src/modules/uart_tx.sv:22.34-22.44" *)
  wire [2:0] \uart_tx_inst.next_state ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q ;
  wire \uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_CE ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_CE_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_CE_MUX2_LUT5_O_I1 ;
  (* src = "src/modules/serial_com.sv:31.1-84.4" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_O ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_CIN ;
  (* unused_bits = "0" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_O ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O ;
  wire [15:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_S0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_4_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_4_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  (* unused_bits = "0" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.9-163.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [6:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:163.13-163.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_MUX2_LUT5_O_1_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_MUX2_LUT5_O_1_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_MUX2_LUT5_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 ;
  wire \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_CE ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:157.9-157.11" *)
  wire \uart_tx_inst.next_state_MUX2_LUT6_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:157.13-157.15" *)
  wire \uart_tx_inst.next_state_MUX2_LUT6_O_I1 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ;
  (* hdlname = "uart_tx_inst tx_data" *)
  (* src = "src/modules/uart_tx.sv:9.31-9.38" *)
  wire [7:0] \uart_tx_inst.tx_data ;
  (* hdlname = "uart_tx_inst tx_pin" *)
  (* src = "src/modules/uart_tx.sv:12.31-12.37" *)
  wire \uart_tx_inst.tx_pin ;
  (* hdlname = "uart_tx_inst tx_reg" *)
  (* src = "src/modules/uart_tx.sv:26.34-26.40" *)
  wire \uart_tx_inst.tx_reg ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:0.0-0.0|src/modules/uart_tx.sv:121.3-130.10|/usr/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire \uart_tx_inst.tx_reg_DFFP_Q_D ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.9-151.11" *)
  wire \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_I0 ;
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:151.13-151.15" *)
  wire \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [4:0] \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 ;
  wire \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [2:0] \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_DFFCE_CE_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 ;
  wire [2:0] \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:98.15-98.29|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0_ALU_SUM_CIN ;
  (* unused_bits = "0" *)
  wire \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0_ALU_SUM_CIN_ALU_COUT_SUM ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:98.15-98.29|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  wire \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [1:0] \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:98.15-98.29|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5|/usr/bin/../share/yosys/gowin/cells_sim.v:886.25-886.29" *)
  (* unused_bits = "0" *)
  wire \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0_ALU_SUM_COUT ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:0.0-0.0|src/modules/uart_tx.sv:38.2-61.9|/usr/bin/../share/yosys/techmap.v:583.28-583.35" *)
  wire [11:0] \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:130.20-130.21" *)
  wire [3:0] \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 ;
  (* keep = 32'd1 *)
  IBUF rst_IBUF_I (
    .I(rst),
    .O(rst_IBUF_I_O)
  );
  VCC rx_data_ready_VCC_V (
    .V(\uart_rx_inst.rx_data_ready )
  );
  GND send_data_GND_G (
    .G(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q (
    .CE(tx_data_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[7]),
    .Q(\uart_tx_inst.tx_data [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_1 (
    .CE(tx_data_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[6]),
    .Q(\uart_tx_inst.tx_data [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_2 (
    .CE(tx_data_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[5]),
    .Q(\uart_tx_inst.tx_data [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_3 (
    .CE(tx_data_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[4]),
    .Q(\uart_tx_inst.tx_data [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_4 (
    .CE(tx_data_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[3]),
    .Q(\uart_tx_inst.tx_data [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_5 (
    .CE(tx_data_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[2]),
    .Q(\uart_tx_inst.tx_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_6 (
    .CE(tx_data_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[1]),
    .Q(\uart_tx_inst.tx_data [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_7 (
    .CE(tx_data_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_D[0]),
    .Q(\uart_tx_inst.tx_data [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h62)
  ) tx_data_DFFCE_Q_CE_LUT3_F (
    .F(tx_data_DFFCE_Q_CE),
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0[0]),
    .I1(tx_data_DFFCE_Q_CE_LUT3_F_I0[1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [0]),
    .Q(tx_data_DFFCE_Q_CE_LUT3_F_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_1 (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_1_D[0]),
    .Q(tx_data_DFFCE_Q_CE_LUT3_F_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:135.23-136.15" *)
  LUT1 #(
    .INIT(2'h1)
  ) tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_1_D_LUT1_F (
    .F(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_1_D[0]),
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O (
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0),
    .I1(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1),
    .O(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O (
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0),
    .I1(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1),
    .O(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O (
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0),
    .I1(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1),
    .O(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h15)
  ) tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F (
    .F(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h15)
  ) tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F (
    .F(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O (
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0),
    .I1(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1),
    .O(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0111)
  ) tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F (
    .F(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0111)
  ) tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F (
    .F(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O (
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0),
    .I1(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1),
    .O(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O (
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0),
    .I1(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1),
    .O(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h15)
  ) tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F (
    .F(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F (
    .F(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O (
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0),
    .I1(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1),
    .O(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0111)
  ) tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F (
    .F(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h1)
  ) tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F (
    .F(tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_CE_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h6)
  ) tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0 (
    .F(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0[0]),
    .I1(tx_data_DFFCE_Q_CE_LUT3_F_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hb8)
  ) tx_data_DFFCE_Q_D_LUT3_F (
    .F(tx_data_DFFCE_Q_D[0]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h88b8)
  ) tx_data_DFFCE_Q_D_LUT4_F (
    .F(tx_data_DFFCE_Q_D[7]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_D_MUX2_LUT5_O (
    .I0(tx_data_DFFCE_Q_D_MUX2_LUT5_O_I0),
    .I1(tx_data_DFFCE_Q_D_MUX2_LUT5_O_I1),
    .O(tx_data_DFFCE_Q_D[5]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_2_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_D_MUX2_LUT5_O_1 (
    .I0(tx_data_DFFCE_Q_D_MUX2_LUT5_O_1_I0),
    .I1(tx_data_DFFCE_Q_D_MUX2_LUT5_O_1_I1),
    .O(tx_data_DFFCE_Q_D[1]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h888b)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_1_I0_LUT4_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_1_I0),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_1_I1_LUT2_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_1_I1),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_D_MUX2_LUT5_O_2 (
    .I0(tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I0),
    .I1(tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I1),
    .O(tx_data_DFFCE_Q_D[6]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h88b8)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I0_LUT4_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I0),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8bbb)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I1_LUT4_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_2_I1),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_D_MUX2_LUT5_O_3 (
    .I0(tx_data_DFFCE_Q_D_MUX2_LUT5_O_3_I0),
    .I1(tx_data_DFFCE_Q_D_MUX2_LUT5_O_3_I1),
    .O(tx_data_DFFCE_Q_D[4]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'haca0)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_3_I0_LUT4_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_3_I0),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hacaf)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_3_I1_LUT4_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_3_I1),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_D_MUX2_LUT5_O_4 (
    .I0(tx_data_DFFCE_Q_D_MUX2_LUT5_O_4_I0),
    .I1(tx_data_DFFCE_Q_D_MUX2_LUT5_O_4_I1),
    .O(tx_data_DFFCE_Q_D[3]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'haca0)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_4_I0_LUT4_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_4_I0),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hacaf)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_4_I1_LUT4_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_4_I1),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8bbb)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_I0_LUT4_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_I0),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_2_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h88b8)
  ) tx_data_DFFCE_Q_D_MUX2_LUT5_O_I1_LUT4_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT5_O_I1),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_2_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 tx_data_DFFCE_Q_D_MUX2_LUT6_O (
    .I0(tx_data_DFFCE_Q_D_MUX2_LUT6_O_I0),
    .I1(tx_data_DFFCE_Q_D_MUX2_LUT6_O_I1),
    .O(tx_data_DFFCE_Q_D[2]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O (
    .I0(tx_data_DFFCE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0),
    .I1(tx_data_DFFCE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1),
    .O(tx_data_DFFCE_Q_D_MUX2_LUT6_O_I0),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h88b8)
  ) tx_data_DFFCE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'h8)
  ) tx_data_DFFCE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 tx_data_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O (
    .I0(tx_data_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0),
    .I1(tx_data_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1),
    .O(tx_data_DFFCE_Q_D_MUX2_LUT6_O_I1),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8fbf)
  ) tx_data_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h8f)
  ) tx_data_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F (
    .F(tx_data_DFFCE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2])
  );
  (* keep = 32'd1 *)
  IBUF \uart_rx_inst.clk_IBUF_O  (
    .I(clk),
    .O(\uart_tx_inst.clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.next_state_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.next_state_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.next_state_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.next_state [2]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h04)
  ) \uart_rx_inst.next_state_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2404)
  ) \uart_rx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.next_state_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.next_state_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.next_state_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.next_state [1]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.next_state_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3230)
  ) \uart_rx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3230)
  ) \uart_rx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.next_state_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3230)
  ) \uart_rx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1210)
  ) \uart_rx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.next_state_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.next_state_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.next_state_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.next_state [0]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.next_state_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hedef)
  ) \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hedef)
  ) \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfdff)
  ) \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hdddf)
  ) \uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.next_state_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h202a)
  ) \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h202a)
  ) \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h303a)
  ) \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h101a)
  ) \uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.next_state_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:134.1-142.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q  (
    .CE(\uart_rx_inst.rx_bits_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT3_I0_F [7]),
    .Q(\uart_rx_inst.rx_bits [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:134.1-142.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_1  (
    .CE(\uart_rx_inst.rx_bits_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT3_I0_F [6]),
    .Q(\uart_rx_inst.rx_pin_LUT3_I0_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:134.1-142.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_2  (
    .CE(\uart_rx_inst.rx_bits_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT3_I0_F [5]),
    .Q(\uart_rx_inst.rx_pin_LUT4_I0_1_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:134.1-142.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_3  (
    .CE(\uart_rx_inst.rx_bits_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT3_I0_F [4]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:134.1-142.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_4  (
    .CE(\uart_rx_inst.rx_bits_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT3_I0_F [3]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:134.1-142.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_5  (
    .CE(\uart_rx_inst.rx_bits_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT3_I0_F [2]),
    .Q(\uart_rx_inst.rx_pin_LUT3_I0_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:134.1-142.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_6  (
    .CE(\uart_rx_inst.rx_bits_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT3_I0_F [1]),
    .Q(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:134.1-142.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_bits_DFFCE_Q_7  (
    .CE(\uart_rx_inst.rx_bits_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT3_I0_F [0]),
    .Q(\uart_rx_inst.rx_bits [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \uart_rx_inst.rx_bits_DFFCE_Q_CE_LUT4_F  (
    .F(\uart_rx_inst.rx_bits_DFFCE_Q_CE ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:34.1-46.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_DFFC_D  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_DFFC_D_Q [1]),
    .Q(\uart_rx_inst.rx_d0_DFFC_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:34.1-46.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0]),
    .Q(\uart_rx_inst.rx_d0_DFFC_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \uart_rx_inst.rx_d0_LUT2_I1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3]),
    .I0(\uart_rx_inst.rx_d0_DFFC_D_Q [0]),
    .I1(\uart_rx_inst.rx_d0_DFFC_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:49.1-55.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.next_state [2]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:49.1-55.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.next_state [1]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:49.1-55.4|/usr/bin/../share/yosys/gowin/cells_map.v:79.7-79.60" *)
  DFFP \uart_rx_inst.rx_d0_LUT2_I1_F_DFFP_Q  (
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.next_state [0]),
    .PRESET(rst_IBUF_I_O),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:0.0-0.0|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0 [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:116.15-116.29|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:116.15-116.29|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:116.15-116.29|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM_LUT4_I3  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM_LUT4_I3_F [2]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM_LUT4_I3_F_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM_LUT4_I3_F [1]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0020)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM_LUT4_I3_F_LUT4_F_1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM_LUT4_I3_F [0]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:0.0-0.0|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [1]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:0.0-0.0|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_data_ready ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:0.0-0.0|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:108.1-121.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM_DFFCE_Q  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM_LUT4_I3_F [1]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0800)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [4]),
    .I0(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [3]),
    .I3(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:108.1-121.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM_LUT4_I3_F [2]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:108.1-121.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM_LUT4_I3_F [0]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hffdf)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2aaa)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1 [1]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:100.1-106.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits [7]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:100.1-106.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT3_I0_I2 [1]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'he7)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q_LUT3_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q [3]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hed13)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q [4]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:100.1-106.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_2  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT4_I0_1_I3 [1]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_2_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h81d0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_2_Q_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_2_Q [4]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:100.1-106.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [1]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q [4]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0c22)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h01)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:100.1-106.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [0]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [3]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_I1 [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_I1 [1]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_data_ready ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [1]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:111.23-111.44|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0040)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [1]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_I1 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0100)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT4_F_1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [2]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_LUT2_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [1]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_LUT2_F_1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0[0]),
    .I1(tx_data_DFFCE_Q_CE_LUT3_F_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [4]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'hd3)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_MUX2_LUT5_O_I0_LUT3_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc022)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:100.1-106.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT3_I0_2_I2 [1]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h1)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q_LUT2_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [3]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h20)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q_LUT3_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [3]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [5]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2003)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h21)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:100.1-106.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [1]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3d00)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6_Q_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6_Q [3]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h00a8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6_Q_LUT4_F_1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6_Q [4]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:100.1-106.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_bits [0]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q [2]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h5503)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'haac0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf322)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hf322)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT3_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0 [1]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h04)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT3_F_1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0 [0]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0c08)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:90.1-98.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F ),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_1  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_2  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_3  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [4]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_4  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [3]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_5  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [2]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_6  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [1]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7  (
    .CE(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [0]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_1_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_I1 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_1  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_2_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_1_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_I1 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_2  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_2_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_2_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_2_CIN_ALU_COUT  (
    .CIN(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_2_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_2_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:52.15-52.28|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_Q [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [4]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F_LUT2_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [3]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [4]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F_LUT2_F_1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [2]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [3]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F_LUT2_F_2  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [1]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [2]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F_LUT2_F_3  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [0]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h10)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT3_I0  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [2]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h002a)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I0  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [5]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [2]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4462)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [1]),
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0[0]),
    .I1(tx_data_DFFCE_Q_CE_LUT3_F_I0[1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [0]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [3]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [1]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [3]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [1]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [3]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [1]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [3]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [1]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [3]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [1]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [3]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [1]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [3]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [1]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [3]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [1]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:78.12-78.42|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_data_ready ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [3]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_DFFCE_Q  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [0]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [1]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [9]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [8]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_10  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [29]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_10_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_10_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_11_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_10_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_10_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_11  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [28]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_11_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_11_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_12_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_11_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_11_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_12  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [27]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_12_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_12_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_13_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_12_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_12_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_13  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [26]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_13_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_13_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_14_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_13_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_13_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_14  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [25]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_14_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_14_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_15_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_14_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_14_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_15  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [24]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_15_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_15_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_16_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_15_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_15_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_16  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [23]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_16_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_16_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_17_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_16_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_16_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_17  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [22]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_17_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_17_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_18_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_17_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_17_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_18  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [21]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_18_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_18_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_19_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_18_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_18_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_19  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [20]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_19_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_19_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_20_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_19_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_19_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_1_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_2_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_1_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_2  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [7]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_20  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [19]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_20_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_20_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_21_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_20_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_20_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_21  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [18]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_21_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_21_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_22_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_21_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_21_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_22  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [17]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_22_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_22_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_23_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_22_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_22_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_23  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [16]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_23_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_23_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_24_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_23_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_23_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_24  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [15]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_24_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_24_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_25_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_24_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_24_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_25  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [14]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_25_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_25_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_26_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_25_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_25_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_26  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [13]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_26_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_26_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_27_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_26_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_26_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_27  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [12]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_27_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_27_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_28_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_27_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_27_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_28  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [11]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_28_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_28_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_29_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_28_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_28_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_29  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [10]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_29_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_29_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_29_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_29_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_2_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_3_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_2_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_3  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [6]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_3_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_30  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [0]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [3]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_3_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_4_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_3_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_3_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_4  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [5]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_4_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_4_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_5_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_4_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_4_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_5  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [4]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_5_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_5_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_6_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_5_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_5_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_6  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [3]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_6_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_6_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_6_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_6_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_7  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [31]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_7_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_7_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_8_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_7_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_7_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_8  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [30]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_8_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_8_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_10_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_8_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_8_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [2]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:67.16-67.32|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1_ALU_SUM  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_1_I1_ALU_SUM_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_DFFCE_Q  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [19]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_DFFCE_Q_1  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [18]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_DFFCE_Q_2  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [17]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_DFFCE_Q_3  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [16]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1_DFFCE_Q  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [31]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1_DFFCE_Q_1  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [30]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1_DFFCE_Q_2  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [29]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1_DFFCE_Q_3  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [28]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT2_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [0]),
    .I0(tx_data_DFFCE_Q_CE_LUT3_F_I0[0]),
    .I1(tx_data_DFFCE_Q_CE_LUT3_F_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [6]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0100)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0 [0]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0 [1]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0_DFFCE_Q  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [27]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0_DFFCE_Q_1  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [26]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0_DFFCE_Q_2  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [25]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0_DFFCE_Q_3  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [24]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0 [2]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0200)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0_DFFCE_Q  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [23]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0_DFFCE_Q_1  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [22]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0_DFFCE_Q_2  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [21]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0_DFFCE_Q_3  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [20]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2000)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_S0 [4]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [4]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0008)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0 [0]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0 [1]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0_DFFCE_Q  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [15]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0_DFFCE_Q_1  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [14]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0_DFFCE_Q_2  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [13]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0_DFFCE_Q_3  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [12]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0 [2]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0_DFFCE_Q  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [3]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0_DFFCE_Q_1  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [2]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0_DFFCE_Q_2  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [1]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0008)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0 [3]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0_DFFCE_Q  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [7]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0_DFFCE_Q_1  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [6]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0_DFFCE_Q_2  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [5]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0_DFFCE_Q_3  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [4]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0_DFFCE_Q  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [11]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0_DFFCE_Q_1  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [10]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0_DFFCE_Q_2  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [9]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0_DFFCE_Q_3  (
    .CE(tx_data_DFFCE_Q_CE_LUT3_F_I0_LUT2_I0_F),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F [8]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0008)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1 [0]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [0]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0400)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1 [1]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [7]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [4]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0_DFFC_Q_2  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [3]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0_DFFC_Q_3  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [2]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT  (
    .CIN(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [1]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [2]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [3]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [4]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [5]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:131.16-131.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .COUT(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [15]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [14]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [13]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [12]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [11]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [10]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [9]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [11]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [10]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1_DFFC_Q_2  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [9]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1_DFFC_Q_3  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [8]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [8]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [7]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3537)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_2_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0507)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_3_O_MUX2_LUT7_I0_O ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [6]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:172.14-172.54" *)
  MUX2_LUT8 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [0]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h04)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0032)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h04)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0002)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:170.42-170.67|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0037)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0035)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0037)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0035)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0007)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h01)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0007)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:171.43-171.68|/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h01)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [6]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [5]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [2]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [1]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [0]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0020)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [3]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [4]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [15]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [14]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0_DFFC_Q_2  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [13]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_rx.sv:124.1-132.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0_DFFC_Q_3  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT8_I1_O [12]),
    .Q(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F_MUX2_LUT5_O_S0 [4]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_d0_LUT2_I1_F_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4000)
  ) \uart_rx_inst.rx_d0_LUT2_I1_F_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [3])
  );
  (* keep = 32'd1 *)
  IBUF \uart_rx_inst.rx_pin_IBUF_O  (
    .I(uart_rx),
    .O(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \uart_rx_inst.rx_pin_LUT3_I0  (
    .F(\uart_rx_inst.rx_pin_LUT3_I0_F [6]),
    .I0(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0]),
    .I1(\uart_rx_inst.rx_pin_LUT3_I0_I2 [1]),
    .I2(\uart_rx_inst.rx_pin_LUT3_I0_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hca)
  ) \uart_rx_inst.rx_pin_LUT3_I0_1  (
    .F(\uart_rx_inst.rx_pin_LUT3_I0_F [0]),
    .I0(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0]),
    .I1(\uart_rx_inst.rx_bits [0]),
    .I2(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'hac)
  ) \uart_rx_inst.rx_pin_LUT3_I0_2  (
    .F(\uart_rx_inst.rx_pin_LUT3_I0_F [2]),
    .I0(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0]),
    .I1(\uart_rx_inst.rx_pin_LUT3_I0_2_I2 [1]),
    .I2(\uart_rx_inst.rx_pin_LUT3_I0_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4000)
  ) \uart_rx_inst.rx_pin_LUT3_I0_2_I2_LUT4_F  (
    .F(\uart_rx_inst.rx_pin_LUT3_I0_2_I2 [2]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [3]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [3]),
    .I3(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2f22)
  ) \uart_rx_inst.rx_pin_LUT3_I0_F_LUT4_F  (
    .F(\uart_rx_inst.rx_pin_LUT3_I0_F [7]),
    .I0(\uart_rx_inst.rx_bits [7]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [3]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O  (
    .I0(\uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_I0 ),
    .I1(\uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_I1 ),
    .O(\uart_rx_inst.rx_pin_LUT3_I0_F [3]),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_1  (
    .I0(\uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_1_I0 ),
    .I1(\uart_rx_inst.rx_pin_LUT4_I0_F ),
    .O(\uart_rx_inst.rx_pin_LUT3_I0_F [4]),
    .S0(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h2)
  ) \uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_1_I0_LUT1_F  (
    .F(\uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_1_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h2aaa)
  ) \uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'he)
  ) \uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_I1_LUT2_F  (
    .F(\uart_rx_inst.rx_pin_LUT3_I0_F_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0400)
  ) \uart_rx_inst.rx_pin_LUT3_I0_I2_LUT4_F  (
    .F(\uart_rx_inst.rx_pin_LUT3_I0_I2 [2]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [3]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [3]),
    .I3(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hccca)
  ) \uart_rx_inst.rx_pin_LUT4_I0  (
    .F(\uart_rx_inst.rx_pin_LUT4_I0_F ),
    .I0(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [1]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha0cc)
  ) \uart_rx_inst.rx_pin_LUT4_I0_1  (
    .F(\uart_rx_inst.rx_pin_LUT3_I0_F [5]),
    .I0(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0]),
    .I1(\uart_rx_inst.rx_pin_LUT4_I0_1_I3 [1]),
    .I2(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [2]),
    .I3(\uart_rx_inst.rx_pin_LUT4_I0_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h08)
  ) \uart_rx_inst.rx_pin_LUT4_I0_1_I3_LUT3_F  (
    .F(\uart_rx_inst.rx_pin_LUT4_I0_1_I3 [3]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [3]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'ha0cc)
  ) \uart_rx_inst.rx_pin_LUT4_I0_2  (
    .F(\uart_rx_inst.rx_pin_LUT3_I0_F [1]),
    .I0(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0]),
    .I1(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [1]),
    .I2(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [2]),
    .I3(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \uart_rx_inst.rx_pin_LUT4_I0_2_I3_LUT3_F  (
    .F(\uart_rx_inst.rx_pin_LUT4_I0_2_I3 [3]),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [3]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [3])
  );
  (* keep = 32'd1 *)
  OBUF uart_tx_OBUF_O (
    .I(\uart_tx_inst.tx_reg ),
    .O(uart_tx)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:28.1-34.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFC_D  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state [2]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:28.1-34.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFC_D_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state [1]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:28.1-34.4|/usr/bin/../share/yosys/gowin/cells_map.v:79.7-79.60" *)
  DFFP \uart_tx_inst.next_state_DFFP_D  (
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state [0]),
    .PRESET(rst_IBUF_I_O),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/serial_com.sv:31.1-84.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q  (
    .CE(\uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_D ),
    .Q(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_CE_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_CE_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_CE_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_CE ),
    .S0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hfecc)
  ) \uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_CE_MUX2_LUT5_O_I0 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3200)
  ) \uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_CE_MUX2_LUT5_O_I1 ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [0]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [2]),
    .I3(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'ha3)
  ) \uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_D_LUT3_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_DFFCE_Q_D ),
    .I0(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [0]),
    .I1(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [2]),
    .I2(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [0]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:143.23-144.37" *)
  LUT3 #(
    .INIT(8'h80)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT3_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [2]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h8000)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1]),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0 [1]),
    .I2(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0 [2]),
    .I3(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0 [0]),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 [1]),
    .I2(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 [2]),
    .I3(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0200)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0 [1]),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [1]),
    .I2(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [2]),
    .I3(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [2]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_CIN ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_CIN_ALU_COUT  (
    .CIN(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [1]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_4_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_4_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_O ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [3]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [9]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [8]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [11]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0_ALU_SUM  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [10]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0_ALU_SUM  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [0]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_12_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0_ALU_SUM  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [7]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [6]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_3_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_4  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_4_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_4_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [5]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_5  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_1_O ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [4]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [15]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0_ALU_SUM  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 [0]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [14]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0_ALU_SUM  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [13]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0_ALU_SUM  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:166.14-166.54" *)
  MUX2_LUT7 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [12]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0_ALU_SUM  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:164.41-164.66|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4656)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:113.16-113.33|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_ALU_SUM  (
    .CIN(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .COUT(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1 ),
    .S0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h0)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:165.42-165.67|/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0010)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [3]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [2]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_DFFC_Q_2  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [1]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0001)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0 [2]),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 [1]),
    .I2(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 [2]),
    .I3(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [11]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [10]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0_DFFC_Q_2  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [9]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0_DFFC_Q_3  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [8]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0080)
  ) \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3  (
    .F(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0 [3]),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 [1]),
    .I2(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 [2]),
    .I3(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [7]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [6]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0_DFFC_Q_2  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [5]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0_DFFC_Q_3  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [4]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0_DFFC_Q  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [15]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0_DFFC_Q_1  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [14]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0_DFFC_Q_2  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [13]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:106.1-114.4|/usr/bin/../share/yosys/gowin/cells_map.v:91.7-91.59" *)
  DFFC \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0_DFFC_Q_3  (
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O [12]),
    .Q(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state [1]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_MUX2_LUT5_O_1  (
    .I0(\uart_tx_inst.next_state_MUX2_LUT5_O_1_I0 ),
    .I1(\uart_tx_inst.next_state_MUX2_LUT5_O_1_I1 ),
    .O(\uart_tx_inst.next_state [2]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT3 #(
    .INIT(8'h02)
  ) \uart_tx_inst.next_state_MUX2_LUT5_O_1_I0_LUT3_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT5_O_1_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4000)
  ) \uart_tx_inst.next_state_MUX2_LUT5_O_1_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT5_O_1_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT2 #(
    .INIT(4'hb)
  ) \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [1]),
    .I1(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:63.1-76.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D  (
    .CE(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [3]),
    .Q(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1210)
  ) \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_CE_LUT4_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_CE ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q_LUT2_I1  (
    .F(\uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [2]),
    .I0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0]),
    .I1(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [1]),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_LUT2_I1  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0 [1]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hefff)
  ) \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [3]),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h4cff)
  ) \uart_tx_inst.next_state_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [1]),
    .I2(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:160.14-160.54" *)
  MUX2_LUT6 \uart_tx_inst.next_state_MUX2_LUT6_O  (
    .I0(\uart_tx_inst.next_state_MUX2_LUT6_O_I0 ),
    .I1(\uart_tx_inst.next_state_MUX2_LUT6_O_I1 ),
    .O(\uart_tx_inst.next_state [0]),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_MUX2_LUT6_O_I0 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he9f9)
  ) \uart_tx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:158.41-158.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'he9f9)
  ) \uart_tx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.next_state_MUX2_LUT6_O_I1 ),
    .S0(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hefff)
  ) \uart_tx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:159.41-159.66|/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hafbf)
  ) \uart_tx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.next_state_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:116.1-131.4|/usr/bin/../share/yosys/gowin/cells_map.v:79.7-79.60" *)
  DFFP \uart_tx_inst.tx_reg_DFFP_Q  (
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_reg_DFFP_Q_D ),
    .PRESET(rst_IBUF_I_O),
    .Q(\uart_tx_inst.tx_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:154.14-154.54" *)
  MUX2_LUT5 \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O  (
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_I0 ),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_I1 ),
    .O(\uart_tx_inst.tx_reg_DFFP_Q_D ),
    .S0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:152.41-152.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT1 #(
    .INIT(2'h1)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_I0_LUT1_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_I0 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:153.41-153.66|/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hbbbf)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_I1_LUT4_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_I1 ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [1]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:90.1-103.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q  (
    .CE(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D [1]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:90.1-103.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_DFFCE_CE  (
    .CE(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D [2]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:90.1-103.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_DFFCE_CE_1  (
    .CE(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE ),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D [0]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'hd)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0 [1]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D [2]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h8)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D [1]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:98.15-98.29|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0_ALU_SUM  (
    .CIN(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0_ALU_SUM_CIN ),
    .COUT(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [1]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:98.15-98.29|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0_ALU_SUM_CIN_ALU_COUT  (
    .CIN(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .COUT(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0_ALU_SUM_CIN ),
    .I0(\uart_rx_inst.rx_data_ready ),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [3]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0_ALU_SUM_CIN_ALU_COUT_SUM )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:139.23-140.26" *)
  LUT2 #(
    .INIT(4'h4)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_2  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D [0]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [3]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:98.15-98.29|/usr/bin/../share/yosys/gowin/arith_map.v:57.7-63.5" *)
  ALU #(
    .ALU_MODE(32'd2)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0_ALU_SUM  (
    .CIN(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0_ALU_SUM_COUT ),
    .COUT(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0_ALU_SUM_COUT ),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [2]),
    .I3(\uart_rx_inst.rx_data_ready ),
    .SUM(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'haaa2)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [4]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h3050)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_1  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [2]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_1_I0 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_1_I0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:79.1-88.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_DFFCE_Q  (
    .CE(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [10]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [5]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:79.1-88.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_1_I0_DFFCE_Q_1  (
    .CE(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [10]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [4]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0503)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [3]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:79.1-88.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q  (
    .CE(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [10]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [1]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:79.1-88.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_1  (
    .CE(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [10]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [0]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h1000)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE_LUT4_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [10]),
    .I0(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0]),
    .I1(\uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0]),
    .I3(\uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'hc0a0)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [2]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/bin/../share/yosys/gowin/cells_map.v:147.23-148.48" *)
  LUT4 #(
    .INIT(16'h0c0a)
  ) \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_1  (
    .F(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [3]),
    .I0(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_1_I0 [0]),
    .I1(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_1_I0 [1]),
    .I2(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [2]),
    .I3(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:79.1-88.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_1_I0_DFFCE_Q  (
    .CE(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [10]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [3]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:79.1-88.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_1_I0_DFFCE_Q_1  (
    .CE(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [10]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [2]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:79.1-88.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0_DFFCE_Q  (
    .CE(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [10]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [7]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "src/modules/uart_tx.sv:79.1-88.4|/usr/bin/../share/yosys/gowin/cells_map.v:115.8-115.68" *)
  DFFCE \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0_DFFCE_Q_1  (
    .CE(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [10]),
    .CLEAR(rst_IBUF_I_O),
    .CLK(\uart_tx_inst.clk ),
    .D(\uart_tx_inst.tx_data [6]),
    .Q(\uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [0])
  );
  assign rx_data_ready = \uart_rx_inst.rx_data_ready ;
  assign send_data[183] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[182] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[181] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[180] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[179] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[178] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[177] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[176] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[175] = \uart_rx_inst.rx_data_ready ;
  assign send_data[174] = \uart_rx_inst.rx_data_ready ;
  assign send_data[173] = \uart_rx_inst.rx_data_ready ;
  assign send_data[172] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[171] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[170] = \uart_rx_inst.rx_data_ready ;
  assign send_data[169] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[168] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[167] = \uart_rx_inst.rx_data_ready ;
  assign send_data[166] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[165] = \uart_rx_inst.rx_data_ready ;
  assign send_data[164] = \uart_rx_inst.rx_data_ready ;
  assign send_data[163] = \uart_rx_inst.rx_data_ready ;
  assign send_data[162] = \uart_rx_inst.rx_data_ready ;
  assign send_data[161] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[160] = \uart_rx_inst.rx_data_ready ;
  assign send_data[159] = \uart_rx_inst.rx_data_ready ;
  assign send_data[158] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[157] = \uart_rx_inst.rx_data_ready ;
  assign send_data[156] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[155] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[154] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[153] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[152] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[151] = \uart_rx_inst.rx_data_ready ;
  assign send_data[150] = \uart_rx_inst.rx_data_ready ;
  assign send_data[149] = \uart_rx_inst.rx_data_ready ;
  assign send_data[148] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[147] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[146] = \uart_rx_inst.rx_data_ready ;
  assign send_data[145] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[144] = \uart_rx_inst.rx_data_ready ;
  assign send_data[143] = \uart_rx_inst.rx_data_ready ;
  assign send_data[142] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[141] = \uart_rx_inst.rx_data_ready ;
  assign send_data[140] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[139] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[138] = \uart_rx_inst.rx_data_ready ;
  assign send_data[137] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[136] = \uart_rx_inst.rx_data_ready ;
  assign send_data[135] = \uart_rx_inst.rx_data_ready ;
  assign send_data[134] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[133] = \uart_rx_inst.rx_data_ready ;
  assign send_data[132] = \uart_rx_inst.rx_data_ready ;
  assign send_data[131] = \uart_rx_inst.rx_data_ready ;
  assign send_data[130] = \uart_rx_inst.rx_data_ready ;
  assign send_data[129] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[128] = \uart_rx_inst.rx_data_ready ;
  assign send_data[127] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[126] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[125] = \uart_rx_inst.rx_data_ready ;
  assign send_data[124] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[123] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[122] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[121] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[120] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[119] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[118] = \uart_rx_inst.rx_data_ready ;
  assign send_data[117] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[116] = \uart_rx_inst.rx_data_ready ;
  assign send_data[115] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[114] = \uart_rx_inst.rx_data_ready ;
  assign send_data[113] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[112] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[111] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[110] = \uart_rx_inst.rx_data_ready ;
  assign send_data[109] = \uart_rx_inst.rx_data_ready ;
  assign send_data[108] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[107] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[106] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[105] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[104] = \uart_rx_inst.rx_data_ready ;
  assign send_data[103] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[102] = \uart_rx_inst.rx_data_ready ;
  assign send_data[101] = \uart_rx_inst.rx_data_ready ;
  assign send_data[100] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[99] = \uart_rx_inst.rx_data_ready ;
  assign send_data[98] = \uart_rx_inst.rx_data_ready ;
  assign send_data[97] = \uart_rx_inst.rx_data_ready ;
  assign send_data[96] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[95] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[94] = \uart_rx_inst.rx_data_ready ;
  assign send_data[93] = \uart_rx_inst.rx_data_ready ;
  assign send_data[92] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[91] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[90] = \uart_rx_inst.rx_data_ready ;
  assign send_data[89] = \uart_rx_inst.rx_data_ready ;
  assign send_data[88] = \uart_rx_inst.rx_data_ready ;
  assign send_data[87] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[86] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[85] = \uart_rx_inst.rx_data_ready ;
  assign send_data[84] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[83] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[82] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[81] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[80] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[79] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[78] = \uart_rx_inst.rx_data_ready ;
  assign send_data[77] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[76] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[75] = \uart_rx_inst.rx_data_ready ;
  assign send_data[74] = \uart_rx_inst.rx_data_ready ;
  assign send_data[73] = \uart_rx_inst.rx_data_ready ;
  assign send_data[72] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[71] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[70] = \uart_rx_inst.rx_data_ready ;
  assign send_data[69] = \uart_rx_inst.rx_data_ready ;
  assign send_data[68] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[67] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[66] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[65] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[64] = \uart_rx_inst.rx_data_ready ;
  assign send_data[63] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[62] = \uart_rx_inst.rx_data_ready ;
  assign send_data[61] = \uart_rx_inst.rx_data_ready ;
  assign send_data[60] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[59] = \uart_rx_inst.rx_data_ready ;
  assign send_data[58] = \uart_rx_inst.rx_data_ready ;
  assign send_data[57] = \uart_rx_inst.rx_data_ready ;
  assign send_data[56] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[55] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[54] = \uart_rx_inst.rx_data_ready ;
  assign send_data[53] = \uart_rx_inst.rx_data_ready ;
  assign send_data[52] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[51] = \uart_rx_inst.rx_data_ready ;
  assign send_data[50] = \uart_rx_inst.rx_data_ready ;
  assign send_data[49] = \uart_rx_inst.rx_data_ready ;
  assign send_data[48] = \uart_rx_inst.rx_data_ready ;
  assign send_data[47] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[46] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[45] = \uart_rx_inst.rx_data_ready ;
  assign send_data[44] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[43] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[42] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[41] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[40] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[39] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[38] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[37] = \uart_rx_inst.rx_data_ready ;
  assign send_data[36] = \uart_rx_inst.rx_data_ready ;
  assign send_data[35] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[34] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[33] = \uart_rx_inst.rx_data_ready ;
  assign send_data[32] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[31] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[30] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[29] = \uart_rx_inst.rx_data_ready ;
  assign send_data[28] = \uart_rx_inst.rx_data_ready ;
  assign send_data[27] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[26] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[25] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[24] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[23] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[22] = \uart_rx_inst.rx_data_ready ;
  assign send_data[21] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[20] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[19] = \uart_rx_inst.rx_data_ready ;
  assign send_data[18] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[17] = \uart_rx_inst.rx_data_ready ;
  assign send_data[16] = \uart_rx_inst.rx_data_ready ;
  assign send_data[15] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[14] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[13] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[12] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[11] = \uart_rx_inst.rx_data_ready ;
  assign send_data[10] = \uart_rx_inst.rx_data_ready ;
  assign send_data[9] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[8] = \uart_rx_inst.rx_data_ready ;
  assign send_data[7] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[5] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[4] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[3] = \uart_rx_inst.rx_data_ready ;
  assign send_data[2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign send_data[1] = \uart_rx_inst.rx_data_ready ;
  assign send_data[0] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign state[3] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign state[2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign state[1] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign state[0] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign tx_data[7] = \uart_tx_inst.tx_data [7];
  assign tx_data[6] = \uart_tx_inst.tx_data [6];
  assign tx_data[5] = \uart_tx_inst.tx_data [5];
  assign tx_data[4] = \uart_tx_inst.tx_data [4];
  assign tx_data[3] = \uart_tx_inst.tx_data [3];
  assign tx_data[2] = \uart_tx_inst.tx_data [2];
  assign tx_data[1] = \uart_tx_inst.tx_data [1];
  assign tx_data[0] = \uart_tx_inst.tx_data [0];
  assign tx_data_DFFCE_Q_CE_LUT3_F_I0_DFFCE_Q_1_D[1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [0];
  assign \uart_rx_inst.clk  = \uart_tx_inst.clk ;
  assign \uart_rx_inst.rx_bits [6] = \uart_rx_inst.rx_pin_LUT3_I0_I2 [1];
  assign \uart_rx_inst.rx_bits [5] = \uart_rx_inst.rx_pin_LUT4_I0_1_I3 [1];
  assign \uart_rx_inst.rx_bits [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [1];
  assign \uart_rx_inst.rx_bits [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_bits [2] = \uart_rx_inst.rx_pin_LUT3_I0_2_I2 [1];
  assign \uart_rx_inst.rx_bits [1] = \uart_rx_inst.rx_pin_LUT4_I0_2_I3 [1];
  assign \uart_rx_inst.rx_d0  = \uart_rx_inst.rx_d0_DFFC_D_Q [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F [5] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0 [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0 [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_1_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_ALU_I1_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [4] = \uart_rx_inst.rx_pin_LUT4_I0_2_I3 [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT3_F_I0_DFFCE_Q_CE_DFFCE_CE_Q [0] = \uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_1_Q [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_2_Q [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_2_Q [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_2_Q [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_3_Q [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_I1 [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_CIN_ALU_COUT_I1 [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_4_Q_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_5_Q [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6_Q [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_6_Q [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_7_Q [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT2_I0_F_DFFCE_CE_Q [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [5];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F [5];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [7] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT2_I1_F_DFFCE_CE_7_Q_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_I0_F [5] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_LUT4_F_I0_LUT4_F_2_I0 [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_10_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_11_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_12_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_13_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_14_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_15_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_16_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_17_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_18_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_19_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_1_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_20_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_21_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_22_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_23_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_24_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_25_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_26_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_27_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_28_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_29_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_2_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_3_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_4_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_5_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_6_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_7_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_8_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_9_I1 [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I0_LUT4_I3_F_DFFCE_CE_Q_LUT4_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_I1_F_LUT2_F_I1 [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1 [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0 [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0 [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_LUT2_I0_F [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_1_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM [7] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [7];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM [6] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [6];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM [4] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [4];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM [3] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [3];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM [2] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [2];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM [1] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [1];
  assign \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_COUT_ALU_CIN_SUM [0] = \uart_rx_inst.rx_d0_LUT2_I1_F_LUT4_F_I1_LUT4_F_I0_ALU_I1_SUM [0];
  assign \uart_rx_inst.rx_pin  = \uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0];
  assign \uart_rx_inst.rx_pin_LUT3_I0_2_I2 [0] = \uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0];
  assign \uart_rx_inst.rx_pin_LUT3_I0_I2 [0] = \uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0];
  assign \uart_rx_inst.rx_pin_LUT4_I0_1_I3 [2] = \uart_rx_inst.rx_pin_LUT4_I0_2_I3 [2];
  assign \uart_rx_inst.rx_pin_LUT4_I0_1_I3 [0] = \uart_rx_inst.rx_pin_LUT4_I0_2_I3 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q [5] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q [4] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0 [3];
  assign \uart_tx_inst.next_state_DFFP_D_Q [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_1_SUM [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_2_SUM [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_COUT_ALU_CIN_SUM [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0 [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0 [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0 [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0 [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_10_I0_MUX2_LUT6_O_S0 [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0 [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0 [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0 [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0 [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_11_I0_MUX2_LUT6_O_S0 [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0 [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0 [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0 [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0 [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_S0 [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_S0 [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_S0 [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_S0 [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_S0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_S0 [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_S0 [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0 [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0 [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0 [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0 [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_6_I0_MUX2_LUT6_O_S0 [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0 [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0 [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0 [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0 [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_7_I0_MUX2_LUT6_O_S0 [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0 [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0 [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0 [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0 [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_8_I0_MUX2_LUT6_O_S0 [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0 [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0 [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0 [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0 [1] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_9_I0_MUX2_LUT6_O_S0 [0] = \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [4] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [2];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [3] = \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0_DFFCE_D_Q [0];
  assign \uart_tx_inst.next_state_DFFP_D_Q_LUT4_F_I0_LUT4_F_1_I0_ALU_I1_SUM_MUX2_LUT6_S0_O_MUX2_LUT7_I1_O_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [4] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [1];
  assign \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [1] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [1];
  assign \uart_tx_inst.next_state_MUX2_LUT5_O_I0_LUT2_F_I0 [0] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [0];
  assign \uart_tx_inst.tx_pin  = \uart_tx_inst.tx_reg ;
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0 [0] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [1];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_DFFCE_CE_Q [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [3];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_DFFCE_CE_Q [1] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2 [1];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_DFFCE_CE_Q [0] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [2];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_CE_LUT2_F_I0 [0] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0 [1];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_1_I0 [1] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT2_F_I0 [1];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_1_I0 [3] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [3];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_1_I0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [2];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0 [3] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [3];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [2];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [11] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [9] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [8] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [7] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [6] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [5] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [4] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [3] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [1] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_2_I0_DFFCE_Q_CE [0];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_1_I0 [3] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [3];
  assign \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_1_I0 [2] = \uart_tx_inst.tx_reg_DFFP_Q_D_MUX2_LUT5_O_S0_LUT4_F_I2_LUT4_F_I0 [2];
endmodule
