
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005048  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  08005158  08005158  00006158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052f8  080052f8  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080052f8  080052f8  0000706c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080052f8  080052f8  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052f8  080052f8  000062f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080052fc  080052fc  000062fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005300  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  2000006c  0800536c  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002bc  0800536c  000072bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c4e4  00000000  00000000  00007095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022fa  00000000  00000000  00013579  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de8  00000000  00000000  00015878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aca  00000000  00000000  00016660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001838c  00000000  00000000  0001712a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010968  00000000  00000000  0002f4b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b18a  00000000  00000000  0003fe1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cafa8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004114  00000000  00000000  000cafec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000cf100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	08005140 	.word	0x08005140

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	08005140 	.word	0x08005140

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_frsub>:
 800098c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000990:	e002      	b.n	8000998 <__addsf3>
 8000992:	bf00      	nop

08000994 <__aeabi_fsub>:
 8000994:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000998 <__addsf3>:
 8000998:	0042      	lsls	r2, r0, #1
 800099a:	bf1f      	itttt	ne
 800099c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a0:	ea92 0f03 	teqne	r2, r3
 80009a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ac:	d06a      	beq.n	8000a84 <__addsf3+0xec>
 80009ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b6:	bfc1      	itttt	gt
 80009b8:	18d2      	addgt	r2, r2, r3
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	4048      	eorgt	r0, r1
 80009be:	4041      	eorgt	r1, r0
 80009c0:	bfb8      	it	lt
 80009c2:	425b      	neglt	r3, r3
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	bf88      	it	hi
 80009c8:	4770      	bxhi	lr
 80009ca:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009ce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009d2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009de:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80009e2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4249      	negne	r1, r1
 80009ea:	ea92 0f03 	teq	r2, r3
 80009ee:	d03f      	beq.n	8000a70 <__addsf3+0xd8>
 80009f0:	f1a2 0201 	sub.w	r2, r2, #1
 80009f4:	fa41 fc03 	asr.w	ip, r1, r3
 80009f8:	eb10 000c 	adds.w	r0, r0, ip
 80009fc:	f1c3 0320 	rsb	r3, r3, #32
 8000a00:	fa01 f103 	lsl.w	r1, r1, r3
 8000a04:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a08:	d502      	bpl.n	8000a10 <__addsf3+0x78>
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a10:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a14:	d313      	bcc.n	8000a3e <__addsf3+0xa6>
 8000a16:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a1a:	d306      	bcc.n	8000a2a <__addsf3+0x92>
 8000a1c:	0840      	lsrs	r0, r0, #1
 8000a1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a22:	f102 0201 	add.w	r2, r2, #1
 8000a26:	2afe      	cmp	r2, #254	@ 0xfe
 8000a28:	d251      	bcs.n	8000ace <__addsf3+0x136>
 8000a2a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	ea40 0003 	orr.w	r0, r0, r3
 8000a3c:	4770      	bx	lr
 8000a3e:	0049      	lsls	r1, r1, #1
 8000a40:	eb40 0000 	adc.w	r0, r0, r0
 8000a44:	3a01      	subs	r2, #1
 8000a46:	bf28      	it	cs
 8000a48:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a4c:	d2ed      	bcs.n	8000a2a <__addsf3+0x92>
 8000a4e:	fab0 fc80 	clz	ip, r0
 8000a52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a56:	ebb2 020c 	subs.w	r2, r2, ip
 8000a5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5e:	bfaa      	itet	ge
 8000a60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a64:	4252      	neglt	r2, r2
 8000a66:	4318      	orrge	r0, r3
 8000a68:	bfbc      	itt	lt
 8000a6a:	40d0      	lsrlt	r0, r2
 8000a6c:	4318      	orrlt	r0, r3
 8000a6e:	4770      	bx	lr
 8000a70:	f092 0f00 	teq	r2, #0
 8000a74:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a78:	bf06      	itte	eq
 8000a7a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a7e:	3201      	addeq	r2, #1
 8000a80:	3b01      	subne	r3, #1
 8000a82:	e7b5      	b.n	80009f0 <__addsf3+0x58>
 8000a84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a8c:	bf18      	it	ne
 8000a8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a92:	d021      	beq.n	8000ad8 <__addsf3+0x140>
 8000a94:	ea92 0f03 	teq	r2, r3
 8000a98:	d004      	beq.n	8000aa4 <__addsf3+0x10c>
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	4608      	moveq	r0, r1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea90 0f01 	teq	r0, r1
 8000aa8:	bf1c      	itt	ne
 8000aaa:	2000      	movne	r0, #0
 8000aac:	4770      	bxne	lr
 8000aae:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ab2:	d104      	bne.n	8000abe <__addsf3+0x126>
 8000ab4:	0040      	lsls	r0, r0, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000abc:	4770      	bx	lr
 8000abe:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ac2:	bf3c      	itt	cc
 8000ac4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bxcc	lr
 8000aca:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ace:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000adc:	bf16      	itet	ne
 8000ade:	4608      	movne	r0, r1
 8000ae0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae4:	4601      	movne	r1, r0
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	bf06      	itte	eq
 8000aea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aee:	ea90 0f01 	teqeq	r0, r1
 8000af2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_ui2f>:
 8000af8:	f04f 0300 	mov.w	r3, #0
 8000afc:	e004      	b.n	8000b08 <__aeabi_i2f+0x8>
 8000afe:	bf00      	nop

08000b00 <__aeabi_i2f>:
 8000b00:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	bf48      	it	mi
 8000b06:	4240      	negmi	r0, r0
 8000b08:	ea5f 0c00 	movs.w	ip, r0
 8000b0c:	bf08      	it	eq
 8000b0e:	4770      	bxeq	lr
 8000b10:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b14:	4601      	mov	r1, r0
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	e01c      	b.n	8000b56 <__aeabi_l2f+0x2a>

08000b1c <__aeabi_ul2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e00a      	b.n	8000b40 <__aeabi_l2f+0x14>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_l2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__aeabi_l2f+0x14>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b40:	ea5f 0c01 	movs.w	ip, r1
 8000b44:	bf02      	ittt	eq
 8000b46:	4684      	moveq	ip, r0
 8000b48:	4601      	moveq	r1, r0
 8000b4a:	2000      	moveq	r0, #0
 8000b4c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b50:	bf08      	it	eq
 8000b52:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b56:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b5a:	fabc f28c 	clz	r2, ip
 8000b5e:	3a08      	subs	r2, #8
 8000b60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b64:	db10      	blt.n	8000b88 <__aeabi_l2f+0x5c>
 8000b66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b70:	f1c2 0220 	rsb	r2, r2, #32
 8000b74:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b78:	fa20 f202 	lsr.w	r2, r0, r2
 8000b7c:	eb43 0002 	adc.w	r0, r3, r2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f102 0220 	add.w	r2, r2, #32
 8000b8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b98:	fa21 f202 	lsr.w	r2, r1, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_fmul>:
 8000ba8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000bac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bb0:	bf1e      	ittt	ne
 8000bb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb6:	ea92 0f0c 	teqne	r2, ip
 8000bba:	ea93 0f0c 	teqne	r3, ip
 8000bbe:	d06f      	beq.n	8000ca0 <__aeabi_fmul+0xf8>
 8000bc0:	441a      	add	r2, r3
 8000bc2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc6:	0240      	lsls	r0, r0, #9
 8000bc8:	bf18      	it	ne
 8000bca:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bce:	d01e      	beq.n	8000c0e <__aeabi_fmul+0x66>
 8000bd0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000bd4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bdc:	fba0 3101 	umull	r3, r1, r0, r1
 8000be0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000be4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000be8:	bf3e      	ittt	cc
 8000bea:	0049      	lslcc	r1, r1, #1
 8000bec:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bf0:	005b      	lslcc	r3, r3, #1
 8000bf2:	ea40 0001 	orr.w	r0, r0, r1
 8000bf6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000bfa:	2afd      	cmp	r2, #253	@ 0xfd
 8000bfc:	d81d      	bhi.n	8000c3a <__aeabi_fmul+0x92>
 8000bfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	4770      	bx	lr
 8000c0e:	f090 0f00 	teq	r0, #0
 8000c12:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c16:	bf08      	it	eq
 8000c18:	0249      	lsleq	r1, r1, #9
 8000c1a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c22:	3a7f      	subs	r2, #127	@ 0x7f
 8000c24:	bfc2      	ittt	gt
 8000c26:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c2a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2e:	4770      	bxgt	lr
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	3a01      	subs	r2, #1
 8000c3a:	dc5d      	bgt.n	8000cf8 <__aeabi_fmul+0x150>
 8000c3c:	f112 0f19 	cmn.w	r2, #25
 8000c40:	bfdc      	itt	le
 8000c42:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c46:	4770      	bxle	lr
 8000c48:	f1c2 0200 	rsb	r2, r2, #0
 8000c4c:	0041      	lsls	r1, r0, #1
 8000c4e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c52:	f1c2 0220 	rsb	r2, r2, #32
 8000c56:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c5a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5e:	f140 0000 	adc.w	r0, r0, #0
 8000c62:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c66:	bf08      	it	eq
 8000c68:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c6c:	4770      	bx	lr
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c76:	bf02      	ittt	eq
 8000c78:	0040      	lsleq	r0, r0, #1
 8000c7a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c7e:	3a01      	subeq	r2, #1
 8000c80:	d0f9      	beq.n	8000c76 <__aeabi_fmul+0xce>
 8000c82:	ea40 000c 	orr.w	r0, r0, ip
 8000c86:	f093 0f00 	teq	r3, #0
 8000c8a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c8e:	bf02      	ittt	eq
 8000c90:	0049      	lsleq	r1, r1, #1
 8000c92:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c96:	3b01      	subeq	r3, #1
 8000c98:	d0f9      	beq.n	8000c8e <__aeabi_fmul+0xe6>
 8000c9a:	ea41 010c 	orr.w	r1, r1, ip
 8000c9e:	e78f      	b.n	8000bc0 <__aeabi_fmul+0x18>
 8000ca0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca4:	ea92 0f0c 	teq	r2, ip
 8000ca8:	bf18      	it	ne
 8000caa:	ea93 0f0c 	teqne	r3, ip
 8000cae:	d00a      	beq.n	8000cc6 <__aeabi_fmul+0x11e>
 8000cb0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000cb4:	bf18      	it	ne
 8000cb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000cba:	d1d8      	bne.n	8000c6e <__aeabi_fmul+0xc6>
 8000cbc:	ea80 0001 	eor.w	r0, r0, r1
 8000cc0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cc4:	4770      	bx	lr
 8000cc6:	f090 0f00 	teq	r0, #0
 8000cca:	bf17      	itett	ne
 8000ccc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	f091 0f00 	teqne	r1, #0
 8000cd6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000cda:	d014      	beq.n	8000d06 <__aeabi_fmul+0x15e>
 8000cdc:	ea92 0f0c 	teq	r2, ip
 8000ce0:	d101      	bne.n	8000ce6 <__aeabi_fmul+0x13e>
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	d10f      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000ce6:	ea93 0f0c 	teq	r3, ip
 8000cea:	d103      	bne.n	8000cf4 <__aeabi_fmul+0x14c>
 8000cec:	024b      	lsls	r3, r1, #9
 8000cee:	bf18      	it	ne
 8000cf0:	4608      	movne	r0, r1
 8000cf2:	d108      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000cf4:	ea80 0001 	eor.w	r0, r0, r1
 8000cf8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cfc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d04:	4770      	bx	lr
 8000d06:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d0a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_fdiv>:
 8000d10:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d18:	bf1e      	ittt	ne
 8000d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1e:	ea92 0f0c 	teqne	r2, ip
 8000d22:	ea93 0f0c 	teqne	r3, ip
 8000d26:	d069      	beq.n	8000dfc <__aeabi_fdiv+0xec>
 8000d28:	eba2 0203 	sub.w	r2, r2, r3
 8000d2c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d30:	0249      	lsls	r1, r1, #9
 8000d32:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d36:	d037      	beq.n	8000da8 <__aeabi_fdiv+0x98>
 8000d38:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d3c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d40:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d44:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	bf38      	it	cc
 8000d4c:	005b      	lslcc	r3, r3, #1
 8000d4e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d52:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000d56:	428b      	cmp	r3, r1
 8000d58:	bf24      	itt	cs
 8000d5a:	1a5b      	subcs	r3, r3, r1
 8000d5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d60:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d64:	bf24      	itt	cs
 8000d66:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d6a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d72:	bf24      	itt	cs
 8000d74:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d7c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d80:	bf24      	itt	cs
 8000d82:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d86:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d8a:	011b      	lsls	r3, r3, #4
 8000d8c:	bf18      	it	ne
 8000d8e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d92:	d1e0      	bne.n	8000d56 <__aeabi_fdiv+0x46>
 8000d94:	2afd      	cmp	r2, #253	@ 0xfd
 8000d96:	f63f af50 	bhi.w	8000c3a <__aeabi_fmul+0x92>
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dac:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db0:	327f      	adds	r2, #127	@ 0x7f
 8000db2:	bfc2      	ittt	gt
 8000db4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000db8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dbc:	4770      	bxgt	lr
 8000dbe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dc2:	f04f 0300 	mov.w	r3, #0
 8000dc6:	3a01      	subs	r2, #1
 8000dc8:	e737      	b.n	8000c3a <__aeabi_fmul+0x92>
 8000dca:	f092 0f00 	teq	r2, #0
 8000dce:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0040      	lsleq	r0, r0, #1
 8000dd6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dda:	3a01      	subeq	r2, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fdiv+0xc2>
 8000dde:	ea40 000c 	orr.w	r0, r0, ip
 8000de2:	f093 0f00 	teq	r3, #0
 8000de6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0049      	lsleq	r1, r1, #1
 8000dee:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000df2:	3b01      	subeq	r3, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fdiv+0xda>
 8000df6:	ea41 010c 	orr.w	r1, r1, ip
 8000dfa:	e795      	b.n	8000d28 <__aeabi_fdiv+0x18>
 8000dfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e00:	ea92 0f0c 	teq	r2, ip
 8000e04:	d108      	bne.n	8000e18 <__aeabi_fdiv+0x108>
 8000e06:	0242      	lsls	r2, r0, #9
 8000e08:	f47f af7d 	bne.w	8000d06 <__aeabi_fmul+0x15e>
 8000e0c:	ea93 0f0c 	teq	r3, ip
 8000e10:	f47f af70 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e776      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e18:	ea93 0f0c 	teq	r3, ip
 8000e1c:	d104      	bne.n	8000e28 <__aeabi_fdiv+0x118>
 8000e1e:	024b      	lsls	r3, r1, #9
 8000e20:	f43f af4c 	beq.w	8000cbc <__aeabi_fmul+0x114>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e76e      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e28:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e2c:	bf18      	it	ne
 8000e2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e32:	d1ca      	bne.n	8000dca <__aeabi_fdiv+0xba>
 8000e34:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e38:	f47f af5c 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e3c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e40:	f47f af3c 	bne.w	8000cbc <__aeabi_fmul+0x114>
 8000e44:	e75f      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e46:	bf00      	nop

08000e48 <__gesf2>:
 8000e48:	f04f 3cff 	mov.w	ip, #4294967295
 8000e4c:	e006      	b.n	8000e5c <__cmpsf2+0x4>
 8000e4e:	bf00      	nop

08000e50 <__lesf2>:
 8000e50:	f04f 0c01 	mov.w	ip, #1
 8000e54:	e002      	b.n	8000e5c <__cmpsf2+0x4>
 8000e56:	bf00      	nop

08000e58 <__cmpsf2>:
 8000e58:	f04f 0c01 	mov.w	ip, #1
 8000e5c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e6c:	bf18      	it	ne
 8000e6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e72:	d011      	beq.n	8000e98 <__cmpsf2+0x40>
 8000e74:	b001      	add	sp, #4
 8000e76:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e7a:	bf18      	it	ne
 8000e7c:	ea90 0f01 	teqne	r0, r1
 8000e80:	bf58      	it	pl
 8000e82:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e86:	bf88      	it	hi
 8000e88:	17c8      	asrhi	r0, r1, #31
 8000e8a:	bf38      	it	cc
 8000e8c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e90:	bf18      	it	ne
 8000e92:	f040 0001 	orrne.w	r0, r0, #1
 8000e96:	4770      	bx	lr
 8000e98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e9c:	d102      	bne.n	8000ea4 <__cmpsf2+0x4c>
 8000e9e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ea2:	d105      	bne.n	8000eb0 <__cmpsf2+0x58>
 8000ea4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea8:	d1e4      	bne.n	8000e74 <__cmpsf2+0x1c>
 8000eaa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eae:	d0e1      	beq.n	8000e74 <__cmpsf2+0x1c>
 8000eb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <__aeabi_cfrcmple>:
 8000eb8:	4684      	mov	ip, r0
 8000eba:	4608      	mov	r0, r1
 8000ebc:	4661      	mov	r1, ip
 8000ebe:	e7ff      	b.n	8000ec0 <__aeabi_cfcmpeq>

08000ec0 <__aeabi_cfcmpeq>:
 8000ec0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ec2:	f7ff ffc9 	bl	8000e58 <__cmpsf2>
 8000ec6:	2800      	cmp	r0, #0
 8000ec8:	bf48      	it	mi
 8000eca:	f110 0f00 	cmnmi.w	r0, #0
 8000ece:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ed0 <__aeabi_fcmpeq>:
 8000ed0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed4:	f7ff fff4 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000ed8:	bf0c      	ite	eq
 8000eda:	2001      	moveq	r0, #1
 8000edc:	2000      	movne	r0, #0
 8000ede:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_fcmplt>:
 8000ee4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee8:	f7ff ffea 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000eec:	bf34      	ite	cc
 8000eee:	2001      	movcc	r0, #1
 8000ef0:	2000      	movcs	r0, #0
 8000ef2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef6:	bf00      	nop

08000ef8 <__aeabi_fcmple>:
 8000ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000efc:	f7ff ffe0 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000f00:	bf94      	ite	ls
 8000f02:	2001      	movls	r0, #1
 8000f04:	2000      	movhi	r0, #0
 8000f06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0a:	bf00      	nop

08000f0c <__aeabi_fcmpge>:
 8000f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f10:	f7ff ffd2 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f14:	bf94      	ite	ls
 8000f16:	2001      	movls	r0, #1
 8000f18:	2000      	movhi	r0, #0
 8000f1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1e:	bf00      	nop

08000f20 <__aeabi_fcmpgt>:
 8000f20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f24:	f7ff ffc8 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f28:	bf34      	ite	cc
 8000f2a:	2001      	movcc	r0, #1
 8000f2c:	2000      	movcs	r0, #0
 8000f2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f32:	bf00      	nop

08000f34 <__aeabi_f2iz>:
 8000f34:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f38:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f3c:	d30f      	bcc.n	8000f5e <__aeabi_f2iz+0x2a>
 8000f3e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f42:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f46:	d90d      	bls.n	8000f64 <__aeabi_f2iz+0x30>
 8000f48:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f4c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f50:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f54:	fa23 f002 	lsr.w	r0, r3, r2
 8000f58:	bf18      	it	ne
 8000f5a:	4240      	negne	r0, r0
 8000f5c:	4770      	bx	lr
 8000f5e:	f04f 0000 	mov.w	r0, #0
 8000f62:	4770      	bx	lr
 8000f64:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f68:	d101      	bne.n	8000f6e <__aeabi_f2iz+0x3a>
 8000f6a:	0242      	lsls	r2, r0, #9
 8000f6c:	d105      	bne.n	8000f7a <__aeabi_f2iz+0x46>
 8000f6e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f72:	bf08      	it	eq
 8000f74:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f04f 0000 	mov.w	r0, #0
 8000f7e:	4770      	bx	lr

08000f80 <DHT11_Init>:
/**
 * @brief  Initialize DHT11 sensor
 * @retval None
 */
void DHT11_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    // Set pin as input with pull-up initially
    DHT11_Set_Pin_Input();
 8000f84:	f000 f82c 	bl	8000fe0 <DHT11_Set_Pin_Input>

    // Initialize last reading
    last_reading.temperature = 0.0;
 8000f88:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <DHT11_Init+0x24>)
 8000f8a:	f04f 0200 	mov.w	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
    last_reading.humidity = 0.0;
 8000f90:	4b04      	ldr	r3, [pc, #16]	@ (8000fa4 <DHT11_Init+0x24>)
 8000f92:	f04f 0200 	mov.w	r2, #0
 8000f96:	605a      	str	r2, [r3, #4]
    last_reading.valid = 0;
 8000f98:	4b02      	ldr	r3, [pc, #8]	@ (8000fa4 <DHT11_Init+0x24>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	721a      	strb	r2, [r3, #8]
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000088 	.word	0x20000088

08000fa8 <DHT11_Set_Pin_Output>:
/**
 * @brief  Set DHT11 pin as output
 * @retval None
 */
static void DHT11_Set_Pin_Output(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fae:	463b      	mov	r3, r7
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]

    GPIO_InitStruct.Pin = DHT11_PIN;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000fca:	463b      	mov	r3, r7
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4803      	ldr	r0, [pc, #12]	@ (8000fdc <DHT11_Set_Pin_Output+0x34>)
 8000fd0:	f001 fbd8 	bl	8002784 <HAL_GPIO_Init>
}
 8000fd4:	bf00      	nop
 8000fd6:	3710      	adds	r7, #16
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	40010800 	.word	0x40010800

08000fe0 <DHT11_Set_Pin_Input>:
/**
 * @brief  Set DHT11 pin as input
 * @retval None
 */
static void DHT11_Set_Pin_Input(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	605a      	str	r2, [r3, #4]
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	60da      	str	r2, [r3, #12]

    GPIO_InitStruct.Pin = DHT11_PIN;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000ffe:	463b      	mov	r3, r7
 8001000:	4619      	mov	r1, r3
 8001002:	4803      	ldr	r0, [pc, #12]	@ (8001010 <DHT11_Set_Pin_Input+0x30>)
 8001004:	f001 fbbe 	bl	8002784 <HAL_GPIO_Init>
}
 8001008:	bf00      	nop
 800100a:	3710      	adds	r7, #16
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	40010800 	.word	0x40010800

08001014 <DHT11_Start_Signal>:
/**
 * @brief  Send start signal to DHT11
 * @retval None
 */
static void DHT11_Start_Signal(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
    DHT11_Set_Pin_Output();
 8001018:	f7ff ffc6 	bl	8000fa8 <DHT11_Set_Pin_Output>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 800101c:	2200      	movs	r2, #0
 800101e:	2102      	movs	r1, #2
 8001020:	4808      	ldr	r0, [pc, #32]	@ (8001044 <DHT11_Start_Signal+0x30>)
 8001022:	f001 fd4a 	bl	8002aba <HAL_GPIO_WritePin>
    HAL_Delay(DHT11_START_SIGNAL_TIME);
 8001026:	2014      	movs	r0, #20
 8001028:	f001 faa4 	bl	8002574 <HAL_Delay>
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 800102c:	2201      	movs	r2, #1
 800102e:	2102      	movs	r1, #2
 8001030:	4804      	ldr	r0, [pc, #16]	@ (8001044 <DHT11_Start_Signal+0x30>)
 8001032:	f001 fd42 	bl	8002aba <HAL_GPIO_WritePin>
    DHT11_Delay_us(30);
 8001036:	201e      	movs	r0, #30
 8001038:	f000 f94a 	bl	80012d0 <DHT11_Delay_us>
    DHT11_Set_Pin_Input();
 800103c:	f7ff ffd0 	bl	8000fe0 <DHT11_Set_Pin_Input>
}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40010800 	.word	0x40010800

08001048 <DHT11_Check_Response>:
/**
 * @brief  Check DHT11 response after start signal
 * @retval 1 if response received, 0 if no response
 */
static uint8_t DHT11_Check_Response(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
    uint8_t response = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	71fb      	strb	r3, [r7, #7]
    uint32_t timeout = 0;
 8001052:	2300      	movs	r3, #0
 8001054:	603b      	str	r3, [r7, #0]

    // Wait for pin to go low (response signal)
    DHT11_Delay_us(DHT11_RESPONSE_WAIT_TIME);
 8001056:	2028      	movs	r0, #40	@ 0x28
 8001058:	f000 f93a 	bl	80012d0 <DHT11_Delay_us>

    if (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)))
 800105c:	2102      	movs	r1, #2
 800105e:	481c      	ldr	r0, [pc, #112]	@ (80010d0 <DHT11_Check_Response+0x88>)
 8001060:	f001 fd14 	bl	8002a8c <HAL_GPIO_ReadPin>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d12d      	bne.n	80010c6 <DHT11_Check_Response+0x7e>
    {
        // Wait for pin to go high
        timeout = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	603b      	str	r3, [r7, #0]
        while (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && timeout < 100)
 800106e:	e005      	b.n	800107c <DHT11_Check_Response+0x34>
        {
            DHT11_Delay_us(1);
 8001070:	2001      	movs	r0, #1
 8001072:	f000 f92d 	bl	80012d0 <DHT11_Delay_us>
            timeout++;
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	3301      	adds	r3, #1
 800107a:	603b      	str	r3, [r7, #0]
        while (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && timeout < 100)
 800107c:	2102      	movs	r1, #2
 800107e:	4814      	ldr	r0, [pc, #80]	@ (80010d0 <DHT11_Check_Response+0x88>)
 8001080:	f001 fd04 	bl	8002a8c <HAL_GPIO_ReadPin>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d102      	bne.n	8001090 <DHT11_Check_Response+0x48>
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	2b63      	cmp	r3, #99	@ 0x63
 800108e:	d9ef      	bls.n	8001070 <DHT11_Check_Response+0x28>
        }

        if (timeout < 100)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	2b63      	cmp	r3, #99	@ 0x63
 8001094:	d817      	bhi.n	80010c6 <DHT11_Check_Response+0x7e>
        {
            // Wait for pin to go low again
            timeout = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	603b      	str	r3, [r7, #0]
            while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && timeout < 100)
 800109a:	e005      	b.n	80010a8 <DHT11_Check_Response+0x60>
            {
                DHT11_Delay_us(1);
 800109c:	2001      	movs	r0, #1
 800109e:	f000 f917 	bl	80012d0 <DHT11_Delay_us>
                timeout++;
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	3301      	adds	r3, #1
 80010a6:	603b      	str	r3, [r7, #0]
            while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && timeout < 100)
 80010a8:	2102      	movs	r1, #2
 80010aa:	4809      	ldr	r0, [pc, #36]	@ (80010d0 <DHT11_Check_Response+0x88>)
 80010ac:	f001 fcee 	bl	8002a8c <HAL_GPIO_ReadPin>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d002      	beq.n	80010bc <DHT11_Check_Response+0x74>
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	2b63      	cmp	r3, #99	@ 0x63
 80010ba:	d9ef      	bls.n	800109c <DHT11_Check_Response+0x54>
            }

            if (timeout < 100)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	2b63      	cmp	r3, #99	@ 0x63
 80010c0:	d801      	bhi.n	80010c6 <DHT11_Check_Response+0x7e>
            {
                response = 1;
 80010c2:	2301      	movs	r3, #1
 80010c4:	71fb      	strb	r3, [r7, #7]
            }
        }
    }

    return response;
 80010c6:	79fb      	ldrb	r3, [r7, #7]
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40010800 	.word	0x40010800

080010d4 <DHT11_Read_Bit>:
/**
 * @brief  Read a single bit from DHT11
 * @retval Bit value (0 or 1)
 */
static uint8_t DHT11_Read_Bit(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
    uint32_t timeout = 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	607b      	str	r3, [r7, #4]

    // Wait for pin to go high
    while (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && timeout < 100)
 80010de:	e005      	b.n	80010ec <DHT11_Read_Bit+0x18>
    {
        DHT11_Delay_us(1);
 80010e0:	2001      	movs	r0, #1
 80010e2:	f000 f8f5 	bl	80012d0 <DHT11_Delay_us>
        timeout++;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	3301      	adds	r3, #1
 80010ea:	607b      	str	r3, [r7, #4]
    while (!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && timeout < 100)
 80010ec:	2102      	movs	r1, #2
 80010ee:	4819      	ldr	r0, [pc, #100]	@ (8001154 <DHT11_Read_Bit+0x80>)
 80010f0:	f001 fccc 	bl	8002a8c <HAL_GPIO_ReadPin>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d102      	bne.n	8001100 <DHT11_Read_Bit+0x2c>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2b63      	cmp	r3, #99	@ 0x63
 80010fe:	d9ef      	bls.n	80010e0 <DHT11_Read_Bit+0xc>
    }

    if (timeout >= 100) return 0; // Timeout error
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2b63      	cmp	r3, #99	@ 0x63
 8001104:	d901      	bls.n	800110a <DHT11_Read_Bit+0x36>
 8001106:	2300      	movs	r3, #0
 8001108:	e01f      	b.n	800114a <DHT11_Read_Bit+0x76>

    // Wait 40us and check pin state
    DHT11_Delay_us(DHT11_BIT_READ_TIME);
 800110a:	2028      	movs	r0, #40	@ 0x28
 800110c:	f000 f8e0 	bl	80012d0 <DHT11_Delay_us>

    if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8001110:	2102      	movs	r1, #2
 8001112:	4810      	ldr	r0, [pc, #64]	@ (8001154 <DHT11_Read_Bit+0x80>)
 8001114:	f001 fcba 	bl	8002a8c <HAL_GPIO_ReadPin>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d014      	beq.n	8001148 <DHT11_Read_Bit+0x74>
    {
        // Pin is still high - this is bit '1'
        // Wait for pin to go low
        timeout = 0;
 800111e:	2300      	movs	r3, #0
 8001120:	607b      	str	r3, [r7, #4]
        while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && timeout < 100)
 8001122:	e005      	b.n	8001130 <DHT11_Read_Bit+0x5c>
        {
            DHT11_Delay_us(1);
 8001124:	2001      	movs	r0, #1
 8001126:	f000 f8d3 	bl	80012d0 <DHT11_Delay_us>
            timeout++;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	3301      	adds	r3, #1
 800112e:	607b      	str	r3, [r7, #4]
        while ((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && timeout < 100)
 8001130:	2102      	movs	r1, #2
 8001132:	4808      	ldr	r0, [pc, #32]	@ (8001154 <DHT11_Read_Bit+0x80>)
 8001134:	f001 fcaa 	bl	8002a8c <HAL_GPIO_ReadPin>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d002      	beq.n	8001144 <DHT11_Read_Bit+0x70>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2b63      	cmp	r3, #99	@ 0x63
 8001142:	d9ef      	bls.n	8001124 <DHT11_Read_Bit+0x50>
        }
        return 1;
 8001144:	2301      	movs	r3, #1
 8001146:	e000      	b.n	800114a <DHT11_Read_Bit+0x76>
    }
    else
    {
        // Pin went low - this is bit '0'
        return 0;
 8001148:	2300      	movs	r3, #0
    }
}
 800114a:	4618      	mov	r0, r3
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40010800 	.word	0x40010800

08001158 <DHT11_Read_Byte>:
/**
 * @brief  Read a byte (8 bits) from DHT11
 * @retval Byte value
 */
static uint8_t DHT11_Read_Byte(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
    uint8_t byte_value = 0;
 800115e:	2300      	movs	r3, #0
 8001160:	71fb      	strb	r3, [r7, #7]

    for (int i = 7; i >= 0; i--)
 8001162:	2307      	movs	r3, #7
 8001164:	603b      	str	r3, [r7, #0]
 8001166:	e011      	b.n	800118c <DHT11_Read_Byte+0x34>
    {
        if (DHT11_Read_Bit())
 8001168:	f7ff ffb4 	bl	80010d4 <DHT11_Read_Bit>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d009      	beq.n	8001186 <DHT11_Read_Byte+0x2e>
        {
            byte_value |= (1 << i);
 8001172:	2201      	movs	r2, #1
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	b25a      	sxtb	r2, r3
 800117c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001180:	4313      	orrs	r3, r2
 8001182:	b25b      	sxtb	r3, r3
 8001184:	71fb      	strb	r3, [r7, #7]
    for (int i = 7; i >= 0; i--)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	3b01      	subs	r3, #1
 800118a:	603b      	str	r3, [r7, #0]
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	daea      	bge.n	8001168 <DHT11_Read_Byte+0x10>
        }
    }

    return byte_value;
 8001192:	79fb      	ldrb	r3, [r7, #7]
}
 8001194:	4618      	mov	r0, r3
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <DHT11_Read_Data>:
 * @brief  Read temperature and humidity data from DHT11
 * @param  data: Pointer to DHT11_Data_t structure to store results
 * @retval 1 if successful, 0 if failed
 */
uint8_t DHT11_Read_Data(DHT11_Data_t* data)
{
 800119c:	b5b0      	push	{r4, r5, r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
    uint8_t humidity_int, humidity_dec;
    uint8_t temperature_int, temperature_dec;
    uint8_t checksum, calculated_checksum;

    // Initialize data structure
    data->valid = 0;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	721a      	strb	r2, [r3, #8]
    data->temperature = 0.0;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f04f 0200 	mov.w	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]
    data->humidity = 0.0;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f04f 0200 	mov.w	r2, #0
 80011b8:	605a      	str	r2, [r3, #4]

    // Send start signal
    DHT11_Start_Signal();
 80011ba:	f7ff ff2b 	bl	8001014 <DHT11_Start_Signal>

    // Check for response
    if (!DHT11_Check_Response())
 80011be:	f7ff ff43 	bl	8001048 <DHT11_Check_Response>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d101      	bne.n	80011cc <DHT11_Read_Data+0x30>
    {
        return 0; // No response from sensor
 80011c8:	2300      	movs	r3, #0
 80011ca:	e078      	b.n	80012be <DHT11_Read_Data+0x122>
    }

    // Read 5 bytes of data
    humidity_int = DHT11_Read_Byte();
 80011cc:	f7ff ffc4 	bl	8001158 <DHT11_Read_Byte>
 80011d0:	4603      	mov	r3, r0
 80011d2:	73fb      	strb	r3, [r7, #15]
    humidity_dec = DHT11_Read_Byte();
 80011d4:	f7ff ffc0 	bl	8001158 <DHT11_Read_Byte>
 80011d8:	4603      	mov	r3, r0
 80011da:	73bb      	strb	r3, [r7, #14]
    temperature_int = DHT11_Read_Byte();
 80011dc:	f7ff ffbc 	bl	8001158 <DHT11_Read_Byte>
 80011e0:	4603      	mov	r3, r0
 80011e2:	737b      	strb	r3, [r7, #13]
    temperature_dec = DHT11_Read_Byte();
 80011e4:	f7ff ffb8 	bl	8001158 <DHT11_Read_Byte>
 80011e8:	4603      	mov	r3, r0
 80011ea:	733b      	strb	r3, [r7, #12]
    checksum = DHT11_Read_Byte();
 80011ec:	f7ff ffb4 	bl	8001158 <DHT11_Read_Byte>
 80011f0:	4603      	mov	r3, r0
 80011f2:	72fb      	strb	r3, [r7, #11]

    // Calculate checksum
    calculated_checksum = humidity_int + humidity_dec + temperature_int + temperature_dec;
 80011f4:	7bfa      	ldrb	r2, [r7, #15]
 80011f6:	7bbb      	ldrb	r3, [r7, #14]
 80011f8:	4413      	add	r3, r2
 80011fa:	b2da      	uxtb	r2, r3
 80011fc:	7b7b      	ldrb	r3, [r7, #13]
 80011fe:	4413      	add	r3, r2
 8001200:	b2da      	uxtb	r2, r3
 8001202:	7b3b      	ldrb	r3, [r7, #12]
 8001204:	4413      	add	r3, r2
 8001206:	72bb      	strb	r3, [r7, #10]

    // Verify checksum
    if (calculated_checksum == checksum)
 8001208:	7aba      	ldrb	r2, [r7, #10]
 800120a:	7afb      	ldrb	r3, [r7, #11]
 800120c:	429a      	cmp	r2, r3
 800120e:	d155      	bne.n	80012bc <DHT11_Read_Data+0x120>
    {
        // Data is valid
        data->humidity = (float)humidity_int + ((float)humidity_dec / 10.0);
 8001210:	7bfb      	ldrb	r3, [r7, #15]
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff fc70 	bl	8000af8 <__aeabi_ui2f>
 8001218:	4603      	mov	r3, r0
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff f8fc 	bl	8000418 <__aeabi_f2d>
 8001220:	4604      	mov	r4, r0
 8001222:	460d      	mov	r5, r1
 8001224:	7bbb      	ldrb	r3, [r7, #14]
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff fc66 	bl	8000af8 <__aeabi_ui2f>
 800122c:	4603      	mov	r3, r0
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff f8f2 	bl	8000418 <__aeabi_f2d>
 8001234:	f04f 0200 	mov.w	r2, #0
 8001238:	4b23      	ldr	r3, [pc, #140]	@ (80012c8 <DHT11_Read_Data+0x12c>)
 800123a:	f7ff fa6f 	bl	800071c <__aeabi_ddiv>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	4620      	mov	r0, r4
 8001244:	4629      	mov	r1, r5
 8001246:	f7fe ff89 	bl	800015c <__adddf3>
 800124a:	4602      	mov	r2, r0
 800124c:	460b      	mov	r3, r1
 800124e:	4610      	mov	r0, r2
 8001250:	4619      	mov	r1, r3
 8001252:	f7ff fb4b 	bl	80008ec <__aeabi_d2f>
 8001256:	4602      	mov	r2, r0
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	605a      	str	r2, [r3, #4]
        data->temperature = (float)temperature_int + ((float)temperature_dec / 10.0);
 800125c:	7b7b      	ldrb	r3, [r7, #13]
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff fc4a 	bl	8000af8 <__aeabi_ui2f>
 8001264:	4603      	mov	r3, r0
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff f8d6 	bl	8000418 <__aeabi_f2d>
 800126c:	4604      	mov	r4, r0
 800126e:	460d      	mov	r5, r1
 8001270:	7b3b      	ldrb	r3, [r7, #12]
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fc40 	bl	8000af8 <__aeabi_ui2f>
 8001278:	4603      	mov	r3, r0
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff f8cc 	bl	8000418 <__aeabi_f2d>
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	4b10      	ldr	r3, [pc, #64]	@ (80012c8 <DHT11_Read_Data+0x12c>)
 8001286:	f7ff fa49 	bl	800071c <__aeabi_ddiv>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	4620      	mov	r0, r4
 8001290:	4629      	mov	r1, r5
 8001292:	f7fe ff63 	bl	800015c <__adddf3>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4610      	mov	r0, r2
 800129c:	4619      	mov	r1, r3
 800129e:	f7ff fb25 	bl	80008ec <__aeabi_d2f>
 80012a2:	4602      	mov	r2, r0
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	601a      	str	r2, [r3, #0]
        data->valid = 1;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2201      	movs	r2, #1
 80012ac:	721a      	strb	r2, [r3, #8]

        // Store as last valid reading
        last_reading = *data;
 80012ae:	4b07      	ldr	r3, [pc, #28]	@ (80012cc <DHT11_Read_Data+0x130>)
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80012b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}

        return 1; // Success
 80012b8:	2301      	movs	r3, #1
 80012ba:	e000      	b.n	80012be <DHT11_Read_Data+0x122>
    }
    else
    {
        return 0; // Checksum error
 80012bc:	2300      	movs	r3, #0
    }
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bdb0      	pop	{r4, r5, r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40240000 	.word	0x40240000
 80012cc:	20000088 	.word	0x20000088

080012d0 <DHT11_Delay_us>:
 * @param  us: Microseconds to delay
 * @retval None
 * @note   This function uses TIM2 counter for accurate microsecond timing
 */
void DHT11_Delay_us(uint32_t us)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 80012d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001310 <DHT11_Delay_us+0x40>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * (SystemCoreClock / 1000000);
 80012de:	4b0d      	ldr	r3, [pc, #52]	@ (8001314 <DHT11_Delay_us+0x44>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001318 <DHT11_Delay_us+0x48>)
 80012e4:	fba2 2303 	umull	r2, r3, r2, r3
 80012e8:	0c9a      	lsrs	r2, r3, #18
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	fb02 f303 	mul.w	r3, r2, r3
 80012f0:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks);
 80012f2:	bf00      	nop
 80012f4:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <DHT11_Delay_us+0x40>)
 80012f6:	685a      	ldr	r2, [r3, #4]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	68ba      	ldr	r2, [r7, #8]
 80012fe:	429a      	cmp	r2, r3
 8001300:	d8f8      	bhi.n	80012f4 <DHT11_Delay_us+0x24>
}
 8001302:	bf00      	nop
 8001304:	bf00      	nop
 8001306:	3714      	adds	r7, #20
 8001308:	46bd      	mov	sp, r7
 800130a:	bc80      	pop	{r7}
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	e0001000 	.word	0xe0001000
 8001314:	20000010 	.word	0x20000010
 8001318:	431bde83 	.word	0x431bde83

0800131c <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af02      	add	r7, sp, #8
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	f023 030f 	bic.w	r3, r3, #15
 800132c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	011b      	lsls	r3, r3, #4
 8001332:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8001334:	7bfb      	ldrb	r3, [r7, #15]
 8001336:	f043 030c 	orr.w	r3, r3, #12
 800133a:	b2db      	uxtb	r3, r3
 800133c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 800133e:	7bfb      	ldrb	r3, [r7, #15]
 8001340:	f043 0308 	orr.w	r3, r3, #8
 8001344:	b2db      	uxtb	r3, r3
 8001346:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 8001348:	7bbb      	ldrb	r3, [r7, #14]
 800134a:	f043 030c 	orr.w	r3, r3, #12
 800134e:	b2db      	uxtb	r3, r3
 8001350:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 8001352:	7bbb      	ldrb	r3, [r7, #14]
 8001354:	f043 0308 	orr.w	r3, r3, #8
 8001358:	b2db      	uxtb	r3, r3
 800135a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 800135c:	f107 0208 	add.w	r2, r7, #8
 8001360:	2364      	movs	r3, #100	@ 0x64
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	2304      	movs	r3, #4
 8001366:	214e      	movs	r1, #78	@ 0x4e
 8001368:	4803      	ldr	r0, [pc, #12]	@ (8001378 <lcd_send_cmd+0x5c>)
 800136a:	f001 fd03 	bl	8002d74 <HAL_I2C_Master_Transmit>
}
 800136e:	bf00      	nop
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000094 	.word	0x20000094

0800137c <lcd_send_data>:

void lcd_send_data (char data)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af02      	add	r7, sp, #8
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	f023 030f 	bic.w	r3, r3, #15
 800138c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	011b      	lsls	r3, r3, #4
 8001392:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	f043 030d 	orr.w	r3, r3, #13
 800139a:	b2db      	uxtb	r3, r3
 800139c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 800139e:	7bfb      	ldrb	r3, [r7, #15]
 80013a0:	f043 0309 	orr.w	r3, r3, #9
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
 80013a8:	7bbb      	ldrb	r3, [r7, #14]
 80013aa:	f043 030d 	orr.w	r3, r3, #13
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0 -> bxxxx1001
 80013b2:	7bbb      	ldrb	r3, [r7, #14]
 80013b4:	f043 0309 	orr.w	r3, r3, #9
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80013bc:	f107 0208 	add.w	r2, r7, #8
 80013c0:	2364      	movs	r3, #100	@ 0x64
 80013c2:	9300      	str	r3, [sp, #0]
 80013c4:	2304      	movs	r3, #4
 80013c6:	214e      	movs	r1, #78	@ 0x4e
 80013c8:	4803      	ldr	r0, [pc, #12]	@ (80013d8 <lcd_send_data+0x5c>)
 80013ca:	f001 fcd3 	bl	8002d74 <HAL_I2C_Master_Transmit>
}
 80013ce:	bf00      	nop
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20000094 	.word	0x20000094

080013dc <lcd_clear>:

void lcd_clear (void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x80);
 80013e2:	2080      	movs	r0, #128	@ 0x80
 80013e4:	f7ff ff9a 	bl	800131c <lcd_send_cmd>
	for (int i=0; i<70; i++)
 80013e8:	2300      	movs	r3, #0
 80013ea:	607b      	str	r3, [r7, #4]
 80013ec:	e005      	b.n	80013fa <lcd_clear+0x1e>
	{
		lcd_send_data (' ');
 80013ee:	2020      	movs	r0, #32
 80013f0:	f7ff ffc4 	bl	800137c <lcd_send_data>
	for (int i=0; i<70; i++)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	3301      	adds	r3, #1
 80013f8:	607b      	str	r3, [r7, #4]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2b45      	cmp	r3, #69	@ 0x45
 80013fe:	ddf6      	ble.n	80013ee <lcd_clear+0x12>
	}
}
 8001400:	bf00      	nop
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b082      	sub	sp, #8
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
 8001412:	6039      	str	r1, [r7, #0]
    switch (row)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d003      	beq.n	8001422 <lcd_put_cur+0x18>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d005      	beq.n	800142c <lcd_put_cur+0x22>
 8001420:	e009      	b.n	8001436 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001428:	603b      	str	r3, [r7, #0]
            break;
 800142a:	e004      	b.n	8001436 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001432:	603b      	str	r3, [r7, #0]
            break;
 8001434:	bf00      	nop
    }

    lcd_send_cmd (col);
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	b2db      	uxtb	r3, r3
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff ff6e 	bl	800131c <lcd_send_cmd>
}
 8001440:	bf00      	nop
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}

08001448 <lcd_init>:


void lcd_init (void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800144c:	2032      	movs	r0, #50	@ 0x32
 800144e:	f001 f891 	bl	8002574 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001452:	2030      	movs	r0, #48	@ 0x30
 8001454:	f7ff ff62 	bl	800131c <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001458:	2005      	movs	r0, #5
 800145a:	f001 f88b 	bl	8002574 <HAL_Delay>
	lcd_send_cmd (0x30);
 800145e:	2030      	movs	r0, #48	@ 0x30
 8001460:	f7ff ff5c 	bl	800131c <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001464:	2001      	movs	r0, #1
 8001466:	f001 f885 	bl	8002574 <HAL_Delay>
	lcd_send_cmd (0x30);
 800146a:	2030      	movs	r0, #48	@ 0x30
 800146c:	f7ff ff56 	bl	800131c <lcd_send_cmd>
	HAL_Delay(10);
 8001470:	200a      	movs	r0, #10
 8001472:	f001 f87f 	bl	8002574 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001476:	2020      	movs	r0, #32
 8001478:	f7ff ff50 	bl	800131c <lcd_send_cmd>
	HAL_Delay(10);
 800147c:	200a      	movs	r0, #10
 800147e:	f001 f879 	bl	8002574 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001482:	2028      	movs	r0, #40	@ 0x28
 8001484:	f7ff ff4a 	bl	800131c <lcd_send_cmd>
	HAL_Delay(1);
 8001488:	2001      	movs	r0, #1
 800148a:	f001 f873 	bl	8002574 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800148e:	2008      	movs	r0, #8
 8001490:	f7ff ff44 	bl	800131c <lcd_send_cmd>
	HAL_Delay(1);
 8001494:	2001      	movs	r0, #1
 8001496:	f001 f86d 	bl	8002574 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 800149a:	2001      	movs	r0, #1
 800149c:	f7ff ff3e 	bl	800131c <lcd_send_cmd>
	HAL_Delay(1);
 80014a0:	2001      	movs	r0, #1
 80014a2:	f001 f867 	bl	8002574 <HAL_Delay>
	HAL_Delay(1);
 80014a6:	2001      	movs	r0, #1
 80014a8:	f001 f864 	bl	8002574 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80014ac:	2006      	movs	r0, #6
 80014ae:	f7ff ff35 	bl	800131c <lcd_send_cmd>
	HAL_Delay(1);
 80014b2:	2001      	movs	r0, #1
 80014b4:	f001 f85e 	bl	8002574 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80014b8:	200c      	movs	r0, #12
 80014ba:	f7ff ff2f 	bl	800131c <lcd_send_cmd>
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b082      	sub	sp, #8
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80014ca:	e006      	b.n	80014da <lcd_send_string+0x18>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	1c5a      	adds	r2, r3, #1
 80014d0:	607a      	str	r2, [r7, #4]
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff ff51 	bl	800137c <lcd_send_data>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1f4      	bne.n	80014cc <lcd_send_string+0xa>
}
 80014e2:	bf00      	nop
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}

080014ec <Motor_Control_Logic>:
/**
 * @brief Motor control logic based on temperature and distance thresholds
 * Only considers readings from the currently active mode
 */
void Motor_Control_Logic(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
    // Reset motor activation flags
    motor_active_temp = 0;
 80014f0:	4b21      	ldr	r3, [pc, #132]	@ (8001578 <Motor_Control_Logic+0x8c>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
    motor_active_distance = 0;
 80014f6:	4b21      	ldr	r3, [pc, #132]	@ (800157c <Motor_Control_Logic+0x90>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]

    // Only check temperature if we're in temperature mode (mode 1)
    if (current_mode == 1)
 80014fc:	4b20      	ldr	r3, [pc, #128]	@ (8001580 <Motor_Control_Logic+0x94>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d10f      	bne.n	8001524 <Motor_Control_Logic+0x38>
    {
        if (dht11_data.valid && dht11_data.temperature >= TEMP_THRESHOLD)
 8001504:	4b1f      	ldr	r3, [pc, #124]	@ (8001584 <Motor_Control_Logic+0x98>)
 8001506:	7a1b      	ldrb	r3, [r3, #8]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d00b      	beq.n	8001524 <Motor_Control_Logic+0x38>
 800150c:	4b1d      	ldr	r3, [pc, #116]	@ (8001584 <Motor_Control_Logic+0x98>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	491d      	ldr	r1, [pc, #116]	@ (8001588 <Motor_Control_Logic+0x9c>)
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff fcfa 	bl	8000f0c <__aeabi_fcmpge>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d002      	beq.n	8001524 <Motor_Control_Logic+0x38>
        {
            motor_active_temp = 1;
 800151e:	4b16      	ldr	r3, [pc, #88]	@ (8001578 <Motor_Control_Logic+0x8c>)
 8001520:	2201      	movs	r2, #1
 8001522:	701a      	strb	r2, [r3, #0]
        }
    }

    // Only check distance if we're in distance mode (mode 2)
    if (current_mode == 2)
 8001524:	4b16      	ldr	r3, [pc, #88]	@ (8001580 <Motor_Control_Logic+0x94>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b02      	cmp	r3, #2
 800152a:	d115      	bne.n	8001558 <Motor_Control_Logic+0x6c>
    {
        if (distance > 0 && distance <= DISTANCE_THRESHOLD)
 800152c:	4b17      	ldr	r3, [pc, #92]	@ (800158c <Motor_Control_Logic+0xa0>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f04f 0100 	mov.w	r1, #0
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff fcf3 	bl	8000f20 <__aeabi_fcmpgt>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d00b      	beq.n	8001558 <Motor_Control_Logic+0x6c>
 8001540:	4b12      	ldr	r3, [pc, #72]	@ (800158c <Motor_Control_Logic+0xa0>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4912      	ldr	r1, [pc, #72]	@ (8001590 <Motor_Control_Logic+0xa4>)
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fcd6 	bl	8000ef8 <__aeabi_fcmple>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d002      	beq.n	8001558 <Motor_Control_Logic+0x6c>
        {
            motor_active_distance = 1;
 8001552:	4b0a      	ldr	r3, [pc, #40]	@ (800157c <Motor_Control_Logic+0x90>)
 8001554:	2201      	movs	r2, #1
 8001556:	701a      	strb	r2, [r3, #0]
        }
    }

    // Update overall motor status
    motor_status = (motor_active_temp || motor_active_distance) ? 1 : 0;
 8001558:	4b07      	ldr	r3, [pc, #28]	@ (8001578 <Motor_Control_Logic+0x8c>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d103      	bne.n	8001568 <Motor_Control_Logic+0x7c>
 8001560:	4b06      	ldr	r3, [pc, #24]	@ (800157c <Motor_Control_Logic+0x90>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <Motor_Control_Logic+0x80>
 8001568:	2301      	movs	r3, #1
 800156a:	e000      	b.n	800156e <Motor_Control_Logic+0x82>
 800156c:	2300      	movs	r3, #0
 800156e:	b2da      	uxtb	r2, r3
 8001570:	4b08      	ldr	r3, [pc, #32]	@ (8001594 <Motor_Control_Logic+0xa8>)
 8001572:	701a      	strb	r2, [r3, #0]
}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20000148 	.word	0x20000148
 800157c:	20000149 	.word	0x20000149
 8001580:	20000000 	.word	0x20000000
 8001584:	20000138 	.word	0x20000138
 8001588:	41f00000 	.word	0x41f00000
 800158c:	20000144 	.word	0x20000144
 8001590:	41a00000 	.word	0x41a00000
 8001594:	20000130 	.word	0x20000130

08001598 <Update_Motor_Status>:

/**
 * @brief Update motor physical state based on motor_status
 */
void Update_Motor_Status(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
    if (motor_status != last_motor_state)
 800159c:	4b0d      	ldr	r3, [pc, #52]	@ (80015d4 <Update_Motor_Status+0x3c>)
 800159e:	781a      	ldrb	r2, [r3, #0]
 80015a0:	4b0d      	ldr	r3, [pc, #52]	@ (80015d8 <Update_Motor_Status+0x40>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d00c      	beq.n	80015c2 <Update_Motor_Status+0x2a>
    {
        if (motor_status)
 80015a8:	4b0a      	ldr	r3, [pc, #40]	@ (80015d4 <Update_Motor_Status+0x3c>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d002      	beq.n	80015b6 <Update_Motor_Status+0x1e>
        {
            // Start motor - sweep motion for indication
            SG90_Start_Sweep();
 80015b0:	f000 fbde 	bl	8001d70 <SG90_Start_Sweep>
 80015b4:	e001      	b.n	80015ba <Update_Motor_Status+0x22>
        }
        else
        {
            // Stop motor - return to center position
            SG90_Stop();
 80015b6:	f000 fc53 	bl	8001e60 <SG90_Stop>
        }
        last_motor_state = motor_status;
 80015ba:	4b06      	ldr	r3, [pc, #24]	@ (80015d4 <Update_Motor_Status+0x3c>)
 80015bc:	781a      	ldrb	r2, [r3, #0]
 80015be:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <Update_Motor_Status+0x40>)
 80015c0:	701a      	strb	r2, [r3, #0]
    }

    // Continue sweep motion if motor is active
    if (motor_status)
 80015c2:	4b04      	ldr	r3, [pc, #16]	@ (80015d4 <Update_Motor_Status+0x3c>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <Update_Motor_Status+0x36>
    {
        SG90_Update_Sweep();
 80015ca:	f000 fbf3 	bl	8001db4 <SG90_Update_Sweep>
    }
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	20000130 	.word	0x20000130
 80015d8:	2000014a 	.word	0x2000014a

080015dc <Display_Temperature_Mode>:

/**
 * @brief Display temperature mode with DHT11 readings and motor status
 */
void Display_Temperature_Mode(void)
{
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	b097      	sub	sp, #92	@ 0x5c
 80015e0:	af02      	add	r7, sp, #8
    static uint32_t last_update = 0;
    static uint8_t first_run = 1;

    // Show mode change message once
    if (temp_first)
 80015e2:	4b62      	ldr	r3, [pc, #392]	@ (800176c <Display_Temperature_Mode+0x190>)
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d019      	beq.n	800161e <Display_Temperature_Mode+0x42>
    {
        lcd_clear();
 80015ea:	f7ff fef7 	bl	80013dc <lcd_clear>
        lcd_put_cur(0, 0);
 80015ee:	2100      	movs	r1, #0
 80015f0:	2000      	movs	r0, #0
 80015f2:	f7ff ff0a 	bl	800140a <lcd_put_cur>
        lcd_send_string("DHT11 Mode      ");
 80015f6:	485e      	ldr	r0, [pc, #376]	@ (8001770 <Display_Temperature_Mode+0x194>)
 80015f8:	f7ff ff63 	bl	80014c2 <lcd_send_string>
        lcd_put_cur(1, 0);
 80015fc:	2100      	movs	r1, #0
 80015fe:	2001      	movs	r0, #1
 8001600:	f7ff ff03 	bl	800140a <lcd_put_cur>
        lcd_send_string("Reading...      ");
 8001604:	485b      	ldr	r0, [pc, #364]	@ (8001774 <Display_Temperature_Mode+0x198>)
 8001606:	f7ff ff5c 	bl	80014c2 <lcd_send_string>
        HAL_Delay(1000);
 800160a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800160e:	f000 ffb1 	bl	8002574 <HAL_Delay>
        temp_first = 0;
 8001612:	4b56      	ldr	r3, [pc, #344]	@ (800176c <Display_Temperature_Mode+0x190>)
 8001614:	2200      	movs	r2, #0
 8001616:	701a      	strb	r2, [r3, #0]
        first_run = 1;
 8001618:	4b57      	ldr	r3, [pc, #348]	@ (8001778 <Display_Temperature_Mode+0x19c>)
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
    }

    // Update DHT11 data every 2 seconds
    if (HAL_GetTick() - last_update > 2000)
 800161e:	f000 ff9f 	bl	8002560 <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	4b55      	ldr	r3, [pc, #340]	@ (800177c <Display_Temperature_Mode+0x1a0>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800162e:	d90a      	bls.n	8001646 <Display_Temperature_Mode+0x6a>
    {
        DHT11_Read_Data(&dht11_data);
 8001630:	4853      	ldr	r0, [pc, #332]	@ (8001780 <Display_Temperature_Mode+0x1a4>)
 8001632:	f7ff fdb3 	bl	800119c <DHT11_Read_Data>
        last_update = HAL_GetTick();
 8001636:	f000 ff93 	bl	8002560 <HAL_GetTick>
 800163a:	4603      	mov	r3, r0
 800163c:	4a4f      	ldr	r2, [pc, #316]	@ (800177c <Display_Temperature_Mode+0x1a0>)
 800163e:	6013      	str	r3, [r2, #0]
        first_run = 1;
 8001640:	4b4d      	ldr	r3, [pc, #308]	@ (8001778 <Display_Temperature_Mode+0x19c>)
 8001642:	2201      	movs	r2, #1
 8001644:	701a      	strb	r2, [r3, #0]
    }

    // Display temperature and motor status
    if (first_run)
 8001646:	4b4c      	ldr	r3, [pc, #304]	@ (8001778 <Display_Temperature_Mode+0x19c>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	f000 8089 	beq.w	8001762 <Display_Temperature_Mode+0x186>
    {
        if (dht11_data.valid)
 8001650:	4b4b      	ldr	r3, [pc, #300]	@ (8001780 <Display_Temperature_Mode+0x1a4>)
 8001652:	7a1b      	ldrb	r3, [r3, #8]
 8001654:	2b00      	cmp	r3, #0
 8001656:	d073      	beq.n	8001740 <Display_Temperature_Mode+0x164>
        {
            char temp_str[17];
            char status_str[17];

            int temp_int = (int)dht11_data.temperature;
 8001658:	4b49      	ldr	r3, [pc, #292]	@ (8001780 <Display_Temperature_Mode+0x1a4>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff fc69 	bl	8000f34 <__aeabi_f2iz>
 8001662:	4603      	mov	r3, r0
 8001664:	64fb      	str	r3, [r7, #76]	@ 0x4c
            int temp_dec = (int)((dht11_data.temperature - temp_int) * 10);
 8001666:	4b46      	ldr	r3, [pc, #280]	@ (8001780 <Display_Temperature_Mode+0x1a4>)
 8001668:	681c      	ldr	r4, [r3, #0]
 800166a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800166c:	f7ff fa48 	bl	8000b00 <__aeabi_i2f>
 8001670:	4603      	mov	r3, r0
 8001672:	4619      	mov	r1, r3
 8001674:	4620      	mov	r0, r4
 8001676:	f7ff f98d 	bl	8000994 <__aeabi_fsub>
 800167a:	4603      	mov	r3, r0
 800167c:	4941      	ldr	r1, [pc, #260]	@ (8001784 <Display_Temperature_Mode+0x1a8>)
 800167e:	4618      	mov	r0, r3
 8001680:	f7ff fa92 	bl	8000ba8 <__aeabi_fmul>
 8001684:	4603      	mov	r3, r0
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff fc54 	bl	8000f34 <__aeabi_f2iz>
 800168c:	4603      	mov	r3, r0
 800168e:	64bb      	str	r3, [r7, #72]	@ 0x48

            sprintf(temp_str, "T:%d.%dC", temp_int, temp_dec);
 8001690:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001694:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001696:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001698:	493b      	ldr	r1, [pc, #236]	@ (8001788 <Display_Temperature_Mode+0x1ac>)
 800169a:	f003 f8a1 	bl	80047e0 <siprintf>

            // Add motor status and threshold info
            if (motor_active_temp)
 800169e:	4b3b      	ldr	r3, [pc, #236]	@ (800178c <Display_Temperature_Mode+0x1b0>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d008      	beq.n	80016b8 <Display_Temperature_Mode+0xdc>
            {
                sprintf(status_str, "%s M:ON(T>=30)", temp_str);
 80016a6:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80016aa:	f107 0318 	add.w	r3, r7, #24
 80016ae:	4938      	ldr	r1, [pc, #224]	@ (8001790 <Display_Temperature_Mode+0x1b4>)
 80016b0:	4618      	mov	r0, r3
 80016b2:	f003 f895 	bl	80047e0 <siprintf>
 80016b6:	e007      	b.n	80016c8 <Display_Temperature_Mode+0xec>
            }
            else
            {
                sprintf(status_str, "%s M:OFF     ", temp_str);
 80016b8:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 80016bc:	f107 0318 	add.w	r3, r7, #24
 80016c0:	4934      	ldr	r1, [pc, #208]	@ (8001794 <Display_Temperature_Mode+0x1b8>)
 80016c2:	4618      	mov	r0, r3
 80016c4:	f003 f88c 	bl	80047e0 <siprintf>
            }

            lcd_put_cur(0, 0);
 80016c8:	2100      	movs	r1, #0
 80016ca:	2000      	movs	r0, #0
 80016cc:	f7ff fe9d 	bl	800140a <lcd_put_cur>
            lcd_send_string(status_str);
 80016d0:	f107 0318 	add.w	r3, r7, #24
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7ff fef4 	bl	80014c2 <lcd_send_string>

            // Second line: Humidity and overall motor status
            int hum_int = (int)dht11_data.humidity;
 80016da:	4b29      	ldr	r3, [pc, #164]	@ (8001780 <Display_Temperature_Mode+0x1a4>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff fc28 	bl	8000f34 <__aeabi_f2iz>
 80016e4:	4603      	mov	r3, r0
 80016e6:	647b      	str	r3, [r7, #68]	@ 0x44
            int hum_dec = (int)((dht11_data.humidity - hum_int) * 10);
 80016e8:	4b25      	ldr	r3, [pc, #148]	@ (8001780 <Display_Temperature_Mode+0x1a4>)
 80016ea:	685c      	ldr	r4, [r3, #4]
 80016ec:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80016ee:	f7ff fa07 	bl	8000b00 <__aeabi_i2f>
 80016f2:	4603      	mov	r3, r0
 80016f4:	4619      	mov	r1, r3
 80016f6:	4620      	mov	r0, r4
 80016f8:	f7ff f94c 	bl	8000994 <__aeabi_fsub>
 80016fc:	4603      	mov	r3, r0
 80016fe:	4921      	ldr	r1, [pc, #132]	@ (8001784 <Display_Temperature_Mode+0x1a8>)
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff fa51 	bl	8000ba8 <__aeabi_fmul>
 8001706:	4603      	mov	r3, r0
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff fc13 	bl	8000f34 <__aeabi_f2iz>
 800170e:	4603      	mov	r3, r0
 8001710:	643b      	str	r3, [r7, #64]	@ 0x40

            char hum_str[17];
            sprintf(hum_str, "H:%d.%d%% Motor:%s ", hum_int, hum_dec, motor_status ? "ON " : "OFF");
 8001712:	4b21      	ldr	r3, [pc, #132]	@ (8001798 <Display_Temperature_Mode+0x1bc>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <Display_Temperature_Mode+0x142>
 800171a:	4b20      	ldr	r3, [pc, #128]	@ (800179c <Display_Temperature_Mode+0x1c0>)
 800171c:	e000      	b.n	8001720 <Display_Temperature_Mode+0x144>
 800171e:	4b20      	ldr	r3, [pc, #128]	@ (80017a0 <Display_Temperature_Mode+0x1c4>)
 8001720:	1d38      	adds	r0, r7, #4
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001726:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001728:	491e      	ldr	r1, [pc, #120]	@ (80017a4 <Display_Temperature_Mode+0x1c8>)
 800172a:	f003 f859 	bl	80047e0 <siprintf>

            lcd_put_cur(1, 0);
 800172e:	2100      	movs	r1, #0
 8001730:	2001      	movs	r0, #1
 8001732:	f7ff fe6a 	bl	800140a <lcd_put_cur>
            lcd_send_string(hum_str);
 8001736:	1d3b      	adds	r3, r7, #4
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff fec2 	bl	80014c2 <lcd_send_string>
 800173e:	e00d      	b.n	800175c <Display_Temperature_Mode+0x180>
        }
        else
        {
            lcd_put_cur(0, 0);
 8001740:	2100      	movs	r1, #0
 8001742:	2000      	movs	r0, #0
 8001744:	f7ff fe61 	bl	800140a <lcd_put_cur>
            lcd_send_string("DHT11 Error     ");
 8001748:	4817      	ldr	r0, [pc, #92]	@ (80017a8 <Display_Temperature_Mode+0x1cc>)
 800174a:	f7ff feba 	bl	80014c2 <lcd_send_string>
            lcd_put_cur(1, 0);
 800174e:	2100      	movs	r1, #0
 8001750:	2001      	movs	r0, #1
 8001752:	f7ff fe5a 	bl	800140a <lcd_put_cur>
            lcd_send_string("Check Wiring    ");
 8001756:	4815      	ldr	r0, [pc, #84]	@ (80017ac <Display_Temperature_Mode+0x1d0>)
 8001758:	f7ff feb3 	bl	80014c2 <lcd_send_string>
        }
        first_run = 0;
 800175c:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <Display_Temperature_Mode+0x19c>)
 800175e:	2200      	movs	r2, #0
 8001760:	701a      	strb	r2, [r3, #0]
    }
}
 8001762:	bf00      	nop
 8001764:	3754      	adds	r7, #84	@ 0x54
 8001766:	46bd      	mov	sp, r7
 8001768:	bd90      	pop	{r4, r7, pc}
 800176a:	bf00      	nop
 800176c:	20000002 	.word	0x20000002
 8001770:	08005158 	.word	0x08005158
 8001774:	0800516c 	.word	0x0800516c
 8001778:	20000004 	.word	0x20000004
 800177c:	2000014c 	.word	0x2000014c
 8001780:	20000138 	.word	0x20000138
 8001784:	41200000 	.word	0x41200000
 8001788:	08005180 	.word	0x08005180
 800178c:	20000148 	.word	0x20000148
 8001790:	0800518c 	.word	0x0800518c
 8001794:	0800519c 	.word	0x0800519c
 8001798:	20000130 	.word	0x20000130
 800179c:	080051ac 	.word	0x080051ac
 80017a0:	080051b0 	.word	0x080051b0
 80017a4:	080051b4 	.word	0x080051b4
 80017a8:	080051c8 	.word	0x080051c8
 80017ac:	080051dc 	.word	0x080051dc

080017b0 <Display_Distance_Mode>:

/**
 * @brief Display distance mode with ultrasonic readings and motor status
 */
void Display_Distance_Mode(void)
{
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b093      	sub	sp, #76	@ 0x4c
 80017b4:	af00      	add	r7, sp, #0
    static uint32_t last_update = 0;
    static uint8_t first_run = 1;

    // Show mode change message once
    if (distance_first)
 80017b6:	4b52      	ldr	r3, [pc, #328]	@ (8001900 <Display_Distance_Mode+0x150>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d019      	beq.n	80017f2 <Display_Distance_Mode+0x42>
    {
        lcd_clear();
 80017be:	f7ff fe0d 	bl	80013dc <lcd_clear>
        lcd_put_cur(0, 0);
 80017c2:	2100      	movs	r1, #0
 80017c4:	2000      	movs	r0, #0
 80017c6:	f7ff fe20 	bl	800140a <lcd_put_cur>
        lcd_send_string("Distance Mode   ");
 80017ca:	484e      	ldr	r0, [pc, #312]	@ (8001904 <Display_Distance_Mode+0x154>)
 80017cc:	f7ff fe79 	bl	80014c2 <lcd_send_string>
        lcd_put_cur(1, 0);
 80017d0:	2100      	movs	r1, #0
 80017d2:	2001      	movs	r0, #1
 80017d4:	f7ff fe19 	bl	800140a <lcd_put_cur>
        lcd_send_string("Measuring...    ");
 80017d8:	484b      	ldr	r0, [pc, #300]	@ (8001908 <Display_Distance_Mode+0x158>)
 80017da:	f7ff fe72 	bl	80014c2 <lcd_send_string>
        HAL_Delay(1000);
 80017de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017e2:	f000 fec7 	bl	8002574 <HAL_Delay>
        distance_first = 0;
 80017e6:	4b46      	ldr	r3, [pc, #280]	@ (8001900 <Display_Distance_Mode+0x150>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	701a      	strb	r2, [r3, #0]
        first_run = 1;
 80017ec:	4b47      	ldr	r3, [pc, #284]	@ (800190c <Display_Distance_Mode+0x15c>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	701a      	strb	r2, [r3, #0]
    }

    // Update distance data every 500ms
    if (HAL_GetTick() - last_update > 500)
 80017f2:	f000 feb5 	bl	8002560 <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	4b45      	ldr	r3, [pc, #276]	@ (8001910 <Display_Distance_Mode+0x160>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001802:	d90c      	bls.n	800181e <Display_Distance_Mode+0x6e>
    {
        distance = SONIC_Read_Distance();
 8001804:	f000 fc06 	bl	8002014 <SONIC_Read_Distance>
 8001808:	4603      	mov	r3, r0
 800180a:	4a42      	ldr	r2, [pc, #264]	@ (8001914 <Display_Distance_Mode+0x164>)
 800180c:	6013      	str	r3, [r2, #0]
        last_update = HAL_GetTick();
 800180e:	f000 fea7 	bl	8002560 <HAL_GetTick>
 8001812:	4603      	mov	r3, r0
 8001814:	4a3e      	ldr	r2, [pc, #248]	@ (8001910 <Display_Distance_Mode+0x160>)
 8001816:	6013      	str	r3, [r2, #0]
        first_run = 1;
 8001818:	4b3c      	ldr	r3, [pc, #240]	@ (800190c <Display_Distance_Mode+0x15c>)
 800181a:	2201      	movs	r2, #1
 800181c:	701a      	strb	r2, [r3, #0]
    }

    // Display distance and motor status
    if (first_run)
 800181e:	4b3b      	ldr	r3, [pc, #236]	@ (800190c <Display_Distance_Mode+0x15c>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d068      	beq.n	80018f8 <Display_Distance_Mode+0x148>
    {
        char dist_str[17];
        char status_str[17];

        if (distance > 0)
 8001826:	4b3b      	ldr	r3, [pc, #236]	@ (8001914 <Display_Distance_Mode+0x164>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f04f 0100 	mov.w	r1, #0
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff fb76 	bl	8000f20 <__aeabi_fcmpgt>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d038      	beq.n	80018ac <Display_Distance_Mode+0xfc>
        {
            int dist_int = (int)distance;
 800183a:	4b36      	ldr	r3, [pc, #216]	@ (8001914 <Display_Distance_Mode+0x164>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4618      	mov	r0, r3
 8001840:	f7ff fb78 	bl	8000f34 <__aeabi_f2iz>
 8001844:	4603      	mov	r3, r0
 8001846:	647b      	str	r3, [r7, #68]	@ 0x44
            int dist_dec = (int)((distance - dist_int) * 10);
 8001848:	4b32      	ldr	r3, [pc, #200]	@ (8001914 <Display_Distance_Mode+0x164>)
 800184a:	681c      	ldr	r4, [r3, #0]
 800184c:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800184e:	f7ff f957 	bl	8000b00 <__aeabi_i2f>
 8001852:	4603      	mov	r3, r0
 8001854:	4619      	mov	r1, r3
 8001856:	4620      	mov	r0, r4
 8001858:	f7ff f89c 	bl	8000994 <__aeabi_fsub>
 800185c:	4603      	mov	r3, r0
 800185e:	492e      	ldr	r1, [pc, #184]	@ (8001918 <Display_Distance_Mode+0x168>)
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff f9a1 	bl	8000ba8 <__aeabi_fmul>
 8001866:	4603      	mov	r3, r0
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff fb63 	bl	8000f34 <__aeabi_f2iz>
 800186e:	4603      	mov	r3, r0
 8001870:	643b      	str	r3, [r7, #64]	@ 0x40

            sprintf(dist_str, "D:%d.%dcm", dist_int, dist_dec);
 8001872:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001876:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001878:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800187a:	4928      	ldr	r1, [pc, #160]	@ (800191c <Display_Distance_Mode+0x16c>)
 800187c:	f002 ffb0 	bl	80047e0 <siprintf>

            // Add motor status and threshold info
            if (motor_active_distance)
 8001880:	4b27      	ldr	r3, [pc, #156]	@ (8001920 <Display_Distance_Mode+0x170>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d008      	beq.n	800189a <Display_Distance_Mode+0xea>
            {
                sprintf(status_str, "%s M:ON(<=20)", dist_str);
 8001888:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800188c:	f107 0318 	add.w	r3, r7, #24
 8001890:	4924      	ldr	r1, [pc, #144]	@ (8001924 <Display_Distance_Mode+0x174>)
 8001892:	4618      	mov	r0, r3
 8001894:	f002 ffa4 	bl	80047e0 <siprintf>
 8001898:	e00e      	b.n	80018b8 <Display_Distance_Mode+0x108>
            }
            else
            {
                sprintf(status_str, "%s M:OFF     ", dist_str);
 800189a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800189e:	f107 0318 	add.w	r3, r7, #24
 80018a2:	4921      	ldr	r1, [pc, #132]	@ (8001928 <Display_Distance_Mode+0x178>)
 80018a4:	4618      	mov	r0, r3
 80018a6:	f002 ff9b 	bl	80047e0 <siprintf>
 80018aa:	e005      	b.n	80018b8 <Display_Distance_Mode+0x108>
            }
        }
        else
        {
            sprintf(status_str, "D:Error M:OFF   ");
 80018ac:	f107 0318 	add.w	r3, r7, #24
 80018b0:	491e      	ldr	r1, [pc, #120]	@ (800192c <Display_Distance_Mode+0x17c>)
 80018b2:	4618      	mov	r0, r3
 80018b4:	f002 ff94 	bl	80047e0 <siprintf>
        }

        lcd_put_cur(0, 0);
 80018b8:	2100      	movs	r1, #0
 80018ba:	2000      	movs	r0, #0
 80018bc:	f7ff fda5 	bl	800140a <lcd_put_cur>
        lcd_send_string(status_str);
 80018c0:	f107 0318 	add.w	r3, r7, #24
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff fdfc 	bl	80014c2 <lcd_send_string>

        // Second line: Overall motor status and threshold info
        char motor_str[17];
        sprintf(motor_str, "Motor: %s      ", motor_status ? "ACTIVE  " : "STOPPED ");
 80018ca:	4b19      	ldr	r3, [pc, #100]	@ (8001930 <Display_Distance_Mode+0x180>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <Display_Distance_Mode+0x126>
 80018d2:	4a18      	ldr	r2, [pc, #96]	@ (8001934 <Display_Distance_Mode+0x184>)
 80018d4:	e000      	b.n	80018d8 <Display_Distance_Mode+0x128>
 80018d6:	4a18      	ldr	r2, [pc, #96]	@ (8001938 <Display_Distance_Mode+0x188>)
 80018d8:	1d3b      	adds	r3, r7, #4
 80018da:	4918      	ldr	r1, [pc, #96]	@ (800193c <Display_Distance_Mode+0x18c>)
 80018dc:	4618      	mov	r0, r3
 80018de:	f002 ff7f 	bl	80047e0 <siprintf>

        lcd_put_cur(1, 0);
 80018e2:	2100      	movs	r1, #0
 80018e4:	2001      	movs	r0, #1
 80018e6:	f7ff fd90 	bl	800140a <lcd_put_cur>
        lcd_send_string(motor_str);
 80018ea:	1d3b      	adds	r3, r7, #4
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff fde8 	bl	80014c2 <lcd_send_string>

        first_run = 0;
 80018f2:	4b06      	ldr	r3, [pc, #24]	@ (800190c <Display_Distance_Mode+0x15c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	701a      	strb	r2, [r3, #0]
    }
}
 80018f8:	bf00      	nop
 80018fa:	374c      	adds	r7, #76	@ 0x4c
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd90      	pop	{r4, r7, pc}
 8001900:	20000003 	.word	0x20000003
 8001904:	080051f0 	.word	0x080051f0
 8001908:	08005204 	.word	0x08005204
 800190c:	20000005 	.word	0x20000005
 8001910:	20000150 	.word	0x20000150
 8001914:	20000144 	.word	0x20000144
 8001918:	41200000 	.word	0x41200000
 800191c:	08005218 	.word	0x08005218
 8001920:	20000149 	.word	0x20000149
 8001924:	08005224 	.word	0x08005224
 8001928:	0800519c 	.word	0x0800519c
 800192c:	08005234 	.word	0x08005234
 8001930:	20000130 	.word	0x20000130
 8001934:	08005248 	.word	0x08005248
 8001938:	08005254 	.word	0x08005254
 800193c:	08005260 	.word	0x08005260

08001940 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001946:	f000 fdb3 	bl	80024b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800194a:	f000 f88f 	bl	8001a6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800194e:	f000 f977 	bl	8001c40 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001952:	f000 f947 	bl	8001be4 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001956:	f000 f8cf 	bl	8001af8 <MX_TIM2_Init>

  // Enable DWT cycle counter (for microsecond delays)
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800195a:	4b3b      	ldr	r3, [pc, #236]	@ (8001a48 <main+0x108>)
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	4a3a      	ldr	r2, [pc, #232]	@ (8001a48 <main+0x108>)
 8001960:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001964:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001966:	4b39      	ldr	r3, [pc, #228]	@ (8001a4c <main+0x10c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a38      	ldr	r2, [pc, #224]	@ (8001a4c <main+0x10c>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN 2 */

  // Initialize LCD Display
  lcd_init();
 8001972:	f7ff fd69 	bl	8001448 <lcd_init>

  // Show startup message
  lcd_clear();
 8001976:	f7ff fd31 	bl	80013dc <lcd_clear>
  lcd_put_cur(0, 0);
 800197a:	2100      	movs	r1, #0
 800197c:	2000      	movs	r0, #0
 800197e:	f7ff fd44 	bl	800140a <lcd_put_cur>
  lcd_send_string("System Ready    ");
 8001982:	4833      	ldr	r0, [pc, #204]	@ (8001a50 <main+0x110>)
 8001984:	f7ff fd9d 	bl	80014c2 <lcd_send_string>
  lcd_put_cur(1, 0);
 8001988:	2100      	movs	r1, #0
 800198a:	2001      	movs	r0, #1
 800198c:	f7ff fd3d 	bl	800140a <lcd_put_cur>
  lcd_send_string("T>=30C|D<=20cm  ");
 8001990:	4830      	ldr	r0, [pc, #192]	@ (8001a54 <main+0x114>)
 8001992:	f7ff fd96 	bl	80014c2 <lcd_send_string>
  HAL_Delay(2000);
 8001996:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800199a:	f000 fdeb 	bl	8002574 <HAL_Delay>

  // Initialize SG90 Servo Motor
  SG90_Init();
 800199e:	f000 f9af 	bl	8001d00 <SG90_Init>

  // Initialize DHT11 Sensor
  DHT11_Init();
 80019a2:	f7ff faed 	bl	8000f80 <DHT11_Init>

  // Initialize Ultrasonic Sensor
  SONIC_Init();
 80019a6:	f000 fa67 	bl	8001e78 <SONIC_Init>

  // Initialize Switch
  Switch_Init();
 80019aa:	f000 fccd 	bl	8002348 <Switch_Init>

  // Clear screen for operation
  lcd_clear();
 80019ae:	f7ff fd15 	bl	80013dc <lcd_clear>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Read current switch state
    uint8_t switch_mode = Switch_Read_Mode();
 80019b2:	f000 fcf3 	bl	800239c <Switch_Read_Mode>
 80019b6:	4603      	mov	r3, r0
 80019b8:	71fb      	strb	r3, [r7, #7]

    // Check for mode change with debouncing
    if (switch_mode != previous_mode)
 80019ba:	4b27      	ldr	r3, [pc, #156]	@ (8001a58 <main+0x118>)
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	79fa      	ldrb	r2, [r7, #7]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d023      	beq.n	8001a0c <main+0xcc>
    {
        if (HAL_GetTick() - mode_change_time > 300) // 300ms debounce
 80019c4:	f000 fdcc 	bl	8002560 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	4b24      	ldr	r3, [pc, #144]	@ (8001a5c <main+0x11c>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	1ad3      	subs	r3, r2, r3
 80019d0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80019d4:	d91a      	bls.n	8001a0c <main+0xcc>
        {
            current_mode = switch_mode;
 80019d6:	4a22      	ldr	r2, [pc, #136]	@ (8001a60 <main+0x120>)
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	7013      	strb	r3, [r2, #0]
            previous_mode = switch_mode;
 80019dc:	4a1e      	ldr	r2, [pc, #120]	@ (8001a58 <main+0x118>)
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	7013      	strb	r3, [r2, #0]
            mode_change_time = HAL_GetTick();
 80019e2:	f000 fdbd 	bl	8002560 <HAL_GetTick>
 80019e6:	4603      	mov	r3, r0
 80019e8:	4a1c      	ldr	r2, [pc, #112]	@ (8001a5c <main+0x11c>)
 80019ea:	6013      	str	r3, [r2, #0]

            // Reset first_run flags for clean mode transition
            if (current_mode == 1)
 80019ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001a60 <main+0x120>)
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d102      	bne.n	80019fa <main+0xba>
            {
                temp_first = 1;
 80019f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a64 <main+0x124>)
 80019f6:	2201      	movs	r2, #1
 80019f8:	701a      	strb	r2, [r3, #0]
            }
            if (current_mode == 2)
 80019fa:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <main+0x120>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b02      	cmp	r3, #2
 8001a00:	d102      	bne.n	8001a08 <main+0xc8>
            {
                distance_first = 1;
 8001a02:	4b19      	ldr	r3, [pc, #100]	@ (8001a68 <main+0x128>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	701a      	strb	r2, [r3, #0]
            }

            // Force immediate motor control update for new mode
            Motor_Control_Logic();
 8001a08:	f7ff fd70 	bl	80014ec <Motor_Control_Logic>
        }
    }

    // Update motor status regardless of current display mode
    Update_Motor_Status();
 8001a0c:	f7ff fdc4 	bl	8001598 <Update_Motor_Status>

    // Execute current display mode
    switch (current_mode)
 8001a10:	4b13      	ldr	r3, [pc, #76]	@ (8001a60 <main+0x120>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d002      	beq.n	8001a1e <main+0xde>
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	d008      	beq.n	8001a2e <main+0xee>
 8001a1c:	e00f      	b.n	8001a3e <main+0xfe>
    {
        case 1: // DHT11 Temperature mode (switch released/HIGH)
            Display_Temperature_Mode();
 8001a1e:	f7ff fddd 	bl	80015dc <Display_Temperature_Mode>

            // Update motor control logic only for temperature mode
            Motor_Control_Logic();
 8001a22:	f7ff fd63 	bl	80014ec <Motor_Control_Logic>
            HAL_Delay(100);
 8001a26:	2064      	movs	r0, #100	@ 0x64
 8001a28:	f000 fda4 	bl	8002574 <HAL_Delay>
            break;
 8001a2c:	e00b      	b.n	8001a46 <main+0x106>

        case 2: // Ultrasonic Distance mode (switch pressed/LOW)
            Display_Distance_Mode();
 8001a2e:	f7ff febf 	bl	80017b0 <Display_Distance_Mode>

            // Update motor control logic only for distance mode
            Motor_Control_Logic();
 8001a32:	f7ff fd5b 	bl	80014ec <Motor_Control_Logic>
            HAL_Delay(100);
 8001a36:	2064      	movs	r0, #100	@ 0x64
 8001a38:	f000 fd9c 	bl	8002574 <HAL_Delay>
            break;
 8001a3c:	e003      	b.n	8001a46 <main+0x106>

        default:
            // Default to DHT11 mode
            current_mode = 1;
 8001a3e:	4b08      	ldr	r3, [pc, #32]	@ (8001a60 <main+0x120>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	701a      	strb	r2, [r3, #0]
            break;
 8001a44:	bf00      	nop
  {
 8001a46:	e7b4      	b.n	80019b2 <main+0x72>
 8001a48:	e000edf0 	.word	0xe000edf0
 8001a4c:	e0001000 	.word	0xe0001000
 8001a50:	08005270 	.word	0x08005270
 8001a54:	08005284 	.word	0x08005284
 8001a58:	20000001 	.word	0x20000001
 8001a5c:	20000134 	.word	0x20000134
 8001a60:	20000000 	.word	0x20000000
 8001a64:	20000002 	.word	0x20000002
 8001a68:	20000003 	.word	0x20000003

08001a6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b090      	sub	sp, #64	@ 0x40
 8001a70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a72:	f107 0318 	add.w	r3, r7, #24
 8001a76:	2228      	movs	r2, #40	@ 0x28
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f002 fed2 	bl	8004824 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a80:	1d3b      	adds	r3, r7, #4
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	609a      	str	r2, [r3, #8]
 8001a8a:	60da      	str	r2, [r3, #12]
 8001a8c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitStruct structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a92:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a96:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001aa4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001aaa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ab0:	f107 0318 	add.w	r3, r7, #24
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f001 fcb5 	bl	8003424 <HAL_RCC_OscConfig>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001ac0:	f000 f8ec 	bl	8001c9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ac4:	230f      	movs	r3, #15
 8001ac6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ac8:	2302      	movs	r3, #2
 8001aca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001acc:	2300      	movs	r3, #0
 8001ace:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ad0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ad4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	2102      	movs	r1, #2
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f001 ff22 	bl	8003928 <HAL_RCC_ClockConfig>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001aea:	f000 f8d7 	bl	8001c9c <Error_Handler>
  }
}
 8001aee:	bf00      	nop
 8001af0:	3740      	adds	r7, #64	@ 0x40
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
	...

08001af8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08e      	sub	sp, #56	@ 0x38
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001afe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	605a      	str	r2, [r3, #4]
 8001b08:	609a      	str	r2, [r3, #8]
 8001b0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0c:	f107 0320 	add.w	r3, r7, #32
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b16:	1d3b      	adds	r3, r7, #4
 8001b18:	2200      	movs	r2, #0
 8001b1a:	601a      	str	r2, [r3, #0]
 8001b1c:	605a      	str	r2, [r3, #4]
 8001b1e:	609a      	str	r2, [r3, #8]
 8001b20:	60da      	str	r2, [r3, #12]
 8001b22:	611a      	str	r2, [r3, #16]
 8001b24:	615a      	str	r2, [r3, #20]
 8001b26:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b28:	4b2d      	ldr	r3, [pc, #180]	@ (8001be0 <MX_TIM2_Init+0xe8>)
 8001b2a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b2e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;  // 72MHz / (71+1) = 1MHz (1us per tick)
 8001b30:	4b2b      	ldr	r3, [pc, #172]	@ (8001be0 <MX_TIM2_Init+0xe8>)
 8001b32:	2247      	movs	r2, #71	@ 0x47
 8001b34:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b36:	4b2a      	ldr	r3, [pc, #168]	@ (8001be0 <MX_TIM2_Init+0xe8>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;  // 20ms period for servo
 8001b3c:	4b28      	ldr	r3, [pc, #160]	@ (8001be0 <MX_TIM2_Init+0xe8>)
 8001b3e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001b42:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b44:	4b26      	ldr	r3, [pc, #152]	@ (8001be0 <MX_TIM2_Init+0xe8>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b4a:	4b25      	ldr	r3, [pc, #148]	@ (8001be0 <MX_TIM2_Init+0xe8>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b50:	4823      	ldr	r0, [pc, #140]	@ (8001be0 <MX_TIM2_Init+0xe8>)
 8001b52:	f002 f863 	bl	8003c1c <HAL_TIM_Base_Init>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001b5c:	f000 f89e 	bl	8001c9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b64:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	481c      	ldr	r0, [pc, #112]	@ (8001be0 <MX_TIM2_Init+0xe8>)
 8001b6e:	f002 fa61 	bl	8004034 <HAL_TIM_ConfigClockSource>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001b78:	f000 f890 	bl	8001c9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001b7c:	4818      	ldr	r0, [pc, #96]	@ (8001be0 <MX_TIM2_Init+0xe8>)
 8001b7e:	f002 f89c 	bl	8003cba <HAL_TIM_PWM_Init>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001b88:	f000 f888 	bl	8001c9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b90:	2300      	movs	r3, #0
 8001b92:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b94:	f107 0320 	add.w	r3, r7, #32
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4811      	ldr	r0, [pc, #68]	@ (8001be0 <MX_TIM2_Init+0xe8>)
 8001b9c:	f002 fdc2 	bl	8004724 <HAL_TIMEx_MasterConfigSynchronization>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001ba6:	f000 f879 	bl	8001c9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001baa:	2360      	movs	r3, #96	@ 0x60
 8001bac:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;  // Initial pulse width (90 degrees)
 8001bae:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001bb2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bbc:	1d3b      	adds	r3, r7, #4
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4807      	ldr	r0, [pc, #28]	@ (8001be0 <MX_TIM2_Init+0xe8>)
 8001bc4:	f002 f974 	bl	8003eb0 <HAL_TIM_PWM_ConfigChannel>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001bce:	f000 f865 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001bd2:	4803      	ldr	r0, [pc, #12]	@ (8001be0 <MX_TIM2_Init+0xe8>)
 8001bd4:	f000 fb5c 	bl	8002290 <HAL_TIM_MspPostInit>

}
 8001bd8:	bf00      	nop
 8001bda:	3738      	adds	r7, #56	@ 0x38
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	200000e8 	.word	0x200000e8

08001be4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001be8:	4b12      	ldr	r3, [pc, #72]	@ (8001c34 <MX_I2C1_Init+0x50>)
 8001bea:	4a13      	ldr	r2, [pc, #76]	@ (8001c38 <MX_I2C1_Init+0x54>)
 8001bec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001bee:	4b11      	ldr	r3, [pc, #68]	@ (8001c34 <MX_I2C1_Init+0x50>)
 8001bf0:	4a12      	ldr	r2, [pc, #72]	@ (8001c3c <MX_I2C1_Init+0x58>)
 8001bf2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c34 <MX_I2C1_Init+0x50>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001c34 <MX_I2C1_Init+0x50>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c00:	4b0c      	ldr	r3, [pc, #48]	@ (8001c34 <MX_I2C1_Init+0x50>)
 8001c02:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c08:	4b0a      	ldr	r3, [pc, #40]	@ (8001c34 <MX_I2C1_Init+0x50>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c0e:	4b09      	ldr	r3, [pc, #36]	@ (8001c34 <MX_I2C1_Init+0x50>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c14:	4b07      	ldr	r3, [pc, #28]	@ (8001c34 <MX_I2C1_Init+0x50>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c1a:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <MX_I2C1_Init+0x50>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c20:	4804      	ldr	r0, [pc, #16]	@ (8001c34 <MX_I2C1_Init+0x50>)
 8001c22:	f000 ff63 	bl	8002aec <HAL_I2C_Init>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c2c:	f000 f836 	bl	8001c9c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c30:	bf00      	nop
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000094 	.word	0x20000094
 8001c38:	40005400 	.word	0x40005400
 8001c3c:	000186a0 	.word	0x000186a0

08001c40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c46:	4b14      	ldr	r3, [pc, #80]	@ (8001c98 <MX_GPIO_Init+0x58>)
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	4a13      	ldr	r2, [pc, #76]	@ (8001c98 <MX_GPIO_Init+0x58>)
 8001c4c:	f043 0320 	orr.w	r3, r3, #32
 8001c50:	6193      	str	r3, [r2, #24]
 8001c52:	4b11      	ldr	r3, [pc, #68]	@ (8001c98 <MX_GPIO_Init+0x58>)
 8001c54:	699b      	ldr	r3, [r3, #24]
 8001c56:	f003 0320 	and.w	r3, r3, #32
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c98 <MX_GPIO_Init+0x58>)
 8001c60:	699b      	ldr	r3, [r3, #24]
 8001c62:	4a0d      	ldr	r2, [pc, #52]	@ (8001c98 <MX_GPIO_Init+0x58>)
 8001c64:	f043 0304 	orr.w	r3, r3, #4
 8001c68:	6193      	str	r3, [r2, #24]
 8001c6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c98 <MX_GPIO_Init+0x58>)
 8001c6c:	699b      	ldr	r3, [r3, #24]
 8001c6e:	f003 0304 	and.w	r3, r3, #4
 8001c72:	60bb      	str	r3, [r7, #8]
 8001c74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c76:	4b08      	ldr	r3, [pc, #32]	@ (8001c98 <MX_GPIO_Init+0x58>)
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	4a07      	ldr	r2, [pc, #28]	@ (8001c98 <MX_GPIO_Init+0x58>)
 8001c7c:	f043 0308 	orr.w	r3, r3, #8
 8001c80:	6193      	str	r3, [r2, #24]
 8001c82:	4b05      	ldr	r3, [pc, #20]	@ (8001c98 <MX_GPIO_Init+0x58>)
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	f003 0308 	and.w	r3, r3, #8
 8001c8a:	607b      	str	r3, [r7, #4]
 8001c8c:	687b      	ldr	r3, [r7, #4]

  /* Switch, DHT11, and Ultrasonic GPIO pins initialized in their respective Init() functions */

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c8e:	bf00      	nop
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bc80      	pop	{r7}
 8001c96:	4770      	bx	lr
 8001c98:	40021000 	.word	0x40021000

08001c9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ca0:	b672      	cpsid	i
}
 8001ca2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ca4:	bf00      	nop
 8001ca6:	e7fd      	b.n	8001ca4 <Error_Handler+0x8>

08001ca8 <SG90_SetPWM>:
 * @brief Set PWM duty cycle for servo angle
 * @param angle: Servo angle (0-180 degrees)
 * @retval None
 */
static void SG90_SetPWM(uint8_t angle)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	4603      	mov	r3, r0
 8001cb0:	71fb      	strb	r3, [r7, #7]
    // Limit angle to valid range
    if (angle > SERVO_MAX_ANGLE)
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	2bb4      	cmp	r3, #180	@ 0xb4
 8001cb6:	d901      	bls.n	8001cbc <SG90_SetPWM+0x14>
        angle = SERVO_MAX_ANGLE;
 8001cb8:	23b4      	movs	r3, #180	@ 0xb4
 8001cba:	71fb      	strb	r3, [r7, #7]

    // Calculate pulse width
    uint32_t pulse_width = SERVO_ANGLE_TO_PULSE(angle);
 8001cbc:	79fb      	ldrb	r3, [r7, #7]
 8001cbe:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001cc2:	fb02 f303 	mul.w	r3, r2, r3
 8001cc6:	4a0b      	ldr	r2, [pc, #44]	@ (8001cf4 <SG90_SetPWM+0x4c>)
 8001cc8:	fb82 1203 	smull	r1, r2, r2, r3
 8001ccc:	441a      	add	r2, r3
 8001cce:	11d2      	asrs	r2, r2, #7
 8001cd0:	17db      	asrs	r3, r3, #31
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001cd8:	60fb      	str	r3, [r7, #12]

    // Set PWM compare value
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_width);
 8001cda:	4b07      	ldr	r3, [pc, #28]	@ (8001cf8 <SG90_SetPWM+0x50>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	635a      	str	r2, [r3, #52]	@ 0x34

    // Update current angle
    current_angle = angle;
 8001ce2:	4a06      	ldr	r2, [pc, #24]	@ (8001cfc <SG90_SetPWM+0x54>)
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	7013      	strb	r3, [r2, #0]
}
 8001ce8:	bf00      	nop
 8001cea:	3714      	adds	r7, #20
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	b60b60b7 	.word	0xb60b60b7
 8001cf8:	200000e8 	.word	0x200000e8
 8001cfc:	20000006 	.word	0x20000006

08001d00 <SG90_Init>:
/**
 * @brief Initialize SG90 servo motor
 * @retval None
 */
void SG90_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
    // Start PWM on Timer 2 Channel 1 (PA0)
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001d04:	2100      	movs	r1, #0
 8001d06:	480b      	ldr	r0, [pc, #44]	@ (8001d34 <SG90_Init+0x34>)
 8001d08:	f002 f830 	bl	8003d6c <HAL_TIM_PWM_Start>

    // Set initial position to center (90 degrees)
    SG90_SetAngle(SERVO_CENTER_ANGLE);
 8001d0c:	205a      	movs	r0, #90	@ 0x5a
 8001d0e:	f000 f81d 	bl	8001d4c <SG90_SetAngle>
    servo_state = SERVO_STATE_STOPPED;
 8001d12:	4b09      	ldr	r3, [pc, #36]	@ (8001d38 <SG90_Init+0x38>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	701a      	strb	r2, [r3, #0]

    // Initialize sweep variables
    sweep_angle = sweep_min;
 8001d18:	4b08      	ldr	r3, [pc, #32]	@ (8001d3c <SG90_Init+0x3c>)
 8001d1a:	781a      	ldrb	r2, [r3, #0]
 8001d1c:	4b08      	ldr	r3, [pc, #32]	@ (8001d40 <SG90_Init+0x40>)
 8001d1e:	701a      	strb	r2, [r3, #0]
    sweep_direction = 1;
 8001d20:	4b08      	ldr	r3, [pc, #32]	@ (8001d44 <SG90_Init+0x44>)
 8001d22:	2201      	movs	r2, #1
 8001d24:	701a      	strb	r2, [r3, #0]
    last_sweep_time = HAL_GetTick();
 8001d26:	f000 fc1b 	bl	8002560 <HAL_GetTick>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	4a06      	ldr	r2, [pc, #24]	@ (8001d48 <SG90_Init+0x48>)
 8001d2e:	6013      	str	r3, [r2, #0]
}
 8001d30:	bf00      	nop
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	200000e8 	.word	0x200000e8
 8001d38:	20000154 	.word	0x20000154
 8001d3c:	20000009 	.word	0x20000009
 8001d40:	20000007 	.word	0x20000007
 8001d44:	20000008 	.word	0x20000008
 8001d48:	20000158 	.word	0x20000158

08001d4c <SG90_SetAngle>:
 * @brief Set servo angle (0-180 degrees)
 * @param angle: Desired angle (0-180)
 * @retval None
 */
void SG90_SetAngle(uint8_t angle)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	71fb      	strb	r3, [r7, #7]
    SG90_SetPWM(angle);
 8001d56:	79fb      	ldrb	r3, [r7, #7]
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff ffa5 	bl	8001ca8 <SG90_SetPWM>
    servo_state = SERVO_STATE_POSITION;
 8001d5e:	4b03      	ldr	r3, [pc, #12]	@ (8001d6c <SG90_SetAngle+0x20>)
 8001d60:	2201      	movs	r2, #1
 8001d62:	701a      	strb	r2, [r3, #0]
}
 8001d64:	bf00      	nop
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	20000154 	.word	0x20000154

08001d70 <SG90_Start_Sweep>:
/**
 * @brief Start continuous sweep motion (for indicator)
 * @retval None
 */
void SG90_Start_Sweep(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
    servo_state = SERVO_STATE_SWEEPING;
 8001d74:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <SG90_Start_Sweep+0x30>)
 8001d76:	2202      	movs	r2, #2
 8001d78:	701a      	strb	r2, [r3, #0]
    sweep_angle = sweep_min;
 8001d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001da4 <SG90_Start_Sweep+0x34>)
 8001d7c:	781a      	ldrb	r2, [r3, #0]
 8001d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8001da8 <SG90_Start_Sweep+0x38>)
 8001d80:	701a      	strb	r2, [r3, #0]
    sweep_direction = 1;
 8001d82:	4b0a      	ldr	r3, [pc, #40]	@ (8001dac <SG90_Start_Sweep+0x3c>)
 8001d84:	2201      	movs	r2, #1
 8001d86:	701a      	strb	r2, [r3, #0]
    last_sweep_time = HAL_GetTick();
 8001d88:	f000 fbea 	bl	8002560 <HAL_GetTick>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	4a08      	ldr	r2, [pc, #32]	@ (8001db0 <SG90_Start_Sweep+0x40>)
 8001d90:	6013      	str	r3, [r2, #0]

    // Set initial sweep position
    SG90_SetPWM(sweep_angle);
 8001d92:	4b05      	ldr	r3, [pc, #20]	@ (8001da8 <SG90_Start_Sweep+0x38>)
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff ff86 	bl	8001ca8 <SG90_SetPWM>
}
 8001d9c:	bf00      	nop
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000154 	.word	0x20000154
 8001da4:	20000009 	.word	0x20000009
 8001da8:	20000007 	.word	0x20000007
 8001dac:	20000008 	.word	0x20000008
 8001db0:	20000158 	.word	0x20000158

08001db4 <SG90_Update_Sweep>:
/**
 * @brief Update sweep motion (call this regularly in main loop)
 * @retval None
 */
void SG90_Update_Sweep(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
    // Only update if in sweeping state
    if (servo_state != SERVO_STATE_SWEEPING)
 8001db8:	4b22      	ldr	r3, [pc, #136]	@ (8001e44 <SG90_Update_Sweep+0x90>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d13e      	bne.n	8001e3e <SG90_Update_Sweep+0x8a>
        return;

    // Check if it's time for next sweep step
    if ((HAL_GetTick() - last_sweep_time) >= sweep_delay)
 8001dc0:	f000 fbce 	bl	8002560 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	4b20      	ldr	r3, [pc, #128]	@ (8001e48 <SG90_Update_Sweep+0x94>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	4a1f      	ldr	r2, [pc, #124]	@ (8001e4c <SG90_Update_Sweep+0x98>)
 8001dce:	8812      	ldrh	r2, [r2, #0]
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d335      	bcc.n	8001e40 <SG90_Update_Sweep+0x8c>
    {
        // Update sweep angle
        sweep_angle += (sweep_direction * SERVO_SWEEP_STEP);
 8001dd4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e50 <SG90_Update_Sweep+0x9c>)
 8001dd6:	f993 3000 	ldrsb.w	r3, [r3]
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	461a      	mov	r2, r3
 8001dde:	0092      	lsls	r2, r2, #2
 8001de0:	4413      	add	r3, r2
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	b2da      	uxtb	r2, r3
 8001de6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e54 <SG90_Update_Sweep+0xa0>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	4413      	add	r3, r2
 8001dec:	b2da      	uxtb	r2, r3
 8001dee:	4b19      	ldr	r3, [pc, #100]	@ (8001e54 <SG90_Update_Sweep+0xa0>)
 8001df0:	701a      	strb	r2, [r3, #0]

        // Check and handle sweep limits
        if (sweep_angle >= sweep_max)
 8001df2:	4b18      	ldr	r3, [pc, #96]	@ (8001e54 <SG90_Update_Sweep+0xa0>)
 8001df4:	781a      	ldrb	r2, [r3, #0]
 8001df6:	4b18      	ldr	r3, [pc, #96]	@ (8001e58 <SG90_Update_Sweep+0xa4>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d307      	bcc.n	8001e0e <SG90_Update_Sweep+0x5a>
        {
            sweep_angle = sweep_max;
 8001dfe:	4b16      	ldr	r3, [pc, #88]	@ (8001e58 <SG90_Update_Sweep+0xa4>)
 8001e00:	781a      	ldrb	r2, [r3, #0]
 8001e02:	4b14      	ldr	r3, [pc, #80]	@ (8001e54 <SG90_Update_Sweep+0xa0>)
 8001e04:	701a      	strb	r2, [r3, #0]
            sweep_direction = -1;  // Change direction to decreasing
 8001e06:	4b12      	ldr	r3, [pc, #72]	@ (8001e50 <SG90_Update_Sweep+0x9c>)
 8001e08:	22ff      	movs	r2, #255	@ 0xff
 8001e0a:	701a      	strb	r2, [r3, #0]
 8001e0c:	e00c      	b.n	8001e28 <SG90_Update_Sweep+0x74>
        }
        else if (sweep_angle <= sweep_min)
 8001e0e:	4b11      	ldr	r3, [pc, #68]	@ (8001e54 <SG90_Update_Sweep+0xa0>)
 8001e10:	781a      	ldrb	r2, [r3, #0]
 8001e12:	4b12      	ldr	r3, [pc, #72]	@ (8001e5c <SG90_Update_Sweep+0xa8>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d806      	bhi.n	8001e28 <SG90_Update_Sweep+0x74>
        {
            sweep_angle = sweep_min;
 8001e1a:	4b10      	ldr	r3, [pc, #64]	@ (8001e5c <SG90_Update_Sweep+0xa8>)
 8001e1c:	781a      	ldrb	r2, [r3, #0]
 8001e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8001e54 <SG90_Update_Sweep+0xa0>)
 8001e20:	701a      	strb	r2, [r3, #0]
            sweep_direction = 1;   // Change direction to increasing
 8001e22:	4b0b      	ldr	r3, [pc, #44]	@ (8001e50 <SG90_Update_Sweep+0x9c>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	701a      	strb	r2, [r3, #0]
        }

        // Set new servo position
        SG90_SetPWM(sweep_angle);
 8001e28:	4b0a      	ldr	r3, [pc, #40]	@ (8001e54 <SG90_Update_Sweep+0xa0>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7ff ff3b 	bl	8001ca8 <SG90_SetPWM>

        // Update timing
        last_sweep_time = HAL_GetTick();
 8001e32:	f000 fb95 	bl	8002560 <HAL_GetTick>
 8001e36:	4603      	mov	r3, r0
 8001e38:	4a03      	ldr	r2, [pc, #12]	@ (8001e48 <SG90_Update_Sweep+0x94>)
 8001e3a:	6013      	str	r3, [r2, #0]
 8001e3c:	e000      	b.n	8001e40 <SG90_Update_Sweep+0x8c>
        return;
 8001e3e:	bf00      	nop
    }
}
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	20000154 	.word	0x20000154
 8001e48:	20000158 	.word	0x20000158
 8001e4c:	2000000c 	.word	0x2000000c
 8001e50:	20000008 	.word	0x20000008
 8001e54:	20000007 	.word	0x20000007
 8001e58:	2000000a 	.word	0x2000000a
 8001e5c:	20000009 	.word	0x20000009

08001e60 <SG90_Stop>:
/**
 * @brief Stop servo motor (set to center position)
 * @retval None
 */
void SG90_Stop(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
    SG90_SetAngle(SERVO_CENTER_ANGLE);
 8001e64:	205a      	movs	r0, #90	@ 0x5a
 8001e66:	f7ff ff71 	bl	8001d4c <SG90_SetAngle>
    servo_state = SERVO_STATE_STOPPED;
 8001e6a:	4b02      	ldr	r3, [pc, #8]	@ (8001e74 <SG90_Stop+0x14>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	701a      	strb	r2, [r3, #0]
}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	20000154 	.word	0x20000154

08001e78 <SONIC_Init>:
/**
 * @brief  Initialize HC-SR04 ultrasonic sensor
 * @retval None
 */
void SONIC_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
    // Initialize GPIO pins
    SONIC_GPIO_Init();
 8001e7c:	f000 f81e 	bl	8001ebc <SONIC_GPIO_Init>

    // Initialize last measurement data
    last_measurement.distance = 0.0;
 8001e80:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb0 <SONIC_Init+0x38>)
 8001e82:	f04f 0200 	mov.w	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
    last_measurement.valid = 0;
 8001e88:	4b09      	ldr	r3, [pc, #36]	@ (8001eb0 <SONIC_Init+0x38>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	711a      	strb	r2, [r3, #4]
    last_measurement.timestamp = 0;
 8001e8e:	4b08      	ldr	r3, [pc, #32]	@ (8001eb0 <SONIC_Init+0x38>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	609a      	str	r2, [r3, #8]
    last_measurement_time = 0;
 8001e94:	4b07      	ldr	r3, [pc, #28]	@ (8001eb4 <SONIC_Init+0x3c>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]

    // Set trigger pin low initially
    HAL_GPIO_WritePin(SONIC_TRIGGER_PORT, SONIC_TRIGGER_PIN, GPIO_PIN_RESET);
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ea0:	4805      	ldr	r0, [pc, #20]	@ (8001eb8 <SONIC_Init+0x40>)
 8001ea2:	f000 fe0a 	bl	8002aba <HAL_GPIO_WritePin>

    // Wait for sensor to settle
    HAL_Delay(100);
 8001ea6:	2064      	movs	r0, #100	@ 0x64
 8001ea8:	f000 fb64 	bl	8002574 <HAL_Delay>
}
 8001eac:	bf00      	nop
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	2000015c 	.word	0x2000015c
 8001eb4:	20000168 	.word	0x20000168
 8001eb8:	40010800 	.word	0x40010800

08001ebc <SONIC_GPIO_Init>:
/**
 * @brief  Initialize GPIO pins for ultrasonic sensor
 * @retval None
 */
static void SONIC_GPIO_Init(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ec2:	f107 0308 	add.w	r3, r7, #8
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	605a      	str	r2, [r3, #4]
 8001ecc:	609a      	str	r2, [r3, #8]
 8001ece:	60da      	str	r2, [r3, #12]

    // Enable GPIO clock
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed0:	4b16      	ldr	r3, [pc, #88]	@ (8001f2c <SONIC_GPIO_Init+0x70>)
 8001ed2:	699b      	ldr	r3, [r3, #24]
 8001ed4:	4a15      	ldr	r2, [pc, #84]	@ (8001f2c <SONIC_GPIO_Init+0x70>)
 8001ed6:	f043 0304 	orr.w	r3, r3, #4
 8001eda:	6193      	str	r3, [r2, #24]
 8001edc:	4b13      	ldr	r3, [pc, #76]	@ (8001f2c <SONIC_GPIO_Init+0x70>)
 8001ede:	699b      	ldr	r3, [r3, #24]
 8001ee0:	f003 0304 	and.w	r3, r3, #4
 8001ee4:	607b      	str	r3, [r7, #4]
 8001ee6:	687b      	ldr	r3, [r7, #4]

    // Configure Trigger pin (PA9) as output
    GPIO_InitStruct.Pin = SONIC_TRIGGER_PIN;
 8001ee8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001eec:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SONIC_TRIGGER_PORT, &GPIO_InitStruct);
 8001efa:	f107 0308 	add.w	r3, r7, #8
 8001efe:	4619      	mov	r1, r3
 8001f00:	480b      	ldr	r0, [pc, #44]	@ (8001f30 <SONIC_GPIO_Init+0x74>)
 8001f02:	f000 fc3f 	bl	8002784 <HAL_GPIO_Init>

    // Configure Echo pin (PA10) as input
    GPIO_InitStruct.Pin = SONIC_ECHO_PIN;
 8001f06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f0a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f10:	2300      	movs	r3, #0
 8001f12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f14:	2302      	movs	r3, #2
 8001f16:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(SONIC_ECHO_PORT, &GPIO_InitStruct);
 8001f18:	f107 0308 	add.w	r3, r7, #8
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4804      	ldr	r0, [pc, #16]	@ (8001f30 <SONIC_GPIO_Init+0x74>)
 8001f20:	f000 fc30 	bl	8002784 <HAL_GPIO_Init>
}
 8001f24:	bf00      	nop
 8001f26:	3718      	adds	r7, #24
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	40021000 	.word	0x40021000
 8001f30:	40010800 	.word	0x40010800

08001f34 <SONIC_Send_Trigger>:
/**
 * @brief  Send trigger pulse to HC-SR04
 * @retval None
 */
void SONIC_Send_Trigger(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	af00      	add	r7, sp, #0
    // Send 10us trigger pulse
    HAL_GPIO_WritePin(SONIC_TRIGGER_PORT, SONIC_TRIGGER_PIN, GPIO_PIN_SET);
 8001f38:	2201      	movs	r2, #1
 8001f3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f3e:	4807      	ldr	r0, [pc, #28]	@ (8001f5c <SONIC_Send_Trigger+0x28>)
 8001f40:	f000 fdbb 	bl	8002aba <HAL_GPIO_WritePin>
    SONIC_Delay_us(SONIC_TRIGGER_TIME);
 8001f44:	200a      	movs	r0, #10
 8001f46:	f000 f8f1 	bl	800212c <SONIC_Delay_us>
    HAL_GPIO_WritePin(SONIC_TRIGGER_PORT, SONIC_TRIGGER_PIN, GPIO_PIN_RESET);
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001f50:	4802      	ldr	r0, [pc, #8]	@ (8001f5c <SONIC_Send_Trigger+0x28>)
 8001f52:	f000 fdb2 	bl	8002aba <HAL_GPIO_WritePin>
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40010800 	.word	0x40010800

08001f60 <SONIC_Measure_Echo_Time>:
/**
 * @brief  Wait for echo response and measure time
 * @retval Echo time in microseconds (0 if timeout)
 */
uint32_t SONIC_Measure_Echo_Time(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
    uint32_t start_time = 0;
 8001f66:	2300      	movs	r3, #0
 8001f68:	613b      	str	r3, [r7, #16]
    uint32_t end_time = 0;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60fb      	str	r3, [r7, #12]
    uint32_t timeout_counter = 0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	617b      	str	r3, [r7, #20]

    // Wait for echo pin to go HIGH (start of echo)
    timeout_counter = 0;
 8001f72:	2300      	movs	r3, #0
 8001f74:	617b      	str	r3, [r7, #20]
    while (HAL_GPIO_ReadPin(SONIC_ECHO_PORT, SONIC_ECHO_PIN) == GPIO_PIN_RESET)
 8001f76:	e00c      	b.n	8001f92 <SONIC_Measure_Echo_Time+0x32>
    {
        SONIC_Delay_us(1);
 8001f78:	2001      	movs	r0, #1
 8001f7a:	f000 f8d7 	bl	800212c <SONIC_Delay_us>
        timeout_counter++;
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	3301      	adds	r3, #1
 8001f82:	617b      	str	r3, [r7, #20]
        if (timeout_counter > SONIC_TIMEOUT)
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d901      	bls.n	8001f92 <SONIC_Measure_Echo_Time+0x32>
        {
            return 0; // Timeout - no echo received
 8001f8e:	2300      	movs	r3, #0
 8001f90:	e034      	b.n	8001ffc <SONIC_Measure_Echo_Time+0x9c>
    while (HAL_GPIO_ReadPin(SONIC_ECHO_PORT, SONIC_ECHO_PIN) == GPIO_PIN_RESET)
 8001f92:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001f96:	481b      	ldr	r0, [pc, #108]	@ (8002004 <SONIC_Measure_Echo_Time+0xa4>)
 8001f98:	f000 fd78 	bl	8002a8c <HAL_GPIO_ReadPin>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d0ea      	beq.n	8001f78 <SONIC_Measure_Echo_Time+0x18>
        }
    }

    // Record start time
    start_time = DWT->CYCCNT;
 8001fa2:	4b19      	ldr	r3, [pc, #100]	@ (8002008 <SONIC_Measure_Echo_Time+0xa8>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	613b      	str	r3, [r7, #16]

    // Wait for echo pin to go LOW (end of echo)
    timeout_counter = 0;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	617b      	str	r3, [r7, #20]
    while (HAL_GPIO_ReadPin(SONIC_ECHO_PORT, SONIC_ECHO_PIN) == GPIO_PIN_SET)
 8001fac:	e00c      	b.n	8001fc8 <SONIC_Measure_Echo_Time+0x68>
    {
        SONIC_Delay_us(1);
 8001fae:	2001      	movs	r0, #1
 8001fb0:	f000 f8bc 	bl	800212c <SONIC_Delay_us>
        timeout_counter++;
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	617b      	str	r3, [r7, #20]
        if (timeout_counter > SONIC_TIMEOUT)
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	f247 5230 	movw	r2, #30000	@ 0x7530
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d901      	bls.n	8001fc8 <SONIC_Measure_Echo_Time+0x68>
        {
            return 0; // Timeout - echo too long
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	e019      	b.n	8001ffc <SONIC_Measure_Echo_Time+0x9c>
    while (HAL_GPIO_ReadPin(SONIC_ECHO_PORT, SONIC_ECHO_PIN) == GPIO_PIN_SET)
 8001fc8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001fcc:	480d      	ldr	r0, [pc, #52]	@ (8002004 <SONIC_Measure_Echo_Time+0xa4>)
 8001fce:	f000 fd5d 	bl	8002a8c <HAL_GPIO_ReadPin>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d0ea      	beq.n	8001fae <SONIC_Measure_Echo_Time+0x4e>
        }
    }

    // Record end time
    end_time = DWT->CYCCNT;
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002008 <SONIC_Measure_Echo_Time+0xa8>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	60fb      	str	r3, [r7, #12]

    // Calculate echo duration in microseconds
    uint32_t echo_time_cycles = end_time - start_time;
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	60bb      	str	r3, [r7, #8]
    uint32_t echo_time_us = echo_time_cycles / (SystemCoreClock / 1000000);
 8001fe6:	4b09      	ldr	r3, [pc, #36]	@ (800200c <SONIC_Measure_Echo_Time+0xac>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a09      	ldr	r2, [pc, #36]	@ (8002010 <SONIC_Measure_Echo_Time+0xb0>)
 8001fec:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff0:	0c9b      	lsrs	r3, r3, #18
 8001ff2:	68ba      	ldr	r2, [r7, #8]
 8001ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff8:	607b      	str	r3, [r7, #4]

    return echo_time_us;
 8001ffa:	687b      	ldr	r3, [r7, #4]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40010800 	.word	0x40010800
 8002008:	e0001000 	.word	0xe0001000
 800200c:	20000010 	.word	0x20000010
 8002010:	431bde83 	.word	0x431bde83

08002014 <SONIC_Read_Distance>:
/**
 * @brief  Read distance from ultrasonic sensor
 * @retval Distance in centimeters (0.0 if error or timeout)
 */
float SONIC_Read_Distance(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
    SONIC_Data_t data;

    if (SONIC_Read_Data(&data))
 800201a:	1d3b      	adds	r3, r7, #4
 800201c:	4618      	mov	r0, r3
 800201e:	f000 f80b 	bl	8002038 <SONIC_Read_Data>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	d001      	beq.n	800202c <SONIC_Read_Distance+0x18>
    {
        return data.distance;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	e001      	b.n	8002030 <SONIC_Read_Distance+0x1c>
    }
    else
    {
        return 0.0; // Error or timeout
 800202c:	f04f 0300 	mov.w	r3, #0
    }
}
 8002030:	4618      	mov	r0, r3
 8002032:	3710      	adds	r7, #16
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <SONIC_Read_Data>:
 * @brief  Read distance with full data structure
 * @param  data: Pointer to SONIC_Data_t structure to store results
 * @retval 1 if successful, 0 if failed
 */
uint8_t SONIC_Read_Data(SONIC_Data_t* data)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
    uint32_t echo_time_us;
    float calculated_distance;

    // Initialize data structure
    data->distance = 0.0;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f04f 0200 	mov.w	r2, #0
 8002046:	601a      	str	r2, [r3, #0]
    data->valid = 0;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	711a      	strb	r2, [r3, #4]
    data->timestamp = HAL_GetTick();
 800204e:	f000 fa87 	bl	8002560 <HAL_GetTick>
 8002052:	4602      	mov	r2, r0
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	609a      	str	r2, [r3, #8]

    // Check if enough time has passed since last measurement
    if ((HAL_GetTick() - last_measurement_time) < SONIC_MEASUREMENT_INTERVAL)
 8002058:	f000 fa82 	bl	8002560 <HAL_GetTick>
 800205c:	4602      	mov	r2, r0
 800205e:	4b30      	ldr	r3, [pc, #192]	@ (8002120 <SONIC_Read_Data+0xe8>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b3b      	cmp	r3, #59	@ 0x3b
 8002066:	d80c      	bhi.n	8002082 <SONIC_Read_Data+0x4a>
    {
        // Return last valid measurement if available
        if (last_measurement.valid)
 8002068:	4b2e      	ldr	r3, [pc, #184]	@ (8002124 <SONIC_Read_Data+0xec>)
 800206a:	791b      	ldrb	r3, [r3, #4]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d006      	beq.n	800207e <SONIC_Read_Data+0x46>
        {
            *data = last_measurement;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	4a2c      	ldr	r2, [pc, #176]	@ (8002124 <SONIC_Read_Data+0xec>)
 8002074:	ca07      	ldmia	r2, {r0, r1, r2}
 8002076:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            return 1;
 800207a:	2301      	movs	r3, #1
 800207c:	e048      	b.n	8002110 <SONIC_Read_Data+0xd8>
        }
        else
        {
            return 0;
 800207e:	2300      	movs	r3, #0
 8002080:	e046      	b.n	8002110 <SONIC_Read_Data+0xd8>
        }
    }

    // Send trigger pulse
    SONIC_Send_Trigger();
 8002082:	f7ff ff57 	bl	8001f34 <SONIC_Send_Trigger>

    // Measure echo time
    echo_time_us = SONIC_Measure_Echo_Time();
 8002086:	f7ff ff6b 	bl	8001f60 <SONIC_Measure_Echo_Time>
 800208a:	60f8      	str	r0, [r7, #12]

    if (echo_time_us == 0)
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <SONIC_Read_Data+0x5e>
    {
        return 0; // Timeout or error
 8002092:	2300      	movs	r3, #0
 8002094:	e03c      	b.n	8002110 <SONIC_Read_Data+0xd8>
    }

    // Calculate distance: distance = (echo_time * speed_of_sound) / 2
    calculated_distance = SONIC_TIME_TO_DISTANCE(echo_time_us);
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	f7fe f99c 	bl	80003d4 <__aeabi_ui2d>
 800209c:	a31e      	add	r3, pc, #120	@ (adr r3, 8002118 <SONIC_Read_Data+0xe0>)
 800209e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a2:	f7fe fa11 	bl	80004c8 <__aeabi_dmul>
 80020a6:	4602      	mov	r2, r0
 80020a8:	460b      	mov	r3, r1
 80020aa:	4610      	mov	r0, r2
 80020ac:	4619      	mov	r1, r3
 80020ae:	f7fe fc1d 	bl	80008ec <__aeabi_d2f>
 80020b2:	4603      	mov	r3, r0
 80020b4:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7fe fe29 	bl	8000d10 <__aeabi_fdiv>
 80020be:	4603      	mov	r3, r0
 80020c0:	60bb      	str	r3, [r7, #8]

    // Validate distance range
    if (calculated_distance < SONIC_MIN_DISTANCE || calculated_distance > SONIC_MAX_DISTANCE)
 80020c2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80020c6:	68b8      	ldr	r0, [r7, #8]
 80020c8:	f7fe ff0c 	bl	8000ee4 <__aeabi_fcmplt>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d106      	bne.n	80020e0 <SONIC_Read_Data+0xa8>
 80020d2:	4915      	ldr	r1, [pc, #84]	@ (8002128 <SONIC_Read_Data+0xf0>)
 80020d4:	68b8      	ldr	r0, [r7, #8]
 80020d6:	f7fe ff23 	bl	8000f20 <__aeabi_fcmpgt>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <SONIC_Read_Data+0xac>
    {
        return 0; // Distance out of valid range
 80020e0:	2300      	movs	r3, #0
 80020e2:	e015      	b.n	8002110 <SONIC_Read_Data+0xd8>
    }

    // Store valid measurement
    data->distance = calculated_distance;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	601a      	str	r2, [r3, #0]
    data->valid = 1;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2201      	movs	r2, #1
 80020ee:	711a      	strb	r2, [r3, #4]
    data->timestamp = HAL_GetTick();
 80020f0:	f000 fa36 	bl	8002560 <HAL_GetTick>
 80020f4:	4602      	mov	r2, r0
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	609a      	str	r2, [r3, #8]

    // Update last measurement
    last_measurement = *data;
 80020fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002124 <SONIC_Read_Data+0xec>)
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	ca07      	ldmia	r2, {r0, r1, r2}
 8002100:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    last_measurement_time = HAL_GetTick();
 8002104:	f000 fa2c 	bl	8002560 <HAL_GetTick>
 8002108:	4603      	mov	r3, r0
 800210a:	4a05      	ldr	r2, [pc, #20]	@ (8002120 <SONIC_Read_Data+0xe8>)
 800210c:	6013      	str	r3, [r2, #0]

    return 1; // Success
 800210e:	2301      	movs	r3, #1
}
 8002110:	4618      	mov	r0, r3
 8002112:	3710      	adds	r7, #16
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	04816f00 	.word	0x04816f00
 800211c:	3fa18fc5 	.word	0x3fa18fc5
 8002120:	20000168 	.word	0x20000168
 8002124:	2000015c 	.word	0x2000015c
 8002128:	43c80000 	.word	0x43c80000

0800212c <SONIC_Delay_us>:
 * @param  us: Microseconds to delay
 * @retval None
 * @note   This function uses DWT counter for accurate microsecond timing
 */
void SONIC_Delay_us(uint32_t us)
{
 800212c:	b480      	push	{r7}
 800212e:	b085      	sub	sp, #20
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8002134:	4b0d      	ldr	r3, [pc, #52]	@ (800216c <SONIC_Delay_us+0x40>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	60fb      	str	r3, [r7, #12]
    uint32_t ticks = us * (SystemCoreClock / 1000000);
 800213a:	4b0d      	ldr	r3, [pc, #52]	@ (8002170 <SONIC_Delay_us+0x44>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a0d      	ldr	r2, [pc, #52]	@ (8002174 <SONIC_Delay_us+0x48>)
 8002140:	fba2 2303 	umull	r2, r3, r2, r3
 8002144:	0c9a      	lsrs	r2, r3, #18
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	fb02 f303 	mul.w	r3, r2, r3
 800214c:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - start) < ticks);
 800214e:	bf00      	nop
 8002150:	4b06      	ldr	r3, [pc, #24]	@ (800216c <SONIC_Delay_us+0x40>)
 8002152:	685a      	ldr	r2, [r3, #4]
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	68ba      	ldr	r2, [r7, #8]
 800215a:	429a      	cmp	r2, r3
 800215c:	d8f8      	bhi.n	8002150 <SONIC_Delay_us+0x24>
}
 800215e:	bf00      	nop
 8002160:	bf00      	nop
 8002162:	3714      	adds	r7, #20
 8002164:	46bd      	mov	sp, r7
 8002166:	bc80      	pop	{r7}
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	e0001000 	.word	0xe0001000
 8002170:	20000010 	.word	0x20000010
 8002174:	431bde83 	.word	0x431bde83

08002178 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002178:	b480      	push	{r7}
 800217a:	b085      	sub	sp, #20
 800217c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800217e:	4b15      	ldr	r3, [pc, #84]	@ (80021d4 <HAL_MspInit+0x5c>)
 8002180:	699b      	ldr	r3, [r3, #24]
 8002182:	4a14      	ldr	r2, [pc, #80]	@ (80021d4 <HAL_MspInit+0x5c>)
 8002184:	f043 0301 	orr.w	r3, r3, #1
 8002188:	6193      	str	r3, [r2, #24]
 800218a:	4b12      	ldr	r3, [pc, #72]	@ (80021d4 <HAL_MspInit+0x5c>)
 800218c:	699b      	ldr	r3, [r3, #24]
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	60bb      	str	r3, [r7, #8]
 8002194:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002196:	4b0f      	ldr	r3, [pc, #60]	@ (80021d4 <HAL_MspInit+0x5c>)
 8002198:	69db      	ldr	r3, [r3, #28]
 800219a:	4a0e      	ldr	r2, [pc, #56]	@ (80021d4 <HAL_MspInit+0x5c>)
 800219c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021a0:	61d3      	str	r3, [r2, #28]
 80021a2:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <HAL_MspInit+0x5c>)
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021aa:	607b      	str	r3, [r7, #4]
 80021ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021ae:	4b0a      	ldr	r3, [pc, #40]	@ (80021d8 <HAL_MspInit+0x60>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	4a04      	ldr	r2, [pc, #16]	@ (80021d8 <HAL_MspInit+0x60>)
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ca:	bf00      	nop
 80021cc:	3714      	adds	r7, #20
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr
 80021d4:	40021000 	.word	0x40021000
 80021d8:	40010000 	.word	0x40010000

080021dc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b088      	sub	sp, #32
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 0310 	add.w	r3, r7, #16
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a15      	ldr	r2, [pc, #84]	@ (800224c <HAL_I2C_MspInit+0x70>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d123      	bne.n	8002244 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021fc:	4b14      	ldr	r3, [pc, #80]	@ (8002250 <HAL_I2C_MspInit+0x74>)
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	4a13      	ldr	r2, [pc, #76]	@ (8002250 <HAL_I2C_MspInit+0x74>)
 8002202:	f043 0308 	orr.w	r3, r3, #8
 8002206:	6193      	str	r3, [r2, #24]
 8002208:	4b11      	ldr	r3, [pc, #68]	@ (8002250 <HAL_I2C_MspInit+0x74>)
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	f003 0308 	and.w	r3, r3, #8
 8002210:	60fb      	str	r3, [r7, #12]
 8002212:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002214:	23c0      	movs	r3, #192	@ 0xc0
 8002216:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002218:	2312      	movs	r3, #18
 800221a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800221c:	2303      	movs	r3, #3
 800221e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002220:	f107 0310 	add.w	r3, r7, #16
 8002224:	4619      	mov	r1, r3
 8002226:	480b      	ldr	r0, [pc, #44]	@ (8002254 <HAL_I2C_MspInit+0x78>)
 8002228:	f000 faac 	bl	8002784 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800222c:	4b08      	ldr	r3, [pc, #32]	@ (8002250 <HAL_I2C_MspInit+0x74>)
 800222e:	69db      	ldr	r3, [r3, #28]
 8002230:	4a07      	ldr	r2, [pc, #28]	@ (8002250 <HAL_I2C_MspInit+0x74>)
 8002232:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002236:	61d3      	str	r3, [r2, #28]
 8002238:	4b05      	ldr	r3, [pc, #20]	@ (8002250 <HAL_I2C_MspInit+0x74>)
 800223a:	69db      	ldr	r3, [r3, #28]
 800223c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002244:	bf00      	nop
 8002246:	3720      	adds	r7, #32
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40005400 	.word	0x40005400
 8002250:	40021000 	.word	0x40021000
 8002254:	40010c00 	.word	0x40010c00

08002258 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002268:	d10b      	bne.n	8002282 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800226a:	4b08      	ldr	r3, [pc, #32]	@ (800228c <HAL_TIM_Base_MspInit+0x34>)
 800226c:	69db      	ldr	r3, [r3, #28]
 800226e:	4a07      	ldr	r2, [pc, #28]	@ (800228c <HAL_TIM_Base_MspInit+0x34>)
 8002270:	f043 0301 	orr.w	r3, r3, #1
 8002274:	61d3      	str	r3, [r2, #28]
 8002276:	4b05      	ldr	r3, [pc, #20]	@ (800228c <HAL_TIM_Base_MspInit+0x34>)
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002282:	bf00      	nop
 8002284:	3714      	adds	r7, #20
 8002286:	46bd      	mov	sp, r7
 8002288:	bc80      	pop	{r7}
 800228a:	4770      	bx	lr
 800228c:	40021000 	.word	0x40021000

08002290 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b088      	sub	sp, #32
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002298:	f107 0310 	add.w	r3, r7, #16
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	605a      	str	r2, [r3, #4]
 80022a2:	609a      	str	r2, [r3, #8]
 80022a4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022ae:	d117      	bne.n	80022e0 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b0:	4b0d      	ldr	r3, [pc, #52]	@ (80022e8 <HAL_TIM_MspPostInit+0x58>)
 80022b2:	699b      	ldr	r3, [r3, #24]
 80022b4:	4a0c      	ldr	r2, [pc, #48]	@ (80022e8 <HAL_TIM_MspPostInit+0x58>)
 80022b6:	f043 0304 	orr.w	r3, r3, #4
 80022ba:	6193      	str	r3, [r2, #24]
 80022bc:	4b0a      	ldr	r3, [pc, #40]	@ (80022e8 <HAL_TIM_MspPostInit+0x58>)
 80022be:	699b      	ldr	r3, [r3, #24]
 80022c0:	f003 0304 	and.w	r3, r3, #4
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022c8:	2301      	movs	r3, #1
 80022ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022cc:	2302      	movs	r3, #2
 80022ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d0:	2302      	movs	r3, #2
 80022d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d4:	f107 0310 	add.w	r3, r7, #16
 80022d8:	4619      	mov	r1, r3
 80022da:	4804      	ldr	r0, [pc, #16]	@ (80022ec <HAL_TIM_MspPostInit+0x5c>)
 80022dc:	f000 fa52 	bl	8002784 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80022e0:	bf00      	nop
 80022e2:	3720      	adds	r7, #32
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	40021000 	.word	0x40021000
 80022ec:	40010800 	.word	0x40010800

080022f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022f4:	bf00      	nop
 80022f6:	e7fd      	b.n	80022f4 <NMI_Handler+0x4>

080022f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022fc:	bf00      	nop
 80022fe:	e7fd      	b.n	80022fc <HardFault_Handler+0x4>

08002300 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002304:	bf00      	nop
 8002306:	e7fd      	b.n	8002304 <MemManage_Handler+0x4>

08002308 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800230c:	bf00      	nop
 800230e:	e7fd      	b.n	800230c <BusFault_Handler+0x4>

08002310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002314:	bf00      	nop
 8002316:	e7fd      	b.n	8002314 <UsageFault_Handler+0x4>

08002318 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	bc80      	pop	{r7}
 8002322:	4770      	bx	lr

08002324 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002328:	bf00      	nop
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr

08002330 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	bc80      	pop	{r7}
 800233a:	4770      	bx	lr

0800233c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002340:	f000 f8fc 	bl	800253c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002344:	bf00      	nop
 8002346:	bd80      	pop	{r7, pc}

08002348 <Switch_Init>:
#include "switch.h"

void Switch_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b086      	sub	sp, #24
 800234c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800234e:	f107 0308 	add.w	r3, r7, #8
 8002352:	2200      	movs	r2, #0
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	605a      	str	r2, [r3, #4]
 8002358:	609a      	str	r2, [r3, #8]
 800235a:	60da      	str	r2, [r3, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800235c:	4b0d      	ldr	r3, [pc, #52]	@ (8002394 <Switch_Init+0x4c>)
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	4a0c      	ldr	r2, [pc, #48]	@ (8002394 <Switch_Init+0x4c>)
 8002362:	f043 0308 	orr.w	r3, r3, #8
 8002366:	6193      	str	r3, [r2, #24]
 8002368:	4b0a      	ldr	r3, [pc, #40]	@ (8002394 <Switch_Init+0x4c>)
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	607b      	str	r3, [r7, #4]
 8002372:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002374:	2301      	movs	r3, #1
 8002376:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002378:	2300      	movs	r3, #0
 800237a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800237c:	2301      	movs	r3, #1
 800237e:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002380:	f107 0308 	add.w	r3, r7, #8
 8002384:	4619      	mov	r1, r3
 8002386:	4804      	ldr	r0, [pc, #16]	@ (8002398 <Switch_Init+0x50>)
 8002388:	f000 f9fc 	bl	8002784 <HAL_GPIO_Init>
}
 800238c:	bf00      	nop
 800238e:	3718      	adds	r7, #24
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40021000 	.word	0x40021000
 8002398:	40010c00 	.word	0x40010c00

0800239c <Switch_Read_Mode>:

uint8_t Switch_Read_Mode(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
    // Read multiple samples for debouncing
    uint8_t readings = 0;
 80023a2:	2300      	movs	r3, #0
 80023a4:	71fb      	strb	r3, [r7, #7]
    for (uint8_t i = 0; i < 5; i++)
 80023a6:	2300      	movs	r3, #0
 80023a8:	71bb      	strb	r3, [r7, #6]
 80023aa:	e00f      	b.n	80023cc <Switch_Read_Mode+0x30>
    {
        if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_RESET)
 80023ac:	2101      	movs	r1, #1
 80023ae:	480e      	ldr	r0, [pc, #56]	@ (80023e8 <Switch_Read_Mode+0x4c>)
 80023b0:	f000 fb6c 	bl	8002a8c <HAL_GPIO_ReadPin>
 80023b4:	4603      	mov	r3, r0
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d102      	bne.n	80023c0 <Switch_Read_Mode+0x24>
            readings++;
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	3301      	adds	r3, #1
 80023be:	71fb      	strb	r3, [r7, #7]
        HAL_Delay(10);
 80023c0:	200a      	movs	r0, #10
 80023c2:	f000 f8d7 	bl	8002574 <HAL_Delay>
    for (uint8_t i = 0; i < 5; i++)
 80023c6:	79bb      	ldrb	r3, [r7, #6]
 80023c8:	3301      	adds	r3, #1
 80023ca:	71bb      	strb	r3, [r7, #6]
 80023cc:	79bb      	ldrb	r3, [r7, #6]
 80023ce:	2b04      	cmp	r3, #4
 80023d0:	d9ec      	bls.n	80023ac <Switch_Read_Mode+0x10>
    }
    return (readings >= 3) ? 2 : 1; // Majority vote: 3/5 LOW  Motor Mode
 80023d2:	79fb      	ldrb	r3, [r7, #7]
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d901      	bls.n	80023dc <Switch_Read_Mode+0x40>
 80023d8:	2302      	movs	r3, #2
 80023da:	e000      	b.n	80023de <Switch_Read_Mode+0x42>
 80023dc:	2301      	movs	r3, #1
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40010c00 	.word	0x40010c00

080023ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b086      	sub	sp, #24
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023f4:	4a14      	ldr	r2, [pc, #80]	@ (8002448 <_sbrk+0x5c>)
 80023f6:	4b15      	ldr	r3, [pc, #84]	@ (800244c <_sbrk+0x60>)
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002400:	4b13      	ldr	r3, [pc, #76]	@ (8002450 <_sbrk+0x64>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d102      	bne.n	800240e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002408:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <_sbrk+0x64>)
 800240a:	4a12      	ldr	r2, [pc, #72]	@ (8002454 <_sbrk+0x68>)
 800240c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800240e:	4b10      	ldr	r3, [pc, #64]	@ (8002450 <_sbrk+0x64>)
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4413      	add	r3, r2
 8002416:	693a      	ldr	r2, [r7, #16]
 8002418:	429a      	cmp	r2, r3
 800241a:	d207      	bcs.n	800242c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800241c:	f002 fa0a 	bl	8004834 <__errno>
 8002420:	4603      	mov	r3, r0
 8002422:	220c      	movs	r2, #12
 8002424:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002426:	f04f 33ff 	mov.w	r3, #4294967295
 800242a:	e009      	b.n	8002440 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800242c:	4b08      	ldr	r3, [pc, #32]	@ (8002450 <_sbrk+0x64>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002432:	4b07      	ldr	r3, [pc, #28]	@ (8002450 <_sbrk+0x64>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4413      	add	r3, r2
 800243a:	4a05      	ldr	r2, [pc, #20]	@ (8002450 <_sbrk+0x64>)
 800243c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800243e:	68fb      	ldr	r3, [r7, #12]
}
 8002440:	4618      	mov	r0, r3
 8002442:	3718      	adds	r7, #24
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20005000 	.word	0x20005000
 800244c:	00000400 	.word	0x00000400
 8002450:	2000016c 	.word	0x2000016c
 8002454:	200002c0 	.word	0x200002c0

08002458 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr

08002464 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002464:	f7ff fff8 	bl	8002458 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002468:	480b      	ldr	r0, [pc, #44]	@ (8002498 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800246a:	490c      	ldr	r1, [pc, #48]	@ (800249c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800246c:	4a0c      	ldr	r2, [pc, #48]	@ (80024a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800246e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002470:	e002      	b.n	8002478 <LoopCopyDataInit>

08002472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002476:	3304      	adds	r3, #4

08002478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800247a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800247c:	d3f9      	bcc.n	8002472 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800247e:	4a09      	ldr	r2, [pc, #36]	@ (80024a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002480:	4c09      	ldr	r4, [pc, #36]	@ (80024a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002484:	e001      	b.n	800248a <LoopFillZerobss>

08002486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002488:	3204      	adds	r2, #4

0800248a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800248a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800248c:	d3fb      	bcc.n	8002486 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800248e:	f002 f9d7 	bl	8004840 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002492:	f7ff fa55 	bl	8001940 <main>
  bx lr
 8002496:	4770      	bx	lr
  ldr r0, =_sdata
 8002498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800249c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80024a0:	08005300 	.word	0x08005300
  ldr r2, =_sbss
 80024a4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80024a8:	200002bc 	.word	0x200002bc

080024ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024ac:	e7fe      	b.n	80024ac <ADC1_2_IRQHandler>
	...

080024b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024b4:	4b08      	ldr	r3, [pc, #32]	@ (80024d8 <HAL_Init+0x28>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a07      	ldr	r2, [pc, #28]	@ (80024d8 <HAL_Init+0x28>)
 80024ba:	f043 0310 	orr.w	r3, r3, #16
 80024be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024c0:	2003      	movs	r0, #3
 80024c2:	f000 f92b 	bl	800271c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024c6:	200f      	movs	r0, #15
 80024c8:	f000 f808 	bl	80024dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024cc:	f7ff fe54 	bl	8002178 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	40022000 	.word	0x40022000

080024dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024e4:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <HAL_InitTick+0x54>)
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	4b12      	ldr	r3, [pc, #72]	@ (8002534 <HAL_InitTick+0x58>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	4619      	mov	r1, r3
 80024ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80024f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80024fa:	4618      	mov	r0, r3
 80024fc:	f000 f935 	bl	800276a <HAL_SYSTICK_Config>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e00e      	b.n	8002528 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b0f      	cmp	r3, #15
 800250e:	d80a      	bhi.n	8002526 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002510:	2200      	movs	r2, #0
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	f04f 30ff 	mov.w	r0, #4294967295
 8002518:	f000 f90b 	bl	8002732 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800251c:	4a06      	ldr	r2, [pc, #24]	@ (8002538 <HAL_InitTick+0x5c>)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002522:	2300      	movs	r3, #0
 8002524:	e000      	b.n	8002528 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
}
 8002528:	4618      	mov	r0, r3
 800252a:	3708      	adds	r7, #8
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20000010 	.word	0x20000010
 8002534:	20000018 	.word	0x20000018
 8002538:	20000014 	.word	0x20000014

0800253c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002540:	4b05      	ldr	r3, [pc, #20]	@ (8002558 <HAL_IncTick+0x1c>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	461a      	mov	r2, r3
 8002546:	4b05      	ldr	r3, [pc, #20]	@ (800255c <HAL_IncTick+0x20>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4413      	add	r3, r2
 800254c:	4a03      	ldr	r2, [pc, #12]	@ (800255c <HAL_IncTick+0x20>)
 800254e:	6013      	str	r3, [r2, #0]
}
 8002550:	bf00      	nop
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr
 8002558:	20000018 	.word	0x20000018
 800255c:	20000170 	.word	0x20000170

08002560 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  return uwTick;
 8002564:	4b02      	ldr	r3, [pc, #8]	@ (8002570 <HAL_GetTick+0x10>)
 8002566:	681b      	ldr	r3, [r3, #0]
}
 8002568:	4618      	mov	r0, r3
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr
 8002570:	20000170 	.word	0x20000170

08002574 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800257c:	f7ff fff0 	bl	8002560 <HAL_GetTick>
 8002580:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800258c:	d005      	beq.n	800259a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800258e:	4b0a      	ldr	r3, [pc, #40]	@ (80025b8 <HAL_Delay+0x44>)
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	461a      	mov	r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	4413      	add	r3, r2
 8002598:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800259a:	bf00      	nop
 800259c:	f7ff ffe0 	bl	8002560 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	68fa      	ldr	r2, [r7, #12]
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d8f7      	bhi.n	800259c <HAL_Delay+0x28>
  {
  }
}
 80025ac:	bf00      	nop
 80025ae:	bf00      	nop
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000018 	.word	0x20000018

080025bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f003 0307 	and.w	r3, r3, #7
 80025ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002600 <__NVIC_SetPriorityGrouping+0x44>)
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025d8:	4013      	ands	r3, r2
 80025da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ee:	4a04      	ldr	r2, [pc, #16]	@ (8002600 <__NVIC_SetPriorityGrouping+0x44>)
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	60d3      	str	r3, [r2, #12]
}
 80025f4:	bf00      	nop
 80025f6:	3714      	adds	r7, #20
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bc80      	pop	{r7}
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	e000ed00 	.word	0xe000ed00

08002604 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002608:	4b04      	ldr	r3, [pc, #16]	@ (800261c <__NVIC_GetPriorityGrouping+0x18>)
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	0a1b      	lsrs	r3, r3, #8
 800260e:	f003 0307 	and.w	r3, r3, #7
}
 8002612:	4618      	mov	r0, r3
 8002614:	46bd      	mov	sp, r7
 8002616:	bc80      	pop	{r7}
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	6039      	str	r1, [r7, #0]
 800262a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800262c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002630:	2b00      	cmp	r3, #0
 8002632:	db0a      	blt.n	800264a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	b2da      	uxtb	r2, r3
 8002638:	490c      	ldr	r1, [pc, #48]	@ (800266c <__NVIC_SetPriority+0x4c>)
 800263a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263e:	0112      	lsls	r2, r2, #4
 8002640:	b2d2      	uxtb	r2, r2
 8002642:	440b      	add	r3, r1
 8002644:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002648:	e00a      	b.n	8002660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	b2da      	uxtb	r2, r3
 800264e:	4908      	ldr	r1, [pc, #32]	@ (8002670 <__NVIC_SetPriority+0x50>)
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	f003 030f 	and.w	r3, r3, #15
 8002656:	3b04      	subs	r3, #4
 8002658:	0112      	lsls	r2, r2, #4
 800265a:	b2d2      	uxtb	r2, r2
 800265c:	440b      	add	r3, r1
 800265e:	761a      	strb	r2, [r3, #24]
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	bc80      	pop	{r7}
 8002668:	4770      	bx	lr
 800266a:	bf00      	nop
 800266c:	e000e100 	.word	0xe000e100
 8002670:	e000ed00 	.word	0xe000ed00

08002674 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002674:	b480      	push	{r7}
 8002676:	b089      	sub	sp, #36	@ 0x24
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	f1c3 0307 	rsb	r3, r3, #7
 800268e:	2b04      	cmp	r3, #4
 8002690:	bf28      	it	cs
 8002692:	2304      	movcs	r3, #4
 8002694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	3304      	adds	r3, #4
 800269a:	2b06      	cmp	r3, #6
 800269c:	d902      	bls.n	80026a4 <NVIC_EncodePriority+0x30>
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	3b03      	subs	r3, #3
 80026a2:	e000      	b.n	80026a6 <NVIC_EncodePriority+0x32>
 80026a4:	2300      	movs	r3, #0
 80026a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026a8:	f04f 32ff 	mov.w	r2, #4294967295
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	43da      	mvns	r2, r3
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	401a      	ands	r2, r3
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026bc:	f04f 31ff 	mov.w	r1, #4294967295
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	fa01 f303 	lsl.w	r3, r1, r3
 80026c6:	43d9      	mvns	r1, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026cc:	4313      	orrs	r3, r2
         );
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	3724      	adds	r7, #36	@ 0x24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr

080026d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	3b01      	subs	r3, #1
 80026e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026e8:	d301      	bcc.n	80026ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026ea:	2301      	movs	r3, #1
 80026ec:	e00f      	b.n	800270e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002718 <SysTick_Config+0x40>)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	3b01      	subs	r3, #1
 80026f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026f6:	210f      	movs	r1, #15
 80026f8:	f04f 30ff 	mov.w	r0, #4294967295
 80026fc:	f7ff ff90 	bl	8002620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002700:	4b05      	ldr	r3, [pc, #20]	@ (8002718 <SysTick_Config+0x40>)
 8002702:	2200      	movs	r2, #0
 8002704:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002706:	4b04      	ldr	r3, [pc, #16]	@ (8002718 <SysTick_Config+0x40>)
 8002708:	2207      	movs	r2, #7
 800270a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3708      	adds	r7, #8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	e000e010 	.word	0xe000e010

0800271c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f7ff ff49 	bl	80025bc <__NVIC_SetPriorityGrouping>
}
 800272a:	bf00      	nop
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002732:	b580      	push	{r7, lr}
 8002734:	b086      	sub	sp, #24
 8002736:	af00      	add	r7, sp, #0
 8002738:	4603      	mov	r3, r0
 800273a:	60b9      	str	r1, [r7, #8]
 800273c:	607a      	str	r2, [r7, #4]
 800273e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002740:	2300      	movs	r3, #0
 8002742:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002744:	f7ff ff5e 	bl	8002604 <__NVIC_GetPriorityGrouping>
 8002748:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	68b9      	ldr	r1, [r7, #8]
 800274e:	6978      	ldr	r0, [r7, #20]
 8002750:	f7ff ff90 	bl	8002674 <NVIC_EncodePriority>
 8002754:	4602      	mov	r2, r0
 8002756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800275a:	4611      	mov	r1, r2
 800275c:	4618      	mov	r0, r3
 800275e:	f7ff ff5f 	bl	8002620 <__NVIC_SetPriority>
}
 8002762:	bf00      	nop
 8002764:	3718      	adds	r7, #24
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}

0800276a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800276a:	b580      	push	{r7, lr}
 800276c:	b082      	sub	sp, #8
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7ff ffb0 	bl	80026d8 <SysTick_Config>
 8002778:	4603      	mov	r3, r0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
	...

08002784 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002784:	b480      	push	{r7}
 8002786:	b08b      	sub	sp, #44	@ 0x2c
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800278e:	2300      	movs	r3, #0
 8002790:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002792:	2300      	movs	r3, #0
 8002794:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002796:	e169      	b.n	8002a6c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002798:	2201      	movs	r2, #1
 800279a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	69fa      	ldr	r2, [r7, #28]
 80027a8:	4013      	ands	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80027ac:	69ba      	ldr	r2, [r7, #24]
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	f040 8158 	bne.w	8002a66 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	4a9a      	ldr	r2, [pc, #616]	@ (8002a24 <HAL_GPIO_Init+0x2a0>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d05e      	beq.n	800287e <HAL_GPIO_Init+0xfa>
 80027c0:	4a98      	ldr	r2, [pc, #608]	@ (8002a24 <HAL_GPIO_Init+0x2a0>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d875      	bhi.n	80028b2 <HAL_GPIO_Init+0x12e>
 80027c6:	4a98      	ldr	r2, [pc, #608]	@ (8002a28 <HAL_GPIO_Init+0x2a4>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d058      	beq.n	800287e <HAL_GPIO_Init+0xfa>
 80027cc:	4a96      	ldr	r2, [pc, #600]	@ (8002a28 <HAL_GPIO_Init+0x2a4>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d86f      	bhi.n	80028b2 <HAL_GPIO_Init+0x12e>
 80027d2:	4a96      	ldr	r2, [pc, #600]	@ (8002a2c <HAL_GPIO_Init+0x2a8>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d052      	beq.n	800287e <HAL_GPIO_Init+0xfa>
 80027d8:	4a94      	ldr	r2, [pc, #592]	@ (8002a2c <HAL_GPIO_Init+0x2a8>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d869      	bhi.n	80028b2 <HAL_GPIO_Init+0x12e>
 80027de:	4a94      	ldr	r2, [pc, #592]	@ (8002a30 <HAL_GPIO_Init+0x2ac>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d04c      	beq.n	800287e <HAL_GPIO_Init+0xfa>
 80027e4:	4a92      	ldr	r2, [pc, #584]	@ (8002a30 <HAL_GPIO_Init+0x2ac>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d863      	bhi.n	80028b2 <HAL_GPIO_Init+0x12e>
 80027ea:	4a92      	ldr	r2, [pc, #584]	@ (8002a34 <HAL_GPIO_Init+0x2b0>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d046      	beq.n	800287e <HAL_GPIO_Init+0xfa>
 80027f0:	4a90      	ldr	r2, [pc, #576]	@ (8002a34 <HAL_GPIO_Init+0x2b0>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d85d      	bhi.n	80028b2 <HAL_GPIO_Init+0x12e>
 80027f6:	2b12      	cmp	r3, #18
 80027f8:	d82a      	bhi.n	8002850 <HAL_GPIO_Init+0xcc>
 80027fa:	2b12      	cmp	r3, #18
 80027fc:	d859      	bhi.n	80028b2 <HAL_GPIO_Init+0x12e>
 80027fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002804 <HAL_GPIO_Init+0x80>)
 8002800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002804:	0800287f 	.word	0x0800287f
 8002808:	08002859 	.word	0x08002859
 800280c:	0800286b 	.word	0x0800286b
 8002810:	080028ad 	.word	0x080028ad
 8002814:	080028b3 	.word	0x080028b3
 8002818:	080028b3 	.word	0x080028b3
 800281c:	080028b3 	.word	0x080028b3
 8002820:	080028b3 	.word	0x080028b3
 8002824:	080028b3 	.word	0x080028b3
 8002828:	080028b3 	.word	0x080028b3
 800282c:	080028b3 	.word	0x080028b3
 8002830:	080028b3 	.word	0x080028b3
 8002834:	080028b3 	.word	0x080028b3
 8002838:	080028b3 	.word	0x080028b3
 800283c:	080028b3 	.word	0x080028b3
 8002840:	080028b3 	.word	0x080028b3
 8002844:	080028b3 	.word	0x080028b3
 8002848:	08002861 	.word	0x08002861
 800284c:	08002875 	.word	0x08002875
 8002850:	4a79      	ldr	r2, [pc, #484]	@ (8002a38 <HAL_GPIO_Init+0x2b4>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d013      	beq.n	800287e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002856:	e02c      	b.n	80028b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	623b      	str	r3, [r7, #32]
          break;
 800285e:	e029      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	3304      	adds	r3, #4
 8002866:	623b      	str	r3, [r7, #32]
          break;
 8002868:	e024      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	3308      	adds	r3, #8
 8002870:	623b      	str	r3, [r7, #32]
          break;
 8002872:	e01f      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	330c      	adds	r3, #12
 800287a:	623b      	str	r3, [r7, #32]
          break;
 800287c:	e01a      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d102      	bne.n	800288c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002886:	2304      	movs	r3, #4
 8002888:	623b      	str	r3, [r7, #32]
          break;
 800288a:	e013      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d105      	bne.n	80028a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002894:	2308      	movs	r3, #8
 8002896:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	69fa      	ldr	r2, [r7, #28]
 800289c:	611a      	str	r2, [r3, #16]
          break;
 800289e:	e009      	b.n	80028b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028a0:	2308      	movs	r3, #8
 80028a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	69fa      	ldr	r2, [r7, #28]
 80028a8:	615a      	str	r2, [r3, #20]
          break;
 80028aa:	e003      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028ac:	2300      	movs	r3, #0
 80028ae:	623b      	str	r3, [r7, #32]
          break;
 80028b0:	e000      	b.n	80028b4 <HAL_GPIO_Init+0x130>
          break;
 80028b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028b4:	69bb      	ldr	r3, [r7, #24]
 80028b6:	2bff      	cmp	r3, #255	@ 0xff
 80028b8:	d801      	bhi.n	80028be <HAL_GPIO_Init+0x13a>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	e001      	b.n	80028c2 <HAL_GPIO_Init+0x13e>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	3304      	adds	r3, #4
 80028c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	2bff      	cmp	r3, #255	@ 0xff
 80028c8:	d802      	bhi.n	80028d0 <HAL_GPIO_Init+0x14c>
 80028ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	e002      	b.n	80028d6 <HAL_GPIO_Init+0x152>
 80028d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d2:	3b08      	subs	r3, #8
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	210f      	movs	r1, #15
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	fa01 f303 	lsl.w	r3, r1, r3
 80028e4:	43db      	mvns	r3, r3
 80028e6:	401a      	ands	r2, r3
 80028e8:	6a39      	ldr	r1, [r7, #32]
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	fa01 f303 	lsl.w	r3, r1, r3
 80028f0:	431a      	orrs	r2, r3
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	f000 80b1 	beq.w	8002a66 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002904:	4b4d      	ldr	r3, [pc, #308]	@ (8002a3c <HAL_GPIO_Init+0x2b8>)
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	4a4c      	ldr	r2, [pc, #304]	@ (8002a3c <HAL_GPIO_Init+0x2b8>)
 800290a:	f043 0301 	orr.w	r3, r3, #1
 800290e:	6193      	str	r3, [r2, #24]
 8002910:	4b4a      	ldr	r3, [pc, #296]	@ (8002a3c <HAL_GPIO_Init+0x2b8>)
 8002912:	699b      	ldr	r3, [r3, #24]
 8002914:	f003 0301 	and.w	r3, r3, #1
 8002918:	60bb      	str	r3, [r7, #8]
 800291a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800291c:	4a48      	ldr	r2, [pc, #288]	@ (8002a40 <HAL_GPIO_Init+0x2bc>)
 800291e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002920:	089b      	lsrs	r3, r3, #2
 8002922:	3302      	adds	r3, #2
 8002924:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002928:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800292a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292c:	f003 0303 	and.w	r3, r3, #3
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	220f      	movs	r2, #15
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	43db      	mvns	r3, r3
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	4013      	ands	r3, r2
 800293e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a40      	ldr	r2, [pc, #256]	@ (8002a44 <HAL_GPIO_Init+0x2c0>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d013      	beq.n	8002970 <HAL_GPIO_Init+0x1ec>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4a3f      	ldr	r2, [pc, #252]	@ (8002a48 <HAL_GPIO_Init+0x2c4>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d00d      	beq.n	800296c <HAL_GPIO_Init+0x1e8>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4a3e      	ldr	r2, [pc, #248]	@ (8002a4c <HAL_GPIO_Init+0x2c8>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d007      	beq.n	8002968 <HAL_GPIO_Init+0x1e4>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a3d      	ldr	r2, [pc, #244]	@ (8002a50 <HAL_GPIO_Init+0x2cc>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d101      	bne.n	8002964 <HAL_GPIO_Init+0x1e0>
 8002960:	2303      	movs	r3, #3
 8002962:	e006      	b.n	8002972 <HAL_GPIO_Init+0x1ee>
 8002964:	2304      	movs	r3, #4
 8002966:	e004      	b.n	8002972 <HAL_GPIO_Init+0x1ee>
 8002968:	2302      	movs	r3, #2
 800296a:	e002      	b.n	8002972 <HAL_GPIO_Init+0x1ee>
 800296c:	2301      	movs	r3, #1
 800296e:	e000      	b.n	8002972 <HAL_GPIO_Init+0x1ee>
 8002970:	2300      	movs	r3, #0
 8002972:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002974:	f002 0203 	and.w	r2, r2, #3
 8002978:	0092      	lsls	r2, r2, #2
 800297a:	4093      	lsls	r3, r2
 800297c:	68fa      	ldr	r2, [r7, #12]
 800297e:	4313      	orrs	r3, r2
 8002980:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002982:	492f      	ldr	r1, [pc, #188]	@ (8002a40 <HAL_GPIO_Init+0x2bc>)
 8002984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002986:	089b      	lsrs	r3, r3, #2
 8002988:	3302      	adds	r3, #2
 800298a:	68fa      	ldr	r2, [r7, #12]
 800298c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d006      	beq.n	80029aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800299c:	4b2d      	ldr	r3, [pc, #180]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	492c      	ldr	r1, [pc, #176]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	608b      	str	r3, [r1, #8]
 80029a8:	e006      	b.n	80029b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029aa:	4b2a      	ldr	r3, [pc, #168]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029ac:	689a      	ldr	r2, [r3, #8]
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	43db      	mvns	r3, r3
 80029b2:	4928      	ldr	r1, [pc, #160]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029b4:	4013      	ands	r3, r2
 80029b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d006      	beq.n	80029d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029c4:	4b23      	ldr	r3, [pc, #140]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029c6:	68da      	ldr	r2, [r3, #12]
 80029c8:	4922      	ldr	r1, [pc, #136]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	60cb      	str	r3, [r1, #12]
 80029d0:	e006      	b.n	80029e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029d2:	4b20      	ldr	r3, [pc, #128]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029d4:	68da      	ldr	r2, [r3, #12]
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	43db      	mvns	r3, r3
 80029da:	491e      	ldr	r1, [pc, #120]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029dc:	4013      	ands	r3, r2
 80029de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d006      	beq.n	80029fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80029ec:	4b19      	ldr	r3, [pc, #100]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029ee:	685a      	ldr	r2, [r3, #4]
 80029f0:	4918      	ldr	r1, [pc, #96]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	604b      	str	r3, [r1, #4]
 80029f8:	e006      	b.n	8002a08 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80029fa:	4b16      	ldr	r3, [pc, #88]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 80029fc:	685a      	ldr	r2, [r3, #4]
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	43db      	mvns	r3, r3
 8002a02:	4914      	ldr	r1, [pc, #80]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 8002a04:	4013      	ands	r3, r2
 8002a06:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d021      	beq.n	8002a58 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a14:	4b0f      	ldr	r3, [pc, #60]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	490e      	ldr	r1, [pc, #56]	@ (8002a54 <HAL_GPIO_Init+0x2d0>)
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	600b      	str	r3, [r1, #0]
 8002a20:	e021      	b.n	8002a66 <HAL_GPIO_Init+0x2e2>
 8002a22:	bf00      	nop
 8002a24:	10320000 	.word	0x10320000
 8002a28:	10310000 	.word	0x10310000
 8002a2c:	10220000 	.word	0x10220000
 8002a30:	10210000 	.word	0x10210000
 8002a34:	10120000 	.word	0x10120000
 8002a38:	10110000 	.word	0x10110000
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	40010000 	.word	0x40010000
 8002a44:	40010800 	.word	0x40010800
 8002a48:	40010c00 	.word	0x40010c00
 8002a4c:	40011000 	.word	0x40011000
 8002a50:	40011400 	.word	0x40011400
 8002a54:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a58:	4b0b      	ldr	r3, [pc, #44]	@ (8002a88 <HAL_GPIO_Init+0x304>)
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	43db      	mvns	r3, r3
 8002a60:	4909      	ldr	r1, [pc, #36]	@ (8002a88 <HAL_GPIO_Init+0x304>)
 8002a62:	4013      	ands	r3, r2
 8002a64:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a68:	3301      	adds	r3, #1
 8002a6a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a72:	fa22 f303 	lsr.w	r3, r2, r3
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	f47f ae8e 	bne.w	8002798 <HAL_GPIO_Init+0x14>
  }
}
 8002a7c:	bf00      	nop
 8002a7e:	bf00      	nop
 8002a80:	372c      	adds	r7, #44	@ 0x2c
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr
 8002a88:	40010400 	.word	0x40010400

08002a8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	460b      	mov	r3, r1
 8002a96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	689a      	ldr	r2, [r3, #8]
 8002a9c:	887b      	ldrh	r3, [r7, #2]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d002      	beq.n	8002aaa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	73fb      	strb	r3, [r7, #15]
 8002aa8:	e001      	b.n	8002aae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr

08002aba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002aba:	b480      	push	{r7}
 8002abc:	b083      	sub	sp, #12
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	807b      	strh	r3, [r7, #2]
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002aca:	787b      	ldrb	r3, [r7, #1]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ad0:	887a      	ldrh	r2, [r7, #2]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ad6:	e003      	b.n	8002ae0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ad8:	887b      	ldrh	r3, [r7, #2]
 8002ada:	041a      	lsls	r2, r3, #16
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	611a      	str	r2, [r3, #16]
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bc80      	pop	{r7}
 8002ae8:	4770      	bx	lr
	...

08002aec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e12b      	b.n	8002d56 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d106      	bne.n	8002b18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f7ff fb62 	bl	80021dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2224      	movs	r2, #36	@ 0x24
 8002b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f022 0201 	bic.w	r2, r2, #1
 8002b2e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b4e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b50:	f001 f832 	bl	8003bb8 <HAL_RCC_GetPCLK1Freq>
 8002b54:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	4a81      	ldr	r2, [pc, #516]	@ (8002d60 <HAL_I2C_Init+0x274>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d807      	bhi.n	8002b70 <HAL_I2C_Init+0x84>
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	4a80      	ldr	r2, [pc, #512]	@ (8002d64 <HAL_I2C_Init+0x278>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	bf94      	ite	ls
 8002b68:	2301      	movls	r3, #1
 8002b6a:	2300      	movhi	r3, #0
 8002b6c:	b2db      	uxtb	r3, r3
 8002b6e:	e006      	b.n	8002b7e <HAL_I2C_Init+0x92>
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	4a7d      	ldr	r2, [pc, #500]	@ (8002d68 <HAL_I2C_Init+0x27c>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	bf94      	ite	ls
 8002b78:	2301      	movls	r3, #1
 8002b7a:	2300      	movhi	r3, #0
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e0e7      	b.n	8002d56 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	4a78      	ldr	r2, [pc, #480]	@ (8002d6c <HAL_I2C_Init+0x280>)
 8002b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8e:	0c9b      	lsrs	r3, r3, #18
 8002b90:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68ba      	ldr	r2, [r7, #8]
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	4a6a      	ldr	r2, [pc, #424]	@ (8002d60 <HAL_I2C_Init+0x274>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d802      	bhi.n	8002bc0 <HAL_I2C_Init+0xd4>
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	e009      	b.n	8002bd4 <HAL_I2C_Init+0xe8>
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002bc6:	fb02 f303 	mul.w	r3, r2, r3
 8002bca:	4a69      	ldr	r2, [pc, #420]	@ (8002d70 <HAL_I2C_Init+0x284>)
 8002bcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd0:	099b      	lsrs	r3, r3, #6
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	6812      	ldr	r2, [r2, #0]
 8002bd8:	430b      	orrs	r3, r1
 8002bda:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	69db      	ldr	r3, [r3, #28]
 8002be2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002be6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	495c      	ldr	r1, [pc, #368]	@ (8002d60 <HAL_I2C_Init+0x274>)
 8002bf0:	428b      	cmp	r3, r1
 8002bf2:	d819      	bhi.n	8002c28 <HAL_I2C_Init+0x13c>
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	1e59      	subs	r1, r3, #1
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	005b      	lsls	r3, r3, #1
 8002bfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c02:	1c59      	adds	r1, r3, #1
 8002c04:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c08:	400b      	ands	r3, r1
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d00a      	beq.n	8002c24 <HAL_I2C_Init+0x138>
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	1e59      	subs	r1, r3, #1
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c22:	e051      	b.n	8002cc8 <HAL_I2C_Init+0x1dc>
 8002c24:	2304      	movs	r3, #4
 8002c26:	e04f      	b.n	8002cc8 <HAL_I2C_Init+0x1dc>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d111      	bne.n	8002c54 <HAL_I2C_Init+0x168>
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	1e58      	subs	r0, r3, #1
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6859      	ldr	r1, [r3, #4]
 8002c38:	460b      	mov	r3, r1
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	440b      	add	r3, r1
 8002c3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c42:	3301      	adds	r3, #1
 8002c44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	bf0c      	ite	eq
 8002c4c:	2301      	moveq	r3, #1
 8002c4e:	2300      	movne	r3, #0
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	e012      	b.n	8002c7a <HAL_I2C_Init+0x18e>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	1e58      	subs	r0, r3, #1
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6859      	ldr	r1, [r3, #4]
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	440b      	add	r3, r1
 8002c62:	0099      	lsls	r1, r3, #2
 8002c64:	440b      	add	r3, r1
 8002c66:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	bf0c      	ite	eq
 8002c74:	2301      	moveq	r3, #1
 8002c76:	2300      	movne	r3, #0
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <HAL_I2C_Init+0x196>
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e022      	b.n	8002cc8 <HAL_I2C_Init+0x1dc>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d10e      	bne.n	8002ca8 <HAL_I2C_Init+0x1bc>
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	1e58      	subs	r0, r3, #1
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6859      	ldr	r1, [r3, #4]
 8002c92:	460b      	mov	r3, r1
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	440b      	add	r3, r1
 8002c98:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ca2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ca6:	e00f      	b.n	8002cc8 <HAL_I2C_Init+0x1dc>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	1e58      	subs	r0, r3, #1
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6859      	ldr	r1, [r3, #4]
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	0099      	lsls	r1, r3, #2
 8002cb8:	440b      	add	r3, r1
 8002cba:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cc4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002cc8:	6879      	ldr	r1, [r7, #4]
 8002cca:	6809      	ldr	r1, [r1, #0]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	69da      	ldr	r2, [r3, #28]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6a1b      	ldr	r3, [r3, #32]
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002cf6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6911      	ldr	r1, [r2, #16]
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	68d2      	ldr	r2, [r2, #12]
 8002d02:	4311      	orrs	r1, r2
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	6812      	ldr	r2, [r2, #0]
 8002d08:	430b      	orrs	r3, r1
 8002d0a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	695a      	ldr	r2, [r3, #20]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	699b      	ldr	r3, [r3, #24]
 8002d1e:	431a      	orrs	r2, r3
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f042 0201 	orr.w	r2, r2, #1
 8002d36:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2220      	movs	r2, #32
 8002d42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002d54:	2300      	movs	r3, #0
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3710      	adds	r7, #16
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	000186a0 	.word	0x000186a0
 8002d64:	001e847f 	.word	0x001e847f
 8002d68:	003d08ff 	.word	0x003d08ff
 8002d6c:	431bde83 	.word	0x431bde83
 8002d70:	10624dd3 	.word	0x10624dd3

08002d74 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b088      	sub	sp, #32
 8002d78:	af02      	add	r7, sp, #8
 8002d7a:	60f8      	str	r0, [r7, #12]
 8002d7c:	607a      	str	r2, [r7, #4]
 8002d7e:	461a      	mov	r2, r3
 8002d80:	460b      	mov	r3, r1
 8002d82:	817b      	strh	r3, [r7, #10]
 8002d84:	4613      	mov	r3, r2
 8002d86:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d88:	f7ff fbea 	bl	8002560 <HAL_GetTick>
 8002d8c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b20      	cmp	r3, #32
 8002d98:	f040 80e0 	bne.w	8002f5c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	9300      	str	r3, [sp, #0]
 8002da0:	2319      	movs	r3, #25
 8002da2:	2201      	movs	r2, #1
 8002da4:	4970      	ldr	r1, [pc, #448]	@ (8002f68 <HAL_I2C_Master_Transmit+0x1f4>)
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f000 f964 	bl	8003074 <I2C_WaitOnFlagUntilTimeout>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002db2:	2302      	movs	r3, #2
 8002db4:	e0d3      	b.n	8002f5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d101      	bne.n	8002dc4 <HAL_I2C_Master_Transmit+0x50>
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	e0cc      	b.n	8002f5e <HAL_I2C_Master_Transmit+0x1ea>
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d007      	beq.n	8002dea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f042 0201 	orr.w	r2, r2, #1
 8002de8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002df8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2221      	movs	r2, #33	@ 0x21
 8002dfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2210      	movs	r2, #16
 8002e06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	893a      	ldrh	r2, [r7, #8]
 8002e1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e20:	b29a      	uxth	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	4a50      	ldr	r2, [pc, #320]	@ (8002f6c <HAL_I2C_Master_Transmit+0x1f8>)
 8002e2a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e2c:	8979      	ldrh	r1, [r7, #10]
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	6a3a      	ldr	r2, [r7, #32]
 8002e32:	68f8      	ldr	r0, [r7, #12]
 8002e34:	f000 f89c 	bl	8002f70 <I2C_MasterRequestWrite>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e08d      	b.n	8002f5e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e42:	2300      	movs	r3, #0
 8002e44:	613b      	str	r3, [r7, #16]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	613b      	str	r3, [r7, #16]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	613b      	str	r3, [r7, #16]
 8002e56:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002e58:	e066      	b.n	8002f28 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e5a:	697a      	ldr	r2, [r7, #20]
 8002e5c:	6a39      	ldr	r1, [r7, #32]
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 fa22 	bl	80032a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00d      	beq.n	8002e86 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6e:	2b04      	cmp	r3, #4
 8002e70:	d107      	bne.n	8002e82 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e06b      	b.n	8002f5e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8a:	781a      	ldrb	r2, [r3, #0]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e96:	1c5a      	adds	r2, r3, #1
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ea0:	b29b      	uxth	r3, r3
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	b29a      	uxth	r2, r3
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	b29a      	uxth	r2, r3
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	695b      	ldr	r3, [r3, #20]
 8002ebc:	f003 0304 	and.w	r3, r3, #4
 8002ec0:	2b04      	cmp	r3, #4
 8002ec2:	d11b      	bne.n	8002efc <HAL_I2C_Master_Transmit+0x188>
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d017      	beq.n	8002efc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed0:	781a      	ldrb	r2, [r3, #0]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002edc:	1c5a      	adds	r2, r3, #1
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	b29a      	uxth	r2, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002efc:	697a      	ldr	r2, [r7, #20]
 8002efe:	6a39      	ldr	r1, [r7, #32]
 8002f00:	68f8      	ldr	r0, [r7, #12]
 8002f02:	f000 fa19 	bl	8003338 <I2C_WaitOnBTFFlagUntilTimeout>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d00d      	beq.n	8002f28 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d107      	bne.n	8002f24 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f22:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e01a      	b.n	8002f5e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d194      	bne.n	8002e5a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2220      	movs	r2, #32
 8002f44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	e000      	b.n	8002f5e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002f5c:	2302      	movs	r3, #2
  }
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	3718      	adds	r7, #24
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	00100002 	.word	0x00100002
 8002f6c:	ffff0000 	.word	0xffff0000

08002f70 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b088      	sub	sp, #32
 8002f74:	af02      	add	r7, sp, #8
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	607a      	str	r2, [r7, #4]
 8002f7a:	603b      	str	r3, [r7, #0]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f84:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	2b08      	cmp	r3, #8
 8002f8a:	d006      	beq.n	8002f9a <I2C_MasterRequestWrite+0x2a>
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d003      	beq.n	8002f9a <I2C_MasterRequestWrite+0x2a>
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f98:	d108      	bne.n	8002fac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fa8:	601a      	str	r2, [r3, #0]
 8002faa:	e00b      	b.n	8002fc4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb0:	2b12      	cmp	r3, #18
 8002fb2:	d107      	bne.n	8002fc4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002fc2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	9300      	str	r3, [sp, #0]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002fd0:	68f8      	ldr	r0, [r7, #12]
 8002fd2:	f000 f84f 	bl	8003074 <I2C_WaitOnFlagUntilTimeout>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00d      	beq.n	8002ff8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fe6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fea:	d103      	bne.n	8002ff4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ff2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e035      	b.n	8003064 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	691b      	ldr	r3, [r3, #16]
 8002ffc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003000:	d108      	bne.n	8003014 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003002:	897b      	ldrh	r3, [r7, #10]
 8003004:	b2db      	uxtb	r3, r3
 8003006:	461a      	mov	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003010:	611a      	str	r2, [r3, #16]
 8003012:	e01b      	b.n	800304c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003014:	897b      	ldrh	r3, [r7, #10]
 8003016:	11db      	asrs	r3, r3, #7
 8003018:	b2db      	uxtb	r3, r3
 800301a:	f003 0306 	and.w	r3, r3, #6
 800301e:	b2db      	uxtb	r3, r3
 8003020:	f063 030f 	orn	r3, r3, #15
 8003024:	b2da      	uxtb	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	687a      	ldr	r2, [r7, #4]
 8003030:	490e      	ldr	r1, [pc, #56]	@ (800306c <I2C_MasterRequestWrite+0xfc>)
 8003032:	68f8      	ldr	r0, [r7, #12]
 8003034:	f000 f898 	bl	8003168 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e010      	b.n	8003064 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003042:	897b      	ldrh	r3, [r7, #10]
 8003044:	b2da      	uxtb	r2, r3
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	4907      	ldr	r1, [pc, #28]	@ (8003070 <I2C_MasterRequestWrite+0x100>)
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f000 f888 	bl	8003168 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e000      	b.n	8003064 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003062:	2300      	movs	r3, #0
}
 8003064:	4618      	mov	r0, r3
 8003066:	3718      	adds	r7, #24
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	00010008 	.word	0x00010008
 8003070:	00010002 	.word	0x00010002

08003074 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	603b      	str	r3, [r7, #0]
 8003080:	4613      	mov	r3, r2
 8003082:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003084:	e048      	b.n	8003118 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800308c:	d044      	beq.n	8003118 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800308e:	f7ff fa67 	bl	8002560 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	683a      	ldr	r2, [r7, #0]
 800309a:	429a      	cmp	r2, r3
 800309c:	d302      	bcc.n	80030a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d139      	bne.n	8003118 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	0c1b      	lsrs	r3, r3, #16
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b01      	cmp	r3, #1
 80030ac:	d10d      	bne.n	80030ca <I2C_WaitOnFlagUntilTimeout+0x56>
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	695b      	ldr	r3, [r3, #20]
 80030b4:	43da      	mvns	r2, r3
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	4013      	ands	r3, r2
 80030ba:	b29b      	uxth	r3, r3
 80030bc:	2b00      	cmp	r3, #0
 80030be:	bf0c      	ite	eq
 80030c0:	2301      	moveq	r3, #1
 80030c2:	2300      	movne	r3, #0
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	461a      	mov	r2, r3
 80030c8:	e00c      	b.n	80030e4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	43da      	mvns	r2, r3
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	4013      	ands	r3, r2
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	2b00      	cmp	r3, #0
 80030da:	bf0c      	ite	eq
 80030dc:	2301      	moveq	r3, #1
 80030de:	2300      	movne	r3, #0
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	461a      	mov	r2, r3
 80030e4:	79fb      	ldrb	r3, [r7, #7]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d116      	bne.n	8003118 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2220      	movs	r2, #32
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003104:	f043 0220 	orr.w	r2, r3, #32
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e023      	b.n	8003160 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	0c1b      	lsrs	r3, r3, #16
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b01      	cmp	r3, #1
 8003120:	d10d      	bne.n	800313e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	695b      	ldr	r3, [r3, #20]
 8003128:	43da      	mvns	r2, r3
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	4013      	ands	r3, r2
 800312e:	b29b      	uxth	r3, r3
 8003130:	2b00      	cmp	r3, #0
 8003132:	bf0c      	ite	eq
 8003134:	2301      	moveq	r3, #1
 8003136:	2300      	movne	r3, #0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	461a      	mov	r2, r3
 800313c:	e00c      	b.n	8003158 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	43da      	mvns	r2, r3
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	4013      	ands	r3, r2
 800314a:	b29b      	uxth	r3, r3
 800314c:	2b00      	cmp	r3, #0
 800314e:	bf0c      	ite	eq
 8003150:	2301      	moveq	r3, #1
 8003152:	2300      	movne	r3, #0
 8003154:	b2db      	uxtb	r3, r3
 8003156:	461a      	mov	r2, r3
 8003158:	79fb      	ldrb	r3, [r7, #7]
 800315a:	429a      	cmp	r2, r3
 800315c:	d093      	beq.n	8003086 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	4618      	mov	r0, r3
 8003162:	3710      	adds	r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
 8003174:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003176:	e071      	b.n	800325c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003186:	d123      	bne.n	80031d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003196:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80031a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2200      	movs	r2, #0
 80031a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2220      	movs	r2, #32
 80031ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031bc:	f043 0204 	orr.w	r2, r3, #4
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e067      	b.n	80032a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031d6:	d041      	beq.n	800325c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031d8:	f7ff f9c2 	bl	8002560 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d302      	bcc.n	80031ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d136      	bne.n	800325c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	0c1b      	lsrs	r3, r3, #16
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d10c      	bne.n	8003212 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	43da      	mvns	r2, r3
 8003200:	68bb      	ldr	r3, [r7, #8]
 8003202:	4013      	ands	r3, r2
 8003204:	b29b      	uxth	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	bf14      	ite	ne
 800320a:	2301      	movne	r3, #1
 800320c:	2300      	moveq	r3, #0
 800320e:	b2db      	uxtb	r3, r3
 8003210:	e00b      	b.n	800322a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	43da      	mvns	r2, r3
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	4013      	ands	r3, r2
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	bf14      	ite	ne
 8003224:	2301      	movne	r3, #1
 8003226:	2300      	moveq	r3, #0
 8003228:	b2db      	uxtb	r3, r3
 800322a:	2b00      	cmp	r3, #0
 800322c:	d016      	beq.n	800325c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2220      	movs	r2, #32
 8003238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003248:	f043 0220 	orr.w	r2, r3, #32
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e021      	b.n	80032a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	0c1b      	lsrs	r3, r3, #16
 8003260:	b2db      	uxtb	r3, r3
 8003262:	2b01      	cmp	r3, #1
 8003264:	d10c      	bne.n	8003280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	695b      	ldr	r3, [r3, #20]
 800326c:	43da      	mvns	r2, r3
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	4013      	ands	r3, r2
 8003272:	b29b      	uxth	r3, r3
 8003274:	2b00      	cmp	r3, #0
 8003276:	bf14      	ite	ne
 8003278:	2301      	movne	r3, #1
 800327a:	2300      	moveq	r3, #0
 800327c:	b2db      	uxtb	r3, r3
 800327e:	e00b      	b.n	8003298 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	43da      	mvns	r2, r3
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	4013      	ands	r3, r2
 800328c:	b29b      	uxth	r3, r3
 800328e:	2b00      	cmp	r3, #0
 8003290:	bf14      	ite	ne
 8003292:	2301      	movne	r3, #1
 8003294:	2300      	moveq	r3, #0
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	f47f af6d 	bne.w	8003178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	60f8      	str	r0, [r7, #12]
 80032b0:	60b9      	str	r1, [r7, #8]
 80032b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032b4:	e034      	b.n	8003320 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032b6:	68f8      	ldr	r0, [r7, #12]
 80032b8:	f000 f886 	bl	80033c8 <I2C_IsAcknowledgeFailed>
 80032bc:	4603      	mov	r3, r0
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e034      	b.n	8003330 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032cc:	d028      	beq.n	8003320 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ce:	f7ff f947 	bl	8002560 <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	68ba      	ldr	r2, [r7, #8]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d302      	bcc.n	80032e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d11d      	bne.n	8003320 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032ee:	2b80      	cmp	r3, #128	@ 0x80
 80032f0:	d016      	beq.n	8003320 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2220      	movs	r2, #32
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330c:	f043 0220 	orr.w	r2, r3, #32
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e007      	b.n	8003330 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	695b      	ldr	r3, [r3, #20]
 8003326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800332a:	2b80      	cmp	r3, #128	@ 0x80
 800332c:	d1c3      	bne.n	80032b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3710      	adds	r7, #16
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003344:	e034      	b.n	80033b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003346:	68f8      	ldr	r0, [r7, #12]
 8003348:	f000 f83e 	bl	80033c8 <I2C_IsAcknowledgeFailed>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d001      	beq.n	8003356 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e034      	b.n	80033c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800335c:	d028      	beq.n	80033b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800335e:	f7ff f8ff 	bl	8002560 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	68ba      	ldr	r2, [r7, #8]
 800336a:	429a      	cmp	r2, r3
 800336c:	d302      	bcc.n	8003374 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d11d      	bne.n	80033b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	695b      	ldr	r3, [r3, #20]
 800337a:	f003 0304 	and.w	r3, r3, #4
 800337e:	2b04      	cmp	r3, #4
 8003380:	d016      	beq.n	80033b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2200      	movs	r2, #0
 8003386:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2220      	movs	r2, #32
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2200      	movs	r2, #0
 8003394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339c:	f043 0220 	orr.w	r2, r3, #32
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e007      	b.n	80033c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	f003 0304 	and.w	r3, r3, #4
 80033ba:	2b04      	cmp	r3, #4
 80033bc:	d1c3      	bne.n	8003346 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033de:	d11b      	bne.n	8003418 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033e8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2220      	movs	r2, #32
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003404:	f043 0204 	orr.w	r2, r3, #4
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e000      	b.n	800341a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	370c      	adds	r7, #12
 800341e:	46bd      	mov	sp, r7
 8003420:	bc80      	pop	{r7}
 8003422:	4770      	bx	lr

08003424 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b086      	sub	sp, #24
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e272      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0301 	and.w	r3, r3, #1
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 8087 	beq.w	8003552 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003444:	4b92      	ldr	r3, [pc, #584]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f003 030c 	and.w	r3, r3, #12
 800344c:	2b04      	cmp	r3, #4
 800344e:	d00c      	beq.n	800346a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003450:	4b8f      	ldr	r3, [pc, #572]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f003 030c 	and.w	r3, r3, #12
 8003458:	2b08      	cmp	r3, #8
 800345a:	d112      	bne.n	8003482 <HAL_RCC_OscConfig+0x5e>
 800345c:	4b8c      	ldr	r3, [pc, #560]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003464:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003468:	d10b      	bne.n	8003482 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800346a:	4b89      	ldr	r3, [pc, #548]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d06c      	beq.n	8003550 <HAL_RCC_OscConfig+0x12c>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d168      	bne.n	8003550 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e24c      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800348a:	d106      	bne.n	800349a <HAL_RCC_OscConfig+0x76>
 800348c:	4b80      	ldr	r3, [pc, #512]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a7f      	ldr	r2, [pc, #508]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003492:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003496:	6013      	str	r3, [r2, #0]
 8003498:	e02e      	b.n	80034f8 <HAL_RCC_OscConfig+0xd4>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d10c      	bne.n	80034bc <HAL_RCC_OscConfig+0x98>
 80034a2:	4b7b      	ldr	r3, [pc, #492]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a7a      	ldr	r2, [pc, #488]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034ac:	6013      	str	r3, [r2, #0]
 80034ae:	4b78      	ldr	r3, [pc, #480]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a77      	ldr	r2, [pc, #476]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034b8:	6013      	str	r3, [r2, #0]
 80034ba:	e01d      	b.n	80034f8 <HAL_RCC_OscConfig+0xd4>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034c4:	d10c      	bne.n	80034e0 <HAL_RCC_OscConfig+0xbc>
 80034c6:	4b72      	ldr	r3, [pc, #456]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a71      	ldr	r2, [pc, #452]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034d0:	6013      	str	r3, [r2, #0]
 80034d2:	4b6f      	ldr	r3, [pc, #444]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a6e      	ldr	r2, [pc, #440]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034dc:	6013      	str	r3, [r2, #0]
 80034de:	e00b      	b.n	80034f8 <HAL_RCC_OscConfig+0xd4>
 80034e0:	4b6b      	ldr	r3, [pc, #428]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a6a      	ldr	r2, [pc, #424]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034ea:	6013      	str	r3, [r2, #0]
 80034ec:	4b68      	ldr	r3, [pc, #416]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a67      	ldr	r2, [pc, #412]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80034f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d013      	beq.n	8003528 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003500:	f7ff f82e 	bl	8002560 <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003508:	f7ff f82a 	bl	8002560 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b64      	cmp	r3, #100	@ 0x64
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e200      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800351a:	4b5d      	ldr	r3, [pc, #372]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003522:	2b00      	cmp	r3, #0
 8003524:	d0f0      	beq.n	8003508 <HAL_RCC_OscConfig+0xe4>
 8003526:	e014      	b.n	8003552 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003528:	f7ff f81a 	bl	8002560 <HAL_GetTick>
 800352c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800352e:	e008      	b.n	8003542 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003530:	f7ff f816 	bl	8002560 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b64      	cmp	r3, #100	@ 0x64
 800353c:	d901      	bls.n	8003542 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e1ec      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003542:	4b53      	ldr	r3, [pc, #332]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d1f0      	bne.n	8003530 <HAL_RCC_OscConfig+0x10c>
 800354e:	e000      	b.n	8003552 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003550:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 0302 	and.w	r3, r3, #2
 800355a:	2b00      	cmp	r3, #0
 800355c:	d063      	beq.n	8003626 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800355e:	4b4c      	ldr	r3, [pc, #304]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f003 030c 	and.w	r3, r3, #12
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00b      	beq.n	8003582 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800356a:	4b49      	ldr	r3, [pc, #292]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f003 030c 	and.w	r3, r3, #12
 8003572:	2b08      	cmp	r3, #8
 8003574:	d11c      	bne.n	80035b0 <HAL_RCC_OscConfig+0x18c>
 8003576:	4b46      	ldr	r3, [pc, #280]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d116      	bne.n	80035b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003582:	4b43      	ldr	r3, [pc, #268]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d005      	beq.n	800359a <HAL_RCC_OscConfig+0x176>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	2b01      	cmp	r3, #1
 8003594:	d001      	beq.n	800359a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e1c0      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800359a:	4b3d      	ldr	r3, [pc, #244]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	00db      	lsls	r3, r3, #3
 80035a8:	4939      	ldr	r1, [pc, #228]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80035aa:	4313      	orrs	r3, r2
 80035ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ae:	e03a      	b.n	8003626 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d020      	beq.n	80035fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035b8:	4b36      	ldr	r3, [pc, #216]	@ (8003694 <HAL_RCC_OscConfig+0x270>)
 80035ba:	2201      	movs	r2, #1
 80035bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035be:	f7fe ffcf 	bl	8002560 <HAL_GetTick>
 80035c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035c4:	e008      	b.n	80035d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035c6:	f7fe ffcb 	bl	8002560 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b02      	cmp	r3, #2
 80035d2:	d901      	bls.n	80035d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e1a1      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d8:	4b2d      	ldr	r3, [pc, #180]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f003 0302 	and.w	r3, r3, #2
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d0f0      	beq.n	80035c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035e4:	4b2a      	ldr	r3, [pc, #168]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	695b      	ldr	r3, [r3, #20]
 80035f0:	00db      	lsls	r3, r3, #3
 80035f2:	4927      	ldr	r1, [pc, #156]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	600b      	str	r3, [r1, #0]
 80035f8:	e015      	b.n	8003626 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035fa:	4b26      	ldr	r3, [pc, #152]	@ (8003694 <HAL_RCC_OscConfig+0x270>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003600:	f7fe ffae 	bl	8002560 <HAL_GetTick>
 8003604:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003606:	e008      	b.n	800361a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003608:	f7fe ffaa 	bl	8002560 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b02      	cmp	r3, #2
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e180      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800361a:	4b1d      	ldr	r3, [pc, #116]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d1f0      	bne.n	8003608 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0308 	and.w	r3, r3, #8
 800362e:	2b00      	cmp	r3, #0
 8003630:	d03a      	beq.n	80036a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d019      	beq.n	800366e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800363a:	4b17      	ldr	r3, [pc, #92]	@ (8003698 <HAL_RCC_OscConfig+0x274>)
 800363c:	2201      	movs	r2, #1
 800363e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003640:	f7fe ff8e 	bl	8002560 <HAL_GetTick>
 8003644:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003646:	e008      	b.n	800365a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003648:	f7fe ff8a 	bl	8002560 <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	2b02      	cmp	r3, #2
 8003654:	d901      	bls.n	800365a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003656:	2303      	movs	r3, #3
 8003658:	e160      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800365a:	4b0d      	ldr	r3, [pc, #52]	@ (8003690 <HAL_RCC_OscConfig+0x26c>)
 800365c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d0f0      	beq.n	8003648 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003666:	2001      	movs	r0, #1
 8003668:	f000 faba 	bl	8003be0 <RCC_Delay>
 800366c:	e01c      	b.n	80036a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800366e:	4b0a      	ldr	r3, [pc, #40]	@ (8003698 <HAL_RCC_OscConfig+0x274>)
 8003670:	2200      	movs	r2, #0
 8003672:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003674:	f7fe ff74 	bl	8002560 <HAL_GetTick>
 8003678:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800367a:	e00f      	b.n	800369c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800367c:	f7fe ff70 	bl	8002560 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b02      	cmp	r3, #2
 8003688:	d908      	bls.n	800369c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e146      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
 800368e:	bf00      	nop
 8003690:	40021000 	.word	0x40021000
 8003694:	42420000 	.word	0x42420000
 8003698:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800369c:	4b92      	ldr	r3, [pc, #584]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800369e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a0:	f003 0302 	and.w	r3, r3, #2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d1e9      	bne.n	800367c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f000 80a6 	beq.w	8003802 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036b6:	2300      	movs	r3, #0
 80036b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80036ba:	4b8b      	ldr	r3, [pc, #556]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80036bc:	69db      	ldr	r3, [r3, #28]
 80036be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d10d      	bne.n	80036e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036c6:	4b88      	ldr	r3, [pc, #544]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	4a87      	ldr	r2, [pc, #540]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80036cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036d0:	61d3      	str	r3, [r2, #28]
 80036d2:	4b85      	ldr	r3, [pc, #532]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036da:	60bb      	str	r3, [r7, #8]
 80036dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036de:	2301      	movs	r3, #1
 80036e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036e2:	4b82      	ldr	r3, [pc, #520]	@ (80038ec <HAL_RCC_OscConfig+0x4c8>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d118      	bne.n	8003720 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036ee:	4b7f      	ldr	r3, [pc, #508]	@ (80038ec <HAL_RCC_OscConfig+0x4c8>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a7e      	ldr	r2, [pc, #504]	@ (80038ec <HAL_RCC_OscConfig+0x4c8>)
 80036f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036fa:	f7fe ff31 	bl	8002560 <HAL_GetTick>
 80036fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003700:	e008      	b.n	8003714 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003702:	f7fe ff2d 	bl	8002560 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b64      	cmp	r3, #100	@ 0x64
 800370e:	d901      	bls.n	8003714 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e103      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003714:	4b75      	ldr	r3, [pc, #468]	@ (80038ec <HAL_RCC_OscConfig+0x4c8>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800371c:	2b00      	cmp	r3, #0
 800371e:	d0f0      	beq.n	8003702 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d106      	bne.n	8003736 <HAL_RCC_OscConfig+0x312>
 8003728:	4b6f      	ldr	r3, [pc, #444]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800372a:	6a1b      	ldr	r3, [r3, #32]
 800372c:	4a6e      	ldr	r2, [pc, #440]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800372e:	f043 0301 	orr.w	r3, r3, #1
 8003732:	6213      	str	r3, [r2, #32]
 8003734:	e02d      	b.n	8003792 <HAL_RCC_OscConfig+0x36e>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10c      	bne.n	8003758 <HAL_RCC_OscConfig+0x334>
 800373e:	4b6a      	ldr	r3, [pc, #424]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	4a69      	ldr	r2, [pc, #420]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003744:	f023 0301 	bic.w	r3, r3, #1
 8003748:	6213      	str	r3, [r2, #32]
 800374a:	4b67      	ldr	r3, [pc, #412]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800374c:	6a1b      	ldr	r3, [r3, #32]
 800374e:	4a66      	ldr	r2, [pc, #408]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003750:	f023 0304 	bic.w	r3, r3, #4
 8003754:	6213      	str	r3, [r2, #32]
 8003756:	e01c      	b.n	8003792 <HAL_RCC_OscConfig+0x36e>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	2b05      	cmp	r3, #5
 800375e:	d10c      	bne.n	800377a <HAL_RCC_OscConfig+0x356>
 8003760:	4b61      	ldr	r3, [pc, #388]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	4a60      	ldr	r2, [pc, #384]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003766:	f043 0304 	orr.w	r3, r3, #4
 800376a:	6213      	str	r3, [r2, #32]
 800376c:	4b5e      	ldr	r3, [pc, #376]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	4a5d      	ldr	r2, [pc, #372]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003772:	f043 0301 	orr.w	r3, r3, #1
 8003776:	6213      	str	r3, [r2, #32]
 8003778:	e00b      	b.n	8003792 <HAL_RCC_OscConfig+0x36e>
 800377a:	4b5b      	ldr	r3, [pc, #364]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800377c:	6a1b      	ldr	r3, [r3, #32]
 800377e:	4a5a      	ldr	r2, [pc, #360]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003780:	f023 0301 	bic.w	r3, r3, #1
 8003784:	6213      	str	r3, [r2, #32]
 8003786:	4b58      	ldr	r3, [pc, #352]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	4a57      	ldr	r2, [pc, #348]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800378c:	f023 0304 	bic.w	r3, r3, #4
 8003790:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d015      	beq.n	80037c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800379a:	f7fe fee1 	bl	8002560 <HAL_GetTick>
 800379e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037a0:	e00a      	b.n	80037b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037a2:	f7fe fedd 	bl	8002560 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d901      	bls.n	80037b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e0b1      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037b8:	4b4b      	ldr	r3, [pc, #300]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80037ba:	6a1b      	ldr	r3, [r3, #32]
 80037bc:	f003 0302 	and.w	r3, r3, #2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0ee      	beq.n	80037a2 <HAL_RCC_OscConfig+0x37e>
 80037c4:	e014      	b.n	80037f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c6:	f7fe fecb 	bl	8002560 <HAL_GetTick>
 80037ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037cc:	e00a      	b.n	80037e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ce:	f7fe fec7 	bl	8002560 <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037dc:	4293      	cmp	r3, r2
 80037de:	d901      	bls.n	80037e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80037e0:	2303      	movs	r3, #3
 80037e2:	e09b      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037e4:	4b40      	ldr	r3, [pc, #256]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	f003 0302 	and.w	r3, r3, #2
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1ee      	bne.n	80037ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037f0:	7dfb      	ldrb	r3, [r7, #23]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d105      	bne.n	8003802 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037f6:	4b3c      	ldr	r3, [pc, #240]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80037f8:	69db      	ldr	r3, [r3, #28]
 80037fa:	4a3b      	ldr	r2, [pc, #236]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80037fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003800:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	69db      	ldr	r3, [r3, #28]
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 8087 	beq.w	800391a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800380c:	4b36      	ldr	r3, [pc, #216]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f003 030c 	and.w	r3, r3, #12
 8003814:	2b08      	cmp	r3, #8
 8003816:	d061      	beq.n	80038dc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	69db      	ldr	r3, [r3, #28]
 800381c:	2b02      	cmp	r3, #2
 800381e:	d146      	bne.n	80038ae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003820:	4b33      	ldr	r3, [pc, #204]	@ (80038f0 <HAL_RCC_OscConfig+0x4cc>)
 8003822:	2200      	movs	r2, #0
 8003824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003826:	f7fe fe9b 	bl	8002560 <HAL_GetTick>
 800382a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800382c:	e008      	b.n	8003840 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382e:	f7fe fe97 	bl	8002560 <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	2b02      	cmp	r3, #2
 800383a:	d901      	bls.n	8003840 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e06d      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003840:	4b29      	ldr	r3, [pc, #164]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d1f0      	bne.n	800382e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003854:	d108      	bne.n	8003868 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003856:	4b24      	ldr	r3, [pc, #144]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	4921      	ldr	r1, [pc, #132]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 8003864:	4313      	orrs	r3, r2
 8003866:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003868:	4b1f      	ldr	r3, [pc, #124]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a19      	ldr	r1, [r3, #32]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003878:	430b      	orrs	r3, r1
 800387a:	491b      	ldr	r1, [pc, #108]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 800387c:	4313      	orrs	r3, r2
 800387e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003880:	4b1b      	ldr	r3, [pc, #108]	@ (80038f0 <HAL_RCC_OscConfig+0x4cc>)
 8003882:	2201      	movs	r2, #1
 8003884:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003886:	f7fe fe6b 	bl	8002560 <HAL_GetTick>
 800388a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800388c:	e008      	b.n	80038a0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800388e:	f7fe fe67 	bl	8002560 <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e03d      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038a0:	4b11      	ldr	r3, [pc, #68]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d0f0      	beq.n	800388e <HAL_RCC_OscConfig+0x46a>
 80038ac:	e035      	b.n	800391a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038ae:	4b10      	ldr	r3, [pc, #64]	@ (80038f0 <HAL_RCC_OscConfig+0x4cc>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b4:	f7fe fe54 	bl	8002560 <HAL_GetTick>
 80038b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038ba:	e008      	b.n	80038ce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038bc:	f7fe fe50 	bl	8002560 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e026      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038ce:	4b06      	ldr	r3, [pc, #24]	@ (80038e8 <HAL_RCC_OscConfig+0x4c4>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1f0      	bne.n	80038bc <HAL_RCC_OscConfig+0x498>
 80038da:	e01e      	b.n	800391a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	69db      	ldr	r3, [r3, #28]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d107      	bne.n	80038f4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e019      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
 80038e8:	40021000 	.word	0x40021000
 80038ec:	40007000 	.word	0x40007000
 80038f0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003924 <HAL_RCC_OscConfig+0x500>)
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a1b      	ldr	r3, [r3, #32]
 8003904:	429a      	cmp	r2, r3
 8003906:	d106      	bne.n	8003916 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003912:	429a      	cmp	r2, r3
 8003914:	d001      	beq.n	800391a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e000      	b.n	800391c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	3718      	adds	r7, #24
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	40021000 	.word	0x40021000

08003928 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d101      	bne.n	800393c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e0d0      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800393c:	4b6a      	ldr	r3, [pc, #424]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	429a      	cmp	r2, r3
 8003948:	d910      	bls.n	800396c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800394a:	4b67      	ldr	r3, [pc, #412]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f023 0207 	bic.w	r2, r3, #7
 8003952:	4965      	ldr	r1, [pc, #404]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	4313      	orrs	r3, r2
 8003958:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800395a:	4b63      	ldr	r3, [pc, #396]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0307 	and.w	r3, r3, #7
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	429a      	cmp	r2, r3
 8003966:	d001      	beq.n	800396c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e0b8      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0302 	and.w	r3, r3, #2
 8003974:	2b00      	cmp	r3, #0
 8003976:	d020      	beq.n	80039ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b00      	cmp	r3, #0
 8003982:	d005      	beq.n	8003990 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003984:	4b59      	ldr	r3, [pc, #356]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	4a58      	ldr	r2, [pc, #352]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 800398a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800398e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0308 	and.w	r3, r3, #8
 8003998:	2b00      	cmp	r3, #0
 800399a:	d005      	beq.n	80039a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800399c:	4b53      	ldr	r3, [pc, #332]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	4a52      	ldr	r2, [pc, #328]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 80039a2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80039a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039a8:	4b50      	ldr	r3, [pc, #320]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	494d      	ldr	r1, [pc, #308]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d040      	beq.n	8003a48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d107      	bne.n	80039de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ce:	4b47      	ldr	r3, [pc, #284]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d115      	bne.n	8003a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e07f      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d107      	bne.n	80039f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039e6:	4b41      	ldr	r3, [pc, #260]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d109      	bne.n	8003a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e073      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f6:	4b3d      	ldr	r3, [pc, #244]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d101      	bne.n	8003a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e06b      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a06:	4b39      	ldr	r3, [pc, #228]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f023 0203 	bic.w	r2, r3, #3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	4936      	ldr	r1, [pc, #216]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a18:	f7fe fda2 	bl	8002560 <HAL_GetTick>
 8003a1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a1e:	e00a      	b.n	8003a36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a20:	f7fe fd9e 	bl	8002560 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e053      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a36:	4b2d      	ldr	r3, [pc, #180]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f003 020c 	and.w	r2, r3, #12
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d1eb      	bne.n	8003a20 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a48:	4b27      	ldr	r3, [pc, #156]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0307 	and.w	r3, r3, #7
 8003a50:	683a      	ldr	r2, [r7, #0]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d210      	bcs.n	8003a78 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a56:	4b24      	ldr	r3, [pc, #144]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f023 0207 	bic.w	r2, r3, #7
 8003a5e:	4922      	ldr	r1, [pc, #136]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a66:	4b20      	ldr	r3, [pc, #128]	@ (8003ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0307 	and.w	r3, r3, #7
 8003a6e:	683a      	ldr	r2, [r7, #0]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d001      	beq.n	8003a78 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	e032      	b.n	8003ade <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0304 	and.w	r3, r3, #4
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d008      	beq.n	8003a96 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a84:	4b19      	ldr	r3, [pc, #100]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	4916      	ldr	r1, [pc, #88]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0308 	and.w	r3, r3, #8
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d009      	beq.n	8003ab6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003aa2:	4b12      	ldr	r3, [pc, #72]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	691b      	ldr	r3, [r3, #16]
 8003aae:	00db      	lsls	r3, r3, #3
 8003ab0:	490e      	ldr	r1, [pc, #56]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ab6:	f000 f821 	bl	8003afc <HAL_RCC_GetSysClockFreq>
 8003aba:	4602      	mov	r2, r0
 8003abc:	4b0b      	ldr	r3, [pc, #44]	@ (8003aec <HAL_RCC_ClockConfig+0x1c4>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	091b      	lsrs	r3, r3, #4
 8003ac2:	f003 030f 	and.w	r3, r3, #15
 8003ac6:	490a      	ldr	r1, [pc, #40]	@ (8003af0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ac8:	5ccb      	ldrb	r3, [r1, r3]
 8003aca:	fa22 f303 	lsr.w	r3, r2, r3
 8003ace:	4a09      	ldr	r2, [pc, #36]	@ (8003af4 <HAL_RCC_ClockConfig+0x1cc>)
 8003ad0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ad2:	4b09      	ldr	r3, [pc, #36]	@ (8003af8 <HAL_RCC_ClockConfig+0x1d0>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fe fd00 	bl	80024dc <HAL_InitTick>

  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	40022000 	.word	0x40022000
 8003aec:	40021000 	.word	0x40021000
 8003af0:	08005298 	.word	0x08005298
 8003af4:	20000010 	.word	0x20000010
 8003af8:	20000014 	.word	0x20000014

08003afc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b087      	sub	sp, #28
 8003b00:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b02:	2300      	movs	r3, #0
 8003b04:	60fb      	str	r3, [r7, #12]
 8003b06:	2300      	movs	r3, #0
 8003b08:	60bb      	str	r3, [r7, #8]
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	2300      	movs	r3, #0
 8003b10:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b12:	2300      	movs	r3, #0
 8003b14:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b16:	4b1e      	ldr	r3, [pc, #120]	@ (8003b90 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f003 030c 	and.w	r3, r3, #12
 8003b22:	2b04      	cmp	r3, #4
 8003b24:	d002      	beq.n	8003b2c <HAL_RCC_GetSysClockFreq+0x30>
 8003b26:	2b08      	cmp	r3, #8
 8003b28:	d003      	beq.n	8003b32 <HAL_RCC_GetSysClockFreq+0x36>
 8003b2a:	e027      	b.n	8003b7c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b2c:	4b19      	ldr	r3, [pc, #100]	@ (8003b94 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b2e:	613b      	str	r3, [r7, #16]
      break;
 8003b30:	e027      	b.n	8003b82 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	0c9b      	lsrs	r3, r3, #18
 8003b36:	f003 030f 	and.w	r3, r3, #15
 8003b3a:	4a17      	ldr	r2, [pc, #92]	@ (8003b98 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003b3c:	5cd3      	ldrb	r3, [r2, r3]
 8003b3e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d010      	beq.n	8003b6c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b4a:	4b11      	ldr	r3, [pc, #68]	@ (8003b90 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	0c5b      	lsrs	r3, r3, #17
 8003b50:	f003 0301 	and.w	r3, r3, #1
 8003b54:	4a11      	ldr	r2, [pc, #68]	@ (8003b9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b56:	5cd3      	ldrb	r3, [r2, r3]
 8003b58:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a0d      	ldr	r2, [pc, #52]	@ (8003b94 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b5e:	fb03 f202 	mul.w	r2, r3, r2
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b68:	617b      	str	r3, [r7, #20]
 8003b6a:	e004      	b.n	8003b76 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a0c      	ldr	r2, [pc, #48]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b70:	fb02 f303 	mul.w	r3, r2, r3
 8003b74:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	613b      	str	r3, [r7, #16]
      break;
 8003b7a:	e002      	b.n	8003b82 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b7c:	4b05      	ldr	r3, [pc, #20]	@ (8003b94 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b7e:	613b      	str	r3, [r7, #16]
      break;
 8003b80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b82:	693b      	ldr	r3, [r7, #16]
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	371c      	adds	r7, #28
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bc80      	pop	{r7}
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	40021000 	.word	0x40021000
 8003b94:	007a1200 	.word	0x007a1200
 8003b98:	080052b0 	.word	0x080052b0
 8003b9c:	080052c0 	.word	0x080052c0
 8003ba0:	003d0900 	.word	0x003d0900

08003ba4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ba8:	4b02      	ldr	r3, [pc, #8]	@ (8003bb4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003baa:	681b      	ldr	r3, [r3, #0]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bc80      	pop	{r7}
 8003bb2:	4770      	bx	lr
 8003bb4:	20000010 	.word	0x20000010

08003bb8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bbc:	f7ff fff2 	bl	8003ba4 <HAL_RCC_GetHCLKFreq>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	4b05      	ldr	r3, [pc, #20]	@ (8003bd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	0a1b      	lsrs	r3, r3, #8
 8003bc8:	f003 0307 	and.w	r3, r3, #7
 8003bcc:	4903      	ldr	r1, [pc, #12]	@ (8003bdc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bce:	5ccb      	ldrb	r3, [r1, r3]
 8003bd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	080052a8 	.word	0x080052a8

08003be0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b085      	sub	sp, #20
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003be8:	4b0a      	ldr	r3, [pc, #40]	@ (8003c14 <RCC_Delay+0x34>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a0a      	ldr	r2, [pc, #40]	@ (8003c18 <RCC_Delay+0x38>)
 8003bee:	fba2 2303 	umull	r2, r3, r2, r3
 8003bf2:	0a5b      	lsrs	r3, r3, #9
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	fb02 f303 	mul.w	r3, r2, r3
 8003bfa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bfc:	bf00      	nop
  }
  while (Delay --);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	1e5a      	subs	r2, r3, #1
 8003c02:	60fa      	str	r2, [r7, #12]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1f9      	bne.n	8003bfc <RCC_Delay+0x1c>
}
 8003c08:	bf00      	nop
 8003c0a:	bf00      	nop
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bc80      	pop	{r7}
 8003c12:	4770      	bx	lr
 8003c14:	20000010 	.word	0x20000010
 8003c18:	10624dd3 	.word	0x10624dd3

08003c1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e041      	b.n	8003cb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d106      	bne.n	8003c48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7fe fb08 	bl	8002258 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	3304      	adds	r3, #4
 8003c58:	4619      	mov	r1, r3
 8003c5a:	4610      	mov	r0, r2
 8003c5c:	f000 fab2 	bl	80041c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b082      	sub	sp, #8
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d101      	bne.n	8003ccc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e041      	b.n	8003d50 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d106      	bne.n	8003ce6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ce0:	6878      	ldr	r0, [r7, #4]
 8003ce2:	f000 f839 	bl	8003d58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2202      	movs	r2, #2
 8003cea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	3304      	adds	r3, #4
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4610      	mov	r0, r2
 8003cfa:	f000 fa63 	bl	80041c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3708      	adds	r7, #8
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d60:	bf00      	nop
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bc80      	pop	{r7}
 8003d68:	4770      	bx	lr
	...

08003d6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d109      	bne.n	8003d90 <HAL_TIM_PWM_Start+0x24>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	bf14      	ite	ne
 8003d88:	2301      	movne	r3, #1
 8003d8a:	2300      	moveq	r3, #0
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	e022      	b.n	8003dd6 <HAL_TIM_PWM_Start+0x6a>
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	2b04      	cmp	r3, #4
 8003d94:	d109      	bne.n	8003daa <HAL_TIM_PWM_Start+0x3e>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	bf14      	ite	ne
 8003da2:	2301      	movne	r3, #1
 8003da4:	2300      	moveq	r3, #0
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	e015      	b.n	8003dd6 <HAL_TIM_PWM_Start+0x6a>
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	2b08      	cmp	r3, #8
 8003dae:	d109      	bne.n	8003dc4 <HAL_TIM_PWM_Start+0x58>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	bf14      	ite	ne
 8003dbc:	2301      	movne	r3, #1
 8003dbe:	2300      	moveq	r3, #0
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	e008      	b.n	8003dd6 <HAL_TIM_PWM_Start+0x6a>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	bf14      	ite	ne
 8003dd0:	2301      	movne	r3, #1
 8003dd2:	2300      	moveq	r3, #0
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d001      	beq.n	8003dde <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e05e      	b.n	8003e9c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d104      	bne.n	8003dee <HAL_TIM_PWM_Start+0x82>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2202      	movs	r2, #2
 8003de8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003dec:	e013      	b.n	8003e16 <HAL_TIM_PWM_Start+0xaa>
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	2b04      	cmp	r3, #4
 8003df2:	d104      	bne.n	8003dfe <HAL_TIM_PWM_Start+0x92>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2202      	movs	r2, #2
 8003df8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003dfc:	e00b      	b.n	8003e16 <HAL_TIM_PWM_Start+0xaa>
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	d104      	bne.n	8003e0e <HAL_TIM_PWM_Start+0xa2>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2202      	movs	r2, #2
 8003e08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e0c:	e003      	b.n	8003e16 <HAL_TIM_PWM_Start+0xaa>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2202      	movs	r2, #2
 8003e12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	6839      	ldr	r1, [r7, #0]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f000 fc5c 	bl	80046dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a1e      	ldr	r2, [pc, #120]	@ (8003ea4 <HAL_TIM_PWM_Start+0x138>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d107      	bne.n	8003e3e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e3c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a18      	ldr	r2, [pc, #96]	@ (8003ea4 <HAL_TIM_PWM_Start+0x138>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d00e      	beq.n	8003e66 <HAL_TIM_PWM_Start+0xfa>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e50:	d009      	beq.n	8003e66 <HAL_TIM_PWM_Start+0xfa>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a14      	ldr	r2, [pc, #80]	@ (8003ea8 <HAL_TIM_PWM_Start+0x13c>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d004      	beq.n	8003e66 <HAL_TIM_PWM_Start+0xfa>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a12      	ldr	r2, [pc, #72]	@ (8003eac <HAL_TIM_PWM_Start+0x140>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d111      	bne.n	8003e8a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2b06      	cmp	r3, #6
 8003e76:	d010      	beq.n	8003e9a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f042 0201 	orr.w	r2, r2, #1
 8003e86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e88:	e007      	b.n	8003e9a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f042 0201 	orr.w	r2, r2, #1
 8003e98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	3710      	adds	r7, #16
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	40012c00 	.word	0x40012c00
 8003ea8:	40000400 	.word	0x40000400
 8003eac:	40000800 	.word	0x40000800

08003eb0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d101      	bne.n	8003ece <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003eca:	2302      	movs	r3, #2
 8003ecc:	e0ae      	b.n	800402c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2b0c      	cmp	r3, #12
 8003eda:	f200 809f 	bhi.w	800401c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003ede:	a201      	add	r2, pc, #4	@ (adr r2, 8003ee4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ee4:	08003f19 	.word	0x08003f19
 8003ee8:	0800401d 	.word	0x0800401d
 8003eec:	0800401d 	.word	0x0800401d
 8003ef0:	0800401d 	.word	0x0800401d
 8003ef4:	08003f59 	.word	0x08003f59
 8003ef8:	0800401d 	.word	0x0800401d
 8003efc:	0800401d 	.word	0x0800401d
 8003f00:	0800401d 	.word	0x0800401d
 8003f04:	08003f9b 	.word	0x08003f9b
 8003f08:	0800401d 	.word	0x0800401d
 8003f0c:	0800401d 	.word	0x0800401d
 8003f10:	0800401d 	.word	0x0800401d
 8003f14:	08003fdb 	.word	0x08003fdb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68b9      	ldr	r1, [r7, #8]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f000 f9be 	bl	80042a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	699a      	ldr	r2, [r3, #24]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f042 0208 	orr.w	r2, r2, #8
 8003f32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	699a      	ldr	r2, [r3, #24]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f022 0204 	bic.w	r2, r2, #4
 8003f42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6999      	ldr	r1, [r3, #24]
 8003f4a:	68bb      	ldr	r3, [r7, #8]
 8003f4c:	691a      	ldr	r2, [r3, #16]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	430a      	orrs	r2, r1
 8003f54:	619a      	str	r2, [r3, #24]
      break;
 8003f56:	e064      	b.n	8004022 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	68b9      	ldr	r1, [r7, #8]
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f000 fa04 	bl	800436c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	699a      	ldr	r2, [r3, #24]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	699a      	ldr	r2, [r3, #24]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	6999      	ldr	r1, [r3, #24]
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	021a      	lsls	r2, r3, #8
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	430a      	orrs	r2, r1
 8003f96:	619a      	str	r2, [r3, #24]
      break;
 8003f98:	e043      	b.n	8004022 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	68b9      	ldr	r1, [r7, #8]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f000 fa4d 	bl	8004440 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	69da      	ldr	r2, [r3, #28]
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f042 0208 	orr.w	r2, r2, #8
 8003fb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	69da      	ldr	r2, [r3, #28]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 0204 	bic.w	r2, r2, #4
 8003fc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	69d9      	ldr	r1, [r3, #28]
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	691a      	ldr	r2, [r3, #16]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	61da      	str	r2, [r3, #28]
      break;
 8003fd8:	e023      	b.n	8004022 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	68b9      	ldr	r1, [r7, #8]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f000 fa97 	bl	8004514 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	69da      	ldr	r2, [r3, #28]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ff4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	69da      	ldr	r2, [r3, #28]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004004:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	69d9      	ldr	r1, [r3, #28]
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	021a      	lsls	r2, r3, #8
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	430a      	orrs	r2, r1
 8004018:	61da      	str	r2, [r3, #28]
      break;
 800401a:	e002      	b.n	8004022 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	75fb      	strb	r3, [r7, #23]
      break;
 8004020:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800402a:	7dfb      	ldrb	r3, [r7, #23]
}
 800402c:	4618      	mov	r0, r3
 800402e:	3718      	adds	r7, #24
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800403e:	2300      	movs	r3, #0
 8004040:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004048:	2b01      	cmp	r3, #1
 800404a:	d101      	bne.n	8004050 <HAL_TIM_ConfigClockSource+0x1c>
 800404c:	2302      	movs	r3, #2
 800404e:	e0b4      	b.n	80041ba <HAL_TIM_ConfigClockSource+0x186>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2202      	movs	r2, #2
 800405c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800406e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004076:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68ba      	ldr	r2, [r7, #8]
 800407e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004088:	d03e      	beq.n	8004108 <HAL_TIM_ConfigClockSource+0xd4>
 800408a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800408e:	f200 8087 	bhi.w	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004092:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004096:	f000 8086 	beq.w	80041a6 <HAL_TIM_ConfigClockSource+0x172>
 800409a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800409e:	d87f      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040a0:	2b70      	cmp	r3, #112	@ 0x70
 80040a2:	d01a      	beq.n	80040da <HAL_TIM_ConfigClockSource+0xa6>
 80040a4:	2b70      	cmp	r3, #112	@ 0x70
 80040a6:	d87b      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040a8:	2b60      	cmp	r3, #96	@ 0x60
 80040aa:	d050      	beq.n	800414e <HAL_TIM_ConfigClockSource+0x11a>
 80040ac:	2b60      	cmp	r3, #96	@ 0x60
 80040ae:	d877      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040b0:	2b50      	cmp	r3, #80	@ 0x50
 80040b2:	d03c      	beq.n	800412e <HAL_TIM_ConfigClockSource+0xfa>
 80040b4:	2b50      	cmp	r3, #80	@ 0x50
 80040b6:	d873      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040b8:	2b40      	cmp	r3, #64	@ 0x40
 80040ba:	d058      	beq.n	800416e <HAL_TIM_ConfigClockSource+0x13a>
 80040bc:	2b40      	cmp	r3, #64	@ 0x40
 80040be:	d86f      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040c0:	2b30      	cmp	r3, #48	@ 0x30
 80040c2:	d064      	beq.n	800418e <HAL_TIM_ConfigClockSource+0x15a>
 80040c4:	2b30      	cmp	r3, #48	@ 0x30
 80040c6:	d86b      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040c8:	2b20      	cmp	r3, #32
 80040ca:	d060      	beq.n	800418e <HAL_TIM_ConfigClockSource+0x15a>
 80040cc:	2b20      	cmp	r3, #32
 80040ce:	d867      	bhi.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d05c      	beq.n	800418e <HAL_TIM_ConfigClockSource+0x15a>
 80040d4:	2b10      	cmp	r3, #16
 80040d6:	d05a      	beq.n	800418e <HAL_TIM_ConfigClockSource+0x15a>
 80040d8:	e062      	b.n	80041a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040ea:	f000 fad8 	bl	800469e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80040fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68ba      	ldr	r2, [r7, #8]
 8004104:	609a      	str	r2, [r3, #8]
      break;
 8004106:	e04f      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004118:	f000 fac1 	bl	800469e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	689a      	ldr	r2, [r3, #8]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800412a:	609a      	str	r2, [r3, #8]
      break;
 800412c:	e03c      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800413a:	461a      	mov	r2, r3
 800413c:	f000 fa38 	bl	80045b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	2150      	movs	r1, #80	@ 0x50
 8004146:	4618      	mov	r0, r3
 8004148:	f000 fa8f 	bl	800466a <TIM_ITRx_SetConfig>
      break;
 800414c:	e02c      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800415a:	461a      	mov	r2, r3
 800415c:	f000 fa56 	bl	800460c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2160      	movs	r1, #96	@ 0x60
 8004166:	4618      	mov	r0, r3
 8004168:	f000 fa7f 	bl	800466a <TIM_ITRx_SetConfig>
      break;
 800416c:	e01c      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800417a:	461a      	mov	r2, r3
 800417c:	f000 fa18 	bl	80045b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2140      	movs	r1, #64	@ 0x40
 8004186:	4618      	mov	r0, r3
 8004188:	f000 fa6f 	bl	800466a <TIM_ITRx_SetConfig>
      break;
 800418c:	e00c      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4619      	mov	r1, r3
 8004198:	4610      	mov	r0, r2
 800419a:	f000 fa66 	bl	800466a <TIM_ITRx_SetConfig>
      break;
 800419e:	e003      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	73fb      	strb	r3, [r7, #15]
      break;
 80041a4:	e000      	b.n	80041a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80041a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3710      	adds	r7, #16
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
	...

080041c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a2f      	ldr	r2, [pc, #188]	@ (8004294 <TIM_Base_SetConfig+0xd0>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d00b      	beq.n	80041f4 <TIM_Base_SetConfig+0x30>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041e2:	d007      	beq.n	80041f4 <TIM_Base_SetConfig+0x30>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a2c      	ldr	r2, [pc, #176]	@ (8004298 <TIM_Base_SetConfig+0xd4>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d003      	beq.n	80041f4 <TIM_Base_SetConfig+0x30>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	4a2b      	ldr	r2, [pc, #172]	@ (800429c <TIM_Base_SetConfig+0xd8>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d108      	bne.n	8004206 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	4313      	orrs	r3, r2
 8004204:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a22      	ldr	r2, [pc, #136]	@ (8004294 <TIM_Base_SetConfig+0xd0>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d00b      	beq.n	8004226 <TIM_Base_SetConfig+0x62>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004214:	d007      	beq.n	8004226 <TIM_Base_SetConfig+0x62>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a1f      	ldr	r2, [pc, #124]	@ (8004298 <TIM_Base_SetConfig+0xd4>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d003      	beq.n	8004226 <TIM_Base_SetConfig+0x62>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a1e      	ldr	r2, [pc, #120]	@ (800429c <TIM_Base_SetConfig+0xd8>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d108      	bne.n	8004238 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800422c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	4313      	orrs	r3, r2
 8004236:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	4313      	orrs	r3, r2
 8004244:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	689a      	ldr	r2, [r3, #8]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	681a      	ldr	r2, [r3, #0]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a0d      	ldr	r2, [pc, #52]	@ (8004294 <TIM_Base_SetConfig+0xd0>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d103      	bne.n	800426c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	691a      	ldr	r2, [r3, #16]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	f003 0301 	and.w	r3, r3, #1
 800427a:	2b00      	cmp	r3, #0
 800427c:	d005      	beq.n	800428a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	f023 0201 	bic.w	r2, r3, #1
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	611a      	str	r2, [r3, #16]
  }
}
 800428a:	bf00      	nop
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	bc80      	pop	{r7}
 8004292:	4770      	bx	lr
 8004294:	40012c00 	.word	0x40012c00
 8004298:	40000400 	.word	0x40000400
 800429c:	40000800 	.word	0x40000800

080042a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b087      	sub	sp, #28
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a1b      	ldr	r3, [r3, #32]
 80042ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a1b      	ldr	r3, [r3, #32]
 80042b4:	f023 0201 	bic.w	r2, r3, #1
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f023 0303 	bic.w	r3, r3, #3
 80042d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	4313      	orrs	r3, r2
 80042e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	f023 0302 	bic.w	r3, r3, #2
 80042e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004368 <TIM_OC1_SetConfig+0xc8>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d10c      	bne.n	8004316 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	f023 0308 	bic.w	r3, r3, #8
 8004302:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	4313      	orrs	r3, r2
 800430c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	f023 0304 	bic.w	r3, r3, #4
 8004314:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a13      	ldr	r2, [pc, #76]	@ (8004368 <TIM_OC1_SetConfig+0xc8>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d111      	bne.n	8004342 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004324:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800432c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	695b      	ldr	r3, [r3, #20]
 8004332:	693a      	ldr	r2, [r7, #16]
 8004334:	4313      	orrs	r3, r2
 8004336:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	693a      	ldr	r2, [r7, #16]
 800433e:	4313      	orrs	r3, r2
 8004340:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	685a      	ldr	r2, [r3, #4]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	621a      	str	r2, [r3, #32]
}
 800435c:	bf00      	nop
 800435e:	371c      	adds	r7, #28
 8004360:	46bd      	mov	sp, r7
 8004362:	bc80      	pop	{r7}
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop
 8004368:	40012c00 	.word	0x40012c00

0800436c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800436c:	b480      	push	{r7}
 800436e:	b087      	sub	sp, #28
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a1b      	ldr	r3, [r3, #32]
 800437a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a1b      	ldr	r3, [r3, #32]
 8004380:	f023 0210 	bic.w	r2, r3, #16
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800439a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	021b      	lsls	r3, r3, #8
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	f023 0320 	bic.w	r3, r3, #32
 80043b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	011b      	lsls	r3, r3, #4
 80043be:	697a      	ldr	r2, [r7, #20]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a1d      	ldr	r2, [pc, #116]	@ (800443c <TIM_OC2_SetConfig+0xd0>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d10d      	bne.n	80043e8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	011b      	lsls	r3, r3, #4
 80043da:	697a      	ldr	r2, [r7, #20]
 80043dc:	4313      	orrs	r3, r2
 80043de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a14      	ldr	r2, [pc, #80]	@ (800443c <TIM_OC2_SetConfig+0xd0>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d113      	bne.n	8004418 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80043f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80043fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	695b      	ldr	r3, [r3, #20]
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	4313      	orrs	r3, r2
 800440a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	699b      	ldr	r3, [r3, #24]
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	4313      	orrs	r3, r2
 8004416:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	685a      	ldr	r2, [r3, #4]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	621a      	str	r2, [r3, #32]
}
 8004432:	bf00      	nop
 8004434:	371c      	adds	r7, #28
 8004436:	46bd      	mov	sp, r7
 8004438:	bc80      	pop	{r7}
 800443a:	4770      	bx	lr
 800443c:	40012c00 	.word	0x40012c00

08004440 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004440:	b480      	push	{r7}
 8004442:	b087      	sub	sp, #28
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a1b      	ldr	r3, [r3, #32]
 8004454:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800446e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f023 0303 	bic.w	r3, r3, #3
 8004476:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68fa      	ldr	r2, [r7, #12]
 800447e:	4313      	orrs	r3, r2
 8004480:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004488:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	021b      	lsls	r3, r3, #8
 8004490:	697a      	ldr	r2, [r7, #20]
 8004492:	4313      	orrs	r3, r2
 8004494:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a1d      	ldr	r2, [pc, #116]	@ (8004510 <TIM_OC3_SetConfig+0xd0>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d10d      	bne.n	80044ba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80044a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	021b      	lsls	r3, r3, #8
 80044ac:	697a      	ldr	r2, [r7, #20]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80044b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a14      	ldr	r2, [pc, #80]	@ (8004510 <TIM_OC3_SetConfig+0xd0>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d113      	bne.n	80044ea <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80044d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	011b      	lsls	r3, r3, #4
 80044d8:	693a      	ldr	r2, [r7, #16]
 80044da:	4313      	orrs	r3, r2
 80044dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	699b      	ldr	r3, [r3, #24]
 80044e2:	011b      	lsls	r3, r3, #4
 80044e4:	693a      	ldr	r2, [r7, #16]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	693a      	ldr	r2, [r7, #16]
 80044ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	685a      	ldr	r2, [r3, #4]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	697a      	ldr	r2, [r7, #20]
 8004502:	621a      	str	r2, [r3, #32]
}
 8004504:	bf00      	nop
 8004506:	371c      	adds	r7, #28
 8004508:	46bd      	mov	sp, r7
 800450a:	bc80      	pop	{r7}
 800450c:	4770      	bx	lr
 800450e:	bf00      	nop
 8004510:	40012c00 	.word	0x40012c00

08004514 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004514:	b480      	push	{r7}
 8004516:	b087      	sub	sp, #28
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a1b      	ldr	r3, [r3, #32]
 8004528:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800454a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	021b      	lsls	r3, r3, #8
 8004552:	68fa      	ldr	r2, [r7, #12]
 8004554:	4313      	orrs	r3, r2
 8004556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800455e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	031b      	lsls	r3, r3, #12
 8004566:	693a      	ldr	r2, [r7, #16]
 8004568:	4313      	orrs	r3, r2
 800456a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	4a0f      	ldr	r2, [pc, #60]	@ (80045ac <TIM_OC4_SetConfig+0x98>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d109      	bne.n	8004588 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800457a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	695b      	ldr	r3, [r3, #20]
 8004580:	019b      	lsls	r3, r3, #6
 8004582:	697a      	ldr	r2, [r7, #20]
 8004584:	4313      	orrs	r3, r2
 8004586:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	68fa      	ldr	r2, [r7, #12]
 8004592:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	685a      	ldr	r2, [r3, #4]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	621a      	str	r2, [r3, #32]
}
 80045a2:	bf00      	nop
 80045a4:	371c      	adds	r7, #28
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bc80      	pop	{r7}
 80045aa:	4770      	bx	lr
 80045ac:	40012c00 	.word	0x40012c00

080045b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b087      	sub	sp, #28
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6a1b      	ldr	r3, [r3, #32]
 80045c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6a1b      	ldr	r3, [r3, #32]
 80045c6:	f023 0201 	bic.w	r2, r3, #1
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80045da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	011b      	lsls	r3, r3, #4
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	f023 030a 	bic.w	r3, r3, #10
 80045ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045ee:	697a      	ldr	r2, [r7, #20]
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	697a      	ldr	r2, [r7, #20]
 8004600:	621a      	str	r2, [r3, #32]
}
 8004602:	bf00      	nop
 8004604:	371c      	adds	r7, #28
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr

0800460c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800460c:	b480      	push	{r7}
 800460e:	b087      	sub	sp, #28
 8004610:	af00      	add	r7, sp, #0
 8004612:	60f8      	str	r0, [r7, #12]
 8004614:	60b9      	str	r1, [r7, #8]
 8004616:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6a1b      	ldr	r3, [r3, #32]
 800461c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	f023 0210 	bic.w	r2, r3, #16
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004636:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	031b      	lsls	r3, r3, #12
 800463c:	693a      	ldr	r2, [r7, #16]
 800463e:	4313      	orrs	r3, r2
 8004640:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004648:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	011b      	lsls	r3, r3, #4
 800464e:	697a      	ldr	r2, [r7, #20]
 8004650:	4313      	orrs	r3, r2
 8004652:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	697a      	ldr	r2, [r7, #20]
 800465e:	621a      	str	r2, [r3, #32]
}
 8004660:	bf00      	nop
 8004662:	371c      	adds	r7, #28
 8004664:	46bd      	mov	sp, r7
 8004666:	bc80      	pop	{r7}
 8004668:	4770      	bx	lr

0800466a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800466a:	b480      	push	{r7}
 800466c:	b085      	sub	sp, #20
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
 8004672:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004680:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004682:	683a      	ldr	r2, [r7, #0]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	4313      	orrs	r3, r2
 8004688:	f043 0307 	orr.w	r3, r3, #7
 800468c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	68fa      	ldr	r2, [r7, #12]
 8004692:	609a      	str	r2, [r3, #8]
}
 8004694:	bf00      	nop
 8004696:	3714      	adds	r7, #20
 8004698:	46bd      	mov	sp, r7
 800469a:	bc80      	pop	{r7}
 800469c:	4770      	bx	lr

0800469e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800469e:	b480      	push	{r7}
 80046a0:	b087      	sub	sp, #28
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	60f8      	str	r0, [r7, #12]
 80046a6:	60b9      	str	r1, [r7, #8]
 80046a8:	607a      	str	r2, [r7, #4]
 80046aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046b8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	021a      	lsls	r2, r3, #8
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	431a      	orrs	r2, r3
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	697a      	ldr	r2, [r7, #20]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	697a      	ldr	r2, [r7, #20]
 80046d0:	609a      	str	r2, [r3, #8]
}
 80046d2:	bf00      	nop
 80046d4:	371c      	adds	r7, #28
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bc80      	pop	{r7}
 80046da:	4770      	bx	lr

080046dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80046dc:	b480      	push	{r7}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	f003 031f 	and.w	r3, r3, #31
 80046ee:	2201      	movs	r2, #1
 80046f0:	fa02 f303 	lsl.w	r3, r2, r3
 80046f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6a1a      	ldr	r2, [r3, #32]
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	43db      	mvns	r3, r3
 80046fe:	401a      	ands	r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6a1a      	ldr	r2, [r3, #32]
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	f003 031f 	and.w	r3, r3, #31
 800470e:	6879      	ldr	r1, [r7, #4]
 8004710:	fa01 f303 	lsl.w	r3, r1, r3
 8004714:	431a      	orrs	r2, r3
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	621a      	str	r2, [r3, #32]
}
 800471a:	bf00      	nop
 800471c:	371c      	adds	r7, #28
 800471e:	46bd      	mov	sp, r7
 8004720:	bc80      	pop	{r7}
 8004722:	4770      	bx	lr

08004724 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004724:	b480      	push	{r7}
 8004726:	b085      	sub	sp, #20
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004734:	2b01      	cmp	r3, #1
 8004736:	d101      	bne.n	800473c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004738:	2302      	movs	r3, #2
 800473a:	e046      	b.n	80047ca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2201      	movs	r2, #1
 8004740:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2202      	movs	r2, #2
 8004748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004762:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	4313      	orrs	r3, r2
 800476c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a16      	ldr	r2, [pc, #88]	@ (80047d4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d00e      	beq.n	800479e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004788:	d009      	beq.n	800479e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a12      	ldr	r2, [pc, #72]	@ (80047d8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d004      	beq.n	800479e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a10      	ldr	r2, [pc, #64]	@ (80047dc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d10c      	bne.n	80047b8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80047a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	68ba      	ldr	r2, [r7, #8]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	68ba      	ldr	r2, [r7, #8]
 80047b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3714      	adds	r7, #20
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bc80      	pop	{r7}
 80047d2:	4770      	bx	lr
 80047d4:	40012c00 	.word	0x40012c00
 80047d8:	40000400 	.word	0x40000400
 80047dc:	40000800 	.word	0x40000800

080047e0 <siprintf>:
 80047e0:	b40e      	push	{r1, r2, r3}
 80047e2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80047e6:	b510      	push	{r4, lr}
 80047e8:	2400      	movs	r4, #0
 80047ea:	b09d      	sub	sp, #116	@ 0x74
 80047ec:	ab1f      	add	r3, sp, #124	@ 0x7c
 80047ee:	9002      	str	r0, [sp, #8]
 80047f0:	9006      	str	r0, [sp, #24]
 80047f2:	9107      	str	r1, [sp, #28]
 80047f4:	9104      	str	r1, [sp, #16]
 80047f6:	4809      	ldr	r0, [pc, #36]	@ (800481c <siprintf+0x3c>)
 80047f8:	4909      	ldr	r1, [pc, #36]	@ (8004820 <siprintf+0x40>)
 80047fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80047fe:	9105      	str	r1, [sp, #20]
 8004800:	6800      	ldr	r0, [r0, #0]
 8004802:	a902      	add	r1, sp, #8
 8004804:	9301      	str	r3, [sp, #4]
 8004806:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004808:	f000 f992 	bl	8004b30 <_svfiprintf_r>
 800480c:	9b02      	ldr	r3, [sp, #8]
 800480e:	701c      	strb	r4, [r3, #0]
 8004810:	b01d      	add	sp, #116	@ 0x74
 8004812:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004816:	b003      	add	sp, #12
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	2000001c 	.word	0x2000001c
 8004820:	ffff0208 	.word	0xffff0208

08004824 <memset>:
 8004824:	4603      	mov	r3, r0
 8004826:	4402      	add	r2, r0
 8004828:	4293      	cmp	r3, r2
 800482a:	d100      	bne.n	800482e <memset+0xa>
 800482c:	4770      	bx	lr
 800482e:	f803 1b01 	strb.w	r1, [r3], #1
 8004832:	e7f9      	b.n	8004828 <memset+0x4>

08004834 <__errno>:
 8004834:	4b01      	ldr	r3, [pc, #4]	@ (800483c <__errno+0x8>)
 8004836:	6818      	ldr	r0, [r3, #0]
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	2000001c 	.word	0x2000001c

08004840 <__libc_init_array>:
 8004840:	b570      	push	{r4, r5, r6, lr}
 8004842:	2600      	movs	r6, #0
 8004844:	4d0c      	ldr	r5, [pc, #48]	@ (8004878 <__libc_init_array+0x38>)
 8004846:	4c0d      	ldr	r4, [pc, #52]	@ (800487c <__libc_init_array+0x3c>)
 8004848:	1b64      	subs	r4, r4, r5
 800484a:	10a4      	asrs	r4, r4, #2
 800484c:	42a6      	cmp	r6, r4
 800484e:	d109      	bne.n	8004864 <__libc_init_array+0x24>
 8004850:	f000 fc76 	bl	8005140 <_init>
 8004854:	2600      	movs	r6, #0
 8004856:	4d0a      	ldr	r5, [pc, #40]	@ (8004880 <__libc_init_array+0x40>)
 8004858:	4c0a      	ldr	r4, [pc, #40]	@ (8004884 <__libc_init_array+0x44>)
 800485a:	1b64      	subs	r4, r4, r5
 800485c:	10a4      	asrs	r4, r4, #2
 800485e:	42a6      	cmp	r6, r4
 8004860:	d105      	bne.n	800486e <__libc_init_array+0x2e>
 8004862:	bd70      	pop	{r4, r5, r6, pc}
 8004864:	f855 3b04 	ldr.w	r3, [r5], #4
 8004868:	4798      	blx	r3
 800486a:	3601      	adds	r6, #1
 800486c:	e7ee      	b.n	800484c <__libc_init_array+0xc>
 800486e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004872:	4798      	blx	r3
 8004874:	3601      	adds	r6, #1
 8004876:	e7f2      	b.n	800485e <__libc_init_array+0x1e>
 8004878:	080052f8 	.word	0x080052f8
 800487c:	080052f8 	.word	0x080052f8
 8004880:	080052f8 	.word	0x080052f8
 8004884:	080052fc 	.word	0x080052fc

08004888 <__retarget_lock_acquire_recursive>:
 8004888:	4770      	bx	lr

0800488a <__retarget_lock_release_recursive>:
 800488a:	4770      	bx	lr

0800488c <_free_r>:
 800488c:	b538      	push	{r3, r4, r5, lr}
 800488e:	4605      	mov	r5, r0
 8004890:	2900      	cmp	r1, #0
 8004892:	d040      	beq.n	8004916 <_free_r+0x8a>
 8004894:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004898:	1f0c      	subs	r4, r1, #4
 800489a:	2b00      	cmp	r3, #0
 800489c:	bfb8      	it	lt
 800489e:	18e4      	addlt	r4, r4, r3
 80048a0:	f000 f8de 	bl	8004a60 <__malloc_lock>
 80048a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004918 <_free_r+0x8c>)
 80048a6:	6813      	ldr	r3, [r2, #0]
 80048a8:	b933      	cbnz	r3, 80048b8 <_free_r+0x2c>
 80048aa:	6063      	str	r3, [r4, #4]
 80048ac:	6014      	str	r4, [r2, #0]
 80048ae:	4628      	mov	r0, r5
 80048b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80048b4:	f000 b8da 	b.w	8004a6c <__malloc_unlock>
 80048b8:	42a3      	cmp	r3, r4
 80048ba:	d908      	bls.n	80048ce <_free_r+0x42>
 80048bc:	6820      	ldr	r0, [r4, #0]
 80048be:	1821      	adds	r1, r4, r0
 80048c0:	428b      	cmp	r3, r1
 80048c2:	bf01      	itttt	eq
 80048c4:	6819      	ldreq	r1, [r3, #0]
 80048c6:	685b      	ldreq	r3, [r3, #4]
 80048c8:	1809      	addeq	r1, r1, r0
 80048ca:	6021      	streq	r1, [r4, #0]
 80048cc:	e7ed      	b.n	80048aa <_free_r+0x1e>
 80048ce:	461a      	mov	r2, r3
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	b10b      	cbz	r3, 80048d8 <_free_r+0x4c>
 80048d4:	42a3      	cmp	r3, r4
 80048d6:	d9fa      	bls.n	80048ce <_free_r+0x42>
 80048d8:	6811      	ldr	r1, [r2, #0]
 80048da:	1850      	adds	r0, r2, r1
 80048dc:	42a0      	cmp	r0, r4
 80048de:	d10b      	bne.n	80048f8 <_free_r+0x6c>
 80048e0:	6820      	ldr	r0, [r4, #0]
 80048e2:	4401      	add	r1, r0
 80048e4:	1850      	adds	r0, r2, r1
 80048e6:	4283      	cmp	r3, r0
 80048e8:	6011      	str	r1, [r2, #0]
 80048ea:	d1e0      	bne.n	80048ae <_free_r+0x22>
 80048ec:	6818      	ldr	r0, [r3, #0]
 80048ee:	685b      	ldr	r3, [r3, #4]
 80048f0:	4408      	add	r0, r1
 80048f2:	6010      	str	r0, [r2, #0]
 80048f4:	6053      	str	r3, [r2, #4]
 80048f6:	e7da      	b.n	80048ae <_free_r+0x22>
 80048f8:	d902      	bls.n	8004900 <_free_r+0x74>
 80048fa:	230c      	movs	r3, #12
 80048fc:	602b      	str	r3, [r5, #0]
 80048fe:	e7d6      	b.n	80048ae <_free_r+0x22>
 8004900:	6820      	ldr	r0, [r4, #0]
 8004902:	1821      	adds	r1, r4, r0
 8004904:	428b      	cmp	r3, r1
 8004906:	bf01      	itttt	eq
 8004908:	6819      	ldreq	r1, [r3, #0]
 800490a:	685b      	ldreq	r3, [r3, #4]
 800490c:	1809      	addeq	r1, r1, r0
 800490e:	6021      	streq	r1, [r4, #0]
 8004910:	6063      	str	r3, [r4, #4]
 8004912:	6054      	str	r4, [r2, #4]
 8004914:	e7cb      	b.n	80048ae <_free_r+0x22>
 8004916:	bd38      	pop	{r3, r4, r5, pc}
 8004918:	200002b8 	.word	0x200002b8

0800491c <sbrk_aligned>:
 800491c:	b570      	push	{r4, r5, r6, lr}
 800491e:	4e0f      	ldr	r6, [pc, #60]	@ (800495c <sbrk_aligned+0x40>)
 8004920:	460c      	mov	r4, r1
 8004922:	6831      	ldr	r1, [r6, #0]
 8004924:	4605      	mov	r5, r0
 8004926:	b911      	cbnz	r1, 800492e <sbrk_aligned+0x12>
 8004928:	f000 fba8 	bl	800507c <_sbrk_r>
 800492c:	6030      	str	r0, [r6, #0]
 800492e:	4621      	mov	r1, r4
 8004930:	4628      	mov	r0, r5
 8004932:	f000 fba3 	bl	800507c <_sbrk_r>
 8004936:	1c43      	adds	r3, r0, #1
 8004938:	d103      	bne.n	8004942 <sbrk_aligned+0x26>
 800493a:	f04f 34ff 	mov.w	r4, #4294967295
 800493e:	4620      	mov	r0, r4
 8004940:	bd70      	pop	{r4, r5, r6, pc}
 8004942:	1cc4      	adds	r4, r0, #3
 8004944:	f024 0403 	bic.w	r4, r4, #3
 8004948:	42a0      	cmp	r0, r4
 800494a:	d0f8      	beq.n	800493e <sbrk_aligned+0x22>
 800494c:	1a21      	subs	r1, r4, r0
 800494e:	4628      	mov	r0, r5
 8004950:	f000 fb94 	bl	800507c <_sbrk_r>
 8004954:	3001      	adds	r0, #1
 8004956:	d1f2      	bne.n	800493e <sbrk_aligned+0x22>
 8004958:	e7ef      	b.n	800493a <sbrk_aligned+0x1e>
 800495a:	bf00      	nop
 800495c:	200002b4 	.word	0x200002b4

08004960 <_malloc_r>:
 8004960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004964:	1ccd      	adds	r5, r1, #3
 8004966:	f025 0503 	bic.w	r5, r5, #3
 800496a:	3508      	adds	r5, #8
 800496c:	2d0c      	cmp	r5, #12
 800496e:	bf38      	it	cc
 8004970:	250c      	movcc	r5, #12
 8004972:	2d00      	cmp	r5, #0
 8004974:	4606      	mov	r6, r0
 8004976:	db01      	blt.n	800497c <_malloc_r+0x1c>
 8004978:	42a9      	cmp	r1, r5
 800497a:	d904      	bls.n	8004986 <_malloc_r+0x26>
 800497c:	230c      	movs	r3, #12
 800497e:	6033      	str	r3, [r6, #0]
 8004980:	2000      	movs	r0, #0
 8004982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004986:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004a5c <_malloc_r+0xfc>
 800498a:	f000 f869 	bl	8004a60 <__malloc_lock>
 800498e:	f8d8 3000 	ldr.w	r3, [r8]
 8004992:	461c      	mov	r4, r3
 8004994:	bb44      	cbnz	r4, 80049e8 <_malloc_r+0x88>
 8004996:	4629      	mov	r1, r5
 8004998:	4630      	mov	r0, r6
 800499a:	f7ff ffbf 	bl	800491c <sbrk_aligned>
 800499e:	1c43      	adds	r3, r0, #1
 80049a0:	4604      	mov	r4, r0
 80049a2:	d158      	bne.n	8004a56 <_malloc_r+0xf6>
 80049a4:	f8d8 4000 	ldr.w	r4, [r8]
 80049a8:	4627      	mov	r7, r4
 80049aa:	2f00      	cmp	r7, #0
 80049ac:	d143      	bne.n	8004a36 <_malloc_r+0xd6>
 80049ae:	2c00      	cmp	r4, #0
 80049b0:	d04b      	beq.n	8004a4a <_malloc_r+0xea>
 80049b2:	6823      	ldr	r3, [r4, #0]
 80049b4:	4639      	mov	r1, r7
 80049b6:	4630      	mov	r0, r6
 80049b8:	eb04 0903 	add.w	r9, r4, r3
 80049bc:	f000 fb5e 	bl	800507c <_sbrk_r>
 80049c0:	4581      	cmp	r9, r0
 80049c2:	d142      	bne.n	8004a4a <_malloc_r+0xea>
 80049c4:	6821      	ldr	r1, [r4, #0]
 80049c6:	4630      	mov	r0, r6
 80049c8:	1a6d      	subs	r5, r5, r1
 80049ca:	4629      	mov	r1, r5
 80049cc:	f7ff ffa6 	bl	800491c <sbrk_aligned>
 80049d0:	3001      	adds	r0, #1
 80049d2:	d03a      	beq.n	8004a4a <_malloc_r+0xea>
 80049d4:	6823      	ldr	r3, [r4, #0]
 80049d6:	442b      	add	r3, r5
 80049d8:	6023      	str	r3, [r4, #0]
 80049da:	f8d8 3000 	ldr.w	r3, [r8]
 80049de:	685a      	ldr	r2, [r3, #4]
 80049e0:	bb62      	cbnz	r2, 8004a3c <_malloc_r+0xdc>
 80049e2:	f8c8 7000 	str.w	r7, [r8]
 80049e6:	e00f      	b.n	8004a08 <_malloc_r+0xa8>
 80049e8:	6822      	ldr	r2, [r4, #0]
 80049ea:	1b52      	subs	r2, r2, r5
 80049ec:	d420      	bmi.n	8004a30 <_malloc_r+0xd0>
 80049ee:	2a0b      	cmp	r2, #11
 80049f0:	d917      	bls.n	8004a22 <_malloc_r+0xc2>
 80049f2:	1961      	adds	r1, r4, r5
 80049f4:	42a3      	cmp	r3, r4
 80049f6:	6025      	str	r5, [r4, #0]
 80049f8:	bf18      	it	ne
 80049fa:	6059      	strne	r1, [r3, #4]
 80049fc:	6863      	ldr	r3, [r4, #4]
 80049fe:	bf08      	it	eq
 8004a00:	f8c8 1000 	streq.w	r1, [r8]
 8004a04:	5162      	str	r2, [r4, r5]
 8004a06:	604b      	str	r3, [r1, #4]
 8004a08:	4630      	mov	r0, r6
 8004a0a:	f000 f82f 	bl	8004a6c <__malloc_unlock>
 8004a0e:	f104 000b 	add.w	r0, r4, #11
 8004a12:	1d23      	adds	r3, r4, #4
 8004a14:	f020 0007 	bic.w	r0, r0, #7
 8004a18:	1ac2      	subs	r2, r0, r3
 8004a1a:	bf1c      	itt	ne
 8004a1c:	1a1b      	subne	r3, r3, r0
 8004a1e:	50a3      	strne	r3, [r4, r2]
 8004a20:	e7af      	b.n	8004982 <_malloc_r+0x22>
 8004a22:	6862      	ldr	r2, [r4, #4]
 8004a24:	42a3      	cmp	r3, r4
 8004a26:	bf0c      	ite	eq
 8004a28:	f8c8 2000 	streq.w	r2, [r8]
 8004a2c:	605a      	strne	r2, [r3, #4]
 8004a2e:	e7eb      	b.n	8004a08 <_malloc_r+0xa8>
 8004a30:	4623      	mov	r3, r4
 8004a32:	6864      	ldr	r4, [r4, #4]
 8004a34:	e7ae      	b.n	8004994 <_malloc_r+0x34>
 8004a36:	463c      	mov	r4, r7
 8004a38:	687f      	ldr	r7, [r7, #4]
 8004a3a:	e7b6      	b.n	80049aa <_malloc_r+0x4a>
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	42a3      	cmp	r3, r4
 8004a42:	d1fb      	bne.n	8004a3c <_malloc_r+0xdc>
 8004a44:	2300      	movs	r3, #0
 8004a46:	6053      	str	r3, [r2, #4]
 8004a48:	e7de      	b.n	8004a08 <_malloc_r+0xa8>
 8004a4a:	230c      	movs	r3, #12
 8004a4c:	4630      	mov	r0, r6
 8004a4e:	6033      	str	r3, [r6, #0]
 8004a50:	f000 f80c 	bl	8004a6c <__malloc_unlock>
 8004a54:	e794      	b.n	8004980 <_malloc_r+0x20>
 8004a56:	6005      	str	r5, [r0, #0]
 8004a58:	e7d6      	b.n	8004a08 <_malloc_r+0xa8>
 8004a5a:	bf00      	nop
 8004a5c:	200002b8 	.word	0x200002b8

08004a60 <__malloc_lock>:
 8004a60:	4801      	ldr	r0, [pc, #4]	@ (8004a68 <__malloc_lock+0x8>)
 8004a62:	f7ff bf11 	b.w	8004888 <__retarget_lock_acquire_recursive>
 8004a66:	bf00      	nop
 8004a68:	200002b0 	.word	0x200002b0

08004a6c <__malloc_unlock>:
 8004a6c:	4801      	ldr	r0, [pc, #4]	@ (8004a74 <__malloc_unlock+0x8>)
 8004a6e:	f7ff bf0c 	b.w	800488a <__retarget_lock_release_recursive>
 8004a72:	bf00      	nop
 8004a74:	200002b0 	.word	0x200002b0

08004a78 <__ssputs_r>:
 8004a78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a7c:	461f      	mov	r7, r3
 8004a7e:	688e      	ldr	r6, [r1, #8]
 8004a80:	4682      	mov	sl, r0
 8004a82:	42be      	cmp	r6, r7
 8004a84:	460c      	mov	r4, r1
 8004a86:	4690      	mov	r8, r2
 8004a88:	680b      	ldr	r3, [r1, #0]
 8004a8a:	d82d      	bhi.n	8004ae8 <__ssputs_r+0x70>
 8004a8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a90:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004a94:	d026      	beq.n	8004ae4 <__ssputs_r+0x6c>
 8004a96:	6965      	ldr	r5, [r4, #20]
 8004a98:	6909      	ldr	r1, [r1, #16]
 8004a9a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a9e:	eba3 0901 	sub.w	r9, r3, r1
 8004aa2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004aa6:	1c7b      	adds	r3, r7, #1
 8004aa8:	444b      	add	r3, r9
 8004aaa:	106d      	asrs	r5, r5, #1
 8004aac:	429d      	cmp	r5, r3
 8004aae:	bf38      	it	cc
 8004ab0:	461d      	movcc	r5, r3
 8004ab2:	0553      	lsls	r3, r2, #21
 8004ab4:	d527      	bpl.n	8004b06 <__ssputs_r+0x8e>
 8004ab6:	4629      	mov	r1, r5
 8004ab8:	f7ff ff52 	bl	8004960 <_malloc_r>
 8004abc:	4606      	mov	r6, r0
 8004abe:	b360      	cbz	r0, 8004b1a <__ssputs_r+0xa2>
 8004ac0:	464a      	mov	r2, r9
 8004ac2:	6921      	ldr	r1, [r4, #16]
 8004ac4:	f000 faf8 	bl	80050b8 <memcpy>
 8004ac8:	89a3      	ldrh	r3, [r4, #12]
 8004aca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004ace:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ad2:	81a3      	strh	r3, [r4, #12]
 8004ad4:	6126      	str	r6, [r4, #16]
 8004ad6:	444e      	add	r6, r9
 8004ad8:	6026      	str	r6, [r4, #0]
 8004ada:	463e      	mov	r6, r7
 8004adc:	6165      	str	r5, [r4, #20]
 8004ade:	eba5 0509 	sub.w	r5, r5, r9
 8004ae2:	60a5      	str	r5, [r4, #8]
 8004ae4:	42be      	cmp	r6, r7
 8004ae6:	d900      	bls.n	8004aea <__ssputs_r+0x72>
 8004ae8:	463e      	mov	r6, r7
 8004aea:	4632      	mov	r2, r6
 8004aec:	4641      	mov	r1, r8
 8004aee:	6820      	ldr	r0, [r4, #0]
 8004af0:	f000 faaa 	bl	8005048 <memmove>
 8004af4:	2000      	movs	r0, #0
 8004af6:	68a3      	ldr	r3, [r4, #8]
 8004af8:	1b9b      	subs	r3, r3, r6
 8004afa:	60a3      	str	r3, [r4, #8]
 8004afc:	6823      	ldr	r3, [r4, #0]
 8004afe:	4433      	add	r3, r6
 8004b00:	6023      	str	r3, [r4, #0]
 8004b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b06:	462a      	mov	r2, r5
 8004b08:	f000 fae4 	bl	80050d4 <_realloc_r>
 8004b0c:	4606      	mov	r6, r0
 8004b0e:	2800      	cmp	r0, #0
 8004b10:	d1e0      	bne.n	8004ad4 <__ssputs_r+0x5c>
 8004b12:	4650      	mov	r0, sl
 8004b14:	6921      	ldr	r1, [r4, #16]
 8004b16:	f7ff feb9 	bl	800488c <_free_r>
 8004b1a:	230c      	movs	r3, #12
 8004b1c:	f8ca 3000 	str.w	r3, [sl]
 8004b20:	89a3      	ldrh	r3, [r4, #12]
 8004b22:	f04f 30ff 	mov.w	r0, #4294967295
 8004b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b2a:	81a3      	strh	r3, [r4, #12]
 8004b2c:	e7e9      	b.n	8004b02 <__ssputs_r+0x8a>
	...

08004b30 <_svfiprintf_r>:
 8004b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b34:	4698      	mov	r8, r3
 8004b36:	898b      	ldrh	r3, [r1, #12]
 8004b38:	4607      	mov	r7, r0
 8004b3a:	061b      	lsls	r3, r3, #24
 8004b3c:	460d      	mov	r5, r1
 8004b3e:	4614      	mov	r4, r2
 8004b40:	b09d      	sub	sp, #116	@ 0x74
 8004b42:	d510      	bpl.n	8004b66 <_svfiprintf_r+0x36>
 8004b44:	690b      	ldr	r3, [r1, #16]
 8004b46:	b973      	cbnz	r3, 8004b66 <_svfiprintf_r+0x36>
 8004b48:	2140      	movs	r1, #64	@ 0x40
 8004b4a:	f7ff ff09 	bl	8004960 <_malloc_r>
 8004b4e:	6028      	str	r0, [r5, #0]
 8004b50:	6128      	str	r0, [r5, #16]
 8004b52:	b930      	cbnz	r0, 8004b62 <_svfiprintf_r+0x32>
 8004b54:	230c      	movs	r3, #12
 8004b56:	603b      	str	r3, [r7, #0]
 8004b58:	f04f 30ff 	mov.w	r0, #4294967295
 8004b5c:	b01d      	add	sp, #116	@ 0x74
 8004b5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b62:	2340      	movs	r3, #64	@ 0x40
 8004b64:	616b      	str	r3, [r5, #20]
 8004b66:	2300      	movs	r3, #0
 8004b68:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b6a:	2320      	movs	r3, #32
 8004b6c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004b70:	2330      	movs	r3, #48	@ 0x30
 8004b72:	f04f 0901 	mov.w	r9, #1
 8004b76:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b7a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004d14 <_svfiprintf_r+0x1e4>
 8004b7e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004b82:	4623      	mov	r3, r4
 8004b84:	469a      	mov	sl, r3
 8004b86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b8a:	b10a      	cbz	r2, 8004b90 <_svfiprintf_r+0x60>
 8004b8c:	2a25      	cmp	r2, #37	@ 0x25
 8004b8e:	d1f9      	bne.n	8004b84 <_svfiprintf_r+0x54>
 8004b90:	ebba 0b04 	subs.w	fp, sl, r4
 8004b94:	d00b      	beq.n	8004bae <_svfiprintf_r+0x7e>
 8004b96:	465b      	mov	r3, fp
 8004b98:	4622      	mov	r2, r4
 8004b9a:	4629      	mov	r1, r5
 8004b9c:	4638      	mov	r0, r7
 8004b9e:	f7ff ff6b 	bl	8004a78 <__ssputs_r>
 8004ba2:	3001      	adds	r0, #1
 8004ba4:	f000 80a7 	beq.w	8004cf6 <_svfiprintf_r+0x1c6>
 8004ba8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004baa:	445a      	add	r2, fp
 8004bac:	9209      	str	r2, [sp, #36]	@ 0x24
 8004bae:	f89a 3000 	ldrb.w	r3, [sl]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	f000 809f 	beq.w	8004cf6 <_svfiprintf_r+0x1c6>
 8004bb8:	2300      	movs	r3, #0
 8004bba:	f04f 32ff 	mov.w	r2, #4294967295
 8004bbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bc2:	f10a 0a01 	add.w	sl, sl, #1
 8004bc6:	9304      	str	r3, [sp, #16]
 8004bc8:	9307      	str	r3, [sp, #28]
 8004bca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004bce:	931a      	str	r3, [sp, #104]	@ 0x68
 8004bd0:	4654      	mov	r4, sl
 8004bd2:	2205      	movs	r2, #5
 8004bd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bd8:	484e      	ldr	r0, [pc, #312]	@ (8004d14 <_svfiprintf_r+0x1e4>)
 8004bda:	f000 fa5f 	bl	800509c <memchr>
 8004bde:	9a04      	ldr	r2, [sp, #16]
 8004be0:	b9d8      	cbnz	r0, 8004c1a <_svfiprintf_r+0xea>
 8004be2:	06d0      	lsls	r0, r2, #27
 8004be4:	bf44      	itt	mi
 8004be6:	2320      	movmi	r3, #32
 8004be8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004bec:	0711      	lsls	r1, r2, #28
 8004bee:	bf44      	itt	mi
 8004bf0:	232b      	movmi	r3, #43	@ 0x2b
 8004bf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004bf6:	f89a 3000 	ldrb.w	r3, [sl]
 8004bfa:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bfc:	d015      	beq.n	8004c2a <_svfiprintf_r+0xfa>
 8004bfe:	4654      	mov	r4, sl
 8004c00:	2000      	movs	r0, #0
 8004c02:	f04f 0c0a 	mov.w	ip, #10
 8004c06:	9a07      	ldr	r2, [sp, #28]
 8004c08:	4621      	mov	r1, r4
 8004c0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c0e:	3b30      	subs	r3, #48	@ 0x30
 8004c10:	2b09      	cmp	r3, #9
 8004c12:	d94b      	bls.n	8004cac <_svfiprintf_r+0x17c>
 8004c14:	b1b0      	cbz	r0, 8004c44 <_svfiprintf_r+0x114>
 8004c16:	9207      	str	r2, [sp, #28]
 8004c18:	e014      	b.n	8004c44 <_svfiprintf_r+0x114>
 8004c1a:	eba0 0308 	sub.w	r3, r0, r8
 8004c1e:	fa09 f303 	lsl.w	r3, r9, r3
 8004c22:	4313      	orrs	r3, r2
 8004c24:	46a2      	mov	sl, r4
 8004c26:	9304      	str	r3, [sp, #16]
 8004c28:	e7d2      	b.n	8004bd0 <_svfiprintf_r+0xa0>
 8004c2a:	9b03      	ldr	r3, [sp, #12]
 8004c2c:	1d19      	adds	r1, r3, #4
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	9103      	str	r1, [sp, #12]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	bfbb      	ittet	lt
 8004c36:	425b      	neglt	r3, r3
 8004c38:	f042 0202 	orrlt.w	r2, r2, #2
 8004c3c:	9307      	strge	r3, [sp, #28]
 8004c3e:	9307      	strlt	r3, [sp, #28]
 8004c40:	bfb8      	it	lt
 8004c42:	9204      	strlt	r2, [sp, #16]
 8004c44:	7823      	ldrb	r3, [r4, #0]
 8004c46:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c48:	d10a      	bne.n	8004c60 <_svfiprintf_r+0x130>
 8004c4a:	7863      	ldrb	r3, [r4, #1]
 8004c4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c4e:	d132      	bne.n	8004cb6 <_svfiprintf_r+0x186>
 8004c50:	9b03      	ldr	r3, [sp, #12]
 8004c52:	3402      	adds	r4, #2
 8004c54:	1d1a      	adds	r2, r3, #4
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	9203      	str	r2, [sp, #12]
 8004c5a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004c5e:	9305      	str	r3, [sp, #20]
 8004c60:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004d18 <_svfiprintf_r+0x1e8>
 8004c64:	2203      	movs	r2, #3
 8004c66:	4650      	mov	r0, sl
 8004c68:	7821      	ldrb	r1, [r4, #0]
 8004c6a:	f000 fa17 	bl	800509c <memchr>
 8004c6e:	b138      	cbz	r0, 8004c80 <_svfiprintf_r+0x150>
 8004c70:	2240      	movs	r2, #64	@ 0x40
 8004c72:	9b04      	ldr	r3, [sp, #16]
 8004c74:	eba0 000a 	sub.w	r0, r0, sl
 8004c78:	4082      	lsls	r2, r0
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	3401      	adds	r4, #1
 8004c7e:	9304      	str	r3, [sp, #16]
 8004c80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c84:	2206      	movs	r2, #6
 8004c86:	4825      	ldr	r0, [pc, #148]	@ (8004d1c <_svfiprintf_r+0x1ec>)
 8004c88:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004c8c:	f000 fa06 	bl	800509c <memchr>
 8004c90:	2800      	cmp	r0, #0
 8004c92:	d036      	beq.n	8004d02 <_svfiprintf_r+0x1d2>
 8004c94:	4b22      	ldr	r3, [pc, #136]	@ (8004d20 <_svfiprintf_r+0x1f0>)
 8004c96:	bb1b      	cbnz	r3, 8004ce0 <_svfiprintf_r+0x1b0>
 8004c98:	9b03      	ldr	r3, [sp, #12]
 8004c9a:	3307      	adds	r3, #7
 8004c9c:	f023 0307 	bic.w	r3, r3, #7
 8004ca0:	3308      	adds	r3, #8
 8004ca2:	9303      	str	r3, [sp, #12]
 8004ca4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ca6:	4433      	add	r3, r6
 8004ca8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004caa:	e76a      	b.n	8004b82 <_svfiprintf_r+0x52>
 8004cac:	460c      	mov	r4, r1
 8004cae:	2001      	movs	r0, #1
 8004cb0:	fb0c 3202 	mla	r2, ip, r2, r3
 8004cb4:	e7a8      	b.n	8004c08 <_svfiprintf_r+0xd8>
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	f04f 0c0a 	mov.w	ip, #10
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	3401      	adds	r4, #1
 8004cc0:	9305      	str	r3, [sp, #20]
 8004cc2:	4620      	mov	r0, r4
 8004cc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cc8:	3a30      	subs	r2, #48	@ 0x30
 8004cca:	2a09      	cmp	r2, #9
 8004ccc:	d903      	bls.n	8004cd6 <_svfiprintf_r+0x1a6>
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d0c6      	beq.n	8004c60 <_svfiprintf_r+0x130>
 8004cd2:	9105      	str	r1, [sp, #20]
 8004cd4:	e7c4      	b.n	8004c60 <_svfiprintf_r+0x130>
 8004cd6:	4604      	mov	r4, r0
 8004cd8:	2301      	movs	r3, #1
 8004cda:	fb0c 2101 	mla	r1, ip, r1, r2
 8004cde:	e7f0      	b.n	8004cc2 <_svfiprintf_r+0x192>
 8004ce0:	ab03      	add	r3, sp, #12
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	462a      	mov	r2, r5
 8004ce6:	4638      	mov	r0, r7
 8004ce8:	4b0e      	ldr	r3, [pc, #56]	@ (8004d24 <_svfiprintf_r+0x1f4>)
 8004cea:	a904      	add	r1, sp, #16
 8004cec:	f3af 8000 	nop.w
 8004cf0:	1c42      	adds	r2, r0, #1
 8004cf2:	4606      	mov	r6, r0
 8004cf4:	d1d6      	bne.n	8004ca4 <_svfiprintf_r+0x174>
 8004cf6:	89ab      	ldrh	r3, [r5, #12]
 8004cf8:	065b      	lsls	r3, r3, #25
 8004cfa:	f53f af2d 	bmi.w	8004b58 <_svfiprintf_r+0x28>
 8004cfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d00:	e72c      	b.n	8004b5c <_svfiprintf_r+0x2c>
 8004d02:	ab03      	add	r3, sp, #12
 8004d04:	9300      	str	r3, [sp, #0]
 8004d06:	462a      	mov	r2, r5
 8004d08:	4638      	mov	r0, r7
 8004d0a:	4b06      	ldr	r3, [pc, #24]	@ (8004d24 <_svfiprintf_r+0x1f4>)
 8004d0c:	a904      	add	r1, sp, #16
 8004d0e:	f000 f87d 	bl	8004e0c <_printf_i>
 8004d12:	e7ed      	b.n	8004cf0 <_svfiprintf_r+0x1c0>
 8004d14:	080052c2 	.word	0x080052c2
 8004d18:	080052c8 	.word	0x080052c8
 8004d1c:	080052cc 	.word	0x080052cc
 8004d20:	00000000 	.word	0x00000000
 8004d24:	08004a79 	.word	0x08004a79

08004d28 <_printf_common>:
 8004d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d2c:	4616      	mov	r6, r2
 8004d2e:	4698      	mov	r8, r3
 8004d30:	688a      	ldr	r2, [r1, #8]
 8004d32:	690b      	ldr	r3, [r1, #16]
 8004d34:	4607      	mov	r7, r0
 8004d36:	4293      	cmp	r3, r2
 8004d38:	bfb8      	it	lt
 8004d3a:	4613      	movlt	r3, r2
 8004d3c:	6033      	str	r3, [r6, #0]
 8004d3e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d42:	460c      	mov	r4, r1
 8004d44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d48:	b10a      	cbz	r2, 8004d4e <_printf_common+0x26>
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	6033      	str	r3, [r6, #0]
 8004d4e:	6823      	ldr	r3, [r4, #0]
 8004d50:	0699      	lsls	r1, r3, #26
 8004d52:	bf42      	ittt	mi
 8004d54:	6833      	ldrmi	r3, [r6, #0]
 8004d56:	3302      	addmi	r3, #2
 8004d58:	6033      	strmi	r3, [r6, #0]
 8004d5a:	6825      	ldr	r5, [r4, #0]
 8004d5c:	f015 0506 	ands.w	r5, r5, #6
 8004d60:	d106      	bne.n	8004d70 <_printf_common+0x48>
 8004d62:	f104 0a19 	add.w	sl, r4, #25
 8004d66:	68e3      	ldr	r3, [r4, #12]
 8004d68:	6832      	ldr	r2, [r6, #0]
 8004d6a:	1a9b      	subs	r3, r3, r2
 8004d6c:	42ab      	cmp	r3, r5
 8004d6e:	dc2b      	bgt.n	8004dc8 <_printf_common+0xa0>
 8004d70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004d74:	6822      	ldr	r2, [r4, #0]
 8004d76:	3b00      	subs	r3, #0
 8004d78:	bf18      	it	ne
 8004d7a:	2301      	movne	r3, #1
 8004d7c:	0692      	lsls	r2, r2, #26
 8004d7e:	d430      	bmi.n	8004de2 <_printf_common+0xba>
 8004d80:	4641      	mov	r1, r8
 8004d82:	4638      	mov	r0, r7
 8004d84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004d88:	47c8      	blx	r9
 8004d8a:	3001      	adds	r0, #1
 8004d8c:	d023      	beq.n	8004dd6 <_printf_common+0xae>
 8004d8e:	6823      	ldr	r3, [r4, #0]
 8004d90:	6922      	ldr	r2, [r4, #16]
 8004d92:	f003 0306 	and.w	r3, r3, #6
 8004d96:	2b04      	cmp	r3, #4
 8004d98:	bf14      	ite	ne
 8004d9a:	2500      	movne	r5, #0
 8004d9c:	6833      	ldreq	r3, [r6, #0]
 8004d9e:	f04f 0600 	mov.w	r6, #0
 8004da2:	bf08      	it	eq
 8004da4:	68e5      	ldreq	r5, [r4, #12]
 8004da6:	f104 041a 	add.w	r4, r4, #26
 8004daa:	bf08      	it	eq
 8004dac:	1aed      	subeq	r5, r5, r3
 8004dae:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004db2:	bf08      	it	eq
 8004db4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004db8:	4293      	cmp	r3, r2
 8004dba:	bfc4      	itt	gt
 8004dbc:	1a9b      	subgt	r3, r3, r2
 8004dbe:	18ed      	addgt	r5, r5, r3
 8004dc0:	42b5      	cmp	r5, r6
 8004dc2:	d11a      	bne.n	8004dfa <_printf_common+0xd2>
 8004dc4:	2000      	movs	r0, #0
 8004dc6:	e008      	b.n	8004dda <_printf_common+0xb2>
 8004dc8:	2301      	movs	r3, #1
 8004dca:	4652      	mov	r2, sl
 8004dcc:	4641      	mov	r1, r8
 8004dce:	4638      	mov	r0, r7
 8004dd0:	47c8      	blx	r9
 8004dd2:	3001      	adds	r0, #1
 8004dd4:	d103      	bne.n	8004dde <_printf_common+0xb6>
 8004dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8004dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dde:	3501      	adds	r5, #1
 8004de0:	e7c1      	b.n	8004d66 <_printf_common+0x3e>
 8004de2:	2030      	movs	r0, #48	@ 0x30
 8004de4:	18e1      	adds	r1, r4, r3
 8004de6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004dea:	1c5a      	adds	r2, r3, #1
 8004dec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004df0:	4422      	add	r2, r4
 8004df2:	3302      	adds	r3, #2
 8004df4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004df8:	e7c2      	b.n	8004d80 <_printf_common+0x58>
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	4622      	mov	r2, r4
 8004dfe:	4641      	mov	r1, r8
 8004e00:	4638      	mov	r0, r7
 8004e02:	47c8      	blx	r9
 8004e04:	3001      	adds	r0, #1
 8004e06:	d0e6      	beq.n	8004dd6 <_printf_common+0xae>
 8004e08:	3601      	adds	r6, #1
 8004e0a:	e7d9      	b.n	8004dc0 <_printf_common+0x98>

08004e0c <_printf_i>:
 8004e0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e10:	7e0f      	ldrb	r7, [r1, #24]
 8004e12:	4691      	mov	r9, r2
 8004e14:	2f78      	cmp	r7, #120	@ 0x78
 8004e16:	4680      	mov	r8, r0
 8004e18:	460c      	mov	r4, r1
 8004e1a:	469a      	mov	sl, r3
 8004e1c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e22:	d807      	bhi.n	8004e34 <_printf_i+0x28>
 8004e24:	2f62      	cmp	r7, #98	@ 0x62
 8004e26:	d80a      	bhi.n	8004e3e <_printf_i+0x32>
 8004e28:	2f00      	cmp	r7, #0
 8004e2a:	f000 80d1 	beq.w	8004fd0 <_printf_i+0x1c4>
 8004e2e:	2f58      	cmp	r7, #88	@ 0x58
 8004e30:	f000 80b8 	beq.w	8004fa4 <_printf_i+0x198>
 8004e34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e3c:	e03a      	b.n	8004eb4 <_printf_i+0xa8>
 8004e3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e42:	2b15      	cmp	r3, #21
 8004e44:	d8f6      	bhi.n	8004e34 <_printf_i+0x28>
 8004e46:	a101      	add	r1, pc, #4	@ (adr r1, 8004e4c <_printf_i+0x40>)
 8004e48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e4c:	08004ea5 	.word	0x08004ea5
 8004e50:	08004eb9 	.word	0x08004eb9
 8004e54:	08004e35 	.word	0x08004e35
 8004e58:	08004e35 	.word	0x08004e35
 8004e5c:	08004e35 	.word	0x08004e35
 8004e60:	08004e35 	.word	0x08004e35
 8004e64:	08004eb9 	.word	0x08004eb9
 8004e68:	08004e35 	.word	0x08004e35
 8004e6c:	08004e35 	.word	0x08004e35
 8004e70:	08004e35 	.word	0x08004e35
 8004e74:	08004e35 	.word	0x08004e35
 8004e78:	08004fb7 	.word	0x08004fb7
 8004e7c:	08004ee3 	.word	0x08004ee3
 8004e80:	08004f71 	.word	0x08004f71
 8004e84:	08004e35 	.word	0x08004e35
 8004e88:	08004e35 	.word	0x08004e35
 8004e8c:	08004fd9 	.word	0x08004fd9
 8004e90:	08004e35 	.word	0x08004e35
 8004e94:	08004ee3 	.word	0x08004ee3
 8004e98:	08004e35 	.word	0x08004e35
 8004e9c:	08004e35 	.word	0x08004e35
 8004ea0:	08004f79 	.word	0x08004f79
 8004ea4:	6833      	ldr	r3, [r6, #0]
 8004ea6:	1d1a      	adds	r2, r3, #4
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	6032      	str	r2, [r6, #0]
 8004eac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004eb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e09c      	b.n	8004ff2 <_printf_i+0x1e6>
 8004eb8:	6833      	ldr	r3, [r6, #0]
 8004eba:	6820      	ldr	r0, [r4, #0]
 8004ebc:	1d19      	adds	r1, r3, #4
 8004ebe:	6031      	str	r1, [r6, #0]
 8004ec0:	0606      	lsls	r6, r0, #24
 8004ec2:	d501      	bpl.n	8004ec8 <_printf_i+0xbc>
 8004ec4:	681d      	ldr	r5, [r3, #0]
 8004ec6:	e003      	b.n	8004ed0 <_printf_i+0xc4>
 8004ec8:	0645      	lsls	r5, r0, #25
 8004eca:	d5fb      	bpl.n	8004ec4 <_printf_i+0xb8>
 8004ecc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ed0:	2d00      	cmp	r5, #0
 8004ed2:	da03      	bge.n	8004edc <_printf_i+0xd0>
 8004ed4:	232d      	movs	r3, #45	@ 0x2d
 8004ed6:	426d      	negs	r5, r5
 8004ed8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004edc:	230a      	movs	r3, #10
 8004ede:	4858      	ldr	r0, [pc, #352]	@ (8005040 <_printf_i+0x234>)
 8004ee0:	e011      	b.n	8004f06 <_printf_i+0xfa>
 8004ee2:	6821      	ldr	r1, [r4, #0]
 8004ee4:	6833      	ldr	r3, [r6, #0]
 8004ee6:	0608      	lsls	r0, r1, #24
 8004ee8:	f853 5b04 	ldr.w	r5, [r3], #4
 8004eec:	d402      	bmi.n	8004ef4 <_printf_i+0xe8>
 8004eee:	0649      	lsls	r1, r1, #25
 8004ef0:	bf48      	it	mi
 8004ef2:	b2ad      	uxthmi	r5, r5
 8004ef4:	2f6f      	cmp	r7, #111	@ 0x6f
 8004ef6:	6033      	str	r3, [r6, #0]
 8004ef8:	bf14      	ite	ne
 8004efa:	230a      	movne	r3, #10
 8004efc:	2308      	moveq	r3, #8
 8004efe:	4850      	ldr	r0, [pc, #320]	@ (8005040 <_printf_i+0x234>)
 8004f00:	2100      	movs	r1, #0
 8004f02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004f06:	6866      	ldr	r6, [r4, #4]
 8004f08:	2e00      	cmp	r6, #0
 8004f0a:	60a6      	str	r6, [r4, #8]
 8004f0c:	db05      	blt.n	8004f1a <_printf_i+0x10e>
 8004f0e:	6821      	ldr	r1, [r4, #0]
 8004f10:	432e      	orrs	r6, r5
 8004f12:	f021 0104 	bic.w	r1, r1, #4
 8004f16:	6021      	str	r1, [r4, #0]
 8004f18:	d04b      	beq.n	8004fb2 <_printf_i+0x1a6>
 8004f1a:	4616      	mov	r6, r2
 8004f1c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f20:	fb03 5711 	mls	r7, r3, r1, r5
 8004f24:	5dc7      	ldrb	r7, [r0, r7]
 8004f26:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f2a:	462f      	mov	r7, r5
 8004f2c:	42bb      	cmp	r3, r7
 8004f2e:	460d      	mov	r5, r1
 8004f30:	d9f4      	bls.n	8004f1c <_printf_i+0x110>
 8004f32:	2b08      	cmp	r3, #8
 8004f34:	d10b      	bne.n	8004f4e <_printf_i+0x142>
 8004f36:	6823      	ldr	r3, [r4, #0]
 8004f38:	07df      	lsls	r7, r3, #31
 8004f3a:	d508      	bpl.n	8004f4e <_printf_i+0x142>
 8004f3c:	6923      	ldr	r3, [r4, #16]
 8004f3e:	6861      	ldr	r1, [r4, #4]
 8004f40:	4299      	cmp	r1, r3
 8004f42:	bfde      	ittt	le
 8004f44:	2330      	movle	r3, #48	@ 0x30
 8004f46:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f4a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f4e:	1b92      	subs	r2, r2, r6
 8004f50:	6122      	str	r2, [r4, #16]
 8004f52:	464b      	mov	r3, r9
 8004f54:	4621      	mov	r1, r4
 8004f56:	4640      	mov	r0, r8
 8004f58:	f8cd a000 	str.w	sl, [sp]
 8004f5c:	aa03      	add	r2, sp, #12
 8004f5e:	f7ff fee3 	bl	8004d28 <_printf_common>
 8004f62:	3001      	adds	r0, #1
 8004f64:	d14a      	bne.n	8004ffc <_printf_i+0x1f0>
 8004f66:	f04f 30ff 	mov.w	r0, #4294967295
 8004f6a:	b004      	add	sp, #16
 8004f6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f70:	6823      	ldr	r3, [r4, #0]
 8004f72:	f043 0320 	orr.w	r3, r3, #32
 8004f76:	6023      	str	r3, [r4, #0]
 8004f78:	2778      	movs	r7, #120	@ 0x78
 8004f7a:	4832      	ldr	r0, [pc, #200]	@ (8005044 <_printf_i+0x238>)
 8004f7c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004f80:	6823      	ldr	r3, [r4, #0]
 8004f82:	6831      	ldr	r1, [r6, #0]
 8004f84:	061f      	lsls	r7, r3, #24
 8004f86:	f851 5b04 	ldr.w	r5, [r1], #4
 8004f8a:	d402      	bmi.n	8004f92 <_printf_i+0x186>
 8004f8c:	065f      	lsls	r7, r3, #25
 8004f8e:	bf48      	it	mi
 8004f90:	b2ad      	uxthmi	r5, r5
 8004f92:	6031      	str	r1, [r6, #0]
 8004f94:	07d9      	lsls	r1, r3, #31
 8004f96:	bf44      	itt	mi
 8004f98:	f043 0320 	orrmi.w	r3, r3, #32
 8004f9c:	6023      	strmi	r3, [r4, #0]
 8004f9e:	b11d      	cbz	r5, 8004fa8 <_printf_i+0x19c>
 8004fa0:	2310      	movs	r3, #16
 8004fa2:	e7ad      	b.n	8004f00 <_printf_i+0xf4>
 8004fa4:	4826      	ldr	r0, [pc, #152]	@ (8005040 <_printf_i+0x234>)
 8004fa6:	e7e9      	b.n	8004f7c <_printf_i+0x170>
 8004fa8:	6823      	ldr	r3, [r4, #0]
 8004faa:	f023 0320 	bic.w	r3, r3, #32
 8004fae:	6023      	str	r3, [r4, #0]
 8004fb0:	e7f6      	b.n	8004fa0 <_printf_i+0x194>
 8004fb2:	4616      	mov	r6, r2
 8004fb4:	e7bd      	b.n	8004f32 <_printf_i+0x126>
 8004fb6:	6833      	ldr	r3, [r6, #0]
 8004fb8:	6825      	ldr	r5, [r4, #0]
 8004fba:	1d18      	adds	r0, r3, #4
 8004fbc:	6961      	ldr	r1, [r4, #20]
 8004fbe:	6030      	str	r0, [r6, #0]
 8004fc0:	062e      	lsls	r6, r5, #24
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	d501      	bpl.n	8004fca <_printf_i+0x1be>
 8004fc6:	6019      	str	r1, [r3, #0]
 8004fc8:	e002      	b.n	8004fd0 <_printf_i+0x1c4>
 8004fca:	0668      	lsls	r0, r5, #25
 8004fcc:	d5fb      	bpl.n	8004fc6 <_printf_i+0x1ba>
 8004fce:	8019      	strh	r1, [r3, #0]
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	4616      	mov	r6, r2
 8004fd4:	6123      	str	r3, [r4, #16]
 8004fd6:	e7bc      	b.n	8004f52 <_printf_i+0x146>
 8004fd8:	6833      	ldr	r3, [r6, #0]
 8004fda:	2100      	movs	r1, #0
 8004fdc:	1d1a      	adds	r2, r3, #4
 8004fde:	6032      	str	r2, [r6, #0]
 8004fe0:	681e      	ldr	r6, [r3, #0]
 8004fe2:	6862      	ldr	r2, [r4, #4]
 8004fe4:	4630      	mov	r0, r6
 8004fe6:	f000 f859 	bl	800509c <memchr>
 8004fea:	b108      	cbz	r0, 8004ff0 <_printf_i+0x1e4>
 8004fec:	1b80      	subs	r0, r0, r6
 8004fee:	6060      	str	r0, [r4, #4]
 8004ff0:	6863      	ldr	r3, [r4, #4]
 8004ff2:	6123      	str	r3, [r4, #16]
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ffa:	e7aa      	b.n	8004f52 <_printf_i+0x146>
 8004ffc:	4632      	mov	r2, r6
 8004ffe:	4649      	mov	r1, r9
 8005000:	4640      	mov	r0, r8
 8005002:	6923      	ldr	r3, [r4, #16]
 8005004:	47d0      	blx	sl
 8005006:	3001      	adds	r0, #1
 8005008:	d0ad      	beq.n	8004f66 <_printf_i+0x15a>
 800500a:	6823      	ldr	r3, [r4, #0]
 800500c:	079b      	lsls	r3, r3, #30
 800500e:	d413      	bmi.n	8005038 <_printf_i+0x22c>
 8005010:	68e0      	ldr	r0, [r4, #12]
 8005012:	9b03      	ldr	r3, [sp, #12]
 8005014:	4298      	cmp	r0, r3
 8005016:	bfb8      	it	lt
 8005018:	4618      	movlt	r0, r3
 800501a:	e7a6      	b.n	8004f6a <_printf_i+0x15e>
 800501c:	2301      	movs	r3, #1
 800501e:	4632      	mov	r2, r6
 8005020:	4649      	mov	r1, r9
 8005022:	4640      	mov	r0, r8
 8005024:	47d0      	blx	sl
 8005026:	3001      	adds	r0, #1
 8005028:	d09d      	beq.n	8004f66 <_printf_i+0x15a>
 800502a:	3501      	adds	r5, #1
 800502c:	68e3      	ldr	r3, [r4, #12]
 800502e:	9903      	ldr	r1, [sp, #12]
 8005030:	1a5b      	subs	r3, r3, r1
 8005032:	42ab      	cmp	r3, r5
 8005034:	dcf2      	bgt.n	800501c <_printf_i+0x210>
 8005036:	e7eb      	b.n	8005010 <_printf_i+0x204>
 8005038:	2500      	movs	r5, #0
 800503a:	f104 0619 	add.w	r6, r4, #25
 800503e:	e7f5      	b.n	800502c <_printf_i+0x220>
 8005040:	080052d3 	.word	0x080052d3
 8005044:	080052e4 	.word	0x080052e4

08005048 <memmove>:
 8005048:	4288      	cmp	r0, r1
 800504a:	b510      	push	{r4, lr}
 800504c:	eb01 0402 	add.w	r4, r1, r2
 8005050:	d902      	bls.n	8005058 <memmove+0x10>
 8005052:	4284      	cmp	r4, r0
 8005054:	4623      	mov	r3, r4
 8005056:	d807      	bhi.n	8005068 <memmove+0x20>
 8005058:	1e43      	subs	r3, r0, #1
 800505a:	42a1      	cmp	r1, r4
 800505c:	d008      	beq.n	8005070 <memmove+0x28>
 800505e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005062:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005066:	e7f8      	b.n	800505a <memmove+0x12>
 8005068:	4601      	mov	r1, r0
 800506a:	4402      	add	r2, r0
 800506c:	428a      	cmp	r2, r1
 800506e:	d100      	bne.n	8005072 <memmove+0x2a>
 8005070:	bd10      	pop	{r4, pc}
 8005072:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005076:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800507a:	e7f7      	b.n	800506c <memmove+0x24>

0800507c <_sbrk_r>:
 800507c:	b538      	push	{r3, r4, r5, lr}
 800507e:	2300      	movs	r3, #0
 8005080:	4d05      	ldr	r5, [pc, #20]	@ (8005098 <_sbrk_r+0x1c>)
 8005082:	4604      	mov	r4, r0
 8005084:	4608      	mov	r0, r1
 8005086:	602b      	str	r3, [r5, #0]
 8005088:	f7fd f9b0 	bl	80023ec <_sbrk>
 800508c:	1c43      	adds	r3, r0, #1
 800508e:	d102      	bne.n	8005096 <_sbrk_r+0x1a>
 8005090:	682b      	ldr	r3, [r5, #0]
 8005092:	b103      	cbz	r3, 8005096 <_sbrk_r+0x1a>
 8005094:	6023      	str	r3, [r4, #0]
 8005096:	bd38      	pop	{r3, r4, r5, pc}
 8005098:	200002ac 	.word	0x200002ac

0800509c <memchr>:
 800509c:	4603      	mov	r3, r0
 800509e:	b510      	push	{r4, lr}
 80050a0:	b2c9      	uxtb	r1, r1
 80050a2:	4402      	add	r2, r0
 80050a4:	4293      	cmp	r3, r2
 80050a6:	4618      	mov	r0, r3
 80050a8:	d101      	bne.n	80050ae <memchr+0x12>
 80050aa:	2000      	movs	r0, #0
 80050ac:	e003      	b.n	80050b6 <memchr+0x1a>
 80050ae:	7804      	ldrb	r4, [r0, #0]
 80050b0:	3301      	adds	r3, #1
 80050b2:	428c      	cmp	r4, r1
 80050b4:	d1f6      	bne.n	80050a4 <memchr+0x8>
 80050b6:	bd10      	pop	{r4, pc}

080050b8 <memcpy>:
 80050b8:	440a      	add	r2, r1
 80050ba:	4291      	cmp	r1, r2
 80050bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80050c0:	d100      	bne.n	80050c4 <memcpy+0xc>
 80050c2:	4770      	bx	lr
 80050c4:	b510      	push	{r4, lr}
 80050c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050ca:	4291      	cmp	r1, r2
 80050cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050d0:	d1f9      	bne.n	80050c6 <memcpy+0xe>
 80050d2:	bd10      	pop	{r4, pc}

080050d4 <_realloc_r>:
 80050d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050d8:	4607      	mov	r7, r0
 80050da:	4614      	mov	r4, r2
 80050dc:	460d      	mov	r5, r1
 80050de:	b921      	cbnz	r1, 80050ea <_realloc_r+0x16>
 80050e0:	4611      	mov	r1, r2
 80050e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80050e6:	f7ff bc3b 	b.w	8004960 <_malloc_r>
 80050ea:	b92a      	cbnz	r2, 80050f8 <_realloc_r+0x24>
 80050ec:	f7ff fbce 	bl	800488c <_free_r>
 80050f0:	4625      	mov	r5, r4
 80050f2:	4628      	mov	r0, r5
 80050f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050f8:	f000 f81a 	bl	8005130 <_malloc_usable_size_r>
 80050fc:	4284      	cmp	r4, r0
 80050fe:	4606      	mov	r6, r0
 8005100:	d802      	bhi.n	8005108 <_realloc_r+0x34>
 8005102:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005106:	d8f4      	bhi.n	80050f2 <_realloc_r+0x1e>
 8005108:	4621      	mov	r1, r4
 800510a:	4638      	mov	r0, r7
 800510c:	f7ff fc28 	bl	8004960 <_malloc_r>
 8005110:	4680      	mov	r8, r0
 8005112:	b908      	cbnz	r0, 8005118 <_realloc_r+0x44>
 8005114:	4645      	mov	r5, r8
 8005116:	e7ec      	b.n	80050f2 <_realloc_r+0x1e>
 8005118:	42b4      	cmp	r4, r6
 800511a:	4622      	mov	r2, r4
 800511c:	4629      	mov	r1, r5
 800511e:	bf28      	it	cs
 8005120:	4632      	movcs	r2, r6
 8005122:	f7ff ffc9 	bl	80050b8 <memcpy>
 8005126:	4629      	mov	r1, r5
 8005128:	4638      	mov	r0, r7
 800512a:	f7ff fbaf 	bl	800488c <_free_r>
 800512e:	e7f1      	b.n	8005114 <_realloc_r+0x40>

08005130 <_malloc_usable_size_r>:
 8005130:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005134:	1f18      	subs	r0, r3, #4
 8005136:	2b00      	cmp	r3, #0
 8005138:	bfbc      	itt	lt
 800513a:	580b      	ldrlt	r3, [r1, r0]
 800513c:	18c0      	addlt	r0, r0, r3
 800513e:	4770      	bx	lr

08005140 <_init>:
 8005140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005142:	bf00      	nop
 8005144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005146:	bc08      	pop	{r3}
 8005148:	469e      	mov	lr, r3
 800514a:	4770      	bx	lr

0800514c <_fini>:
 800514c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800514e:	bf00      	nop
 8005150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005152:	bc08      	pop	{r3}
 8005154:	469e      	mov	lr, r3
 8005156:	4770      	bx	lr
