{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1449954207427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1449954207568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 23:03:26 2015 " "Processing started: Sat Dec 12 23:03:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1449954207568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954207568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimonSays -c SimonSays " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimonSays -c SimonSays" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954207578 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1449954209535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oneHZClk.v(8) " "Verilog HDL information at oneHZClk.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "oneHZClk.v" "" { Text "C:/Users/a7med/Downloads/Project/oneHZClk.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1449954228283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onehzclk.v 1 1 " "Found 1 design units, including 1 entities, in source file onehzclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneHZClk " "Found entity 1: oneHZClk" {  } { { "oneHZClk.v" "" { Text "C:/Users/a7med/Downloads/Project/oneHZClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1449954228343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954228343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simonsays.v 1 1 " "Found 1 design units, including 1 entities, in source file simonsays.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimonSays " "Found entity 1: SimonSays" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1449954228351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954228351 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "digitaltimer.v(22) " "Verilog HDL warning at digitaltimer.v(22): extended using \"x\" or \"z\"" {  } { { "digitaltimer.v" "" { Text "C:/Users/a7med/Downloads/Project/digitaltimer.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1449954228373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitaltimer.v 1 1 " "Found 1 design units, including 1 entities, in source file digitaltimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitaltimer " "Found entity 1: digitaltimer" {  } { { "digitaltimer.v" "" { Text "C:/Users/a7med/Downloads/Project/digitaltimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1449954228375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954228375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 1 1 " "Found 1 design units, including 1 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 Random " "Found entity 1: Random" {  } { { "Random.v" "" { Text "C:/Users/a7med/Downloads/Project/Random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1449954228418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954228418 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SimonSays.v(4) " "Verilog HDL Instantiation warning at SimonSays.v(4): instance has no name" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1449954228420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimonSays " "Elaborating entity \"SimonSays\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1449954229555 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready SimonSays.v(6) " "Verilog HDL or VHDL warning at SimonSays.v(6): object \"ready\" assigned a value but never read" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1449954229653 "|SimonSays"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led_code2 SimonSays.v(51) " "Verilog HDL Always Construct warning at SimonSays.v(51): variable \"led_code2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1449954229722 "|SimonSays"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lc SimonSays.v(61) " "Verilog HDL Always Construct warning at SimonSays.v(61): variable \"lc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1449954229724 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SimonSays.v(66) " "Verilog HDL assignment warning at SimonSays.v(66): truncated value with size 32 to match size of target (6)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1449954229725 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "track_seq SimonSays.v(27) " "Verilog HDL Always Construct warning at SimonSays.v(27): inferring latch(es) for variable \"track_seq\", which holds its previous value in one or more paths through the always construct" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1449954229727 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sc2 SimonSays.v(27) " "Verilog HDL Always Construct warning at SimonSays.v(27): inferring latch(es) for variable \"sc2\", which holds its previous value in one or more paths through the always construct" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1449954229727 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wrong SimonSays.v(27) " "Verilog HDL Always Construct warning at SimonSays.v(27): inferring latch(es) for variable \"wrong\", which holds its previous value in one or more paths through the always construct" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1449954229728 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "correct SimonSays.v(27) " "Verilog HDL Always Construct warning at SimonSays.v(27): inferring latch(es) for variable \"correct\", which holds its previous value in one or more paths through the always construct" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1449954229729 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SimonSays.v(86) " "Verilog HDL assignment warning at SimonSays.v(86): truncated value with size 32 to match size of target (6)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1449954229731 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SimonSays.v(94) " "Verilog HDL assignment warning at SimonSays.v(94): truncated value with size 32 to match size of target (6)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1449954229732 "|SimonSays"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "isPlayer SimonSays.v(102) " "Verilog HDL Always Construct warning at SimonSays.v(102): variable \"isPlayer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1449954229733 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SimonSays.v(103) " "Verilog HDL Case Statement warning at SimonSays.v(103): incomplete case statement has no default case item" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1449954229734 "|SimonSays"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds SimonSays.v(100) " "Verilog HDL Always Construct warning at SimonSays.v(100): inferring latch(es) for variable \"leds\", which holds its previous value in one or more paths through the always construct" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1449954229735 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\] SimonSays.v(110) " "Inferred latch for \"leds\[0\]\" at SimonSays.v(110)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229741 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\] SimonSays.v(110) " "Inferred latch for \"leds\[1\]\" at SimonSays.v(110)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229742 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\] SimonSays.v(110) " "Inferred latch for \"leds\[2\]\" at SimonSays.v(110)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229742 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\] SimonSays.v(110) " "Inferred latch for \"leds\[3\]\" at SimonSays.v(110)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229743 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wrong SimonSays.v(39) " "Inferred latch for \"wrong\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229744 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc2\[0\] SimonSays.v(39) " "Inferred latch for \"sc2\[0\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229745 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc2\[1\] SimonSays.v(39) " "Inferred latch for \"sc2\[1\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229745 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc2\[2\] SimonSays.v(39) " "Inferred latch for \"sc2\[2\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229746 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc2\[3\] SimonSays.v(39) " "Inferred latch for \"sc2\[3\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229746 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc2\[4\] SimonSays.v(39) " "Inferred latch for \"sc2\[4\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229746 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sc2\[5\] SimonSays.v(39) " "Inferred latch for \"sc2\[5\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229747 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "correct SimonSays.v(39) " "Inferred latch for \"correct\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229747 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "track_seq\[0\] SimonSays.v(39) " "Inferred latch for \"track_seq\[0\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229748 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "track_seq\[1\] SimonSays.v(39) " "Inferred latch for \"track_seq\[1\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229748 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "track_seq\[2\] SimonSays.v(39) " "Inferred latch for \"track_seq\[2\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229749 "|SimonSays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "track_seq\[3\] SimonSays.v(39) " "Inferred latch for \"track_seq\[3\]\" at SimonSays.v(39)" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954229750 "|SimonSays"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneHZClk oneHZClk:comb_3 " "Elaborating entity \"oneHZClk\" for hierarchy \"oneHZClk:comb_3\"" {  } { { "SimonSays.v" "comb_3" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1449954230619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Random Random:r " "Elaborating entity \"Random\" for hierarchy \"Random:r\"" {  } { { "SimonSays.v" "r" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1449954230692 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "seq " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"seq\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1449954230724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitaltimer digitaltimer:d1 " "Elaborating entity \"digitaltimer\" for hierarchy \"digitaltimer:d1\"" {  } { { "SimonSays.v" "d1" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1449954230726 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1449954234294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wrong\$latch " "Latch wrong\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449954234521 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449954234521 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "correct\$latch " "Latch correct\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449954234522 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449954234522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "track_seq\[0\]\$latch " "Latch track_seq\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s0 " "Ports D and ENA on the latch are fed by the same signal s0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449954234522 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449954234522 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "track_seq\[1\]\$latch " "Latch track_seq\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s1 " "Ports D and ENA on the latch are fed by the same signal s1" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449954234523 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449954234523 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "track_seq\[2\]\$latch " "Latch track_seq\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s2 " "Ports D and ENA on the latch are fed by the same signal s2" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449954234524 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449954234524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "track_seq\[3\]\$latch " "Latch track_seq\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s3 " "Ports D and ENA on the latch are fed by the same signal s3" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449954234524 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449954234524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc2\[4\] " "Latch sc2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449954234525 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449954234525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc2\[5\] " "Latch sc2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449954234525 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449954234525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc2\[0\] " "Latch sc2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449954234526 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449954234526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc2\[1\] " "Latch sc2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449954234526 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449954234526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc2\[2\] " "Latch sc2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449954234527 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449954234527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sc2\[3\] " "Latch sc2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA isPlayer~reg0 " "Ports D and ENA on the latch are fed by the same signal isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1449954234527 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1449954234527 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1449954235035 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a7med/Downloads/Project/output_files/SimonSays.map.smsg " "Generated suppressed messages file C:/Users/a7med/Downloads/Project/output_files/SimonSays.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954237885 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1449954238790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1449954238790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1449954240885 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1449954240885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "209 " "Implemented 209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1449954240885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1449954240885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1449954240956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 23:04:00 2015 " "Processing ended: Sat Dec 12 23:04:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1449954240956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1449954240956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1449954240956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1449954240956 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1449954252831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1449954252839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 23:04:09 2015 " "Processing started: Sat Dec 12 23:04:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1449954252839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449954252839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SimonSays -c SimonSays " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SimonSays -c SimonSays" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449954252840 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449954253815 ""}
{ "Info" "0" "" "Project  = SimonSays" {  } {  } 0 0 "Project  = SimonSays" 0 0 "Fitter" 0 0 1449954253862 ""}
{ "Info" "0" "" "Revision = SimonSays" {  } {  } 0 0 "Revision = SimonSays" 0 0 "Fitter" 0 0 1449954253864 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449954254193 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SimonSays EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SimonSays\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449954254296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449954254581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449954254582 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449954256061 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449954256258 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1449954257623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1449954257623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1449954257623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1449954257623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1449954257623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1449954257623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1449954257623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1449954257623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1449954257623 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449954257623 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 418 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1449954257882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 420 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1449954257882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 422 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1449954257882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 424 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1449954257882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 426 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1449954257882 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449954257882 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1449954258000 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449954263888 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SimonSays.sdc " "Synopsys Design Constraints File file not found: 'SimonSays.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449954263939 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449954264012 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1449954264043 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1449954264043 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1449954264045 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1449954264048 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449954264157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1449954264382 ""}  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449954264382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "oneHZClk:comb_3\|outClock  " "Automatically promoted node oneHZClk:comb_3\|outClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1449954264382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lc\[0\] " "Destination node lc\[0\]" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 110 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1449954264382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "isPlayer~reg0 " "Destination node isPlayer~reg0" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 134 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1449954264382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lc\[1\] " "Destination node lc\[1\]" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 107 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1449954264382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lc\[2\] " "Destination node lc\[2\]" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 103 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1449954264382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lc\[3\] " "Destination node lc\[3\]" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 102 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1449954264382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lc\[4\] " "Destination node lc\[4\]" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 111 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1449954264382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lc\[5\] " "Destination node lc\[5\]" {  } { { "SimonSays.v" "" { Text "C:/Users/a7med/Downloads/Project/SimonSays.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 112 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1449954264382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oneHZClk:comb_3\|outClock~0 " "Destination node oneHZClk:comb_3\|outClock~0" {  } { { "oneHZClk.v" "" { Text "C:/Users/a7med/Downloads/Project/oneHZClk.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 360 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1449954264382 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1449954264382 ""}  } { { "oneHZClk.v" "" { Text "C:/Users/a7med/Downloads/Project/oneHZClk.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 0 { 0 ""} 0 97 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449954264382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449954266380 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449954266385 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449954266385 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449954266389 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449954266402 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449954266404 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449954266404 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449954266406 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449954266417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1449954266420 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449954266420 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1449954266843 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1449954266843 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449954266862 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1449954267136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449954274537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449954276029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449954276315 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449954285281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449954285281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449954285940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/a7med/Downloads/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1449954291836 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449954291836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1449954295490 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449954295490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449954295500 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1449954295780 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449954296075 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449954296690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449954296771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449954297164 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449954298266 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1449954298976 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a7med/Downloads/Project/output_files/SimonSays.fit.smsg " "Generated suppressed messages file C:/Users/a7med/Downloads/Project/output_files/SimonSays.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449954300359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1384 " "Peak virtual memory: 1384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1449954302005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 23:05:02 2015 " "Processing ended: Sat Dec 12 23:05:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1449954302005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1449954302005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1449954302005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449954302005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449954323919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1449954324072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 23:05:23 2015 " "Processing started: Sat Dec 12 23:05:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1449954324072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449954324072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SimonSays -c SimonSays " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SimonSays -c SimonSays" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449954324072 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449954332158 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449954332458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1449954335452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 23:05:35 2015 " "Processing ended: Sat Dec 12 23:05:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1449954335452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1449954335452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1449954335452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449954335452 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449954339329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449954349817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1449954349930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 23:05:48 2015 " "Processing started: Sat Dec 12 23:05:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1449954349930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954349930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SimonSays -c SimonSays " "Command: quartus_sta SimonSays -c SimonSays" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954349931 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1449954352334 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954353144 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954353395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954353395 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "TimeQuest Timing Analyzer is analyzing 12 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954354041 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SimonSays.sdc " "Synopsys Design Constraints File file not found: 'SimonSays.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954354180 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954354189 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name oneHZClk:comb_3\|outClock oneHZClk:comb_3\|outClock " "create_clock -period 1.000 -name oneHZClk:comb_3\|outClock oneHZClk:comb_3\|outClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1449954354286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name s0 s0 " "create_clock -period 1.000 -name s0 s0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1449954354286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1449954354286 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954354286 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datad  to: combout " "Cell: Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1449954354828 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954354828 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954354844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954354848 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1449954354915 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1449954355010 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1449954355162 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954355162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.273 " "Worst-case setup slack is -6.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.273             -98.437 clk  " "   -6.273             -98.437 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.464             -49.099 s0  " "   -5.464             -49.099 s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.082             -40.237 oneHZClk:comb_3\|outClock  " "   -4.082             -40.237 oneHZClk:comb_3\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954355173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 s0  " "    0.321               0.000 s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 oneHZClk:comb_3\|outClock  " "    0.440               0.000 oneHZClk:comb_3\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 clk  " "    0.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954355189 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954355196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954355202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clk  " "   -3.000             -45.405 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.793 s0  " "   -3.000              -3.793 s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -16.705 oneHZClk:comb_3\|outClock  " "   -1.285             -16.705 oneHZClk:comb_3\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954355208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954355208 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1449954355805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954355910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357362 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datad  to: combout " "Cell: Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1449954357444 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357445 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1449954357463 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.645 " "Worst-case setup slack is -5.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.645             -85.777 clk  " "   -5.645             -85.777 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.932             -44.313 s0  " "   -4.932             -44.313 s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.532             -36.639 oneHZClk:comb_3\|outClock  " "   -3.532             -36.639 oneHZClk:comb_3\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.284 " "Worst-case hold slack is 0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 s0  " "    0.284               0.000 s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 oneHZClk:comb_3\|outClock  " "    0.387               0.000 oneHZClk:comb_3\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578               0.000 clk  " "    0.578               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clk  " "   -3.000             -45.405 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.529 s0  " "   -3.000              -3.529 s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -16.705 oneHZClk:comb_3\|outClock  " "   -1.285             -16.705 oneHZClk:comb_3\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357511 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1449954357630 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datad  to: combout " "Cell: Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1449954357844 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357845 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1449954357848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.615 " "Worst-case setup slack is -2.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.615             -32.780 clk  " "   -2.615             -32.780 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.198             -19.190 s0  " "   -2.198             -19.190 s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.665             -14.236 oneHZClk:comb_3\|outClock  " "   -1.665             -14.236 oneHZClk:comb_3\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 oneHZClk:comb_3\|outClock  " "    0.163               0.000 oneHZClk:comb_3\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 s0  " "    0.222               0.000 s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 clk  " "    0.288               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.067 clk  " "   -3.000             -38.067 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.614 s0  " "   -3.000              -3.614 s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 oneHZClk:comb_3\|outClock  " "   -1.000             -13.000 oneHZClk:comb_3\|outClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1449954357901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954357901 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954358992 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954358993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1449954359180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 23:05:59 2015 " "Processing ended: Sat Dec 12 23:05:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1449954359180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1449954359180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1449954359180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954359180 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1449954366502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1449954366510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 12 23:06:06 2015 " "Processing started: Sat Dec 12 23:06:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1449954366510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1449954366510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SimonSays -c SimonSays " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SimonSays -c SimonSays" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1449954366510 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimonSays_7_1200mv_85c_slow.vho C:/Users/a7med/Downloads/Project/simulation/modelsim/ simulation " "Generated file SimonSays_7_1200mv_85c_slow.vho in folder \"C:/Users/a7med/Downloads/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1449954368398 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimonSays_7_1200mv_0c_slow.vho C:/Users/a7med/Downloads/Project/simulation/modelsim/ simulation " "Generated file SimonSays_7_1200mv_0c_slow.vho in folder \"C:/Users/a7med/Downloads/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1449954368517 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimonSays_min_1200mv_0c_fast.vho C:/Users/a7med/Downloads/Project/simulation/modelsim/ simulation " "Generated file SimonSays_min_1200mv_0c_fast.vho in folder \"C:/Users/a7med/Downloads/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1449954368614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimonSays.vho C:/Users/a7med/Downloads/Project/simulation/modelsim/ simulation " "Generated file SimonSays.vho in folder \"C:/Users/a7med/Downloads/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1449954368693 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimonSays_7_1200mv_85c_vhd_slow.sdo C:/Users/a7med/Downloads/Project/simulation/modelsim/ simulation " "Generated file SimonSays_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/a7med/Downloads/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1449954368876 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimonSays_7_1200mv_0c_vhd_slow.sdo C:/Users/a7med/Downloads/Project/simulation/modelsim/ simulation " "Generated file SimonSays_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/a7med/Downloads/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1449954368932 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimonSays_min_1200mv_0c_vhd_fast.sdo C:/Users/a7med/Downloads/Project/simulation/modelsim/ simulation " "Generated file SimonSays_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/a7med/Downloads/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1449954369002 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SimonSays_vhd.sdo C:/Users/a7med/Downloads/Project/simulation/modelsim/ simulation " "Generated file SimonSays_vhd.sdo in folder \"C:/Users/a7med/Downloads/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1449954369058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1449954369115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 12 23:06:09 2015 " "Processing ended: Sat Dec 12 23:06:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1449954369115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1449954369115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1449954369115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1449954369115 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus Prime Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1449954369851 ""}
