##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for ConsolePort_1_Clock_1
		4.4::Critical Path Report for ConsolePort_2_Clock_1
		4.5::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (ConsolePort_2_Clock_1:R vs. ConsolePort_2_Clock_1:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (ConsolePort_1_Clock_1:R vs. ConsolePort_1_Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_1                | Frequency: 63.83 MHz   | Target: 24.00 MHz  | 
Clock: Clock_2                | Frequency: 60.60 MHz   | Target: 24.00 MHz  | 
Clock: ConsolePort_1_Clock_1  | Frequency: 66.83 MHz   | Target: 24.00 MHz  | 
Clock: ConsolePort_2_Clock_1  | Frequency: 50.15 MHz   | Target: 24.00 MHz  | 
Clock: CyBUS_CLK              | Frequency: 105.93 MHz  | Target: 72.00 MHz  | 
Clock: CyILO                  | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                  | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK           | N/A                    | Target: 72.00 MHz  | 
Clock: CyPLL_OUT              | N/A                    | Target: 72.00 MHz  | 
Clock: VisClock               | N/A                    | Target: 0.01 MHz   | 
Clock: VisClock(routed)       | N/A                    | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                41666.7          26001       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2                Clock_2                41666.7          25165       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_1_Clock_1  ConsolePort_1_Clock_1  41666.7          26704       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_2_Clock_1  ConsolePort_2_Clock_1  41666.7          21726       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_1                13888.9          4449        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_2                13888.9          7690        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase         
---------------  ------------  -----------------------  
P1_Clock(0)_PAD  16480         Clock_2:R                
P1_Latch(0)_PAD  16559         ConsolePort_1_Clock_1:R  
P2_Clock(0)_PAD  18348         Clock_2:R                
P2_Latch(0)_PAD  18464         ConsolePort_2_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase         
----------------  ------------  -----------------------  
P1_D0(0)_PAD      31705         ConsolePort_1_Clock_1:R  
P1_D1(0)_PAD      29893         ConsolePort_1_Clock_1:R  
P2_D0(0)_PAD      33225         ConsolePort_2_Clock_1:R  
P2_D1(0)_PAD      29973         ConsolePort_2_Clock_1:R  
Vis_Clock(0)_PAD  35734         Clock_1:R                
Vis_D0(0)_PAD     44474         Clock_1:R                
Vis_D1(0)_PAD     50328         Clock_1:R                
Vis_D2(0)_PAD     46777         Clock_1:R                
Vis_D3(0)_PAD     48689         Clock_1:R                
Vis_Latch(0)_PAD  22985         Clock_1:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.83 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_4\/main_2
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 26001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13209
-------------------------------------   ----- 
End-of-path arrival time (ps)           13209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_4\/main_2  macrocell122  12334  13209  26001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell122        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 60.60 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ClockCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25165p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12262
-------------------------------------   ----- 
End-of-path arrival time (ps)           12262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/clock           controlcell17       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell17     847    847  25165  RISE       1
\ClockCounter:CounterUDB:count_enable\/main_0         macrocell26      2827   3674  25165  RISE       1
\ClockCounter:CounterUDB:count_enable\/q              macrocell26      2345   6019  25165  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell15   6242  12262  25165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell15      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for ConsolePort_1_Clock_1
***************************************************
Clock: ConsolePort_1_Clock_1
Frequency: 66.83 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 26704p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13493
-------------------------------------   ----- 
End-of-path arrival time (ps)           13493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell55     875    875  26704  RISE       1
\ConsolePort_1:Net_68\/main_0                     macrocell9     4603   5478  26704  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell9     2345   7823  26704  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell7   5669  13493  26704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for ConsolePort_2_Clock_1
***************************************************
Clock: ConsolePort_2_Clock_1
Frequency: 50.15 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 21726p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18471
-------------------------------------   ----- 
End-of-path arrival time (ps)           18471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell42      875    875  21726  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      3406   4281  21726  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345   6626  21726  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell5  11845  18471  21726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell5       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 105.93 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data1_1\/main_0
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 4449p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6983
-------------------------------------   ---- 
End-of-path arrival time (ps)           6983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_1         controlcell9   1435   1435   4449  RISE       1
\visualization_1:latched_data1_1\/main_0  macrocell93    5548   6983   4449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell93         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCountSel:Sync:ctrl_reg\/control_0
Path End       : \ClockCountFilter:genblk1[0]:samples_0\/main_2
Capture Clock  : \ClockCountFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 7690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_2:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ClockCountSel:Sync:ctrl_reg\/busclk                        controlcell18       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ClockCountSel:Sync:ctrl_reg\/control_0         controlcell18   1435   1435   7690  RISE       1
\ClockCountFilter:genblk1[0]:samples_0\/main_2  macrocell132    2307   3742   7690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCountFilter:genblk1[0]:samples_0\/clock_0            macrocell132        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data1_1\/main_0
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 4449p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6983
-------------------------------------   ---- 
End-of-path arrival time (ps)           6983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_1         controlcell9   1435   1435   4449  RISE       1
\visualization_1:latched_data1_1\/main_0  macrocell93    5548   6983   4449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell93         0      0  RISE       1


5.3::Critical Path Report for (ConsolePort_2_Clock_1:R vs. ConsolePort_2_Clock_1:R)
***********************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 21726p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18471
-------------------------------------   ----- 
End-of-path arrival time (ps)           18471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell42      875    875  21726  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      3406   4281  21726  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345   6626  21726  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell5  11845  18471  21726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ClockCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25165p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12262
-------------------------------------   ----- 
End-of-path arrival time (ps)           12262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/clock           controlcell17       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell17     847    847  25165  RISE       1
\ClockCounter:CounterUDB:count_enable\/main_0         macrocell26      2827   3674  25165  RISE       1
\ClockCounter:CounterUDB:count_enable\/q              macrocell26      2345   6019  25165  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell15   6242  12262  25165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell15      0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_4\/main_2
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 26001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13209
-------------------------------------   ----- 
End-of-path arrival time (ps)           13209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_4\/main_2  macrocell122  12334  13209  26001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell122        0      0  RISE       1


5.6::Critical Path Report for (ConsolePort_1_Clock_1:R vs. ConsolePort_1_Clock_1:R)
***********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 26704p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13493
-------------------------------------   ----- 
End-of-path arrival time (ps)           13493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell55     875    875  26704  RISE       1
\ConsolePort_1:Net_68\/main_0                     macrocell9     4603   5478  26704  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell9     2345   7823  26704  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell7   5669  13493  26704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data1_1\/main_0
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 4449p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6983
-------------------------------------   ---- 
End-of-path arrival time (ps)           6983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_1         controlcell9   1435   1435   4449  RISE       1
\visualization_1:latched_data1_1\/main_0  macrocell93    5548   6983   4449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data2_15\/main_4
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 7089p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_7          controlcell14   1435   1435   7089  RISE       1
\visualization_1:latched_data2_15\/main_4  macrocell95     2908   4343   7089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data2_2\/main_4
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 7655p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell13       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_2         controlcell13   1435   1435   7655  RISE       1
\visualization_1:latched_data2_2\/main_4  macrocell108    2342   3777   7655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data1_7\/main_0
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 7657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_7         controlcell9   1435   1435   7657  RISE       1
\visualization_1:latched_data1_7\/main_0  macrocell87    2340   3775   7657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data0_14\/main_4
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 7659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell11       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_6            controlcell11   1435   1435   7659  RISE       1
\visualization_1:latched_data0_14\/main_4  macrocell64     2338   3773   7659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data2_3\/main_4
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 7660p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell13       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_3         controlcell13   1435   1435   7660  RISE       1
\visualization_1:latched_data2_3\/main_4  macrocell107    2337   3772   7660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data3_11\/main_4
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 7660p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_3          controlcell16   1435   1435   7660  RISE       1
\visualization_1:latched_data3_11\/main_4  macrocell115    2337   3772   7660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data0_1\/main_4
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 7662p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_1           controlcell10   1435   1435   7662  RISE       1
\visualization_1:latched_data0_1\/main_4  macrocell77     2335   3770   7662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data3_15\/main_4
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 7666p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3766
-------------------------------------   ---- 
End-of-path arrival time (ps)           3766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_7          controlcell16   1435   1435   7666  RISE       1
\visualization_1:latched_data3_15\/main_4  macrocell111    2331   3766   7666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data2_10\/main_4
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 7667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3765
-------------------------------------   ---- 
End-of-path arrival time (ps)           3765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_2          controlcell14   1435   1435   7667  RISE       1
\visualization_1:latched_data2_10\/main_4  macrocell100    2330   3765   7667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell100        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data0_6\/main_4
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 7667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_6           controlcell10   1435   1435   7667  RISE       1
\visualization_1:latched_data0_6\/main_4  macrocell72     2329   3764   7667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data2_14\/main_4
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 7667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_6          controlcell14   1435   1435   7667  RISE       1
\visualization_1:latched_data2_14\/main_4  macrocell96     2329   3764   7667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data0_2\/main_4
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 7668p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_2           controlcell10   1435   1435   7668  RISE       1
\visualization_1:latched_data0_2\/main_4  macrocell76     2329   3764   7668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data0_15\/main_4
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 7669p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3763
-------------------------------------   ---- 
End-of-path arrival time (ps)           3763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell11       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_7            controlcell11   1435   1435   7669  RISE       1
\visualization_1:latched_data0_15\/main_4  macrocell63     2328   3763   7669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data2_7\/main_4
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 7669p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3763
-------------------------------------   ---- 
End-of-path arrival time (ps)           3763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell13       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_7         controlcell13   1435   1435   7669  RISE       1
\visualization_1:latched_data2_7\/main_4  macrocell103    2328   3763   7669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data2_6\/main_4
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 7669p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3763
-------------------------------------   ---- 
End-of-path arrival time (ps)           3763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell13       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_6         controlcell13   1435   1435   7669  RISE       1
\visualization_1:latched_data2_6\/main_4  macrocell104    2328   3763   7669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data0_11\/main_4
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 7669p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3763
-------------------------------------   ---- 
End-of-path arrival time (ps)           3763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell11       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_3            controlcell11   1435   1435   7669  RISE       1
\visualization_1:latched_data0_11\/main_4  macrocell67     2328   3763   7669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data1_6\/main_0
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 7670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_6         controlcell9   1435   1435   7670  RISE       1
\visualization_1:latched_data1_6\/main_0  macrocell88    2327   3762   7670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data1_14\/main_4
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 7670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell12       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_6          controlcell12   1435   1435   7670  RISE       1
\visualization_1:latched_data1_14\/main_4  macrocell80     2327   3762   7670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data0_13\/main_4
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 7671p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell11       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_5            controlcell11   1435   1435   7671  RISE       1
\visualization_1:latched_data0_13\/main_4  macrocell65     2326   3761   7671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data3_5\/main_4
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 7671p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_5         controlcell15   1435   1435   7671  RISE       1
\visualization_1:latched_data3_5\/main_4  macrocell121    2326   3761   7671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data1_5\/main_0
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 7672p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_5         controlcell9   1435   1435   7672  RISE       1
\visualization_1:latched_data1_5\/main_0  macrocell89    2324   3759   7672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data1_13\/main_4
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 7672p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell12       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_5          controlcell12   1435   1435   7672  RISE       1
\visualization_1:latched_data1_13\/main_4  macrocell81     2324   3759   7672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data0_0\/main_4
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 7673p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_0           controlcell10   1435   1435   7673  RISE       1
\visualization_1:latched_data0_0\/main_4  macrocell78     2324   3759   7673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data3_6\/main_4
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 7673p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_6         controlcell15   1435   1435   7673  RISE       1
\visualization_1:latched_data3_6\/main_4  macrocell120    2324   3759   7673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data1_9\/main_4
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 7675p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3757
-------------------------------------   ---- 
End-of-path arrival time (ps)           3757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_1         controlcell12   1435   1435   7675  RISE       1
\visualization_1:latched_data1_9\/main_4  macrocell85     2322   3757   7675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data3_9\/main_4
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 7675p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3757
-------------------------------------   ---- 
End-of-path arrival time (ps)           3757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_1         controlcell16   1435   1435   7675  RISE       1
\visualization_1:latched_data3_9\/main_4  macrocell117    2322   3757   7675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data0_4\/main_4
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 7675p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3757
-------------------------------------   ---- 
End-of-path arrival time (ps)           3757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_4           controlcell10   1435   1435   7675  RISE       1
\visualization_1:latched_data0_4\/main_4  macrocell74     2322   3757   7675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data0_7\/main_4
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 7675p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3757
-------------------------------------   ---- 
End-of-path arrival time (ps)           3757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_7           controlcell10   1435   1435   7675  RISE       1
\visualization_1:latched_data0_7\/main_4  macrocell71     2322   3757   7675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data0_3\/main_4
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 7675p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_3           controlcell10   1435   1435   7675  RISE       1
\visualization_1:latched_data0_3\/main_4  macrocell75     2321   3756   7675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data1_12\/main_4
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 7676p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell12       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_4          controlcell12   1435   1435   7676  RISE       1
\visualization_1:latched_data1_12\/main_4  macrocell82     2321   3756   7676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data1_8\/main_4
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 7676p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_0         controlcell12   1435   1435   7676  RISE       1
\visualization_1:latched_data1_8\/main_4  macrocell86     2321   3756   7676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data3_4\/main_4
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 7676p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_4         controlcell15   1435   1435   7676  RISE       1
\visualization_1:latched_data3_4\/main_4  macrocell122    2321   3756   7676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data0_5\/main_4
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 7676p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell10       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_5           controlcell10   1435   1435   7676  RISE       1
\visualization_1:latched_data0_5\/main_4  macrocell73     2321   3756   7676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data2_12\/main_4
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 7677p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3755
-------------------------------------   ---- 
End-of-path arrival time (ps)           3755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_4          controlcell14   1435   1435   7677  RISE       1
\visualization_1:latched_data2_12\/main_4  macrocell98     2320   3755   7677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data0_12\/main_4
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 7678p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3754
-------------------------------------   ---- 
End-of-path arrival time (ps)           3754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell11       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_4            controlcell11   1435   1435   7678  RISE       1
\visualization_1:latched_data0_12\/main_4  macrocell66     2319   3754   7678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data2_4\/main_4
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 7678p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3754
-------------------------------------   ---- 
End-of-path arrival time (ps)           3754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell13       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_4         controlcell13   1435   1435   7678  RISE       1
\visualization_1:latched_data2_4\/main_4  macrocell106    2319   3754   7678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data1_11\/main_4
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 7679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell12       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_3          controlcell12   1435   1435   7679  RISE       1
\visualization_1:latched_data1_11\/main_4  macrocell83     2318   3753   7679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data2_0\/main_4
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 7679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell13       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_0         controlcell13   1435   1435   7679  RISE       1
\visualization_1:latched_data2_0\/main_4  macrocell110    2318   3753   7679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data2_13\/main_4
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 7680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_5          controlcell14   1435   1435   7680  RISE       1
\visualization_1:latched_data2_13\/main_4  macrocell97     2317   3752   7680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data0_10\/main_4
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 7680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell11       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_2            controlcell11   1435   1435   7680  RISE       1
\visualization_1:latched_data0_10\/main_4  macrocell68     2317   3752   7680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data0_9\/main_4
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 7680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_1           controlcell11   1435   1435   7680  RISE       1
\visualization_1:latched_data0_9\/main_4  macrocell69     2317   3752   7680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data2_5\/main_4
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3751
-------------------------------------   ---- 
End-of-path arrival time (ps)           3751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell13       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_5         controlcell13   1435   1435   7681  RISE       1
\visualization_1:latched_data2_5\/main_4  macrocell105    2316   3751   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data3_13\/main_4
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3751
-------------------------------------   ---- 
End-of-path arrival time (ps)           3751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_5          controlcell16   1435   1435   7681  RISE       1
\visualization_1:latched_data3_13\/main_4  macrocell113    2316   3751   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data1_4\/main_0
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3751
-------------------------------------   ---- 
End-of-path arrival time (ps)           3751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_4         controlcell9   1435   1435   7681  RISE       1
\visualization_1:latched_data1_4\/main_0  macrocell90    2316   3751   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data3_2\/main_4
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3751
-------------------------------------   ---- 
End-of-path arrival time (ps)           3751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_2         controlcell15   1435   1435   7681  RISE       1
\visualization_1:latched_data3_2\/main_4  macrocell124    2316   3751   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data0_8\/main_4
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3751
-------------------------------------   ---- 
End-of-path arrival time (ps)           3751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_0           controlcell11   1435   1435   7681  RISE       1
\visualization_1:latched_data0_8\/main_4  macrocell70     2316   3751   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data3_1\/main_4
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 7682p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_1         controlcell15   1435   1435   7682  RISE       1
\visualization_1:latched_data3_1\/main_4  macrocell125    2315   3750   7682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data1_2\/main_0
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 7682p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_2         controlcell9   1435   1435   7682  RISE       1
\visualization_1:latched_data1_2\/main_0  macrocell92    2315   3750   7682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data1_10\/main_4
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 7682p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell12       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_2          controlcell12   1435   1435   7682  RISE       1
\visualization_1:latched_data1_10\/main_4  macrocell84     2315   3750   7682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell84         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data3_14\/main_4
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 7682p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3749
-------------------------------------   ---- 
End-of-path arrival time (ps)           3749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_6          controlcell16   1435   1435   7682  RISE       1
\visualization_1:latched_data3_14\/main_4  macrocell112    2314   3749   7682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data3_12\/main_4
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 7683p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3749
-------------------------------------   ---- 
End-of-path arrival time (ps)           3749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_4          controlcell16   1435   1435   7683  RISE       1
\visualization_1:latched_data3_12\/main_4  macrocell114    2314   3749   7683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data3_7\/main_4
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 7683p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3749
-------------------------------------   ---- 
End-of-path arrival time (ps)           3749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_7         controlcell15   1435   1435   7683  RISE       1
\visualization_1:latched_data3_7\/main_4  macrocell119    2314   3749   7683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data1_15\/main_4
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 7683p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3749
-------------------------------------   ---- 
End-of-path arrival time (ps)           3749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell12       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_7          controlcell12   1435   1435   7683  RISE       1
\visualization_1:latched_data1_15\/main_4  macrocell79     2314   3749   7683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data1_3\/main_0
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 7684p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3747
-------------------------------------   ---- 
End-of-path arrival time (ps)           3747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_3         controlcell9   1435   1435   7684  RISE       1
\visualization_1:latched_data1_3\/main_0  macrocell91    2312   3747   7684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data2_9\/main_4
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 7687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3745
-------------------------------------   ---- 
End-of-path arrival time (ps)           3745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_1         controlcell14   1435   1435   7687  RISE       1
\visualization_1:latched_data2_9\/main_4  macrocell101    2310   3745   7687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data3_8\/main_4
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 7689p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3743
-------------------------------------   ---- 
End-of-path arrival time (ps)           3743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_0         controlcell16   1435   1435   7689  RISE       1
\visualization_1:latched_data3_8\/main_4  macrocell118    2308   3743   7689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data2_8\/main_4
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 7690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_0         controlcell14   1435   1435   7690  RISE       1
\visualization_1:latched_data2_8\/main_4  macrocell102    2307   3742   7690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCountSel:Sync:ctrl_reg\/control_0
Path End       : \ClockCountFilter:genblk1[0]:samples_0\/main_2
Capture Clock  : \ClockCountFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 7690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_2:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ClockCountSel:Sync:ctrl_reg\/busclk                        controlcell18       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\ClockCountSel:Sync:ctrl_reg\/control_0         controlcell18   1435   1435   7690  RISE       1
\ClockCountFilter:genblk1[0]:samples_0\/main_2  macrocell132    2307   3742   7690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCountFilter:genblk1[0]:samples_0\/clock_0            macrocell132        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCountSel:Sync:ctrl_reg\/control_0
Path End       : Net_4238/main_3
Capture Clock  : Net_4238/clock_0
Path slack     : 7690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_2:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ClockCountSel:Sync:ctrl_reg\/busclk                        controlcell18       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ClockCountSel:Sync:ctrl_reg\/control_0  controlcell18   1435   1435   7690  RISE       1
Net_4238/main_3                          macrocell133    2307   3742   7690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4238/clock_0                                           macrocell133        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data2_11\/main_4
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 7690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_3          controlcell14   1435   1435   7690  RISE       1
\visualization_1:latched_data2_11\/main_4  macrocell99     2307   3742   7690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data1_0\/main_0
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 7691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3741
-------------------------------------   ---- 
End-of-path arrival time (ps)           3741
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_0         controlcell9   1435   1435   7691  RISE       1
\visualization_1:latched_data1_0\/main_0  macrocell94    2306   3741   7691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data2_1\/main_4
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 7691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3741
-------------------------------------   ---- 
End-of-path arrival time (ps)           3741
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell13       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_1         controlcell13   1435   1435   7691  RISE       1
\visualization_1:latched_data2_1\/main_4  macrocell109    2306   3741   7691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data3_0\/main_4
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 7692p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3740
-------------------------------------   ---- 
End-of-path arrival time (ps)           3740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_0         controlcell15   1435   1435   7692  RISE       1
\visualization_1:latched_data3_0\/main_4  macrocell126    2305   3740   7692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data3_10\/main_4
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 7693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3739
-------------------------------------   ---- 
End-of-path arrival time (ps)           3739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_2          controlcell16   1435   1435   7693  RISE       1
\visualization_1:latched_data3_10\/main_4  macrocell116    2304   3739   7693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data3_3\/main_4
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 7695p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3737
-------------------------------------   ---- 
End-of-path arrival time (ps)           3737
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_3         controlcell15   1435   1435   7695  RISE       1
\visualization_1:latched_data3_3\/main_4  macrocell123    2302   3737   7695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 21726p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18471
-------------------------------------   ----- 
End-of-path arrival time (ps)           18471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell42      875    875  21726  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      3406   4281  21726  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345   6626  21726  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell5  11845  18471  21726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell5       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 22179p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18018
-------------------------------------   ----- 
End-of-path arrival time (ps)           18018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell42     875    875  21726  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell3     3406   4281  21726  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell3     2345   6626  21726  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell3  11392  18018  22179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell3        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:StsReg\/clock
Path slack     : 22179p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18018
-------------------------------------   ----- 
End-of-path arrival time (ps)           18018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell42     875    875  21726  RISE       1
\ConsolePort_2:Net_68\/main_0            macrocell3     3406   4281  21726  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell3     2345   6626  21726  RISE       1
\ConsolePort_2:RegD1:bSR:StsReg\/clk_en  statusicell3  11392  18018  22179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:StsReg\/clock                     statusicell3        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 22179p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18018
-------------------------------------   ----- 
End-of-path arrival time (ps)           18018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell42      875    875  21726  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      3406   4281  21726  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345   6626  21726  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell6  11392  18018  22179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell6       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 23359p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16837
-------------------------------------   ----- 
End-of-path arrival time (ps)           16837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell42      875    875  21726  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      3406   4281  21726  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345   6626  21726  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell1  10211  16837  23359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 23930p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16266
-------------------------------------   ----- 
End-of-path arrival time (ps)           16266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell42     875    875  21726  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell3     3406   4281  21726  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell3     2345   6626  21726  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell1   9640  16266  23930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 23930p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16266
-------------------------------------   ----- 
End-of-path arrival time (ps)           16266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell42      875    875  21726  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      3406   4281  21726  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345   6626  21726  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell2   9640  16266  23930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ClockCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25165p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12262
-------------------------------------   ----- 
End-of-path arrival time (ps)           12262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/clock           controlcell17       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell17     847    847  25165  RISE       1
\ClockCounter:CounterUDB:count_enable\/main_0         macrocell26      2827   3674  25165  RISE       1
\ClockCounter:CounterUDB:count_enable\/q              macrocell26      2345   6019  25165  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell15   6242  12262  25165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell15      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 25684p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11743
-------------------------------------   ----- 
End-of-path arrival time (ps)           11743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                     macrocell42      875    875  21726  RISE       1
\ConsolePort_2:Net_294\/main_0                                macrocell6      6277   7152  25684  RISE       1
\ConsolePort_2:Net_294\/q                                     macrocell6      2345   9497  25684  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell7   2245  11743  25684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:StsReg\/clock
Path slack     : 25733p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14463
-------------------------------------   ----- 
End-of-path arrival time (ps)           14463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell42     875    875  21726  RISE       1
\ConsolePort_2:Net_68\/main_0            macrocell3     3406   4281  21726  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell3     2345   6626  21726  RISE       1
\ConsolePort_2:RegD0:bSR:StsReg\/clk_en  statusicell1   7838  14463  25733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:StsReg\/clock                     statusicell1        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25813p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                                -350
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15504
-------------------------------------   ----- 
End-of-path arrival time (ps)           15504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell7   1600   1600  25813  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:status_tc\/main_1        macrocell7      6422   8022  25813  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:status_tc\/q             macrocell7      2345  10367  25813  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/status_0  statusicell4    5137  15504  25813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell4        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_4\/main_2
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 26001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13209
-------------------------------------   ----- 
End-of-path arrival time (ps)           13209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_4\/main_2  macrocell122  12334  13209  26001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_3\/main_2
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 26001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13209
-------------------------------------   ----- 
End-of-path arrival time (ps)           13209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_3\/main_2  macrocell123  12334  13209  26001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_1\/main_2
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 26001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13209
-------------------------------------   ----- 
End-of-path arrival time (ps)           13209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_1\/main_2  macrocell125  12334  13209  26001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_0\/main_2
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 26001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13209
-------------------------------------   ----- 
End-of-path arrival time (ps)           13209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_0\/main_2  macrocell126  12334  13209  26001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 26704p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13493
-------------------------------------   ----- 
End-of-path arrival time (ps)           13493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell55     875    875  26704  RISE       1
\ConsolePort_1:Net_68\/main_0                     macrocell9     4603   5478  26704  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell9     2345   7823  26704  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell7   5669  13493  26704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:StsReg\/clock
Path slack     : 26704p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13493
-------------------------------------   ----- 
End-of-path arrival time (ps)           13493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell55     875    875  26704  RISE       1
\ConsolePort_1:Net_68\/main_0            macrocell9     4603   5478  26704  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell9     2345   7823  26704  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clk_en  statusicell7   5669  13493  26704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clock                     statusicell7        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 26704p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13493
-------------------------------------   ----- 
End-of-path arrival time (ps)           13493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell55       875    875  26704  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell9       4603   5478  26704  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       2345   7823  26704  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell13   5669  13493  26704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 26707p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13490
-------------------------------------   ----- 
End-of-path arrival time (ps)           13490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell55       875    875  26704  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell9       4603   5478  26704  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9       2345   7823  26704  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell12   5667  13490  26707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_15\/main_2
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 26920p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_15\/main_2  macrocell63  11415  12290  26920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_14\/main_2
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 26920p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_14\/main_2  macrocell64  11415  12290  26920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_12\/main_2
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 26920p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_12\/main_2  macrocell66  11415  12290  26920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_10\/main_2
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 26920p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12290
-------------------------------------   ----- 
End-of-path arrival time (ps)           12290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_10\/main_2  macrocell68  11415  12290  26920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_7\/main_2
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 26926p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12284
-------------------------------------   ----- 
End-of-path arrival time (ps)           12284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_7\/main_2  macrocell119  11409  12284  26926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_6\/main_2
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 26926p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12284
-------------------------------------   ----- 
End-of-path arrival time (ps)           12284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_6\/main_2  macrocell120  11409  12284  26926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_5\/main_2
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 26926p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12284
-------------------------------------   ----- 
End-of-path arrival time (ps)           12284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_5\/main_2  macrocell121  11409  12284  26926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_2\/main_2
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 26926p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12284
-------------------------------------   ----- 
End-of-path arrival time (ps)           12284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_2\/main_2  macrocell124  11409  12284  26926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 26976p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10450
-------------------------------------   ----- 
End-of-path arrival time (ps)           10450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                     macrocell55       875    875  26704  RISE       1
\ConsolePort_1:Net_294\/main_0                                macrocell12      4988   5863  26976  RISE       1
\ConsolePort_1:Net_294\/q                                     macrocell12      2345   8208  26976  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell14   2242  10450  26976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell14      0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_1\/q
Path End       : \visualization_1:pos_2\/main_3
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 27025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12184
-------------------------------------   ----- 
End-of-path arrival time (ps)           12184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_1\/q       macrocell61    875    875  27025  RISE       1
\visualization_1:pos_2\/main_3  macrocell60  11309  12184  27025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_7\/main_1
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 27502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11708
-------------------------------------   ----- 
End-of-path arrival time (ps)           11708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_7\/main_1  macrocell119  10833  11708  27502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_6\/main_1
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 27502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11708
-------------------------------------   ----- 
End-of-path arrival time (ps)           11708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_6\/main_1  macrocell120  10833  11708  27502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_5\/main_1
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 27502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11708
-------------------------------------   ----- 
End-of-path arrival time (ps)           11708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_5\/main_1  macrocell121  10833  11708  27502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_2\/main_1
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 27502p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11708
-------------------------------------   ----- 
End-of-path arrival time (ps)           11708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_2\/main_1  macrocell124  10833  11708  27502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_4\/main_1
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 27510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11699
-------------------------------------   ----- 
End-of-path arrival time (ps)           11699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_4\/main_1  macrocell122  10824  11699  27510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_3\/main_1
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 27510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11699
-------------------------------------   ----- 
End-of-path arrival time (ps)           11699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_3\/main_1  macrocell123  10824  11699  27510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_1\/main_1
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 27510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11699
-------------------------------------   ----- 
End-of-path arrival time (ps)           11699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_1\/main_1  macrocell125  10824  11699  27510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_0\/main_1
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 27510p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11699
-------------------------------------   ----- 
End-of-path arrival time (ps)           11699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_0\/main_1  macrocell126  10824  11699  27510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_7\/main_0
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 27516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_7\/main_0  macrocell119  10819  11694  27516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_6\/main_0
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 27516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_6\/main_0  macrocell120  10819  11694  27516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_5\/main_0
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 27516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_5\/main_0  macrocell121  10819  11694  27516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_2\/main_0
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 27516p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_2\/main_0  macrocell124  10819  11694  27516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_4\/main_0
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 27526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_4\/main_0  macrocell122  10809  11684  27526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_3\/main_0
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 27526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_3\/main_0  macrocell123  10809  11684  27526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_1\/main_0
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 27526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_1\/main_0  macrocell125  10809  11684  27526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_0\/main_0
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 27526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_0\/main_0  macrocell126  10809  11684  27526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_13\/main_0
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 27637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_13\/main_0  macrocell65  10697  11572  27637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_11\/main_0
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 27637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_11\/main_0  macrocell67  10697  11572  27637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_9\/main_0
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 27637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_9\/main_0  macrocell69  10697  11572  27637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_8\/main_0
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 27637p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11572
-------------------------------------   ----- 
End-of-path arrival time (ps)           11572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_8\/main_0  macrocell70  10697  11572  27637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:pos_2\/main_2
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 27690p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q     macrocell58    875    875  26001  RISE       1
\visualization_1:pos_2\/main_2  macrocell60  10644  11519  27690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_13\/main_2
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 27854p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11356
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_13\/main_2  macrocell65  10481  11356  27854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_11\/main_2
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 27854p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11356
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_11\/main_2  macrocell67  10481  11356  27854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_9\/main_2
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 27854p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11356
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_9\/main_2  macrocell69  10481  11356  27854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_8\/main_2
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 27854p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11356
-------------------------------------   ----- 
End-of-path arrival time (ps)           11356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_8\/main_2  macrocell70  10481  11356  27854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_15\/main_0
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 28214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_15\/main_0  macrocell63  10121  10996  28214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_14\/main_0
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 28214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_14\/main_0  macrocell64  10121  10996  28214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_12\/main_0
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 28214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_12\/main_0  macrocell66  10121  10996  28214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_10\/main_0
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 28214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_10\/main_0  macrocell68  10121  10996  28214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_15\/main_1
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 28226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10984
-------------------------------------   ----- 
End-of-path arrival time (ps)           10984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_15\/main_1  macrocell63  10109  10984  28226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_14\/main_1
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 28226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10984
-------------------------------------   ----- 
End-of-path arrival time (ps)           10984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_14\/main_1  macrocell64  10109  10984  28226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_12\/main_1
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 28226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10984
-------------------------------------   ----- 
End-of-path arrival time (ps)           10984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_12\/main_1  macrocell66  10109  10984  28226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_10\/main_1
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 28226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10984
-------------------------------------   ----- 
End-of-path arrival time (ps)           10984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_10\/main_1  macrocell68  10109  10984  28226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_14\/main_2
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 28364p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10846
-------------------------------------   ----- 
End-of-path arrival time (ps)           10846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_14\/main_2  macrocell112   9971  10846  28364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_13\/main_2
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 28364p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10846
-------------------------------------   ----- 
End-of-path arrival time (ps)           10846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_13\/main_2  macrocell113   9971  10846  28364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_11\/main_2
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 28364p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10846
-------------------------------------   ----- 
End-of-path arrival time (ps)           10846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_11\/main_2  macrocell115   9971  10846  28364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_9\/main_2
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 28364p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10846
-------------------------------------   ----- 
End-of-path arrival time (ps)           10846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_9\/main_2  macrocell117   9971  10846  28364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_7\/main_3
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 28571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10638
-------------------------------------   ----- 
End-of-path arrival time (ps)           10638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_7\/main_3  macrocell87   9763  10638  28571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_6\/main_3
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 28571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10638
-------------------------------------   ----- 
End-of-path arrival time (ps)           10638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_6\/main_3  macrocell88   9763  10638  28571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_2\/main_3
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 28571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10638
-------------------------------------   ----- 
End-of-path arrival time (ps)           10638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_2\/main_3  macrocell92   9763  10638  28571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_1\/main_3
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 28571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10638
-------------------------------------   ----- 
End-of-path arrival time (ps)           10638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_1\/main_3  macrocell93   9763  10638  28571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_5\/main_3
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 28581p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10628
-------------------------------------   ----- 
End-of-path arrival time (ps)           10628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_5\/main_3  macrocell89   9753  10628  28581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_4\/main_3
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 28581p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10628
-------------------------------------   ----- 
End-of-path arrival time (ps)           10628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_4\/main_3  macrocell90   9753  10628  28581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_3\/main_3
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 28581p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10628
-------------------------------------   ----- 
End-of-path arrival time (ps)           10628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_3\/main_3  macrocell91   9753  10628  28581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_0\/main_3
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 28581p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10628
-------------------------------------   ----- 
End-of-path arrival time (ps)           10628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_0\/main_3  macrocell94   9753  10628  28581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_13\/main_1
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 28602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10607
-------------------------------------   ----- 
End-of-path arrival time (ps)           10607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_13\/main_1  macrocell65   9732  10607  28602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_11\/main_1
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 28602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10607
-------------------------------------   ----- 
End-of-path arrival time (ps)           10607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_11\/main_1  macrocell67   9732  10607  28602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_9\/main_1
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 28602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10607
-------------------------------------   ----- 
End-of-path arrival time (ps)           10607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_9\/main_1  macrocell69   9732  10607  28602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_8\/main_1
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 28602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10607
-------------------------------------   ----- 
End-of-path arrival time (ps)           10607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_8\/main_1  macrocell70   9732  10607  28602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4281/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 28678p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10028
-------------------------------------   ----- 
End-of-path arrival time (ps)           10028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4281/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_4281/q                                                   macrocell48       875    875  28678  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell10   5563   6438  28678  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell10   3590  10028  28678  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell11      0  10028  28678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell11      0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_7\/main_0
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 28759p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_7\/main_0  macrocell71   9576  10451  28759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_3\/main_0
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 28759p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_3\/main_0  macrocell75   9576  10451  28759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_2\/main_0
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 28759p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_2\/main_0  macrocell76   9576  10451  28759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_1\/main_0
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 28759p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10451
-------------------------------------   ----- 
End-of-path arrival time (ps)           10451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_1\/main_0  macrocell77   9576  10451  28759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:pos_2\/main_1
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 28760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10450
-------------------------------------   ----- 
End-of-path arrival time (ps)           10450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q     macrocell57    875    875  27502  RISE       1
\visualization_1:pos_2\/main_1  macrocell60   9575  10450  28760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:pos_2\/main_0
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 28995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10215
-------------------------------------   ----- 
End-of-path arrival time (ps)           10215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q     macrocell56    875    875  27516  RISE       1
\visualization_1:pos_2\/main_0  macrocell60   9340  10215  28995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 29305p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                         macrocell55     875    875  26704  RISE       1
\ConsolePort_1:Net_68\/main_0                     macrocell9     4603   5478  26704  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell9     2345   7823  26704  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell5   3069  10892  29305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell5        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:StsReg\/clock
Path slack     : 29305p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                macrocell55     875    875  26704  RISE       1
\ConsolePort_1:Net_68\/main_0            macrocell9     4603   5478  26704  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell9     2345   7823  26704  RISE       1
\ConsolePort_1:RegD0:bSR:StsReg\/clk_en  statusicell5   3069  10892  29305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:StsReg\/clock                     statusicell5        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 29305p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell55      875    875  26704  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell9      4603   5478  26704  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9      2345   7823  26704  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell9   3069  10892  29305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell9       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 29307p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10889
-------------------------------------   ----- 
End-of-path arrival time (ps)           10889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                             macrocell55      875    875  26704  RISE       1
\ConsolePort_1:Net_68\/main_0                         macrocell9      4603   5478  26704  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell9      2345   7823  26704  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell8   3066  10889  29307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell8       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_6\/main_0
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 29311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9899
-------------------------------------   ---- 
End-of-path arrival time (ps)           9899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_6\/main_0  macrocell72   9024   9899  29311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_5\/main_0
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 29311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9899
-------------------------------------   ---- 
End-of-path arrival time (ps)           9899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_5\/main_0  macrocell73   9024   9899  29311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_4\/main_0
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 29311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9899
-------------------------------------   ---- 
End-of-path arrival time (ps)           9899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_4\/main_0  macrocell74   9024   9899  29311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_0\/main_0
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 29311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9899
-------------------------------------   ---- 
End-of-path arrival time (ps)           9899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data0_0\/main_0  macrocell78   9024   9899  29311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29435p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell35      875    875  29435  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   4806   5681  29435  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   3590   9271  29435  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0   9271  29435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_7\/main_2
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 29641p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_7\/main_2  macrocell87   8694   9569  29641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_6\/main_2
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 29641p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_6\/main_2  macrocell88   8694   9569  29641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_2\/main_2
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 29641p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_2\/main_2  macrocell92   8694   9569  29641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_1\/main_2
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 29641p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9569
-------------------------------------   ---- 
End-of-path arrival time (ps)           9569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_1\/main_2  macrocell93   8694   9569  29641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_5\/main_2
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 29655p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9555
-------------------------------------   ---- 
End-of-path arrival time (ps)           9555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_5\/main_2  macrocell89   8680   9555  29655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_4\/main_2
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 29655p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9555
-------------------------------------   ---- 
End-of-path arrival time (ps)           9555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_4\/main_2  macrocell90   8680   9555  29655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_3\/main_2
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 29655p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9555
-------------------------------------   ---- 
End-of-path arrival time (ps)           9555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_3\/main_2  macrocell91   8680   9555  29655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_0\/main_2
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 29655p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9555
-------------------------------------   ---- 
End-of-path arrival time (ps)           9555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_0\/main_2  macrocell94   8680   9555  29655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_13\/main_2
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 29669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9541
-------------------------------------   ---- 
End-of-path arrival time (ps)           9541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data2_13\/main_2  macrocell97   8666   9541  29669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_10\/main_2
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 29669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9541
-------------------------------------   ---- 
End-of-path arrival time (ps)           9541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data2_10\/main_2  macrocell100   8666   9541  29669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell100        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_8\/main_2
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 29669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9541
-------------------------------------   ---- 
End-of-path arrival time (ps)           9541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data2_8\/main_2  macrocell102   8666   9541  29669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_14\/main_2
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 29678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data2_14\/main_2  macrocell96   8657   9532  29678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_12\/main_2
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 29678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data2_12\/main_2  macrocell98   8657   9532  29678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_11\/main_2
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 29678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data2_11\/main_2  macrocell99   8657   9532  29678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_9\/main_2
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 29678p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data2_9\/main_2  macrocell101   8657   9532  29678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_15\/main_2
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 29679p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_15\/main_2  macrocell111   8655   9530  29679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_12\/main_2
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 29679p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_12\/main_2  macrocell114   8655   9530  29679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_10\/main_2
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 29679p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_10\/main_2  macrocell116   8655   9530  29679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_8\/main_2
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 29679p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9530
-------------------------------------   ---- 
End-of-path arrival time (ps)           9530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data3_8\/main_2  macrocell118   8655   9530  29679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_15\/clk_en
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 29683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10514
-------------------------------------   ----- 
End-of-path arrival time (ps)           10514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_15\/clk_en  macrocell63   9804  10514  29683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_14\/clk_en
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 29683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10514
-------------------------------------   ----- 
End-of-path arrival time (ps)           10514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_14\/clk_en  macrocell64   9804  10514  29683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_13\/clk_en
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 29683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10514
-------------------------------------   ----- 
End-of-path arrival time (ps)           10514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_13\/clk_en  macrocell65   9804  10514  29683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_12\/clk_en
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 29683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10514
-------------------------------------   ----- 
End-of-path arrival time (ps)           10514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_12\/clk_en  macrocell66   9804  10514  29683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_11\/clk_en
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 29683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10514
-------------------------------------   ----- 
End-of-path arrival time (ps)           10514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_11\/clk_en  macrocell67   9804  10514  29683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_10\/clk_en
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 29683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10514
-------------------------------------   ----- 
End-of-path arrival time (ps)           10514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_10\/clk_en  macrocell68   9804  10514  29683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_9\/clk_en
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 29683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10514
-------------------------------------   ----- 
End-of-path arrival time (ps)           10514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_9\/clk_en  macrocell69   9804  10514  29683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_8\/clk_en
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 29683p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10514
-------------------------------------   ----- 
End-of-path arrival time (ps)           10514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_8\/clk_en  macrocell70   9804  10514  29683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_7\/clk_en
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 29765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_7\/clk_en  macrocell119   9722  10432  29765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_6\/clk_en
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 29765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_6\/clk_en  macrocell120   9722  10432  29765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_5\/clk_en
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 29765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_5\/clk_en  macrocell121   9722  10432  29765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_4\/clk_en
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 29765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_4\/clk_en  macrocell122   9722  10432  29765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_3\/clk_en
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 29765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_3\/clk_en  macrocell123   9722  10432  29765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_2\/clk_en
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 29765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_2\/clk_en  macrocell124   9722  10432  29765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_1\/clk_en
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 29765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_1\/clk_en  macrocell125   9722  10432  29765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_0\/clk_en
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 29765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10432
-------------------------------------   ----- 
End-of-path arrival time (ps)           10432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_0\/clk_en  macrocell126   9722  10432  29765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_6\/main_2
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 29793p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9416
-------------------------------------   ---- 
End-of-path arrival time (ps)           9416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_6\/main_2  macrocell72   8541   9416  29793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_5\/main_2
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 29793p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9416
-------------------------------------   ---- 
End-of-path arrival time (ps)           9416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_5\/main_2  macrocell73   8541   9416  29793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_4\/main_2
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 29793p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9416
-------------------------------------   ---- 
End-of-path arrival time (ps)           9416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_4\/main_2  macrocell74   8541   9416  29793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_0\/main_2
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 29793p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9416
-------------------------------------   ---- 
End-of-path arrival time (ps)           9416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_0\/main_2  macrocell78   8541   9416  29793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_7\/main_1
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 29874p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9335
-------------------------------------   ---- 
End-of-path arrival time (ps)           9335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_7\/main_1  macrocell87   8460   9335  29874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_6\/main_1
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 29874p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9335
-------------------------------------   ---- 
End-of-path arrival time (ps)           9335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_6\/main_1  macrocell88   8460   9335  29874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_2\/main_1
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 29874p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9335
-------------------------------------   ---- 
End-of-path arrival time (ps)           9335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_2\/main_1  macrocell92   8460   9335  29874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_1\/main_1
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 29874p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9335
-------------------------------------   ---- 
End-of-path arrival time (ps)           9335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_1\/main_1  macrocell93   8460   9335  29874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_5\/main_1
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 29888p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9322
-------------------------------------   ---- 
End-of-path arrival time (ps)           9322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_5\/main_1  macrocell89   8447   9322  29888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_4\/main_1
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 29888p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9322
-------------------------------------   ---- 
End-of-path arrival time (ps)           9322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_4\/main_1  macrocell90   8447   9322  29888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_3\/main_1
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 29888p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9322
-------------------------------------   ---- 
End-of-path arrival time (ps)           9322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_3\/main_1  macrocell91   8447   9322  29888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_0\/main_1
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 29888p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9322
-------------------------------------   ---- 
End-of-path arrival time (ps)           9322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_0\/main_1  macrocell94   8447   9322  29888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_2\/q
Path End       : \visualization_1:state_1\/main_4
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 29906p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_2\/q         macrocell60    875    875  29906  RISE       1
\visualization_1:state_1\/main_4  macrocell57   8429   9304  29906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_2\/q
Path End       : \visualization_1:state_0\/main_4
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 29906p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_2\/q         macrocell60    875    875  29906  RISE       1
\visualization_1:state_0\/main_4  macrocell58   8429   9304  29906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_2\/q
Path End       : \visualization_1:pos_3\/main_3
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 29906p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_2\/q       macrocell60    875    875  29906  RISE       1
\visualization_1:pos_3\/main_3  macrocell59   8429   9304  29906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_14\/main_0
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 30011p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9199
-------------------------------------   ---- 
End-of-path arrival time (ps)           9199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_14\/main_0  macrocell112   8324   9199  30011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_13\/main_0
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 30011p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9199
-------------------------------------   ---- 
End-of-path arrival time (ps)           9199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_13\/main_0  macrocell113   8324   9199  30011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_11\/main_0
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 30011p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9199
-------------------------------------   ---- 
End-of-path arrival time (ps)           9199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_11\/main_0  macrocell115   8324   9199  30011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_9\/main_0
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 30011p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9199
-------------------------------------   ---- 
End-of-path arrival time (ps)           9199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_9\/main_0  macrocell117   8324   9199  30011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 30186p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7240
-------------------------------------   ---- 
End-of-path arrival time (ps)           7240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell38         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q            macrocell38      875    875  30186  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell7   6365   7240  30186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4281/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 30305p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4281/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_4281/q                                                   macrocell48       875    875  28678  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell11   6247   7122  30305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell11      0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 30489p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                                -350
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10828
-------------------------------------   ----- 
End-of-path arrival time (ps)           10828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    530    530  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    530  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   1920   2450  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:status_tc\/main_1         macrocell5      3725   6175  30489  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:status_tc\/q              macrocell5      2345   8520  30489  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2308  10828  30489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell2        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_14\/main_0
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 30570p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8639
-------------------------------------   ---- 
End-of-path arrival time (ps)           8639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data2_14\/main_0  macrocell96   7764   8639  30570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_12\/main_0
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 30570p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8639
-------------------------------------   ---- 
End-of-path arrival time (ps)           8639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data2_12\/main_0  macrocell98   7764   8639  30570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_11\/main_0
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 30570p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8639
-------------------------------------   ---- 
End-of-path arrival time (ps)           8639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data2_11\/main_0  macrocell99   7764   8639  30570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_9\/main_0
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 30570p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8639
-------------------------------------   ---- 
End-of-path arrival time (ps)           8639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data2_9\/main_0  macrocell101   7764   8639  30570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_13\/main_1
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 30742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8468
-------------------------------------   ---- 
End-of-path arrival time (ps)           8468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data2_13\/main_1  macrocell97   7593   8468  30742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_10\/main_1
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 30742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8468
-------------------------------------   ---- 
End-of-path arrival time (ps)           8468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data2_10\/main_1  macrocell100   7593   8468  30742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell100        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_8\/main_1
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 30742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8468
-------------------------------------   ---- 
End-of-path arrival time (ps)           8468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data2_8\/main_1  macrocell102   7593   8468  30742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 30816p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                                -350
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10500
-------------------------------------   ----- 
End-of-path arrival time (ps)           10500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell10      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    530    530  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    530  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   1920   2450  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:status_tc\/main_1         macrocell11      3382   5832  30816  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:status_tc\/q              macrocell11      2345   8177  30816  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2323  10500  30816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell6        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_15\/main_2
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 30940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_15\/main_2  macrocell79   7395   8270  30940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_14\/main_2
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 30940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_14\/main_2  macrocell80   7395   8270  30940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_11\/main_2
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 30940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_11\/main_2  macrocell83   7395   8270  30940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_10\/main_2
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 30940p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_10\/main_2  macrocell84   7395   8270  30940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell84         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:pos_0\/main_2
Capture Clock  : \visualization_1:pos_0\/clock_0
Path slack     : 30949p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q     macrocell58    875    875  26001  RISE       1
\visualization_1:pos_0\/main_2  macrocell62   7386   8261  30949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_9\/main_2
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 30949p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_9\/main_2  macrocell85   7386   8261  30949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_15\/main_2
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 30949p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8261
-------------------------------------   ---- 
End-of-path arrival time (ps)           8261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data2_15\/main_2  macrocell95   7386   8261  30949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_13\/main_2
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 30950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_13\/main_2  macrocell81   7384   8259  30950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_12\/main_2
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 30950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_12\/main_2  macrocell82   7384   8259  30950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_8\/main_2
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 30950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data1_8\/main_2  macrocell86   7384   8259  30950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : Net_3780/main_2
Capture Clock  : Net_3780/clock_0
Path slack     : 30950p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8259
-------------------------------------   ---- 
End-of-path arrival time (ps)           8259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q  macrocell58     875    875  26001  RISE       1
Net_3780/main_2              macrocell127   7384   8259  30950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell127        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_13\/main_0
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 30974p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8236
-------------------------------------   ---- 
End-of-path arrival time (ps)           8236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data2_13\/main_0  macrocell97   7361   8236  30974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_10\/main_0
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 30974p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8236
-------------------------------------   ---- 
End-of-path arrival time (ps)           8236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data2_10\/main_0  macrocell100   7361   8236  30974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell100        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_8\/main_0
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 30974p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8236
-------------------------------------   ---- 
End-of-path arrival time (ps)           8236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data2_8\/main_0  macrocell102   7361   8236  30974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4281/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30988p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4281/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_4281/q                                                   macrocell48       875    875  28678  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell10   5563   6438  30988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell10      0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_15\/main_0
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 30988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_15\/main_0  macrocell111   7346   8221  30988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_12\/main_0
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 30988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_12\/main_0  macrocell114   7346   8221  30988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_10\/main_0
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 30988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_10\/main_0  macrocell116   7346   8221  30988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_8\/main_0
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 30988p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data3_8\/main_0  macrocell118   7346   8221  30988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ClockCounter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \ClockCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30994p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10323
-------------------------------------   ----- 
End-of-path arrival time (ps)           10323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell15   1600   1600  30994  RISE       1
\ClockCounter:CounterUDB:status_3\/main_0           macrocell25      4126   5726  30994  RISE       1
\ClockCounter:CounterUDB:status_3\/q                macrocell25      2345   8071  30994  RISE       1
\ClockCounter:CounterUDB:sSTSReg:stsreg\/status_3   statusicell9     2252  10323  30994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell9        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_7\/main_0
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 31163p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data2_7\/main_0  macrocell103   7172   8047  31163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_6\/main_0
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 31163p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data2_6\/main_0  macrocell104   7172   8047  31163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_4\/main_0
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 31163p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data2_4\/main_0  macrocell106   7172   8047  31163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_1\/main_0
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 31163p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8047
-------------------------------------   ---- 
End-of-path arrival time (ps)           8047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data2_1\/main_0  macrocell109   7172   8047  31163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 31168p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8041
-------------------------------------   ---- 
End-of-path arrival time (ps)           8041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell7   1600   1600  25813  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_4     macrocell38     6441   8041  31168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell38         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 31168p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8041
-------------------------------------   ---- 
End-of-path arrival time (ps)           8041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell7   1600   1600  25813  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_3     macrocell39     6441   8041  31168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:Net_61\/main_1
Capture Clock  : \ConsolePort_2:Net_61\/clock_0
Path slack     : 31187p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8022
-------------------------------------   ---- 
End-of-path arrival time (ps)           8022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell7   1600   1600  25813  RISE       1
\ConsolePort_2:Net_61\/main_1                               macrocell37     6422   8022  31187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_61\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31200p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6227
-------------------------------------   ---- 
End-of-path arrival time (ps)           6227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell35      875    875  29435  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell4   5352   6227  31200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_14\/main_1
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 31220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_14\/main_1  macrocell112   7115   7990  31220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_13\/main_1
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 31220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_13\/main_1  macrocell113   7115   7990  31220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_11\/main_1
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 31220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_11\/main_1  macrocell115   7115   7990  31220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_9\/main_1
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 31220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_9\/main_1  macrocell117   7115   7990  31220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_14\/main_1
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 31230p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data2_14\/main_1  macrocell96   7104   7979  31230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_12\/main_1
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 31230p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data2_12\/main_1  macrocell98   7104   7979  31230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_11\/main_1
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 31230p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data2_11\/main_1  macrocell99   7104   7979  31230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_9\/main_1
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 31230p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data2_9\/main_1  macrocell101   7104   7979  31230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_15\/main_1
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 31234p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_15\/main_1  macrocell111   7101   7976  31234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_12\/main_1
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 31234p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_12\/main_1  macrocell114   7101   7976  31234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_10\/main_1
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 31234p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_10\/main_1  macrocell116   7101   7976  31234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_8\/main_1
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 31234p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7976
-------------------------------------   ---- 
End-of-path arrival time (ps)           7976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data3_8\/main_1  macrocell118   7101   7976  31234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:pos_2\/clk_en
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 31381p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8815
-------------------------------------   ---- 
End-of-path arrival time (ps)           8815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29683  RISE       1
\visualization_1:pos_2\/clk_en      macrocell60   8105   8815  31381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:state_1\/main_2
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 31420p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q       macrocell58    875    875  26001  RISE       1
\visualization_1:state_1\/main_2  macrocell57   6914   7789  31420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:state_0\/main_2
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 31420p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q       macrocell58    875    875  26001  RISE       1
\visualization_1:state_0\/main_2  macrocell58   6914   7789  31420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:pos_3\/main_2
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 31420p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q     macrocell58    875    875  26001  RISE       1
\visualization_1:pos_3\/main_2  macrocell59   6914   7789  31420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:pos_1\/main_2
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 31420p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7789
-------------------------------------   ---- 
End-of-path arrival time (ps)           7789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q     macrocell58    875    875  26001  RISE       1
\visualization_1:pos_1\/main_2  macrocell61   6914   7789  31420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:pos_2\/main_4
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 31589p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7620
-------------------------------------   ---- 
End-of-path arrival time (ps)           7620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q       macrocell62    875    875  31589  RISE       1
\visualization_1:pos_2\/main_4  macrocell60   6745   7620  31589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell10      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    530    530  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    530  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   1920   2450  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell10   3379   5829  31598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell10      0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31600p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5827
-------------------------------------   ---- 
End-of-path arrival time (ps)           5827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell10      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell10    530    530  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell11      0    530  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell11   1920   2450  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell11   3377   5827  31600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell11      0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_15\/main_1
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 31670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_15\/main_1  macrocell79   6665   7540  31670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_14\/main_1
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 31670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_14\/main_1  macrocell80   6665   7540  31670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_11\/main_1
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 31670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_11\/main_1  macrocell83   6665   7540  31670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_10\/main_1
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 31670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_10\/main_1  macrocell84   6665   7540  31670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell84         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31686p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q             macrocell31      875    875  29921  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell4   4865   5740  31686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31745p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5681
-------------------------------------   ---- 
End-of-path arrival time (ps)           5681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell35      875    875  29435  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   4806   5681  31745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_6\/main_1
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 31748p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7462
-------------------------------------   ---- 
End-of-path arrival time (ps)           7462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_6\/main_1  macrocell72   6587   7462  31748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_5\/main_1
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 31748p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7462
-------------------------------------   ---- 
End-of-path arrival time (ps)           7462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_5\/main_1  macrocell73   6587   7462  31748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_4\/main_1
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 31748p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7462
-------------------------------------   ---- 
End-of-path arrival time (ps)           7462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_4\/main_1  macrocell74   6587   7462  31748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_0\/main_1
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 31748p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7462
-------------------------------------   ---- 
End-of-path arrival time (ps)           7462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_0\/main_1  macrocell78   6587   7462  31748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_7\/main_1
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 31761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_7\/main_1  macrocell71   6573   7448  31761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_3\/main_1
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 31761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_3\/main_1  macrocell75   6573   7448  31761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_2\/main_1
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 31761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_2\/main_1  macrocell76   6573   7448  31761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_1\/main_1
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 31761p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data0_1\/main_1  macrocell77   6573   7448  31761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_7\/main_2
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 31880p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_7\/main_2  macrocell71   6454   7329  31880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_3\/main_2
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 31880p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_3\/main_2  macrocell75   6454   7329  31880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_2\/main_2
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 31880p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_2\/main_2  macrocell76   6454   7329  31880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_1\/main_2
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 31880p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58    875    875  26001  RISE       1
\visualization_1:latched_data0_1\/main_2  macrocell77   6454   7329  31880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ClockCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \ClockCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 32106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9210
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell15   1700   1700  32106  RISE       1
\ClockCounter:CounterUDB:status_0\/main_0            macrocell24      2290   3990  32106  RISE       1
\ClockCounter:CounterUDB:status_0\/q                 macrocell24      2345   6335  32106  RISE       1
\ClockCounter:CounterUDB:sSTSReg:stsreg\/status_0    statusicell9     2875   9210  32106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell9        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 32162p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5264
-------------------------------------   ---- 
End-of-path arrival time (ps)           5264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    530    530  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    530  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   1920   2450  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   2814   5264  32162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 32164p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5262
-------------------------------------   ---- 
End-of-path arrival time (ps)           5262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    530    530  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    530  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   1920   2450  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2812   5262  32164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 32231p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q             macrocell31      875    875  29921  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   4321   5196  32231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_7\/main_2
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 32241p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data2_7\/main_2  macrocell103   6094   6969  32241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_6\/main_2
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 32241p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data2_6\/main_2  macrocell104   6094   6969  32241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_4\/main_2
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 32241p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data2_4\/main_2  macrocell106   6094   6969  32241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_1\/main_2
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 32241p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data2_1\/main_2  macrocell109   6094   6969  32241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_5\/clk_en
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 32252p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_5\/clk_en  macrocell89   7234   7944  32252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_4\/clk_en
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 32252p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_4\/clk_en  macrocell90   7234   7944  32252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_3\/clk_en
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 32252p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_3\/clk_en  macrocell91   7234   7944  32252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_0\/clk_en
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 32252p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_0\/clk_en  macrocell94   7234   7944  32252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_7\/clk_en
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 32256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7941
-------------------------------------   ---- 
End-of-path arrival time (ps)           7941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_7\/clk_en  macrocell87   7231   7941  32256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_6\/clk_en
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 32256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7941
-------------------------------------   ---- 
End-of-path arrival time (ps)           7941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_6\/clk_en  macrocell88   7231   7941  32256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_2\/clk_en
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 32256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7941
-------------------------------------   ---- 
End-of-path arrival time (ps)           7941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_2\/clk_en  macrocell92   7231   7941  32256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_1\/clk_en
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 32256p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7941
-------------------------------------   ---- 
End-of-path arrival time (ps)           7941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_1\/clk_en  macrocell93   7231   7941  32256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 32283p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                                -350
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell14   1600   1600  32283  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:status_tc\/main_1        macrocell13      2835   4435  32283  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:status_tc\/q             macrocell13      2345   6780  32283  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/status_0  statusicell8     2254   9034  32283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell8        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:pos_0\/main_1
Capture Clock  : \visualization_1:pos_0\/clock_0
Path slack     : 32300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q     macrocell57    875    875  27502  RISE       1
\visualization_1:pos_0\/main_1  macrocell62   6035   6910  32300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_9\/main_1
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 32300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_9\/main_1  macrocell85   6035   6910  32300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_15\/main_1
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 32300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data2_15\/main_1  macrocell95   6035   6910  32300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_11\/q
Path End       : \visualization_1:latched_data0_11\/main_3
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 32478p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell67         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_11\/q       macrocell67    875    875  32478  RISE       1
\visualization_1:latched_data0_11\/main_3  macrocell67   5857   6732  32478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell67         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_13\/main_1
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 32495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_13\/main_1  macrocell81   5840   6715  32495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_12\/main_1
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 32495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_12\/main_1  macrocell82   5840   6715  32495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_8\/main_1
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 32495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57    875    875  27502  RISE       1
\visualization_1:latched_data1_8\/main_1  macrocell86   5840   6715  32495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : Net_3780/main_1
Capture Clock  : Net_3780/clock_0
Path slack     : 32495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q  macrocell57     875    875  27502  RISE       1
Net_3780/main_1              macrocell127   5840   6715  32495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell127        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_7\/main_1
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 32581p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data2_7\/main_1  macrocell103   5754   6629  32581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_6\/main_1
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 32581p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data2_6\/main_1  macrocell104   5754   6629  32581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_4\/main_1
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 32581p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data2_4\/main_1  macrocell106   5754   6629  32581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_1\/main_1
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 32581p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data2_1\/main_1  macrocell109   5754   6629  32581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_11\/q
Path End       : \visualization_1:latched_data2_11\/main_3
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 32679p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_11\/q       macrocell99    875    875  32679  RISE       1
\visualization_1:latched_data2_11\/main_3  macrocell99   5656   6531  32679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_5\/main_2
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 32775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data2_5\/main_2  macrocell105   5560   6435  32775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_3\/main_2
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 32775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data2_3\/main_2  macrocell107   5560   6435  32775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_2\/main_2
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 32775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data2_2\/main_2  macrocell108   5560   6435  32775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_0\/main_2
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 32775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell58     875    875  26001  RISE       1
\visualization_1:latched_data2_0\/main_2  macrocell110   5560   6435  32775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:state_1\/main_0
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 32845p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q       macrocell56    875    875  27516  RISE       1
\visualization_1:state_1\/main_0  macrocell57   5490   6365  32845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:state_0\/main_0
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 32845p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q       macrocell56    875    875  27516  RISE       1
\visualization_1:state_0\/main_0  macrocell58   5490   6365  32845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:pos_3\/main_0
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 32845p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q     macrocell56    875    875  27516  RISE       1
\visualization_1:pos_3\/main_0  macrocell59   5490   6365  32845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:pos_1\/main_0
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 32845p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q     macrocell56    875    875  27516  RISE       1
\visualization_1:pos_1\/main_0  macrocell61   5490   6365  32845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_5\/main_0
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 32864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data2_5\/main_0  macrocell105   5471   6346  32864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_3\/main_0
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 32864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data2_3\/main_0  macrocell107   5471   6346  32864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_2\/main_0
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 32864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data2_2\/main_0  macrocell108   5471   6346  32864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_0\/main_0
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 32864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56     875    875  27516  RISE       1
\visualization_1:latched_data2_0\/main_0  macrocell110   5471   6346  32864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 33010p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell14   1600   1600  32283  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell14   2816   4416  33010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell14      0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33056p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6154
-------------------------------------   ---- 
End-of-path arrival time (ps)           6154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    530    530  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    530  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   1920   2450  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_3      macrocell31     3704   6154  33056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33056p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6154
-------------------------------------   ---- 
End-of-path arrival time (ps)           6154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    530    530  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    530  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   1920   2450  29854  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_2      macrocell32     3704   6154  33056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_5\/main_1
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 33208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data2_5\/main_1  macrocell105   5126   6001  33208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_3\/main_1
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 33208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data2_3\/main_1  macrocell107   5126   6001  33208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_2\/main_1
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 33208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data2_2\/main_1  macrocell108   5126   6001  33208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_0\/main_1
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 33208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell57     875    875  27502  RISE       1
\visualization_1:latched_data2_0\/main_1  macrocell110   5126   6001  33208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:state_1\/main_1
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 33210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q       macrocell57    875    875  27502  RISE       1
\visualization_1:state_1\/main_1  macrocell57   5125   6000  33210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:state_0\/main_1
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 33210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q       macrocell57    875    875  27502  RISE       1
\visualization_1:state_0\/main_1  macrocell58   5125   6000  33210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:pos_3\/main_1
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 33210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q     macrocell57    875    875  27502  RISE       1
\visualization_1:pos_3\/main_1  macrocell59   5125   6000  33210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:pos_1\/main_1
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 33210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q     macrocell57    875    875  27502  RISE       1
\visualization_1:pos_1\/main_1  macrocell61   5125   6000  33210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 33299p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell7       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell7   1600   1600  25813  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell7   2528   4128  33299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell7       0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_15\/clk_en
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 33320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_15\/clk_en  macrocell111   6167   6877  33320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_14\/clk_en
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 33320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_14\/clk_en  macrocell112   6167   6877  33320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_13\/clk_en
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 33320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_13\/clk_en  macrocell113   6167   6877  33320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_12\/clk_en
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 33320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_12\/clk_en  macrocell114   6167   6877  33320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_11\/clk_en
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 33320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_11\/clk_en  macrocell115   6167   6877  33320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_10\/clk_en
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 33320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_10\/clk_en  macrocell116   6167   6877  33320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_9\/clk_en
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 33320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_9\/clk_en  macrocell117   6167   6877  33320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_8\/clk_en
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 33320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data3_8\/clk_en  macrocell118   6167   6877  33320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_14\/clk_en
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 33323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data2_14\/clk_en  macrocell96   6163   6873  33323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_13\/clk_en
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 33323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data2_13\/clk_en  macrocell97   6163   6873  33323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_12\/clk_en
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 33323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data2_12\/clk_en  macrocell98   6163   6873  33323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_11\/clk_en
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 33323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data2_11\/clk_en  macrocell99   6163   6873  33323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_10\/clk_en
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 33323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29683  RISE       1
\visualization_1:latched_data2_10\/clk_en  macrocell100   6163   6873  33323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell100        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_9\/clk_en
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 33323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data2_9\/clk_en  macrocell101   6163   6873  33323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_8\/clk_en
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 33323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data2_8\/clk_en  macrocell102   6163   6873  33323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33346p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell55    875    875  26704  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_0  macrocell51   4988   5863  33346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell51         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33346p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5863
-------------------------------------   ---- 
End-of-path arrival time (ps)           5863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell55    875    875  26704  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_0  macrocell52   4988   5863  33346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell52         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4281/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33390p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4281/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_4281/q                                             macrocell48    875    875  28678  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_0  macrocell44   4944   5819  33390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell44         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4281/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33390p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4281/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_4281/q                                             macrocell48    875    875  28678  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_0  macrocell45   4944   5819  33390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell45         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4281/q
Path End       : Net_4281/main_1
Capture Clock  : Net_4281/clock_0
Path slack     : 33390p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4281/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_4281/q       macrocell48    875    875  28678  RISE       1
Net_4281/main_1  macrocell48   4944   5819  33390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4281/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:pos_0\/main_0
Capture Clock  : \visualization_1:pos_0\/clock_0
Path slack     : 33454p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q     macrocell56    875    875  27516  RISE       1
\visualization_1:pos_0\/main_0  macrocell62   4881   5756  33454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_9\/main_0
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 33454p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_9\/main_0  macrocell85   4881   5756  33454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_15\/main_0
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 33454p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data2_15\/main_0  macrocell95   4881   5756  33454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_15\/main_0
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 33456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_15\/main_0  macrocell79   4879   5754  33456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_14\/main_0
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 33456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_14\/main_0  macrocell80   4879   5754  33456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_11\/main_0
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 33456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_11\/main_0  macrocell83   4879   5754  33456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_10\/main_0
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 33456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_10\/main_0  macrocell84   4879   5754  33456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell84         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_13\/main_0
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 33457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_13\/main_0  macrocell81   4878   5753  33457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_12\/main_0
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 33457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_12\/main_0  macrocell82   4878   5753  33457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_8\/main_0
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 33457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell56    875    875  27516  RISE       1
\visualization_1:latched_data1_8\/main_0  macrocell86   4878   5753  33457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : Net_3780/main_0
Capture Clock  : Net_3780/clock_0
Path slack     : 33457p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q  macrocell56     875    875  27516  RISE       1
Net_3780/main_0              macrocell127   4878   5753  33457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell127        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ClockCounter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \ClockCounter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 33484p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell15   1600   1600  30994  RISE       1
\ClockCounter:CounterUDB:underflow_reg_i\/main_0    macrocell128     4126   5726  33484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:underflow_reg_i\/clock_0          macrocell128        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 33486p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell44         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q             macrocell44       875    875  31176  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell10   3066   3941  33486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell10      0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \ClockCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 33525p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4240
--------------------------------------------   ----- 
End-of-path required time (ps)                 37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3901
-------------------------------------   ---- 
End-of-path arrival time (ps)           3901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell15   1600   1600  30994  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell15   2301   3901  33525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell15      0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 33600p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell44         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q             macrocell44       875    875  31176  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell11   2952   3827  33600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell11      0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33628p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell10      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    530    530  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    530  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   1920   2450  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_4      macrocell44      3132   5582  33628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell44         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33628p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell10      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell10    530    530  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell11      0    530  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell11   1920   2450  29288  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_3      macrocell45      3132   5582  33628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell45         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33794p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3663
-------------------------------------   ---- 
End-of-path arrival time (ps)           3663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell7      847    847  33794  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell13   2816   3663  33794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell7      847    847  33794  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell12   2814   3661  33796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33803p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3653
-------------------------------------   ---- 
End-of-path arrival time (ps)           3653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell1     847    847  33803  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell1   2806   3653  33803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33803p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3653
-------------------------------------   ---- 
End-of-path arrival time (ps)           3653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell5     847    847  33803  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell8   2806   3653  33803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell8       0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33810p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3647
-------------------------------------   ---- 
End-of-path arrival time (ps)           3647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell1     847    847  33803  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell2   2800   3647  33810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33810p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3647
-------------------------------------   ---- 
End-of-path arrival time (ps)           3647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell5     847    847  33803  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell9   2800   3647  33810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell9       0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:state_1\/main_6
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 33832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q         macrocell62    875    875  31589  RISE       1
\visualization_1:state_1\/main_6  macrocell57   4502   5377  33832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:state_0\/main_6
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 33832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q         macrocell62    875    875  31589  RISE       1
\visualization_1:state_0\/main_6  macrocell58   4502   5377  33832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:pos_3\/main_5
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 33832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q       macrocell62    875    875  31589  RISE       1
\visualization_1:pos_3\/main_5  macrocell59   4502   5377  33832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:pos_1\/main_3
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 33832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q       macrocell62    875    875  31589  RISE       1
\visualization_1:pos_1\/main_3  macrocell61   4502   5377  33832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_1\/q
Path End       : \visualization_1:state_1\/main_5
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 33833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_1\/q         macrocell61    875    875  27025  RISE       1
\visualization_1:state_1\/main_5  macrocell57   4502   5377  33833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_1\/q
Path End       : \visualization_1:state_0\/main_5
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 33833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_1\/q         macrocell61    875    875  27025  RISE       1
\visualization_1:state_0\/main_5  macrocell58   4502   5377  33833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_1\/q
Path End       : \visualization_1:pos_3\/main_4
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 33833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_1\/q       macrocell61    875    875  27025  RISE       1
\visualization_1:pos_3\/main_4  macrocell59   4502   5377  33833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 33873p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell51         0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q            macrocell51       875    875  33873  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell14   2679   3554  33873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell14      0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33915p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell3     847    847  33915  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell5   2694   3541  33915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell5       0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33920p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell3        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell3     847    847  33915  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell6   2690   3537  33920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell6       0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ClockCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \ClockCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34152p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -350
--------------------------------------------   ----- 
End-of-path required time (ps)                 41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7165
-------------------------------------   ---- 
End-of-path arrival time (ps)           7165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell15   1600   1600  30994  RISE       1
\ClockCounter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell9     5565   7165  34152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell9        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_4\/q
Path End       : \visualization_1:latched_data3_4\/main_3
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 34219p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell122        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_4\/q       macrocell122    875    875  34219  RISE       1
\visualization_1:latched_data3_4\/main_3  macrocell122   4115   4990  34219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_7\/clk_en
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_7\/clk_en  macrocell71   5199   5909  34288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_3\/clk_en
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_3\/clk_en  macrocell75   5199   5909  34288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_2\/clk_en
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_2\/clk_en  macrocell76   5199   5909  34288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_1\/clk_en
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_1\/clk_en  macrocell77   5199   5909  34288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_6\/clk_en
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 34292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_6\/clk_en  macrocell72   5195   5905  34292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_5\/clk_en
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 34292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_5\/clk_en  macrocell73   5195   5905  34292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_4\/clk_en
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 34292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_4\/clk_en  macrocell74   5195   5905  34292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_0\/clk_en
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 34292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5905
-------------------------------------   ---- 
End-of-path arrival time (ps)           5905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data0_0\/clk_en  macrocell78   5195   5905  34292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_13\/clk_en
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 34387p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_13\/clk_en  macrocell81   5100   5810  34387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_12\/clk_en
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 34387p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_12\/clk_en  macrocell82   5100   5810  34387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_8\/clk_en
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 34387p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_8\/clk_en  macrocell86   5100   5810  34387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : Net_3780/clk_en
Capture Clock  : Net_3780/clock_0
Path slack     : 34387p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell        710    710  29683  RISE       1
Net_3780/clk_en                     macrocell127   5100   5810  34387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell127        0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:state_2\/clk_en
Capture Clock  : \visualization_1:state_2\/clock_0
Path slack     : 34391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29683  RISE       1
\visualization_1:state_2\/clk_en    macrocell56   5096   5806  34391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:pos_0\/clk_en
Capture Clock  : \visualization_1:pos_0\/clock_0
Path slack     : 34391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29683  RISE       1
\visualization_1:pos_0\/clk_en      macrocell62   5096   5806  34391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_15\/clk_en
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 34391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_15\/clk_en  macrocell79   5096   5806  34391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_14\/clk_en
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 34391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_14\/clk_en  macrocell80   5096   5806  34391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_11\/clk_en
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 34391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_11\/clk_en  macrocell83   5096   5806  34391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_10\/clk_en
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 34391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_10\/clk_en  macrocell84   5096   5806  34391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell84         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_9\/clk_en
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 34391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29683  RISE       1
\visualization_1:latched_data1_9\/clk_en  macrocell85   5096   5806  34391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_15\/clk_en
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 34391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5806
-------------------------------------   ---- 
End-of-path arrival time (ps)           5806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29683  RISE       1
\visualization_1:latched_data2_15\/clk_en  macrocell95   5096   5806  34391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 34445p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell42     875    875  21726  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/reset  statusicell4   6347   7222  34445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell4        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_15\/q
Path End       : \visualization_1:latched_data2_15\/main_3
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 34528p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_15\/q       macrocell95    875    875  34528  RISE       1
\visualization_1:latched_data2_15\/main_3  macrocell95   3807   4682  34528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4281/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 34534p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4281/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_4281/q                                             macrocell48     875    875  28678  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell6   6258   7133  34534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell6        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_12\/q
Path End       : \visualization_1:latched_data2_12\/main_3
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 34535p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_12\/q       macrocell98    875    875  34535  RISE       1
\visualization_1:latched_data2_12\/main_3  macrocell98   3800   4675  34535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_9\/q
Path End       : \visualization_1:latched_data2_9\/main_3
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 34535p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_9\/q       macrocell101    875    875  34535  RISE       1
\visualization_1:latched_data2_9\/main_3  macrocell101   3800   4675  34535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_10\/q
Path End       : \visualization_1:latched_data2_10\/main_3
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 34547p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell100        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_10\/q       macrocell100    875    875  34547  RISE       1
\visualization_1:latched_data2_10\/main_3  macrocell100   3787   4662  34547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell100        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_15\/q
Path End       : \visualization_1:latched_data1_15\/main_3
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 34691p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_15\/q       macrocell79    875    875  34691  RISE       1
\visualization_1:latched_data1_15\/main_3  macrocell79   3644   4519  34691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_5\/q
Path End       : \visualization_1:latched_data1_5\/main_4
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 34696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_5\/q       macrocell89    875    875  34696  RISE       1
\visualization_1:latched_data1_5\/main_4  macrocell89   3639   4514  34696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_3\/q
Path End       : \visualization_1:latched_data0_3\/main_3
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 34701p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_3\/q       macrocell75    875    875  34701  RISE       1
\visualization_1:latched_data0_3\/main_3  macrocell75   3634   4509  34701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_13\/q
Path End       : \visualization_1:latched_data1_13\/main_3
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 34703p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell81         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_13\/q       macrocell81    875    875  34703  RISE       1
\visualization_1:latched_data1_13\/main_3  macrocell81   3631   4506  34703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_7\/q
Path End       : \visualization_1:latched_data1_7\/main_4
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 34709p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell87         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_7\/q       macrocell87    875    875  34709  RISE       1
\visualization_1:latched_data1_7\/main_4  macrocell87   3626   4501  34709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_14\/q
Path End       : \visualization_1:latched_data1_14\/main_3
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 34714p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4495
-------------------------------------   ---- 
End-of-path arrival time (ps)           4495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell80         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_14\/q       macrocell80    875    875  34714  RISE       1
\visualization_1:latched_data1_14\/main_3  macrocell80   3620   4495  34714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_7\/q
Path End       : \visualization_1:latched_data0_7\/main_3
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 34720p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_7\/q       macrocell71    875    875  34720  RISE       1
\visualization_1:latched_data0_7\/main_3  macrocell71   3614   4489  34720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_4\/q
Path End       : \visualization_1:latched_data1_4\/main_4
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 34732p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_4\/q       macrocell90    875    875  34732  RISE       1
\visualization_1:latched_data1_4\/main_4  macrocell90   3603   4478  34732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:Net_61\/main_1
Capture Clock  : \ConsolePort_1:Net_61\/clock_0
Path slack     : 34783p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell14   1600   1600  32283  RISE       1
\ConsolePort_1:Net_61\/main_1                               macrocell50      2827   4427  34783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 34783p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell14   1600   1600  32283  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_4     macrocell51      2827   4427  34783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell51         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 34783p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell14      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell14   1600   1600  32283  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_3     macrocell52      2827   4427  34783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell52         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3780/q
Path End       : Net_3780/main_3
Capture Clock  : Net_3780/clock_0
Path slack     : 34825p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell127        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_3780/q       macrocell127    875    875  34825  RISE       1
Net_3780/main_3  macrocell127   3509   4384  34825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell127        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_8\/q
Path End       : \visualization_1:latched_data2_8\/main_3
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 34851p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_8\/q       macrocell102    875    875  34851  RISE       1
\visualization_1:latched_data2_8\/main_3  macrocell102   3484   4359  34851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_13\/q
Path End       : \visualization_1:latched_data2_13\/main_3
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 34877p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_13\/q       macrocell97    875    875  34877  RISE       1
\visualization_1:latched_data2_13\/main_3  macrocell97   3458   4333  34877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 34929p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell42    875    875  21726  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_0  macrocell38   3406   4281  34929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell38         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 34929p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4281
-------------------------------------   ---- 
End-of-path arrival time (ps)           4281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell42    875    875  21726  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_0  macrocell39   3406   4281  34929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_6\/q
Path End       : \visualization_1:latched_data2_6\/main_3
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 35112p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell104        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_6\/q       macrocell104    875    875  35112  RISE       1
\visualization_1:latched_data2_6\/main_3  macrocell104   3223   4098  35112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_14\/q
Path End       : \visualization_1:latched_data2_14\/main_3
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 35122p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4088
-------------------------------------   ---- 
End-of-path arrival time (ps)           4088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_14\/q       macrocell96    875    875  35122  RISE       1
\visualization_1:latched_data2_14\/main_3  macrocell96   3213   4088  35122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_15\/q
Path End       : \visualization_1:latched_data3_15\/main_3
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 35131p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_15\/q       macrocell111    875    875  35131  RISE       1
\visualization_1:latched_data3_15\/main_3  macrocell111   3203   4078  35131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_1\/q
Path End       : \visualization_1:latched_data3_1\/main_3
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 35144p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell125        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_1\/q       macrocell125    875    875  35144  RISE       1
\visualization_1:latched_data3_1\/main_3  macrocell125   3191   4066  35144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell125        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_13\/q
Path End       : \visualization_1:latched_data0_13\/main_3
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 35158p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_13\/q       macrocell65    875    875  35158  RISE       1
\visualization_1:latched_data0_13\/main_3  macrocell65   3177   4052  35158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ClockCounter:CounterUDB:prevCompare\/main_0
Capture Clock  : \ClockCounter:CounterUDB:prevCompare\/clock_0
Path slack     : 35220p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3990
-------------------------------------   ---- 
End-of-path arrival time (ps)           3990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:sC8:counterdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ClockCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell15   1700   1700  32106  RISE       1
\ClockCounter:CounterUDB:prevCompare\/main_0         macrocell129     2290   3990  35220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:prevCompare\/clock_0              macrocell129        0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35220p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell35    875    875  29435  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_4  macrocell31   3114   3989  35220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35220p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell35    875    875  29435  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_3  macrocell32   3114   3989  35220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : Net_3493/main_1
Capture Clock  : Net_3493/clock_0
Path slack     : 35220p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3493/q       macrocell35    875    875  29435  RISE       1
Net_3493/main_1  macrocell35   3114   3989  35220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35266p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell55     875    875  26704  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/reset  statusicell8   5526   6401  35266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell8        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35277p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell44         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q       macrocell44    875    875  31176  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_2  macrocell44   3058   3933  35277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell44         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35277p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell44         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q       macrocell44    875    875  31176  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_1  macrocell45   3058   3933  35277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell45         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_7\/clk_en
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 35407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data2_7\/clk_en  macrocell103   4079   4789  35407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_6\/clk_en
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 35407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data2_6\/clk_en  macrocell104   4079   4789  35407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_5\/clk_en
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 35407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data2_5\/clk_en  macrocell105   4079   4789  35407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_4\/clk_en
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 35407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data2_4\/clk_en  macrocell106   4079   4789  35407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_3\/clk_en
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 35407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data2_3\/clk_en  macrocell107   4079   4789  35407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_2\/clk_en
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 35407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data2_2\/clk_en  macrocell108   4079   4789  35407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_1\/clk_en
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 35407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data2_1\/clk_en  macrocell109   4079   4789  35407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_0\/clk_en
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 35407p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29683  RISE       1
\visualization_1:latched_data2_0\/clk_en  macrocell110   4079   4789  35407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:state_1\/clk_en
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 35413p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29683  RISE       1
\visualization_1:state_1\/clk_en    macrocell57   4074   4784  35413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:state_0\/clk_en
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 35413p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29683  RISE       1
\visualization_1:state_0\/clk_en    macrocell58   4074   4784  35413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:pos_3\/clk_en
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 35413p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29683  RISE       1
\visualization_1:pos_3\/clk_en      macrocell59   4074   4784  35413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:pos_1\/clk_en
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 35413p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29683  RISE       1
\visualization_1:pos_1\/clk_en      macrocell61   4074   4784  35413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_6\/q
Path End       : \visualization_1:latched_data1_6\/main_4
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 35539p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3670
-------------------------------------   ---- 
End-of-path arrival time (ps)           3670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_6\/q       macrocell88    875    875  35539  RISE       1
\visualization_1:latched_data1_6\/main_4  macrocell88   2795   3670  35539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_0\/q
Path End       : \visualization_1:latched_data1_0\/main_4
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 35544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3666
-------------------------------------   ---- 
End-of-path arrival time (ps)           3666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell94         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_0\/q       macrocell94    875    875  35544  RISE       1
\visualization_1:latched_data1_0\/main_4  macrocell94   2791   3666  35544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell94         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_5\/q
Path End       : \visualization_1:latched_data0_5\/main_3
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 35548p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3661
-------------------------------------   ---- 
End-of-path arrival time (ps)           3661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_5\/q       macrocell73    875    875  35548  RISE       1
\visualization_1:latched_data0_5\/main_3  macrocell73   2786   3661  35548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/main_0
Capture Clock  : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 35552p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3658
-------------------------------------   ---- 
End-of-path arrival time (ps)           3658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockSync:genblk1[0]:INST\/out            synccell       710    710  35552  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/main_0  macrocell41   2948   3658  35552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell41         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_2:Net_288\/main_0
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 35552p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3658
-------------------------------------   ---- 
End-of-path arrival time (ps)           3658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockSync:genblk1[0]:INST\/out  synccell       710    710  35552  RISE       1
\ConsolePort_2:Net_288\/main_0                 macrocell42   2948   3658  35552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CounterSync:genblk1[0]:INST\/out
Path End       : \ClockCounter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \ClockCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 35552p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3657
-------------------------------------   ---- 
End-of-path arrival time (ps)           3657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CounterSync:genblk1[0]:INST\/clock                        synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CounterSync:genblk1[0]:INST\/out                synccell        710    710  25182  RISE       1
\ClockCounter:CounterUDB:count_stored_i\/main_0  macrocell130   2947   3657  35552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCounter:CounterUDB:count_stored_i\/clock_0           macrocell130        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35558p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell36         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q           macrocell36    875    875  30196  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_3  macrocell38   2777   3652  35558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell38         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35558p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell36         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q           macrocell36    875    875  30196  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_2  macrocell39   2777   3652  35558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_2\/q
Path End       : \visualization_1:latched_data0_2\/main_3
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 35560p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3650
-------------------------------------   ---- 
End-of-path arrival time (ps)           3650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_2\/q       macrocell76    875    875  35560  RISE       1
\visualization_1:latched_data0_2\/main_3  macrocell76   2775   3650  35560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:Net_61\/main_0
Capture Clock  : \ConsolePort_2:Net_61\/clock_0
Path slack     : 35571p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3639
-------------------------------------   ---- 
End-of-path arrival time (ps)           3639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell36         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q  macrocell36    875    875  30196  RISE       1
\ConsolePort_2:Net_61\/main_0                   macrocell37   2764   3639  35571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_61\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/main_0
Capture Clock  : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 35581p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3629
-------------------------------------   ---- 
End-of-path arrival time (ps)           3629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockSync:genblk1[0]:INST\/out            synccell       710    710  35581  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/main_0  macrocell54   2919   3629  35581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell54         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_1:Net_288\/main_0
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 35581p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3629
-------------------------------------   ---- 
End-of-path arrival time (ps)           3629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockSync:genblk1[0]:INST\/out  synccell       710    710  35581  RISE       1
\ConsolePort_1:Net_288\/main_0                 macrocell55   2919   3629  35581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0
Path slack     : 35625p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                               clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                                model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8    847    847  35625  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/main_0                     macrocell49    2738   3585  35625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell49         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35628p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3582
-------------------------------------   ---- 
End-of-path arrival time (ps)           3582
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                               clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                                model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8    847    847  35625  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_1                 macrocell51    2735   3582  35628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell51         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35648p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell51         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q       macrocell51    875    875  33873  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_2  macrocell51   2687   3562  35648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell51         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35648p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell51         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q       macrocell51    875    875  33873  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_1  macrocell52   2687   3562  35648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell52         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:Net_61\/main_0
Capture Clock  : \ConsolePort_1:Net_61\/clock_0
Path slack     : 35649p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell49         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q  macrocell49    875    875  33167  RISE       1
\ConsolePort_1:Net_61\/main_0                   macrocell50   2686   3561  35649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell50         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35649p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell49         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q           macrocell49    875    875  33167  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_3  macrocell51   2686   3561  35649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell51         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35649p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell49         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q           macrocell49    875    875  33167  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_2  macrocell52   2686   3561  35649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell52         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_9\/q
Path End       : \visualization_1:latched_data0_9\/main_3
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 35685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_9\/q       macrocell69    875    875  35685  RISE       1
\visualization_1:latched_data0_9\/main_3  macrocell69   2649   3524  35685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_3\/q
Path End       : \visualization_1:state_1\/main_3
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 35692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_3\/q         macrocell59    875    875  35692  RISE       1
\visualization_1:state_1\/main_3  macrocell57   2642   3517  35692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell57         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_3\/q
Path End       : \visualization_1:state_0\/main_3
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 35692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3517
-------------------------------------   ---- 
End-of-path arrival time (ps)           3517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_3\/q         macrocell59    875    875  35692  RISE       1
\visualization_1:state_0\/main_3  macrocell58   2642   3517  35692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell58         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35699p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell38         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q       macrocell38    875    875  30186  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_2  macrocell38   2636   3511  35699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell38         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35699p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell38         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q       macrocell38    875    875  30186  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_1  macrocell39   2636   3511  35699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_11\/q
Path End       : \visualization_1:latched_data3_11\/main_3
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 35700p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3510
-------------------------------------   ---- 
End-of-path arrival time (ps)           3510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell115        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_11\/q       macrocell115    875    875  35700  RISE       1
\visualization_1:latched_data3_11\/main_3  macrocell115   2635   3510  35700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell115        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_6\/q
Path End       : \visualization_1:latched_data3_6\/main_3
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 35702p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_6\/q       macrocell120    875    875  35702  RISE       1
\visualization_1:latched_data3_6\/main_3  macrocell120   2633   3508  35702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35702p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                             clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6    847    847  35702  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_1                 macrocell44    2660   3507  35702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell44         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_9\/q
Path End       : \visualization_1:latched_data3_9\/main_3
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 35705p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell117        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_9\/q       macrocell117    875    875  35705  RISE       1
\visualization_1:latched_data3_9\/main_3  macrocell117   2630   3505  35705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4238/q
Path End       : Net_4238/main_2
Capture Clock  : Net_4238/clock_0
Path slack     : 35706p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4238/clock_0                                           macrocell133        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_4238/q       macrocell133    875    875  35706  RISE       1
Net_4238/main_2  macrocell133   2629   3504  35706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4238/clock_0                                           macrocell133        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:Net_288\/main_1
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 35706p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q       macrocell42    875    875  21726  RISE       1
\ConsolePort_2:Net_288\/main_1  macrocell42   2629   3504  35706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_14\/q
Path End       : \visualization_1:latched_data3_14\/main_3
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 35715p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_14\/q       macrocell112    875    875  35715  RISE       1
\visualization_1:latched_data3_14\/main_3  macrocell112   2619   3494  35715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 35715p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                             clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6    847    847  35702  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/main_0                     macrocell43    2647   3494  35715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell43         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_0\/q
Path End       : \visualization_1:latched_data2_0\/main_3
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 35716p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell110        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_0\/q       macrocell110    875    875  35716  RISE       1
\visualization_1:latched_data2_0\/main_3  macrocell110   2619   3494  35716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell110        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35717p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q       macrocell31    875    875  29921  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_1  macrocell31   2617   3492  35717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35717p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q       macrocell31    875    875  29921  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_0  macrocell32   2617   3492  35717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_0\/q
Path End       : \visualization_1:latched_data0_0\/main_3
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 35719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell78         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_0\/q       macrocell78    875    875  35719  RISE       1
\visualization_1:latched_data0_0\/main_3  macrocell78   2616   3491  35719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_3\/q
Path End       : \visualization_1:latched_data1_3\/main_4
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 35721p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_3\/q       macrocell91    875    875  35721  RISE       1
\visualization_1:latched_data1_3\/main_4  macrocell91   2614   3489  35721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_10\/q
Path End       : \visualization_1:latched_data3_10\/main_3
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 35726p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell116        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_10\/q       macrocell116    875    875  35726  RISE       1
\visualization_1:latched_data3_10\/main_3  macrocell116   2609   3484  35726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell116        0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35728p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                             clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    847    847  35728  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_0                 macrocell31    2635   3482  35728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_8\/q
Path End       : \visualization_1:latched_data3_8\/main_3
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 35731p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell118        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_8\/q       macrocell118    875    875  35731  RISE       1
\visualization_1:latched_data3_8\/main_3  macrocell118   2604   3479  35731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_11\/q
Path End       : \visualization_1:latched_data1_11\/main_3
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 35732p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_11\/q       macrocell83    875    875  35732  RISE       1
\visualization_1:latched_data1_11\/main_3  macrocell83   2602   3477  35732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_2\/q
Path End       : \visualization_1:latched_data1_2\/main_4
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 35732p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_2\/q       macrocell92    875    875  35732  RISE       1
\visualization_1:latched_data1_2\/main_4  macrocell92   2602   3477  35732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 35738p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                             clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    847    847  35728  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/main_0                     macrocell30    2625   3472  35738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell30         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell43         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/q           macrocell43    875    875  33180  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_3  macrocell44   2593   3468  35741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell44         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell43         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/q           macrocell43    875    875  33180  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_2  macrocell45   2593   3468  35741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell45         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_4\/q
Path End       : \visualization_1:latched_data0_4\/main_3
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 35742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_4\/q       macrocell74    875    875  35742  RISE       1
\visualization_1:latched_data0_4\/main_3  macrocell74   2593   3468  35742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_10\/q
Path End       : \visualization_1:latched_data1_10\/main_3
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 35742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell84         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_10\/q       macrocell84    875    875  35742  RISE       1
\visualization_1:latched_data1_10\/main_3  macrocell84   2593   3468  35742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell84         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_1\/q
Path End       : \visualization_1:latched_data1_1\/main_4
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 35742p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_1\/q       macrocell93    875    875  35742  RISE       1
\visualization_1:latched_data1_1\/main_4  macrocell93   2593   3468  35742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_1\/q
Path End       : \visualization_1:latched_data0_1\/main_3
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 35744p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3466
-------------------------------------   ---- 
End-of-path arrival time (ps)           3466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_1\/q       macrocell77    875    875  35744  RISE       1
\visualization_1:latched_data0_1\/main_3  macrocell77   2591   3466  35744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_8\/q
Path End       : \visualization_1:latched_data1_8\/main_3
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 35745p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3465
-------------------------------------   ---- 
End-of-path arrival time (ps)           3465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_8\/q       macrocell86    875    875  35745  RISE       1
\visualization_1:latched_data1_8\/main_3  macrocell86   2590   3465  35745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_3493/main_3
Capture Clock  : Net_3493/clock_0
Path slack     : 35749p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell34         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q  macrocell34    875    875  35749  RISE       1
Net_3493/main_3                                     macrocell35   2586   3461  35749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_6\/q
Path End       : \visualization_1:latched_data0_6\/main_3
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 35749p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_6\/q       macrocell72    875    875  35749  RISE       1
\visualization_1:latched_data0_6\/main_3  macrocell72   2586   3461  35749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 35749p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3460
-------------------------------------   ---- 
End-of-path arrival time (ps)           3460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell34         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q       macrocell34    875    875  35749  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/main_0  macrocell33   2585   3460  35749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell33         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_9\/q
Path End       : \visualization_1:latched_data1_9\/main_3
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 35750p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3459
-------------------------------------   ---- 
End-of-path arrival time (ps)           3459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_9\/q       macrocell85    875    875  35750  RISE       1
\visualization_1:latched_data1_9\/main_3  macrocell85   2584   3459  35750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_12\/q
Path End       : \visualization_1:latched_data1_12\/main_3
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 35754p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3456
-------------------------------------   ---- 
End-of-path arrival time (ps)           3456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_12\/q       macrocell82    875    875  35754  RISE       1
\visualization_1:latched_data1_12\/main_3  macrocell82   2581   3456  35754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35756p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/q           macrocell30    875    875  33209  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_2  macrocell31   2578   3453  35756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35756p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3453
-------------------------------------   ---- 
End-of-path arrival time (ps)           3453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/q           macrocell30    875    875  33209  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_1  macrocell32   2578   3453  35756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_8\/q
Path End       : \visualization_1:latched_data0_8\/main_3
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 36017p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3193
-------------------------------------   ---- 
End-of-path arrival time (ps)           3193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_8\/q       macrocell70    875    875  36017  RISE       1
\visualization_1:latched_data0_8\/main_3  macrocell70   2318   3193  36017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_4281/main_2
Capture Clock  : Net_4281/clock_0
Path slack     : 36020p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell46         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/q  macrocell46    875    875  36020  RISE       1
Net_4281/main_2                                     macrocell48   2314   3189  36020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4281/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_3493/main_2
Capture Clock  : Net_3493/clock_0
Path slack     : 36020p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell33         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/q  macrocell33    875    875  36020  RISE       1
Net_3493/main_2                                     macrocell35   2314   3189  36020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_15\/q
Path End       : \visualization_1:latched_data0_15\/main_3
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 36022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3188
-------------------------------------   ---- 
End-of-path arrival time (ps)           3188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_15\/q       macrocell63    875    875  36022  RISE       1
\visualization_1:latched_data0_15\/main_3  macrocell63   2313   3188  36022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_7\/q
Path End       : \visualization_1:latched_data2_7\/main_3
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 36022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3188
-------------------------------------   ---- 
End-of-path arrival time (ps)           3188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_7\/q       macrocell103    875    875  36022  RISE       1
\visualization_1:latched_data2_7\/main_3  macrocell103   2313   3188  36022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_4\/q
Path End       : \visualization_1:latched_data2_4\/main_3
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 36024p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3186
-------------------------------------   ---- 
End-of-path arrival time (ps)           3186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell106        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_4\/q       macrocell106    875    875  36024  RISE       1
\visualization_1:latched_data2_4\/main_3  macrocell106   2311   3186  36024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_5\/q
Path End       : \visualization_1:latched_data2_5\/main_3
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 36025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_5\/q       macrocell105    875    875  36025  RISE       1
\visualization_1:latched_data2_5\/main_3  macrocell105   2310   3185  36025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:Net_288\/main_1
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 36027p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q       macrocell55    875    875  26704  RISE       1
\ConsolePort_1:Net_288\/main_1  macrocell55   2308   3183  36027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0
Path slack     : 36027p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                                model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    847    847  36027  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/main_0                     macrocell36    2336   3183  36027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell36         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36027p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                                model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    847    847  36027  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_1                 macrocell38    2336   3183  36027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell38         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_2\/q
Path End       : \visualization_1:latched_data3_2\/main_3
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 36028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_2\/q       macrocell124    875    875  36028  RISE       1
\visualization_1:latched_data3_2\/main_3  macrocell124   2307   3182  36028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_14\/q
Path End       : \visualization_1:latched_data0_14\/main_3
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 36028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_14\/q       macrocell64    875    875  36028  RISE       1
\visualization_1:latched_data0_14\/main_3  macrocell64   2307   3182  36028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_1\/q
Path End       : \visualization_1:latched_data2_1\/main_3
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 36028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell109        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_1\/q       macrocell109    875    875  36028  RISE       1
\visualization_1:latched_data2_1\/main_3  macrocell109   2307   3182  36028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell109        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_12\/q
Path End       : \visualization_1:latched_data3_12\/main_3
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 36028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_12\/q       macrocell114    875    875  36028  RISE       1
\visualization_1:latched_data3_12\/main_3  macrocell114   2307   3182  36028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_13\/q
Path End       : \visualization_1:latched_data3_13\/main_3
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 36029p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3181
-------------------------------------   ---- 
End-of-path arrival time (ps)           3181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_13\/q       macrocell113    875    875  36029  RISE       1
\visualization_1:latched_data3_13\/main_3  macrocell113   2306   3181  36029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_2:Net_288\/main_2
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 36029p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3180
-------------------------------------   ---- 
End-of-path arrival time (ps)           3180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell40         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/q  macrocell40    875    875  36029  RISE       1
\ConsolePort_2:Net_288\/main_2                      macrocell42   2305   3180  36029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCountFilter:genblk1[0]:samples_0\/q
Path End       : \ClockCountFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ClockCountFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCountFilter:genblk1[0]:samples_0\/clock_0            macrocell132        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\ClockCountFilter:genblk1[0]:samples_0\/q       macrocell132    875    875  36031  RISE       1
\ClockCountFilter:genblk1[0]:samples_1\/main_0  macrocell131   2303   3178  36031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCountFilter:genblk1[0]:samples_1\/clock_0            macrocell131        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCountFilter:genblk1[0]:samples_0\/q
Path End       : Net_4238/main_5
Capture Clock  : Net_4238/clock_0
Path slack     : 36031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCountFilter:genblk1[0]:samples_0\/clock_0            macrocell132        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\ClockCountFilter:genblk1[0]:samples_0\/q  macrocell132    875    875  36031  RISE       1
Net_4238/main_5                            macrocell133   2303   3178  36031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4238/clock_0                                           macrocell133        0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36033p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell47         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q       macrocell47    875    875  36033  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/main_0  macrocell46   2302   3177  36033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell46         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_4281/main_3
Capture Clock  : Net_4281/clock_0
Path slack     : 36033p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell47         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q  macrocell47    875    875  36033  RISE       1
Net_4281/main_3                                     macrocell48   2302   3177  36033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4281/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_1:Net_288\/main_2
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 36033p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3177
-------------------------------------   ---- 
End-of-path arrival time (ps)           3177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell53         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/q  macrocell53    875    875  36033  RISE       1
\ConsolePort_1:Net_288\/main_2                      macrocell55   2302   3177  36033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36033p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q       macrocell39    875    875  36033  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_5  macrocell38   2301   3176  36033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell38         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36033p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q       macrocell39    875    875  36033  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_4  macrocell39   2301   3176  36033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell39         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell45         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q       macrocell45    875    875  36035  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_5  macrocell44   2300   3175  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell44         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell45         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q       macrocell45    875    875  36035  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_4  macrocell45   2300   3175  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell45         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q       macrocell32    875    875  36035  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_5  macrocell31   2299   3174  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell31         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q       macrocell32    875    875  36035  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_4  macrocell32   2299   3174  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell32         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_7\/q
Path End       : \visualization_1:latched_data3_7\/main_3
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_7\/q       macrocell119    875    875  36035  RISE       1
\visualization_1:latched_data3_7\/main_3  macrocell119   2299   3174  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36038p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell54         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q       macrocell54    875    875  36038  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/main_0  macrocell53   2297   3172  36038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell53         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:Net_288\/main_3
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 36038p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q  macrocell54    875    875  36038  RISE       1
\ConsolePort_1:Net_288\/main_3                      macrocell55   2297   3172  36038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_3\/q
Path End       : \visualization_1:latched_data2_3\/main_3
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 36038p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell107        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_3\/q       macrocell107    875    875  36038  RISE       1
\visualization_1:latched_data2_3\/main_3  macrocell107   2297   3172  36038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_2\/q
Path End       : \visualization_1:latched_data2_2\/main_3
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 36039p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell108        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_2\/q       macrocell108    875    875  36039  RISE       1
\visualization_1:latched_data2_2\/main_3  macrocell108   2295   3170  36039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_5\/q
Path End       : \visualization_1:latched_data3_5\/main_3
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 36040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell121        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_5\/q       macrocell121    875    875  36040  RISE       1
\visualization_1:latched_data3_5\/main_3  macrocell121   2295   3170  36040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36041p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3169
-------------------------------------   ---- 
End-of-path arrival time (ps)           3169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell41         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q       macrocell41    875    875  36041  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/main_0  macrocell40   2294   3169  36041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell40         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ClockCountFilter:genblk1[0]:samples_1\/q
Path End       : Net_4238/main_4
Capture Clock  : Net_4238/clock_0
Path slack     : 36041p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3169
-------------------------------------   ---- 
End-of-path arrival time (ps)           3169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ClockCountFilter:genblk1[0]:samples_1\/clock_0            macrocell131        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\ClockCountFilter:genblk1[0]:samples_1\/q  macrocell131    875    875  36041  RISE       1
Net_4238/main_4                            macrocell133   2294   3169  36041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_4238/clock_0                                           macrocell133        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:Net_288\/main_3
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 36041p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3169
-------------------------------------   ---- 
End-of-path arrival time (ps)           3169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell41         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q  macrocell41    875    875  36041  RISE       1
\ConsolePort_2:Net_288\/main_3                      macrocell42   2294   3169  36041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_3\/q
Path End       : \visualization_1:latched_data3_3\/main_3
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 36044p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_3\/q       macrocell123    875    875  36044  RISE       1
\visualization_1:latched_data3_3\/main_3  macrocell123   2291   3166  36044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_12\/q
Path End       : \visualization_1:latched_data0_12\/main_3
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 36045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3165
-------------------------------------   ---- 
End-of-path arrival time (ps)           3165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell66         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_12\/q       macrocell66    875    875  36045  RISE       1
\visualization_1:latched_data0_12\/main_3  macrocell66   2290   3165  36045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_10\/q
Path End       : \visualization_1:latched_data0_10\/main_3
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 36048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell68         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_10\/q       macrocell68    875    875  36048  RISE       1
\visualization_1:latched_data0_10\/main_3  macrocell68   2286   3161  36048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_0\/q
Path End       : \visualization_1:latched_data3_0\/main_3
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 36048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell126        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_0\/q       macrocell126    875    875  36048  RISE       1
\visualization_1:latched_data3_0\/main_3  macrocell126   2286   3161  36048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell126        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36092p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3118
-------------------------------------   ---- 
End-of-path arrival time (ps)           3118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell52         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q       macrocell52    875    875  36092  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_5  macrocell51   2243   3118  36092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell51         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36092p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3118
-------------------------------------   ---- 
End-of-path arrival time (ps)           3118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell52         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q       macrocell52    875    875  36092  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_4  macrocell52   2243   3118  36092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell52         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37677p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3990
-------------------------------------   ---- 
End-of-path arrival time (ps)           3990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell35     875    875  29435  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell2   3115   3990  37677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell2        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell1    360    360  39197  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell2      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell5    360    360  39197  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell6      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell6       0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell8       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell8    360    360  39197  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell9      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell9       0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell12    360    360  39197  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell13      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell13      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

