============================================================
   Tang Dynasty, V5.0.19080
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/bin/td.exe
   Built at =   13:24:12 May  5 2020
   Run by =     admin
   Run Date =   Tue May 26 11:51:45 2020

   Run on =     DESKTOP-9BM44F6
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/VGA_Demo.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Clk_div.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Driver.v'
HDL-1007 : Analyzing Verilog file 'source/rtl/Display.v'
HDL-1007 : Analyzing Verilog file 'al_ip/PLL.v'
RUN-1002 : start command "elaborate -top VGA_Demo"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'VGA_Demo' in source/rtl/VGA_Demo.v(2)
HDL-1007 : compiling module 'Clk_div' in source/rtl/Clk_div.v(2)
HDL-5007 WARNING: port 'load_reg' is not connected on this instance in al_ip/PLL.v(73)
HDL-1007 : compiling module 'PLL' in al_ip/PLL.v(22)
HDL-1007 : compiling module 'EG_LOGIC_BUFG' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(8)
HDL-1007 : compiling module 'EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,FBCLK_DIV=9,CLKC0_DIV=9,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE")' in E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v(945)
HDL-5007 WARNING: input port 'load_reg' is not connected on this instance in al_ip/PLL.v(57)
HDL-1007 : compiling module 'Driver' in source/rtl/Driver.v(11)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(98)
HDL-5007 WARNING: expression size 32 truncated to fit in target size 12 in source/rtl/Driver.v(99)
HDL-1007 : compiling module 'Display' in source/rtl/Display.v(19)
HDL-1200 : Current top model is VGA_Demo
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc source/sdc/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk_24m      location = K14 ;"
RUN-1002 : start command "set_pin_assignment rst_n   location = G11  ;"
RUN-1002 : start command "set_pin_assignment vga_clk   location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment vga_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment vga_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment vga_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment vga_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment vga_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment vga_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment vga_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment vga_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment vga_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment vga_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment vga_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment vga_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment vga_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment vga_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment vga_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment vga_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment vga_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment vga_b[7]   location = C1  ;"
USR-6010 WARNING: ADC constraints: pin vga_de has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param rtl rtl_sim_model on"
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |     on     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "VGA_Demo"
SYN-1012 : SanityCheck: Model "Clk_div"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "Display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark Clk_div as IO macro for instance uut
SYN-1016 : Merged 38 instances.
SYN-1011 : Flatten model VGA_Demo
SYN-1011 : Flatten model Clk_div
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model Display
SYN-1016 : Merged 5 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 230/3 useful/useless nets, 161/2 useful/useless insts
SYN-1015 : Optimize round 1, 21 better
SYN-1014 : Optimize round 2
SYN-1032 : 218/12 useful/useless nets, 149/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "write_verilog simulation/VGA_Demo_rtl_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_rtl_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_rtl.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Gate Statistics
#Basic gates             57
  #and                    5
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    4
  #bufif1                 0
  #MX21                   0
  #FADD                   0
  #DFF                   48
  #LATCH                  0
#MACRO_ADD               13
#MACRO_EQ                 2
#MACRO_MULT               1
#MACRO_MUX               72

Report Hierarchy Area:
+-------------------------------------------+
|Instance |Module   |gates  |seq    |macros |
+-------------------------------------------+
|top      |VGA_Demo |9      |48     |17     |
+-------------------------------------------+

RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -mapsim simulation/VGA_Demo_map_sim.v -packsim simulation/VGA_Demo_gate_sim.v -maparea VGA_Demo_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1002 : start command "set_param gate gate_sim_model on"
RUN-1002 : start command "set_param gate map_sim_model on"
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |     on     |       off        
RUN-1001 :        map_sim_model        |     on     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 257/24 useful/useless nets, 189/24 useful/useless insts
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-3001 : Running gate level optimization.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 1173, tnet num: 427, tinst num: 354, tnode num: 1478, tedge num: 1735.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-2581 : Mapping with K=5, #lut = 80 (2.25), #lev = 4 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 80 (2.25), #lev = 4 (2.00)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 116 instances into 84 LUTs, name keeping = 95%.
RUN-1002 : start command "write_verilog simulation/VGA_Demo_map_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_map_sim.v
RUN-1002 : start command "report_area -file VGA_Demo_gate.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

LUT Statistics
#Total_luts             262
  #lut4                  80
  #lut5                   4
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           178

Utilization Statistics
#lut                    262   out of  19600    1.34%
#reg                     24   out of  19600    0.12%
#le                       0
#dsp                      1   out of     29    3.45%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%

Report Hierarchy Area:
+---------------------------------+
|Instance |Module   |lut   |seq   |
+---------------------------------+
|top      |VGA_Demo |262   |24    |
+---------------------------------+

SYN-1001 : Packing model "VGA_Demo" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "write_verilog simulation/VGA_Demo_gate_sim.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_gate_sim.v
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model VGA_Demo
RUN-1002 : start command "read_sdc source/sdc/VGA_Demo.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -name clk_24m -period 41.666 -waveform 0 20.833 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41666, rise: 0, fall: 20833.
RUN-1104 : Import SDC file source/sdc/VGA_Demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db VGA_Demo_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_vga driven by BUFG (25 clock/control pins, 2 other pins).
SYN-4019 : Net clk_24m_pad is refclk of pll u0_PLL/uut/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u0_PLL/uut/pll_inst.
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_vga as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 223 instances
RUN-1001 : 84 luts, 24 seqs, 63 mslices, 16 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 291 nets
RUN-1001 : 256 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 3 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 221 instances, 84 luts, 24 seqs, 79 slices, 13 macros(79 instances: 63 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 867, tnet num: 289, tinst num: 221, tnode num: 953, tedge num: 1303.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.116135s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (121.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 74751.4
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 221.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 58020.5, overlap = 2.25
PHY-3002 : Step(2): len = 56061.3, overlap = 2.25
PHY-3002 : Step(3): len = 47757.1, overlap = 2.25
PHY-3002 : Step(4): len = 47468.2, overlap = 2.25
PHY-3002 : Step(5): len = 31145.7, overlap = 2.25
PHY-3002 : Step(6): len = 28634.4, overlap = 2.25
PHY-3002 : Step(7): len = 26645.2, overlap = 0
PHY-3002 : Step(8): len = 24887.4, overlap = 2.25
PHY-3002 : Step(9): len = 22488.6, overlap = 2.25
PHY-3002 : Step(10): len = 19990.3, overlap = 2.25
PHY-3002 : Step(11): len = 18717.6, overlap = 2.25
PHY-3002 : Step(12): len = 18678, overlap = 0
PHY-3002 : Step(13): len = 16963.7, overlap = 2.25
PHY-3002 : Step(14): len = 15219.2, overlap = 2.25
PHY-3002 : Step(15): len = 15608.7, overlap = 2.25
PHY-3002 : Step(16): len = 14507.5, overlap = 2.25
PHY-3002 : Step(17): len = 14449.2, overlap = 2.25
PHY-3002 : Step(18): len = 13936.8, overlap = 2.25
PHY-3002 : Step(19): len = 14003.1, overlap = 2.25
PHY-3002 : Step(20): len = 14154.6, overlap = 2.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00116696
PHY-3002 : Step(21): len = 18609.8, overlap = 2.25
PHY-3002 : Step(22): len = 18973.1, overlap = 2.25
PHY-3002 : Step(23): len = 19048.8, overlap = 0
PHY-3002 : Step(24): len = 15035.5, overlap = 0
PHY-3002 : Step(25): len = 14543.4, overlap = 0
PHY-3002 : Step(26): len = 14510.3, overlap = 0
PHY-3002 : Step(27): len = 14074.8, overlap = 0
PHY-3002 : Step(28): len = 13839.2, overlap = 0
PHY-3002 : Step(29): len = 13664.8, overlap = 0
PHY-3002 : Step(30): len = 13782.5, overlap = 0
PHY-3002 : Step(31): len = 13734.5, overlap = 0
PHY-3002 : Step(32): len = 13703.3, overlap = 0
PHY-3002 : Step(33): len = 13311.9, overlap = 0
PHY-3002 : Step(34): len = 13300.9, overlap = 0
PHY-3002 : Step(35): len = 13248, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005718s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002529s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(36): len = 12568.3, overlap = 3.25
PHY-3002 : Step(37): len = 12776, overlap = 2.75
PHY-3002 : Step(38): len = 12101.7, overlap = 0.75
PHY-3002 : Step(39): len = 11149.7, overlap = 4.75
PHY-3002 : Step(40): len = 11125.4, overlap = 4.59375
PHY-3002 : Step(41): len = 10891.9, overlap = 3.21875
PHY-3002 : Step(42): len = 10769.8, overlap = 5.78125
PHY-3002 : Step(43): len = 10616.2, overlap = 6.375
PHY-3002 : Step(44): len = 10626.9, overlap = 6.71875
PHY-3002 : Step(45): len = 10479.6, overlap = 11.75
PHY-3002 : Step(46): len = 10384.6, overlap = 13.0625
PHY-3002 : Step(47): len = 10225, overlap = 15.2813
PHY-3002 : Step(48): len = 10181.9, overlap = 16.6563
PHY-3002 : Step(49): len = 10030.9, overlap = 18.0625
PHY-3002 : Step(50): len = 9986.1, overlap = 19.0938
PHY-3002 : Step(51): len = 9979.1, overlap = 19.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000838524
PHY-3002 : Step(52): len = 10043.6, overlap = 17.2813
PHY-3002 : Step(53): len = 10058.5, overlap = 17.1563
PHY-3002 : Step(54): len = 9986.1, overlap = 17
PHY-3002 : Step(55): len = 9986.1, overlap = 17
PHY-3002 : Step(56): len = 9872, overlap = 17
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002976s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47442e-06
PHY-3002 : Step(57): len = 10198.7, overlap = 22.6875
PHY-3002 : Step(58): len = 10235.1, overlap = 22.625
PHY-3002 : Step(59): len = 10435.4, overlap = 22.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.94884e-06
PHY-3002 : Step(60): len = 10401.8, overlap = 21.6875
PHY-3002 : Step(61): len = 10401.8, overlap = 21.6875
PHY-3002 : Step(62): len = 10445.8, overlap = 22.4375
PHY-3002 : Step(63): len = 10467.5, overlap = 22.4375
PHY-3002 : Step(64): len = 10542.4, overlap = 21.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.38977e-05
PHY-3002 : Step(65): len = 10607.7, overlap = 21.5625
PHY-3002 : Step(66): len = 10607.7, overlap = 21.5625
PHY-3002 : Step(67): len = 10638.8, overlap = 20.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.77954e-05
PHY-3002 : Step(68): len = 10948, overlap = 14.6875
PHY-3002 : Step(69): len = 11005.5, overlap = 15.0625
PHY-3002 : Step(70): len = 11105.1, overlap = 14.5313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.55907e-05
PHY-3002 : Step(71): len = 11021.2, overlap = 13.3438
PHY-3002 : Step(72): len = 11028.4, overlap = 13.3438
PHY-3002 : Step(73): len = 11029.4, overlap = 13.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000111181
PHY-3002 : Step(74): len = 11235.2, overlap = 14.4063
PHY-3002 : Step(75): len = 11302.7, overlap = 14.1563
PHY-3002 : Step(76): len = 11346.2, overlap = 14.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000222363
PHY-3002 : Step(77): len = 11313.1, overlap = 9.78125
PHY-3002 : Step(78): len = 11300, overlap = 9.53125
PHY-3002 : Step(79): len = 11225.3, overlap = 8.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 20.09 peak overflow 2.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13568, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 13632, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022438s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (208.9%)

PHY-1001 : End incremental global routing;  0.093437s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (133.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004188s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.110325s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (127.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 13568, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 13632, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 13736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022936s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.1%)

OPT-1001 : End congestion update;  0.111117s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (84.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002966s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (1053.6%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.114230s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (109.4%)

OPT-1001 : End physical optimization;  0.227987s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (143.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 84 LUT to BLE ...
SYN-4008 : Packed 84 LUT and 24 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 60 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "VGA_Demo" (AL_USER_NORMAL) with 84/199 primitive instances ...
PHY-3001 : End packing;  0.012630s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model VGA_Demo.
RUN-1001 : There are total 161 instances
RUN-1001 : 63 mslices, 62 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 232 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 159 instances, 125 slices, 13 macros(79 instances: 63 mslices 16 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 11141.6, Over = 10.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 794, tnet num: 265, tinst num: 159, tnode num: 855, tedge num: 1215.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.112666s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.20917e-05
PHY-3002 : Step(80): len = 10877.1, overlap = 13.25
PHY-3002 : Step(81): len = 10877.1, overlap = 13.25
PHY-3002 : Step(82): len = 10636.3, overlap = 14
PHY-3002 : Step(83): len = 10636.3, overlap = 14
PHY-3002 : Step(84): len = 10585.6, overlap = 14.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.41835e-05
PHY-3002 : Step(85): len = 10674.5, overlap = 15
PHY-3002 : Step(86): len = 10674.5, overlap = 15
PHY-3002 : Step(87): len = 10654, overlap = 14.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.8367e-05
PHY-3002 : Step(88): len = 10778.5, overlap = 13.75
PHY-3002 : Step(89): len = 10778.5, overlap = 13.75
PHY-3002 : Step(90): len = 10750, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020877s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (449.1%)

PHY-3001 : Trial Legalized: Len = 12487.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.002717s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000990084
PHY-3002 : Step(91): len = 11826.9, overlap = 1.75
PHY-3002 : Step(92): len = 11810.2, overlap = 2.25
PHY-3002 : Step(93): len = 11844.7, overlap = 1.75
PHY-3002 : Step(94): len = 11846, overlap = 1.75
PHY-3002 : Step(95): len = 11748.4, overlap = 2.25
PHY-3002 : Step(96): len = 11674.1, overlap = 2.5
PHY-3002 : Step(97): len = 11639.1, overlap = 2.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006148s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 12185.6, Over = 0
PHY-3001 : End spreading;  0.002710s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 12185.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15904, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15920, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 15952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021320s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.3%)

PHY-1001 : End incremental global routing;  0.111937s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (97.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.004250s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (367.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.127629s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (97.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15904, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15920, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 15952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.022427s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.7%)

OPT-1001 : End congestion update;  0.113818s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (109.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.002666s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.116634s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.2%)

OPT-1001 : End physical optimization;  0.247125s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (132.8%)

RUN-1003 : finish command "place" in  2.426759s wall, 3.328125s user + 1.500000s system = 4.828125s CPU (199.0%)

RUN-1004 : used memory is 183 MB, reserved memory is 139 MB, peak memory is 194 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 161 instances
RUN-1001 : 63 mslices, 62 lslices, 30 pads, 0 brams, 1 dsps
RUN-1001 : There are total 267 nets
RUN-1001 : 232 nets have 2 pins
RUN-1001 : 2 nets have [3 - 5] pins
RUN-1001 : 25 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 3 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 15904, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 15920, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 15952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021337s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (73.2%)

PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 12 to 9
PHY-1001 : End pin swap;  0.002222s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End global routing;  0.234721s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (106.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057083s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (164.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 2928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 62% nets.
PHY-1002 : len = 22032, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 22032
PHY-1001 : End Routed; 0.378495s wall, 0.531250s user + 0.218750s system = 0.750000s CPU (198.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.305119s wall, 5.406250s user + 0.984375s system = 6.390625s CPU (120.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.658155s wall, 5.718750s user + 1.046875s system = 6.765625s CPU (119.6%)

RUN-1004 : used memory is 295 MB, reserved memory is 257 MB, peak memory is 701 MB
RUN-1002 : start command "report_area -io_info -file VGA_Demo_phy.area"
RUN-1001 : standard
***Report Model: VGA_Demo***

IO Statistics
#IO                      30
  #input                  2
  #output                28
  #inout                  0

Utilization Statistics
#lut                    242   out of  19600    1.23%
#reg                     24   out of  19600    0.12%
#le                     242
  #lut only             218   out of    242   90.08%
  #reg only               0   out of    242    0.00%
  #lut&reg               24   out of    242    9.92%
#dsp                      1   out of     29    3.45%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                     30   out of    188   15.96%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      1   out of      4   25.00%
#gclk                     1   out of     16    6.25%


Detailed IO Report

Name         Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk_24m      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst_n        INPUT         G11          LVCMOS25       N/A               PULLUP       NONE                     
vga_b[7]     OUTPUT        C1           LVCMOS25       8                 NONE         NONE                     
vga_b[6]     OUTPUT        D1           LVCMOS25       8                 NONE         NONE                     
vga_b[5]     OUTPUT        E2           LVCMOS25       8                 NONE         NONE                     
vga_b[4]     OUTPUT        G3           LVCMOS25       8                 NONE         NONE                     
vga_b[3]     OUTPUT        E1           LVCMOS25       8                 NONE         NONE                     
vga_b[2]     OUTPUT        F2           LVCMOS25       8                 NONE         NONE                     
vga_b[1]     OUTPUT        F1           LVCMOS25       8                 NONE         NONE                     
vga_b[0]     OUTPUT        G1           LVCMOS25       8                 NONE         NONE                     
vga_clk      OUTPUT        H2           LVCMOS25       8                 NONE         NONE                     
vga_de       OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
vga_g[7]     OUTPUT        H5           LVCMOS25       8                 NONE         NONE                     
vga_g[6]     OUTPUT        H1           LVCMOS25       8                 NONE         NONE                     
vga_g[5]     OUTPUT        J6           LVCMOS25       8                 NONE         NONE                     
vga_g[4]     OUTPUT        H3           LVCMOS25       8                 NONE         NONE                     
vga_g[3]     OUTPUT        J1           LVCMOS25       8                 NONE         NONE                     
vga_g[2]     OUTPUT        K1           LVCMOS25       8                 NONE         NONE                     
vga_g[1]     OUTPUT        K2           LVCMOS25       8                 NONE         NONE                     
vga_g[0]     OUTPUT        L1           LVCMOS25       8                 NONE         NONE                     
vga_hs       OUTPUT        J3           LVCMOS25       8                 NONE         NONE                     
vga_r[7]     OUTPUT        K6           LVCMOS25       8                 NONE         NONE                     
vga_r[6]     OUTPUT        K3           LVCMOS25       8                 NONE         NONE                     
vga_r[5]     OUTPUT        K5           LVCMOS25       8                 NONE         NONE                     
vga_r[4]     OUTPUT        L4           LVCMOS25       8                 NONE         NONE                     
vga_r[3]     OUTPUT        M1           LVCMOS25       8                 NONE         NONE                     
vga_r[2]     OUTPUT        M2           LVCMOS25       8                 NONE         NONE                     
vga_r[1]     OUTPUT        L3           LVCMOS25       8                 NONE         NONE                     
vga_r[0]     OUTPUT        L5           LVCMOS25       8                 NONE         NONE                     
vga_vs       OUTPUT        J4           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db VGA_Demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model VGA_Demo.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 794, tnet num: 265, tinst num: 159, tnode num: 855, tedge num: 1215.
TMR-2508 : Levelizing timing graph completed, there are 22 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file VGA_Demo_phy.timing -sdf simulation/VGA_Demo.sdf"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : clock net clk_vga will be merged with clock u0_PLL/uut/clk0_buf
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 265 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 2, clk_num = 1.
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
	clk_vga
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in VGA_Demo_phy.timing, timing summary in VGA_Demo_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "write_verilog -sdf VGA_Demo.sdf simulation/VGA_Demo_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/VGA_Demo_phy_sim_sta.v
RUN-1002 : start command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 161
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 267, pip num: 1709
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 373 valid insts, and 5928 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file VGA_Demo.bit.
RUN-1003 : finish command "bitgen -bit VGA_Demo.bit -version 0X00 -g ucode:000000000000000000000000" in  1.486277s wall, 4.546875s user + 0.109375s system = 4.656250s CPU (313.3%)

RUN-1004 : used memory is 713 MB, reserved memory is 672 MB, peak memory is 863 MB
RUN-1002 : start command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1335, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit VGA_Demo.bit" in  1.480096s wall, 1.421875s user + 0.109375s system = 1.531250s CPU (103.5%)

RUN-1004 : used memory is 289 MB, reserved memory is 833 MB, peak memory is 863 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.585024s wall, 0.656250s user + 0.687500s system = 1.343750s CPU (17.7%)

RUN-1004 : used memory is 316 MB, reserved memory is 862 MB, peak memory is 863 MB
RUN-1003 : finish command "download -bit VGA_Demo.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.704867s wall, 2.296875s user + 0.875000s system = 3.171875s CPU (32.7%)

RUN-1004 : used memory is 193 MB, reserved memory is 734 MB, peak memory is 863 MB
GUI-1001 : Download success!
RUN-6001 WARNING: Upgrade Requested <br>A mandatory update of this project file is required in order to execute TD 5.0.1 19080.<br><br>Yes to continue.
