// Seed: 2274464799
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_12;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5
    , id_11,
    output supply1 id_6,
    output supply0 id_7,
    output logic id_8,
    input tri1 id_9
);
  initial begin : LABEL_0
    id_8 = 1;
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
