<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_2" LaunchPart="xc7a35tcpg236-1" LaunchTime="1509624217">
  <File Type="RDS-PROPCONSTRS" Name="ALU_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="ALU.tcl"/>
  <File Type="RDS-RDS" Name="ALU.vds"/>
  <File Type="RDS-UTIL" Name="ALU_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="ALU_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="ALU.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="ALU_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="ALU_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/ALU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/ALU/ALU.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ALU"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/ALU.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/ALU.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="ALU_mux_8_to_1_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ALU_mux_8_to_1_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ALU_two_4_input_nand_gate_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ALU_two_4_input_nand_gate_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="ALU_four_2_input_nand_gate_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ALU_decode138_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ALU_GROUND_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ALU_decode138_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ALU_HIGH_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ALU_four_2_input_and_gate_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ALU_four_2_input_or_gate_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ALU_XOR_0_0"/>
</GenRun>
