{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696746361280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696746361284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 08 13:26:01 2023 " "Processing started: Sun Oct 08 13:26:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696746361284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696746361284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696746361284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696746361755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696746361755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtohex.sv 2 2 " "Found 2 design units, including 2 entities, in source file bcdtohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdtohex " "Found entity 1: bcdtohex" {  } { { "bcdtohex.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/bcdtohex.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696746370165 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDtoSevenSegmentTest " "Found entity 2: BCDtoSevenSegmentTest" {  } { { "bcdtohex.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/bcdtohex.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696746370165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696746370165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LSFR " "Found entity 1: LSFR" {  } { { "LFSR.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696746370167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696746370167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_lab3.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_lab3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_lab3 " "Found entity 1: top_lab3" {  } { { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696746370169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696746370169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifoctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fifoctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoctrl " "Found entity 1: fifoctrl" {  } { { "fifoctrl.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/fifoctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696746370171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696746370171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scrambler.v 1 1 " "Found 1 design units, including 1 entities, in source file scrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrambler " "Found entity 1: scrambler" {  } { { "scrambler.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/scrambler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696746370173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696746370173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_create.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_create.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_create " "Found entity 1: CLK_create" {  } { { "CLK_create.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/CLK_create.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696746370175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696746370175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696746370177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696746370177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_lab3 " "Elaborating entity \"top_lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696746370237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_create CLK_create:CLK_create_1sec " "Elaborating entity \"CLK_create\" for hierarchy \"CLK_create:CLK_create_1sec\"" {  } { { "top_lab3.sv" "CLK_create_1sec" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696746370239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 CLK_create.v(21) " "Verilog HDL assignment warning at CLK_create.v(21): truncated value with size 32 to match size of target (30)" {  } { { "CLK_create.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/CLK_create.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696746370239 "|top_lab3|CLK_create:CLK_create_1sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_create CLK_create:CLK_create_2sec " "Elaborating entity \"CLK_create\" for hierarchy \"CLK_create:CLK_create_2sec\"" {  } { { "top_lab3.sv" "CLK_create_2sec" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696746370240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 CLK_create.v(21) " "Verilog HDL assignment warning at CLK_create.v(21): truncated value with size 32 to match size of target (30)" {  } { { "CLK_create.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/CLK_create.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696746370241 "|top_lab3|CLK_create:CLK_create_1sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrambler scrambler:LFSR_0 " "Elaborating entity \"scrambler\" for hierarchy \"scrambler:LFSR_0\"" {  } { { "top_lab3.sv" "LFSR_0" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696746370241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSFR scrambler:LFSR_0\|LSFR:u_LFSR_0 " "Elaborating entity \"LSFR\" for hierarchy \"scrambler:LFSR_0\|LSFR:u_LFSR_0\"" {  } { { "scrambler.v" "u_LFSR_0" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/scrambler.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696746370242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifoctrl fifoctrl:fifoctrl_0 " "Elaborating entity \"fifoctrl\" for hierarchy \"fifoctrl:fifoctrl_0\"" {  } { { "top_lab3.sv" "fifoctrl_0" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696746370244 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifoctrl.v(58) " "Verilog HDL assignment warning at fifoctrl.v(58): truncated value with size 32 to match size of target (5)" {  } { { "fifoctrl.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/fifoctrl.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696746370244 "|top_lab3|fifoctrl:fifoctrl_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifoctrl.v(72) " "Verilog HDL assignment warning at fifoctrl.v(72): truncated value with size 32 to match size of target (5)" {  } { { "fifoctrl.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/fifoctrl.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696746370244 "|top_lab3|fifoctrl:fifoctrl_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_0 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_0\"" {  } { { "top_lab3.sv" "RAM_0" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696746370251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_0\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696746370293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_0\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696746370296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696746370297 ""}  } { { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696746370297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bkk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bkk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bkk2 " "Found entity 1: altsyncram_bkk2" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696746370350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696746370350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bkk2 RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated " "Elaborating entity \"altsyncram_bkk2\" for hierarchy \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696746370351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdtohex bcdtohex:bcdtohex_0 " "Elaborating entity \"bcdtohex\" for hierarchy \"bcdtohex:bcdtohex_0\"" {  } { { "top_lab3.sv" "bcdtohex_0" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696746370356 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[8\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[9\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[10\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[11\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[12\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[13\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[14\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 591 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[15\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[16\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[17\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[18\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[19\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[20\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[21\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[22\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[23\] " "Synthesized away node \"RAM:RAM_0\|altsyncram:altsyncram_component\|altsyncram_bkk2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_bkk2.tdf" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/db/altsyncram_bkk2.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM.v" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/RAM.v" 111 0 0 } } { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696746370420 "|top_lab3|RAM:RAM_0|altsyncram:altsyncram_component|altsyncram_bkk2:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1696746370420 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1696746370420 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696746370907 "|top_lab3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696746370907 "|top_lab3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696746370907 "|top_lab3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696746370907 "|top_lab3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696746370907 "|top_lab3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "top_lab3.sv" "" { Text "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/top_lab3.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696746370907 "|top_lab3|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696746370907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696746370982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696746371289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696746371289 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "290 " "Implemented 290 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696746371338 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696746371338 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696746371338 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696746371338 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696746371338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4913 " "Peak virtual memory: 4913 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696746371351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 08 13:26:11 2023 " "Processing ended: Sun Oct 08 13:26:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696746371351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696746371351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696746371351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696746371351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696746372460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696746372465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 08 13:26:12 2023 " "Processing started: Sun Oct 08 13:26:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696746372465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696746372465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696746372465 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696746372580 ""}
{ "Info" "0" "" "Project  = lab3" {  } {  } 0 0 "Project  = lab3" 0 0 "Fitter" 0 0 1696746372580 ""}
{ "Info" "0" "" "Revision = lab3" {  } {  } 0 0 "Revision = lab3" 0 0 "Fitter" 0 0 1696746372580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696746372686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696746372686 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696746372693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696746372733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696746372733 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696746373123 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696746373147 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696746373342 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1696746373347 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 78 " "No exact pin location assignment(s) for 28 pins of 78 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1696746373543 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1696746384224 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 111 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 111 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1696746384543 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY0~inputCLKENA0 142 global CLKCTRL_G7 " "KEY0~inputCLKENA0 with 142 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1696746384543 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1696746384543 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1696746384543 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY0~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY0~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY0 PIN_AJ4 " "Refclk input I/O pad KEY0 is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1696746384543 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1696746384543 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1696746384543 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696746384543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696746384547 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696746384548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696746384549 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696746384550 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696746384550 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696746384550 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1696746385535 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1696746385536 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1696746385540 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1696746385540 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1696746385541 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696746385563 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696746385564 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696746385564 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696746385640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696746389569 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1696746389930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696746398683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696746407209 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696746410417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696746410417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696746412091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696746415579 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696746415579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696746417983 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696746417983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696746417986 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.88 " "Total time spent on timing analysis during the Fitter is 0.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696746419677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696746419716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696746420209 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696746420209 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696746420699 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696746423823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/output_files/lab3.fit.smsg " "Generated suppressed messages file D:/study/HCMUT/ky thuat so nang cao/Lab/Lab3/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696746424145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7979 " "Peak virtual memory: 7979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696746424650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 08 13:27:04 2023 " "Processing ended: Sun Oct 08 13:27:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696746424650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696746424650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:46 " "Total CPU time (on all processors): 00:03:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696746424650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696746424650 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696746425687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696746425691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 08 13:27:05 2023 " "Processing started: Sun Oct 08 13:27:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696746425691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696746425691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696746425691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1696746426441 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696746431709 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696746432124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 08 13:27:12 2023 " "Processing ended: Sun Oct 08 13:27:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696746432124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696746432124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696746432124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696746432124 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696746432872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696746433384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696746433389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 08 13:27:13 2023 " "Processing started: Sun Oct 08 13:27:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696746433389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696746433389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696746433389 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696746433506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696746434197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696746434197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746434238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746434238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1696746434754 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746434754 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696746434755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_create:CLK_create_1sec\|clk_out CLK_create:CLK_create_1sec\|clk_out " "create_clock -period 1.000 -name CLK_create:CLK_create_1sec\|clk_out CLK_create:CLK_create_1sec\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696746434755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_create:CLK_create_2sec\|clk_out CLK_create:CLK_create_2sec\|clk_out " "create_clock -period 1.000 -name CLK_create:CLK_create_2sec\|clk_out CLK_create:CLK_create_2sec\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1696746434755 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696746434755 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1696746434758 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696746434761 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696746434762 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696746434769 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696746434791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696746434791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.379 " "Worst-case setup slack is -5.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.379            -304.277 CLOCK_50  " "   -5.379            -304.277 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.543             -57.474 CLK_create:CLK_create_2sec\|clk_out  " "   -3.543             -57.474 CLK_create:CLK_create_2sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.481             -76.981 CLK_create:CLK_create_1sec\|clk_out  " "   -3.481             -76.981 CLK_create:CLK_create_1sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746434792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 CLOCK_50  " "    0.321               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 CLK_create:CLK_create_1sec\|clk_out  " "    0.450               0.000 CLK_create:CLK_create_1sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725               0.000 CLK_create:CLK_create_2sec\|clk_out  " "    0.725               0.000 CLK_create:CLK_create_2sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746434795 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696746434797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696746434799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -77.968 CLK_create:CLK_create_1sec\|clk_out  " "   -2.174             -77.968 CLK_create:CLK_create_1sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -52.453 CLK_create:CLK_create_2sec\|clk_out  " "   -2.174             -52.453 CLK_create:CLK_create_2sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.506             -85.121 CLOCK_50  " "   -0.506             -85.121 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746434800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746434800 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696746434807 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696746434807 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696746434811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696746434845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696746436072 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696746436130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696746436136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696746436136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.495 " "Worst-case setup slack is -5.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.495            -295.973 CLOCK_50  " "   -5.495            -295.973 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.425             -75.771 CLK_create:CLK_create_1sec\|clk_out  " "   -3.425             -75.771 CLK_create:CLK_create_1sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.340             -56.409 CLK_create:CLK_create_2sec\|clk_out  " "   -3.340             -56.409 CLK_create:CLK_create_2sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746436138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 CLOCK_50  " "    0.288               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 CLK_create:CLK_create_1sec\|clk_out  " "    0.464               0.000 CLK_create:CLK_create_1sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 CLK_create:CLK_create_2sec\|clk_out  " "    0.755               0.000 CLK_create:CLK_create_2sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746436141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696746436142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696746436144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -77.780 CLK_create:CLK_create_1sec\|clk_out  " "   -2.174             -77.780 CLK_create:CLK_create_1sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -52.317 CLK_create:CLK_create_2sec\|clk_out  " "   -2.174             -52.317 CLK_create:CLK_create_2sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521             -91.173 CLOCK_50  " "   -0.521             -91.173 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746436146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746436146 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696746436153 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696746436153 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696746436155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696746436324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696746437396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696746437459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696746437461 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696746437461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.570 " "Worst-case setup slack is -3.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.570            -122.038 CLOCK_50  " "   -3.570            -122.038 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.759             -27.927 CLK_create:CLK_create_2sec\|clk_out  " "   -1.759             -27.927 CLK_create:CLK_create_2sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.750             -36.347 CLK_create:CLK_create_1sec\|clk_out  " "   -1.750             -36.347 CLK_create:CLK_create_1sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746437462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 CLK_create:CLK_create_1sec\|clk_out  " "    0.164               0.000 CLK_create:CLK_create_1sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 CLOCK_50  " "    0.201               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 CLK_create:CLK_create_2sec\|clk_out  " "    0.322               0.000 CLK_create:CLK_create_2sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746437465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696746437467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696746437469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -71.454 CLK_create:CLK_create_1sec\|clk_out  " "   -2.174             -71.454 CLK_create:CLK_create_1sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -49.798 CLK_create:CLK_create_2sec\|clk_out  " "   -2.174             -49.798 CLK_create:CLK_create_2sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531             -15.470 CLOCK_50  " "   -0.531             -15.470 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746437472 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696746437480 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696746437480 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696746437483 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696746437662 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696746437664 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696746437664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.972 " "Worst-case setup slack is -2.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.972            -101.336 CLOCK_50  " "   -2.972            -101.336 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.562             -32.427 CLK_create:CLK_create_1sec\|clk_out  " "   -1.562             -32.427 CLK_create:CLK_create_1sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.506             -24.990 CLK_create:CLK_create_2sec\|clk_out  " "   -1.506             -24.990 CLK_create:CLK_create_2sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746437665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CLK_create:CLK_create_1sec\|clk_out  " "    0.150               0.000 CLK_create:CLK_create_1sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 CLOCK_50  " "    0.164               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 CLK_create:CLK_create_2sec\|clk_out  " "    0.259               0.000 CLK_create:CLK_create_2sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746437668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696746437670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1696746437672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -71.280 CLK_create:CLK_create_1sec\|clk_out  " "   -2.174             -71.280 CLK_create:CLK_create_1sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -49.662 CLK_create:CLK_create_2sec\|clk_out  " "   -2.174             -49.662 CLK_create:CLK_create_2sec\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509             -15.068 CLOCK_50  " "   -0.509             -15.068 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696746437673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696746437673 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1696746437679 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696746437679 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696746439611 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696746439613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5306 " "Peak virtual memory: 5306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696746439668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 08 13:27:19 2023 " "Processing ended: Sun Oct 08 13:27:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696746439668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696746439668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696746439668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696746439668 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 44 s " "Quartus Prime Full Compilation was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696746440357 ""}
