[2025-09-17 04:57:37] START suite=qualcomm_srv trace=srv407_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv407_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2576076 heartbeat IPC: 3.882 cumulative IPC: 3.882 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4990731 heartbeat IPC: 4.141 cumulative IPC: 4.007 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4990731 cumulative IPC: 4.007 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4990731 cumulative IPC: 4.007 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13149029 heartbeat IPC: 1.226 cumulative IPC: 1.226 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 21244006 heartbeat IPC: 1.235 cumulative IPC: 1.231 (Simulation time: 00 hr 03 min 19 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 29526330 heartbeat IPC: 1.207 cumulative IPC: 1.223 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 37828479 heartbeat IPC: 1.205 cumulative IPC: 1.218 (Simulation time: 00 hr 05 min 23 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 46149886 heartbeat IPC: 1.202 cumulative IPC: 1.215 (Simulation time: 00 hr 06 min 27 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 54459778 heartbeat IPC: 1.203 cumulative IPC: 1.213 (Simulation time: 00 hr 07 min 34 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv407_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 62719315 heartbeat IPC: 1.211 cumulative IPC: 1.213 (Simulation time: 00 hr 08 min 36 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 70983542 heartbeat IPC: 1.21 cumulative IPC: 1.212 (Simulation time: 00 hr 09 min 45 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 79245424 heartbeat IPC: 1.21 cumulative IPC: 1.212 (Simulation time: 00 hr 10 min 51 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 82504499 cumulative IPC: 1.212 (Simulation time: 00 hr 11 min 58 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 82504499 cumulative IPC: 1.212 (Simulation time: 00 hr 11 min 58 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv407_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.212 instructions: 100000003 cycles: 82504499
CPU 0 Branch Prediction Accuracy: 92.6% MPKI: 13.14 Average ROB Occupancy at Mispredict: 30.99
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0853
BRANCH_INDIRECT: 0.3686
BRANCH_CONDITIONAL: 11.32
BRANCH_DIRECT_CALL: 0.4198
BRANCH_INDIRECT_CALL: 0.5432
BRANCH_RETURN: 0.4047


====Backend Stall Breakdown====
ROB_STALL: 26322
LQ_STALL: 0
SQ_STALL: 60212


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 379
REPLAY_LOAD: 47
NON_REPLAY_LOAD: 7.519373

== Total ==
ADDR_TRANS: 758
REPLAY_LOAD: 141
NON_REPLAY_LOAD: 25423

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 3
NON_REPLAY_LOAD: 3381

cpu0->cpu0_STLB TOTAL        ACCESS:    2114305 HIT:    2113664 MISS:        641 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2114305 HIT:    2113664 MISS:        641 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 150.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9430910 HIT:    8732580 MISS:     698330 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7705770 HIT:    7077342 MISS:     628428 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     580253 HIT:     536183 MISS:      44070 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1143689 HIT:    1118567 MISS:      25122 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1198 HIT:        488 MISS:        710 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.56 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15854573 HIT:    7755460 MISS:    8099113 MSHR_MERGE:    2018047
cpu0->cpu0_L1I LOAD         ACCESS:   15854573 HIT:    7755460 MISS:    8099113 MSHR_MERGE:    2018047
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.39 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30483747 HIT:   26630122 MISS:    3853625 MSHR_MERGE:    1647465
cpu0->cpu0_L1D LOAD         ACCESS:   16642394 HIT:   14536440 MISS:    2105954 MSHR_MERGE:     481250
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13840037 HIT:   12093588 MISS:    1746449 MSHR_MERGE:    1166191
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1316 HIT:         94 MISS:       1222 MSHR_MERGE:         24
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.91 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12998020 HIT:   10737077 MISS:    2260943 MSHR_MERGE:    1133795
cpu0->cpu0_ITLB LOAD         ACCESS:   12998020 HIT:   10737077 MISS:    2260943 MSHR_MERGE:    1133795
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.023 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28963987 HIT:   27650902 MISS:    1313085 MSHR_MERGE:     325928
cpu0->cpu0_DTLB LOAD         ACCESS:   28963987 HIT:   27650902 MISS:    1313085 MSHR_MERGE:     325928
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.088 cycles
cpu0->LLC TOTAL        ACCESS:     794094 HIT:     784082 MISS:      10012 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     628428 HIT:     618721 MISS:       9707 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      44070 HIT:      44051 MISS:         19 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     120886 HIT:     120881 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        710 HIT:        429 MISS:        281 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         22
  ROW_BUFFER_MISS:       9985
  AVG DBUS CONGESTED CYCLE: 2.991
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         10
  FULL:          0
Channel 0 REFRESHES ISSUED:       6876

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       540306       525475        66670          660
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2           41           31           19
  STLB miss resolved @ L2C                0           38          290          210           28
  STLB miss resolved @ LLC                0           22          212          226           60
  STLB miss resolved @ MEM                0            1           78          106          141

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             198430        48283      1530728       122612           28
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            4            1            6
  STLB miss resolved @ L2C                0            1            2            1            0
  STLB miss resolved @ LLC                0            4           23           24            4
  STLB miss resolved @ MEM                0            0           12           24           40
[2025-09-17 05:09:36] END   suite=qualcomm_srv trace=srv407_ap (rc=0)
