Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_cemm_global && cd ../sw/tests/test_cemm_global && mkdir -p build
cp ./build/bin/test_cemm_global ../sw/tests/test_cemm_global/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_cemm_global/build/verif ../sw/tests/test_cemm_global/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_cemm_global/build/verif.s19 > ../sw/tests/test_cemm_global/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_cemm_global/build/verif.txt ../sw/tests/test_cemm_global/build/stim_instr.txt ../sw/tests/test_cemm_global/build/stim_data.txt	
cd ../sw/tests/test_cemm_global													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_cemm_global/build/verif > ../sw/tests/test_cemm_global/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_cemm_global/build/verif > ../sw/tests/test_cemm_global/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_cemm_global/build/verif.objdump > ../sw/tests/test_cemm_global/build/verif.itb
cd /scratch2/visachi/magia_profiling/cemm/MAGIA 												&& \
make run test=test_cemm_global gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/cemm/MAGIA'
cd sw/tests/test_cemm_global;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+itb_file=build/verif.itb" 
# Start time: 10:20:12 on Oct 29,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_fixture(fast)
# Loading work.magia(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.data2obi_req(fast)
# Loading work.obi2data_rsp(fast)
# Loading work.obi2hci_req(fast)
# Loading work.hci2obi_rsp(fast)
# Loading work.obi_to_axi(fast)
# Loading work.fifo_v3(fast)
# Loading work.fifo_v3(fast__1)
# Loading work.instr2cache_req(fast)
# Loading work.cache2instr_rsp(fast)
# Loading work.obi2hci_req(fast__1)
# Loading work.hci2obi_rsp(fast__1)
# Loading work.axi_to_obi(fast)
# Loading work.axi_demux_simple(fast)
# Loading work.counter(fast)
# Loading work.delta_counter(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast)
# Loading work.axi_to_detailed_mem_user(fast)
# Loading work.stream_mux(fast)
# Loading work.stream_fork(fast)
# Loading work.stream_fifo(fast)
# Loading work.fifo_v3(fast__2)
# Loading work.stream_fifo(fast__1)
# Loading work.fifo_v3(fast__3)
# Loading work.stream_to_mem(fast)
# Loading work.stream_fifo(fast__2)
# Loading work.fifo_v3(fast__4)
# Loading work.mem_to_banks_detailed(fast)
# Loading work.stream_fifo(fast__3)
# Loading work.fifo_v3(fast__5)
# Loading work.fifo_v3(fast__6)
# Loading work.stream_fifo(fast__4)
# Loading work.fifo_v3(fast__7)
# Loading work.stream_join(fast)
# Loading work.stream_join_dynamic(fast)
# Loading work.stream_fork_dynamic(fast)
# Loading work.stream_fork(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__1)
# Loading work.stream_mux(fast__1)
# Loading work.stream_fifo(fast__5)
# Loading work.fifo_v3(fast__8)
# Loading work.stream_to_mem(fast__1)
# Loading work.stream_fifo(fast__6)
# Loading work.fifo_v3(fast__9)
# Loading work.mem_to_banks_detailed(fast__1)
# Loading work.stream_fifo(fast__7)
# Loading work.fifo_v3(fast__10)
# Loading work.obi_mux(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fifo_v3(fast__11)
# Loading work.axi_to_obi(fast__1)
# Loading work.axi_demux_simple(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__2)
# Loading work.stream_mux(fast__2)
# Loading work.stream_fifo(fast__8)
# Loading work.fifo_v3(fast__12)
# Loading work.stream_to_mem(fast__2)
# Loading work.stream_fifo(fast__9)
# Loading work.fifo_v3(fast__13)
# Loading work.mem_to_banks_detailed(fast__2)
# Loading work.stream_fifo(fast__10)
# Loading work.fifo_v3(fast__14)
# Loading work.stream_fifo(fast__11)
# Loading work.fifo_v3(fast__15)
# Loading work.axi_to_detailed_mem_user(fast__3)
# Loading work.stream_mux(fast__3)
# Loading work.stream_fifo(fast__12)
# Loading work.fifo_v3(fast__16)
# Loading work.stream_to_mem(fast__3)
# Loading work.stream_fifo(fast__13)
# Loading work.fifo_v3(fast__17)
# Loading work.mem_to_banks_detailed(fast__3)
# Loading work.stream_fifo(fast__14)
# Loading work.fifo_v3(fast__18)
# Loading work.obi_mux(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.tc_clk_gating(fast)
# Loading work.cv32e40x_if_xif(fast__1)
# Loading work.cv32e40x_if_xif(fast__2)
# Loading work.cv32e40x_if_xif(fast__3)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hwpe_ctrl_intf_periph(fast__2)
# Loading work.redmule_inst_decoder(fast)
# Loading work.tc_clk_gating(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__2)
# Loading work.hwpe_stream_intf_stream(fast__3)
# Loading work.redmule_streamer(fast)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hci_core_intf(fast__7)
# Loading work.redmule_mux(fast)
# Loading work.hci_core_r_valid_filter(fast)
# Loading work.hci_core_sink(fast)
# Loading work.hwpe_stream_intf_stream(fast__4)
# Loading work.hwpe_stream_intf_stream(fast__5)
# Loading work.hci_core_intf(fast__9)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_fifo(fast)
# Loading work.hci_core_assign(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.redmule_castout(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__1)
# Loading work.fpnew_rounding(fast)
# Loading work.hci_core_fifo(fast)
# Loading work.hwpe_stream_intf_stream(fast__6)
# Loading work.hwpe_stream_intf_stream(fast__7)
# Loading work.hwpe_stream_intf_stream(fast__8)
# Loading work.hwpe_stream_intf_stream(fast__9)
# Loading work.hwpe_stream_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__2)
# Loading work.hci_core_assign(fast__1)
# Loading work.hci_core_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__3)
# Loading work.hwpe_stream_fifo(fast__4)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castin(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_intf_stream(fast__10)
# Loading work.hwpe_stream_intf_stream(fast__11)
# Loading work.hwpe_stream_addressgen_v3(fast__1)
# Loading work.hwpe_stream_fifo(fast__5)
# Loading work.hwpe_stream_intf_stream(fast__12)
# Loading work.hwpe_stream_intf_stream(fast__13)
# Loading work.hwpe_stream_fifo(fast__6)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.hwpe_stream_fifo(fast__7)
# Loading work.hwpe_stream_fifo(fast__8)
# Loading work.redmule_x_buffer(fast)
# Loading work.redmule_x_pad_scm(fast)
# Loading work.redmule_x_buffer_scm(fast)
# Loading work.redmule_w_buffer(fast)
# Loading work.redmule_w_buffer_scm(fast)
# Loading work.redmule_z_buffer(fast)
# Loading work.redmule_z_buffer_scm(fast)
# Loading work.redmule_engine(fast)
# Loading work.redmule_row(fast)
# Loading work.redmule_ce(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.tc_clk_gating(fast__2)
# Loading work.redmule_noncomp(fast)
# Loading work.fpnew_classifier(fast__3)
# Loading work.redmule_fma(fast)
# Loading work.fpnew_classifier(fast__4)
# Loading work.lzc(fast__2)
# Loading work.fpnew_rounding(fast__1)
# Loading work.redmule_noncomp(fast__1)
# Loading work.redmule_memory_scheduler(fast)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_ctrl(fast)
# Loading work.hwpe_ctrl_intf_periph(fast__3)
# Loading work.hwpe_ctrl_slave(fast)
# Loading work.hwpe_ctrl_regfile(fast)
# Loading work.hwpe_ctrl_regfile_latch_test_wrap(fast)
# Loading work.hwpe_ctrl_regfile_ff(fast)
# Loading work.redmule_tiler(fast)
# Loading work.redmule_scheduler(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_core_log(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_instr_obi(fast)
# Loading work.cv32e40x_rvfi_data_obi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.cv32e40x_core(fast)
# Loading work.cv32e40x_if_c_obi(fast__1)
# Loading work.cv32e40x_if_c_obi(fast__2)
# Loading work.cv32e40x_sleep_unit(fast)
# Loading work.cv32e40x_clock_gate(fast)
# Loading work.cv32e40x_if_stage(fast)
# Loading work.cv32e40x_prefetch_unit(fast)
# Loading work.cv32e40x_prefetcher(fast)
# Loading work.cv32e40x_alignment_buffer(fast)
# Loading work.cv32e40x_mpu(fast)
# Loading work.cv32e40x_pma(fast)
# Loading work.cv32e40x_instr_obi_interface(fast)
# Loading work.cv32e40x_compressed_decoder(fast)
# Loading work.cv32e40x_sequencer(fast)
# Loading work.cv32e40x_id_stage(fast)
# Loading work.cv32e40x_pc_target(fast)
# Loading work.cv32e40x_decoder(fast)
# Loading work.cv32e40x_i_decoder(fast)
# Loading work.cv32e40x_a_decoder(fast)
# Loading work.cv32e40x_b_decoder(fast)
# Loading work.cv32e40x_m_decoder(fast)
# Loading work.cv32e40x_ex_stage(fast)
# Loading work.cv32e40x_alu(fast)
# Loading work.cv32e40x_ff_one(fast)
# Loading work.cv32e40x_alu_b_cpop(fast)
# Loading work.cv32e40x_div(fast)
# Loading work.cv32e40x_mult(fast)
# Loading work.cv32e40x_load_store_unit(fast)
# Loading work.cv32e40x_wpt(fast)
# Loading work.cv32e40x_mpu(fast__1)
# Loading work.cv32e40x_pma(fast__1)
# Loading work.cv32e40x_align_check(fast)
# Loading work.cv32e40x_lsu_response_filter(fast)
# Loading work.cv32e40x_write_buffer(fast)
# Loading work.cv32e40x_data_obi_interface(fast)
# Loading work.cv32e40x_wb_stage(fast)
# Loading work.cv32e40x_cs_registers(fast)
# Loading work.cv32e40x_csr(fast)
# Loading work.cv32e40x_csr(fast__1)
# Loading work.cv32e40x_csr(fast__2)
# Loading work.cv32e40x_csr(fast__3)
# Loading work.cv32e40x_csr(fast__4)
# Loading work.cv32e40x_csr(fast__5)
# Loading work.cv32e40x_csr(fast__6)
# Loading work.cv32e40x_csr(fast__7)
# Loading work.cv32e40x_debug_triggers(fast)
# Loading work.cv32e40x_csr(fast__8)
# Loading work.cv32e40x_controller(fast)
# Loading work.cv32e40x_controller_fsm(fast)
# Loading work.cv32e40x_controller_bypass(fast)
# Loading work.cv32e40x_int_controller(fast)
# Loading work.cv32e40x_register_file_wrapper(fast)
# Loading work.cv32e40x_register_file(fast)
# Loading work.obi_atop_resolver(fast)
# Loading work.lzc(fast__3)
# Loading work.spill_register(fast)
# Loading work.spill_register_flushable(fast)
# Loading work.fifo_v3(fast__19)
# Loading work.obi_cut(fast)
# Loading work.spill_register(fast__1)
# Loading work.spill_register_flushable(fast__1)
# Loading work.spill_register(fast__2)
# Loading work.spill_register_flushable(fast__2)
# Loading work.obi_xbar(fast)
# Loading work.addr_decode(fast)
# Loading work.addr_decode_dync(fast)
# Loading work.obi_demux(fast)
# Loading work.delta_counter(fast__1)
# Loading work.obi_mux(fast__2)
# Loading work.fifo_v3(fast__20)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_router_reorder(fast)
# Loading work.addr_dec_resp_mux(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_core_assign(fast__3)
# Loading work.hci_core_assign(fast__4)
# Loading work.hci_router(fast__1)
# Loading work.hci_core_intf(fast__16)
# Loading work.hci_core_assign(fast__5)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_core_assign(fast__6)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_core_intf(fast__20)
# Loading work.hci_core_assign(fast__7)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_ctrl(fast)
# Loading work.cv32e40x_if_xif(fast__5)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_xif_inst_decoder(fast)
# Loading work.idma_axi_obi_transfer_ch(fast)
# Loading work.idma_reg32_3d(fast)
# Loading work.idma_reg32_3d_reg_top(fast)
# Loading work.prim_subreg(fast)
# Loading work.prim_subreg_arb(fast)
# Loading work.prim_subreg(fast__1)
# Loading work.prim_subreg_arb(fast__1)
# Loading work.prim_subreg(fast__2)
# Loading work.prim_subreg_arb(fast__2)
# Loading work.prim_subreg_ext(fast)
# Loading work.prim_subreg_ext(fast__1)
# Loading work.prim_subreg(fast__3)
# Loading work.prim_subreg_arb(fast__3)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_transfer_id_gen(fast)
# Loading work.stream_fifo_optimal_wrap(fast)
# Loading work.stream_fifo(fast__15)
# Loading work.fifo_v3(fast__21)
# Loading work.idma_nd_midend(fast)
# Loading work.idma_nd_counter(fast)
# Loading work.popcount(fast)
# Loading work.idma_backend_r_axi_w_obi(fast)
# Loading work.idma_legalizer_r_axi_w_obi(fast)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.stream_fifo_optimal_wrap(fast__1)
# Loading work.stream_fifo(fast__16)
# Loading work.fifo_v3(fast__22)
# Loading work.stream_fifo_optimal_wrap(fast__2)
# Loading work.stream_fifo(fast__17)
# Loading work.fifo_v3(fast__23)
# Loading work.fall_through_register(fast)
# Loading work.fifo_v3(fast__24)
# Loading work.stream_fifo_optimal_wrap(fast__3)
# Loading work.stream_fifo(fast__18)
# Loading work.fifo_v3(fast__25)
# Loading work.idma_transport_layer_r_axi_w_obi(fast)
# Loading work.idma_axi_read(fast)
# Loading work.idma_dataflow_element(fast)
# Loading work.passthrough_stream_fifo(fast)
# Loading work.idma_obi_write(fast)
# Loading work.stream_fifo_optimal_wrap(fast__4)
# Loading work.spill_register_flushable(fast__3)
# Loading work.idma_axi_obi_transfer_ch(fast__1)
# Loading work.idma_backend_r_obi_w_axi(fast)
# Loading work.idma_legalizer_r_obi_w_axi(fast)
# Loading work.stream_fifo_optimal_wrap(fast__5)
# Loading work.stream_fifo(fast__19)
# Loading work.fifo_v3(fast__26)
# Loading work.stream_fifo_optimal_wrap(fast__6)
# Loading work.stream_fifo(fast__20)
# Loading work.fifo_v3(fast__27)
# Loading work.idma_transport_layer_r_obi_w_axi(fast)
# Loading work.idma_obi_read(fast)
# Loading work.idma_axi_write(fast)
# Loading work.fall_through_register(fast__1)
# Loading work.fifo_v3(fast__28)
# Loading work.axi_rw_join(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.spill_register(fast__3)
# Loading work.spill_register_flushable(fast__4)
# Loading work.snitch_icache(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_l0(fast)
# Loading work.tc_clk_inverter(fast)
# Loading work.plru_tree(fast)
# Loading work.isochronous_spill_register(fast)
# Loading work.isochronous_spill_register(fast__1)
# Loading work.l0_to_bypass(fast)
# Loading work.stream_arbiter(fast)
# Loading work.stream_arbiter_flushable(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.fifo_v3(fast__29)
# Loading work.onehot_to_bin(fast)
# Loading work.stream_demux(fast)
# Loading work.isochronous_spill_register(fast__2)
# Loading work.isochronous_spill_register(fast__3)
# Loading work.multi_accept_rr_arb(fast)
# Loading work.rr_arb_tree(fast__5)
# Loading work.snitch_icache_lookup_serial(fast)
# Loading work.register_file_1r_1w(fast)
# Loading work.lzc(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.tc_sram(fast__1)
# Loading work.snitch_icache_handler(fast)
# Loading work.onehot_to_bin(fast__1)
# Loading work.stream_arbiter(fast__1)
# Loading work.stream_arbiter_flushable(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.stream_demux(fast__1)
# Loading work.snitch_icache_refill(fast)
# Loading work.fifo_v3(fast__30)
# Loading work.axi_xbar(fast)
# Loading work.axi_xbar_unmuxed(fast)
# Loading work.addr_decode(fast__1)
# Loading work.addr_decode_dync(fast__1)
# Loading work.axi_demux(fast)
# Loading work.spill_register(fast__4)
# Loading work.spill_register_flushable(fast__5)
# Loading work.spill_register(fast__5)
# Loading work.spill_register_flushable(fast__6)
# Loading work.spill_register(fast__6)
# Loading work.spill_register_flushable(fast__7)
# Loading work.spill_register(fast__7)
# Loading work.spill_register_flushable(fast__8)
# Loading work.spill_register(fast__8)
# Loading work.spill_register_flushable(fast__9)
# Loading work.spill_register(fast__9)
# Loading work.spill_register_flushable(fast__10)
# Loading work.axi_demux_simple(fast__2)
# Loading work.axi_demux_id_counters(fast)
# Loading work.delta_counter(fast__2)
# Loading work.counter(fast__1)
# Loading work.rr_arb_tree(fast__7)
# Loading work.lzc(fast__5)
# Loading work.axi_err_slv(fast)
# Loading work.axi_atop_filter(fast)
# Loading work.stream_register(fast)
# Loading work.fifo_v3(fast__31)
# Loading work.fifo_v3(fast__32)
# Loading work.fifo_v3(fast__33)
# Loading work.counter(fast__2)
# Loading work.delta_counter(fast__3)
# Loading work.axi_multicut(fast)
# Loading work.axi_mux(fast)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__8)
# Loading work.fifo_v3(fast__34)
# Loading work.spill_register(fast__10)
# Loading work.spill_register_flushable(fast__11)
# Loading work.spill_register(fast__11)
# Loading work.spill_register_flushable(fast__12)
# Loading work.rr_arb_tree(fast__9)
# Loading work.spill_register(fast__12)
# Loading work.spill_register_flushable(fast__13)
# Loading work.spill_register(fast__13)
# Loading work.spill_register_flushable(fast__14)
# Loading work.floo_nw_router(fast)
# Loading work.floo_router(fast)
# Loading work.stream_fifo_optimal_wrap(fast__7)
# Loading work.spill_register_flushable(fast__15)
# Loading work.floo_route_select(fast)
# Loading work.floo_wormhole_arbiter(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_vc_arbiter(fast)
# Loading work.floo_router(fast__1)
# Loading work.stream_fifo_optimal_wrap(fast__8)
# Loading work.spill_register_flushable(fast__16)
# Loading work.floo_route_select(fast__1)
# Loading work.floo_wormhole_arbiter(fast__1)
# Loading work.floo_vc_arbiter(fast__1)
# Loading work.floo_router(fast__2)
# Loading work.stream_fifo_optimal_wrap(fast__9)
# Loading work.spill_register_flushable(fast__17)
# Loading work.floo_route_select(fast__2)
# Loading work.floo_wormhole_arbiter(fast__2)
# Loading work.floo_vc_arbiter(fast__2)
# Loading work.floo_nw_chimney(fast)
# Loading work.spill_register(fast__14)
# Loading work.spill_register_flushable(fast__18)
# Loading work.spill_register(fast__15)
# Loading work.spill_register_flushable(fast__19)
# Loading work.floo_rob_wrapper(fast)
# Loading work.axi_demux_id_counters(fast__1)
# Loading work.delta_counter(fast__4)
# Loading work.floo_rob_wrapper(fast__1)
# Loading work.axi_demux_id_counters(fast__2)
# Loading work.floo_rob_wrapper(fast__2)
# Loading work.floo_rob_wrapper(fast__3)
# Loading work.floo_route_comp(fast)
# Loading work.addr_decode(fast__2)
# Loading work.addr_decode_dync(fast__2)
# Loading work.floo_wormhole_arbiter(fast__3)
# Loading work.floo_wormhole_arbiter(fast__4)
# Loading work.floo_wormhole_arbiter(fast__5)
# Loading work.floo_meta_buffer(fast)
# Loading work.fifo_v3(fast__35)
# Loading work.lzc(fast__6)
# Loading work.floo_meta_buffer(fast__1)
# Loading work.fifo_v3(fast__36)
# Loading work.axi_rw_split(fast)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.fpu_ss(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_compressed_predecoder(fast)
# Loading work.fpu_ss_predecoder(fast)
# Loading work.stream_fifo(fast__21)
# Loading work.fifo_v3(fast__37)
# Loading work.fpu_ss_decoder(fast)
# Loading work.stream_fifo(fast__22)
# Loading work.fifo_v3(fast__38)
# Loading work.fpu_ss_csr(fast)
# Loading work.fpu_ss_controller(fast)
# Loading work.fpu_ss_regfile(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast__5)
# Loading work.lzc(fast__7)
# Loading work.fpnew_rounding(fast__2)
# Loading work.rr_arb_tree(fast__11)
# Loading work.lzc(fast__8)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_th_32(fast)
# Loading work.pa_fdsu_top(fast)
# Loading work.pa_fdsu_special(fast)
# Loading work.pa_fdsu_prepare(fast)
# Loading work.pa_fdsu_ff1(fast)
# Loading work.pa_fdsu_srt_single(fast)
# Loading work.gated_clk_cell(fast)
# Loading work.pa_fdsu_round_single(fast)
# Loading work.pa_fdsu_pack_single(fast)
# Loading work.pa_fdsu_ctrl(fast)
# Loading work.pa_fpu_dp(fast)
# Loading work.pa_fpu_src_type(fast)
# Loading work.pa_fpu_frbus(fast)
# Loading work.rr_arb_tree(fast__12)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__6)
# Loading work.rr_arb_tree(fast__13)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.fpnew_classifier(fast__7)
# Loading work.lzc(fast__9)
# Loading work.fpnew_rounding(fast__3)
# Loading work.rr_arb_tree(fast__14)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.lzc(fast__10)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4(fast)
# Loading work.fractal_sync_neighbor(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_pipeline(fast)
# Loading work.fractal_sync_1d(fast)
# Loading work.fractal_sync_rx(fast)
# Loading work.fractal_sync_fifo(fast)
# Loading work.fractal_sync_arbiter(fast)
# Loading work.fractal_sync_arbiter_fa(fast)
# Loading work.fractal_sync_tx(fast)
# Loading work.fractal_sync_fifo(fast__1)
# Loading work.fractal_sync_arbiter(fast__1)
# Loading work.fractal_sync_arbiter_fa(fast__1)
# Loading work.fractal_sync_cc(fast)
# Loading work.fractal_sync_1d_rf(fast)
# Loading work.fractal_sync_1d_local_rf(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast)
# Loading work.fractal_sync_mp_cam_br(fast)
# Loading work.fractal_sync_mp_cam_line(fast)
# Loading work.fractal_sync_1d(fast__1)
# Loading work.fractal_sync_cc(fast__1)
# Loading work.fractal_sync_pipeline(fast__1)
# Loading work.fractal_sync_2d(fast)
# Loading work.fractal_sync_rx(fast__1)
# Loading work.fractal_sync_fifo(fast__2)
# Loading work.fractal_sync_arbiter(fast__2)
# Loading work.fractal_sync_arbiter_fa(fast__2)
# Loading work.fractal_sync_tx(fast__1)
# Loading work.fractal_sync_fifo(fast__3)
# Loading work.fractal_sync_arbiter(fast__3)
# Loading work.fractal_sync_arbiter_fa(fast__3)
# Loading work.fractal_sync_cc(fast__2)
# Loading work.fractal_sync_2d_rf(fast)
# Loading work.fractal_sync_2d_local_rf(fast)
# Loading work.fractal_sync_2d_remote_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast__1)
# Loading work.fractal_sync_mp_cam_br(fast__1)
# Loading work.fractal_sync_mp_cam_line(fast__1)
# Loading work.fractal_sync_2x2_core(fast__1)
# Loading work.fractal_sync_pipeline(fast__2)
# Loading work.fractal_sync_1d(fast__2)
# Loading work.fractal_sync_rx(fast__2)
# Loading work.fractal_sync_fifo(fast__4)
# Loading work.fractal_sync_arbiter(fast__4)
# Loading work.fractal_sync_arbiter_fa(fast__4)
# Loading work.fractal_sync_arbiter(fast__5)
# Loading work.fractal_sync_arbiter_fa(fast__5)
# Loading work.fractal_sync_cc(fast__3)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_1d_local_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__2)
# Loading work.fractal_sync_mp_rf_br(fast)
# Loading work.fractal_sync_1d(fast__3)
# Loading work.fractal_sync_cc(fast__4)
# Loading work.fractal_sync_pipeline(fast__3)
# Loading work.fractal_sync_2d(fast__1)
# Loading work.fractal_sync_rx(fast__3)
# Loading work.fractal_sync_fifo(fast__5)
# Loading work.fractal_sync_arbiter(fast__6)
# Loading work.fractal_sync_arbiter_fa(fast__6)
# Loading work.fractal_sync_arbiter(fast__7)
# Loading work.fractal_sync_arbiter_fa(fast__7)
# Loading work.fractal_sync_cc(fast__5)
# Loading work.fractal_sync_2d_rf(fast__1)
# Loading work.fractal_sync_2d_local_rf(fast__1)
# Loading work.fractal_sync_2d_remote_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_mp_rf_br(fast__1)
# Loading work.magia_vip(fast)
# Loading work.clk_rst_gen(fast)
# Loading work.magia_l2_mem_wrapper(fast)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.lzc(fast__11)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.axi_err_slv(fast__1)
# Loading work.axi_atop_filter(fast__1)
# Loading work.stream_register(fast__2)
# Loading work.fifo_v3(fast__39)
# Loading work.fifo_v3(fast__40)
# Loading work.fifo_v3(fast__41)
# Loading work.counter(fast__3)
# Loading work.delta_counter(fast__5)
# Loading work.axi_demux(fast__1)
# Loading work.spill_register(fast__16)
# Loading work.spill_register_flushable(fast__20)
# Loading work.spill_register(fast__17)
# Loading work.spill_register_flushable(fast__21)
# Loading work.spill_register(fast__18)
# Loading work.spill_register_flushable(fast__22)
# Loading work.spill_register(fast__19)
# Loading work.spill_register_flushable(fast__23)
# Loading work.spill_register(fast__20)
# Loading work.spill_register_flushable(fast__24)
# Loading work.spill_register(fast__21)
# Loading work.spill_register_flushable(fast__25)
# Loading work.axi_demux_simple(fast__3)
# Loading work.axi_demux_id_counters(fast__3)
# Loading work.delta_counter(fast__6)
# Loading work.counter(fast__4)
# Loading work.rr_arb_tree(fast__20)
# Loading work.onehot_to_bin(fast__2)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.axi_err_slv(fast__2)
# Loading work.axi_atop_filter(fast__2)
# Loading work.stream_register(fast__3)
# Loading work.fifo_v3(fast__42)
# Loading work.fifo_v3(fast__43)
# Loading work.fifo_v3(fast__44)
# Loading work.axi_err_slv(fast__3)
# Loading work.axi_atop_filter(fast__3)
# Loading work.stream_register(fast__4)
# Loading work.fifo_v3(fast__45)
# Loading work.spill_register(fast__22)
# Loading work.spill_register_flushable(fast__26)
# Loading work.spill_register(fast__23)
# Loading work.spill_register_flushable(fast__27)
# Loading work.floo_rob_wrapper(fast__4)
# Loading work.axi_demux_id_counters(fast__4)
# Loading work.delta_counter(fast__7)
# Loading work.floo_rob_wrapper(fast__5)
# Loading work.axi_demux_id_counters(fast__5)
# Loading work.floo_rob_wrapper(fast__6)
# Loading work.floo_rob_wrapper(fast__7)
# Loading work.floo_route_comp(fast__1)
# Loading work.floo_wormhole_arbiter(fast__6)
# Loading work.rr_arb_tree(fast__21)
# Loading work.floo_wormhole_arbiter(fast__7)
# Loading work.rr_arb_tree(fast__22)
# Loading work.floo_wormhole_arbiter(fast__8)
# Loading work.floo_meta_buffer(fast__2)
# Loading work.fifo_v3(fast__46)
# Loading work.floo_meta_buffer(fast__3)
# Loading work.fifo_v3(fast__47)
# Loading work.axi_sim_mem(fast)
# Loading work.fractal_sync_if(fast__1)
# Loading work.fractal_sync_if(fast__2)
# Loading work.stream_register(fast__5)
# Loading work.hci_core_intf(fast__2)
# Loading work.hwpe_ctrl_intf_periph(fast__1)
# Loading work.hci_core_intf(fast__3)
# Loading work.hci_core_intf(fast__4)
# Loading work.stream_register(fast__1)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__15)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# Loading work.hci_core_intf(fast__8)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/cemm/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2958 instructions.
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2450ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2450ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2450ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2450ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2590ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2590ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2590ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2590ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2730ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2730ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2730ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2730ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2870ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2870ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2870ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2870ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5020ns
# [TB][mhartid 4 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5020ns
# [TB][mhartid 8 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5020ns
# [TB][mhartid 12 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5020ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5145ns
# [TB][mhartid 5 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5145ns
# [TB][mhartid 9 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5145ns
# [TB][mhartid 13 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5145ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5225ns
# [TB][mhartid 6 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5225ns
# [TB][mhartid 10 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5225ns
# [TB][mhartid 14 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5225ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5500ns
# [TB][mhartid 7 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5500ns
# [TB][mhartid 11 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5500ns
# [TB][mhartid 15 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 5500ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6240ns: start-end pair with latency 1215ns (243 clock cycles) and accumulated latency 1215ns (243 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6240ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 1090ns (218 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6240ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6240ns: start-end pair with latency 1215ns (243 clock cycles) and accumulated latency 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6240ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 1090ns (218 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6240ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6240ns: start-end pair with latency 1215ns (243 clock cycles) and accumulated latency 1215ns (243 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6240ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 1090ns (218 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6240ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6240ns: start-end pair with latency 1215ns (243 clock cycles) and accumulated latency 1215ns (243 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6240ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 1090ns (218 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6240ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 1010ns (202 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 6245ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 6245ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 6245ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 6245ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 6245ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 6245ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 6245ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 6245ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 6245ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 6245ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 6245ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 6245ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6250ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6250ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6250ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6250ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6250ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6250ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6250ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6250ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6250ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6250ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6250ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6250ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6340ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 835ns (167 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6340ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 835ns (167 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6340ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 835ns (167 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 6340ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 835ns (167 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 6345ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 6345ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 6345ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 6345ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6350ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6350ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6350ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 6350ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6985ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6985ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6985ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 6985ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7120ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7120ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7120ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7120ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7260ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7260ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7260ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7260ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7400ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7400ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7400ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 7400ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 8940ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 1950ns (390 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 8940ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 1950ns (390 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 8940ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 1950ns (390 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 8940ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 1950ns (390 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 9365ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 9565ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 9565ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 9565ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 9695ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 2570ns (514 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 9695ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 2570ns (514 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 9695ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 2570ns (514 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 9700ns: start-end pair with latency 2575ns (515 clock cycles) and accumulated latency 2575ns (515 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 10195ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 10225ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 10400ns: start-end pair with latency 3135ns (627 clock cycles) and accumulated latency 3135ns (627 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 10410ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 10410ns: start-end pair with latency 3145ns (629 clock cycles) and accumulated latency 3145ns (629 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 10415ns: start-end pair with latency 3150ns (630 clock cycles) and accumulated latency 3150ns (630 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 10450ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 10450ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 10985ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11000ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11010ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11020ns: start-end pair with latency 1650ns (330 clock cycles) and accumulated latency 3600ns (720 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11230ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 3825ns (765 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11235ns: start-end pair with latency 3830ns (766 clock cycles) and accumulated latency 3830ns (766 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11240ns: start-end pair with latency 3835ns (767 clock cycles) and accumulated latency 3835ns (767 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11250ns: start-end pair with latency 3845ns (769 clock cycles) and accumulated latency 3845ns (769 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11255ns: start-end pair with latency 1685ns (337 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11255ns: start-end pair with latency 1685ns (337 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 11255ns: start-end pair with latency 1685ns (337 clock cycles) and accumulated latency 3635ns (727 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11275ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11355ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11595ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11595ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11610ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11905ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11925ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11930ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 11930ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 12615ns: start-end pair with latency 2415ns (483 clock cycles) and accumulated latency 4985ns (997 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 12655ns: start-end pair with latency 2425ns (485 clock cycles) and accumulated latency 5000ns (1000 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 12920ns: start-end pair with latency 1560ns (312 clock cycles) and accumulated latency 5160ns (1032 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 12930ns: start-end pair with latency 2475ns (495 clock cycles) and accumulated latency 5045ns (1009 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 12970ns: start-end pair with latency 2515ns (503 clock cycles) and accumulated latency 5085ns (1017 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 12990ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 13070ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13195ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 5230ns (1046 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13195ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 5230ns (1046 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 13220ns: start-end pair with latency 1605ns (321 clock cycles) and accumulated latency 5240ns (1048 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 13310ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 13355ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 13475ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 13635ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 13645ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 13720ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14175ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6320ns (1264 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14190ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 6335ns (1267 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14220ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 14485ns: start-end pair with latency 3205ns (641 clock cycles) and accumulated latency 6350ns (1270 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14620ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14630ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14660ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 14920ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15225ns: start-end pair with latency 2230ns (446 clock cycles) and accumulated latency 7215ns (1443 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15295ns: start-end pair with latency 2220ns (444 clock cycles) and accumulated latency 7220ns (1444 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15570ns: start-end pair with latency 2255ns (451 clock cycles) and accumulated latency 7300ns (1460 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15585ns: start-end pair with latency 2225ns (445 clock cycles) and accumulated latency 7310ns (1462 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 15735ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15740ns: start-end pair with latency 3830ns (766 clock cycles) and accumulated latency 7655ns (1531 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15755ns: start-end pair with latency 3825ns (765 clock cycles) and accumulated latency 7655ns (1531 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15770ns: start-end pair with latency 3835ns (767 clock cycles) and accumulated latency 7670ns (1534 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 15795ns: start-end pair with latency 3860ns (772 clock cycles) and accumulated latency 7705ns (1541 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 15940ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 16090ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 16105ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16265ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16280ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16295ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 16320ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17530ns: start-end pair with latency 2905ns (581 clock cycles) and accumulated latency 9225ns (1845 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17565ns: start-end pair with latency 2930ns (586 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17580ns: start-end pair with latency 2915ns (583 clock cycles) and accumulated latency 9265ns (1853 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 17835ns: start-end pair with latency 2910ns (582 clock cycles) and accumulated latency 9260ns (1852 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 18155ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 18165ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 18260ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 18420ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19885ns: start-end pair with latency 3585ns (717 clock cycles) and accumulated latency 11255ns (2251 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19895ns: start-end pair with latency 3625ns (725 clock cycles) and accumulated latency 11280ns (2256 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19905ns: start-end pair with latency 3620ns (724 clock cycles) and accumulated latency 11275ns (2255 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 19945ns: start-end pair with latency 3620ns (724 clock cycles) and accumulated latency 11325ns (2265 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 20550ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 20560ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 20610ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 20725ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 21860ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23555ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23555ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23555ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23555ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23695ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23695ns
# [TB][mhartid 9 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23695ns
# [TB][mhartid 13 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23695ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23835ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23835ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23835ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23835ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23880ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23880ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23880ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 23880ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 23890ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 23890ns
# [TB][mhartid 8 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 23890ns
# [TB][mhartid 12 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 23890ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23975ns
# [TB][mhartid 7 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23975ns
# [TB][mhartid 11 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23975ns
# [TB][mhartid 15 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 23975ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24020ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24020ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24020ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24020ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24030ns
# [TB][mhartid 5 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24030ns
# [TB][mhartid 9 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24030ns
# [TB][mhartid 13 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24030ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24160ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24160ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24160ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24160ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24170ns
# [TB][mhartid 6 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24170ns
# [TB][mhartid 10 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24170ns
# [TB][mhartid 14 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24170ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24300ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24300ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24300ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 24300ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24310ns
# [TB][mhartid 7 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24310ns
# [TB][mhartid 11 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24310ns
# [TB][mhartid 15 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 24310ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25105ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25125ns: start-end pair with latency 1230ns (246 clock cycles) and accumulated latency 1230ns (246 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25145ns: start-end pair with latency 1250ns (250 clock cycles) and accumulated latency 1250ns (250 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25165ns: start-end pair with latency 1270ns (254 clock cycles) and accumulated latency 1270ns (254 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25225ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25245ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25265ns: start-end pair with latency 1230ns (246 clock cycles) and accumulated latency 1230ns (246 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25265ns: start-end pair with latency 1230ns (246 clock cycles) and accumulated latency 1230ns (246 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25385ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25385ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25385ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25425ns: start-end pair with latency 1250ns (250 clock cycles) and accumulated latency 1250ns (250 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25505ns: start-end pair with latency 1190ns (238 clock cycles) and accumulated latency 1190ns (238 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25525ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25525ns: start-end pair with latency 1210ns (242 clock cycles) and accumulated latency 1210ns (242 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 25565ns: start-end pair with latency 1250ns (250 clock cycles) and accumulated latency 1250ns (250 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26645ns: start-end pair with latency 2620ns (524 clock cycles) and accumulated latency 9840ns (1968 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26645ns: start-end pair with latency 2620ns (524 clock cycles) and accumulated latency 9920ns (1984 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26665ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 9950ns (1990 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26710ns: start-end pair with latency 2685ns (537 clock cycles) and accumulated latency 9900ns (1980 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26755ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 11815ns (2363 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26785ns: start-end pair with latency 2620ns (524 clock cycles) and accumulated latency 11885ns (2377 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26785ns: start-end pair with latency 2620ns (524 clock cycles) and accumulated latency 11885ns (2377 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26785ns: start-end pair with latency 2620ns (524 clock cycles) and accumulated latency 11880ns (2376 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 26840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 26840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 26840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 26840ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26875ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 13825ns (2765 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26895ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 13865ns (2773 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26925ns: start-end pair with latency 2620ns (524 clock cycles) and accumulated latency 13945ns (2789 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 26970ns: start-end pair with latency 2665ns (533 clock cycles) and accumulated latency 13945ns (2789 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 26980ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 26980ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 26980ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 26980ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27005ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27005ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27005ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27005ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27120ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27120ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27120ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27120ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27145ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27145ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27145ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27145ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27260ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27260ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27260ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 27260ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27285ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27285ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27285ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27285ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27485ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 8840ns (1768 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27510ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27510ns: start-end pair with latency 3625ns (725 clock cycles) and accumulated latency 8855ns (1771 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27530ns: start-end pair with latency 3645ns (729 clock cycles) and accumulated latency 8805ns (1761 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 27530ns: start-end pair with latency 3645ns (729 clock cycles) and accumulated latency 8875ns (1775 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27535ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27555ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 27555ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 27720ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28260ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28285ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28310ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28330ns
# [TB][mhartid 12 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28340ns
# [TB][mhartid 13 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28340ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28350ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28355ns
# [TB][mhartid 8 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28365ns
# [TB][mhartid 9 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28365ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28380ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28390ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28390ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28390ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28410ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28415ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28420ns
# [TB][mhartid 13 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28420ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28430ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28430ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28435ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28440ns
# [TB][mhartid 9 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28445ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28460ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28460ns
# [TB][mhartid 5 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28470ns
# [TB][mhartid 14 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28470ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28480ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28485ns
# [TB][mhartid 15 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28490ns
# [TB][mhartid 10 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28495ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28500ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28510ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28510ns
# [TB][mhartid 11 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28515ns
# [TB][mhartid 6 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28520ns
# [TB][mhartid 7 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28540ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28550ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28560ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28560ns
# [TB][mhartid 15 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28570ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 28580ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28585ns
# [TB][mhartid 11 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28595ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28610ns
# [TB][mhartid 7 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28620ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 28650ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 28660ns
# [TB][mhartid 12 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29365ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 2250ns (450 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29370ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 2270ns (454 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29445ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 2260ns (452 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29445ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 2230ns (446 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29465ns: start-end pair with latency 1015ns (203 clock cycles) and accumulated latency 2245ns (449 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29505ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 2220ns (444 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29515ns: start-end pair with latency 990ns (198 clock cycles) and accumulated latency 2200ns (440 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29520ns: start-end pair with latency 1020ns (204 clock cycles) and accumulated latency 2230ns (446 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29535ns: start-end pair with latency 1100ns (220 clock cycles) and accumulated latency 2350ns (470 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29550ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 2285ns (457 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29575ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 2190ns (438 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29580ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 2295ns (459 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29595ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 2205ns (441 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29670ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2355ns (471 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29675ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 2260ns (452 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 29770ns: start-end pair with latency 1105ns (221 clock cycles) and accumulated latency 2355ns (471 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 30935ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 12440ns (2488 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 30990ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 14385ns (2877 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31000ns: start-end pair with latency 2445ns (489 clock cycles) and accumulated latency 14260ns (2852 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31000ns: start-end pair with latency 2485ns (497 clock cycles) and accumulated latency 14370ns (2874 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31000ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 12510ns (2502 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31010ns: start-end pair with latency 2545ns (509 clock cycles) and accumulated latency 14425ns (2885 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31055ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 12490ns (2498 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31095ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 12430ns (2486 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31155ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 16535ns (3307 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31160ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 16515ns (3303 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31175ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 16385ns (3277 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31290ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31295ns: start-end pair with latency 2640ns (528 clock cycles) and accumulated latency 16505ns (3301 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31315ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31340ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31370ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31380ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31395ns
# [TB][mhartid 9 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31395ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31420ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31420ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31420ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31445ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31445ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31445ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31460ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31470ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31470ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31485ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31495ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31510ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31520ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31535ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31545ns
# [TB][mhartid 11 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31545ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31570ns
# [TB][mhartid 7 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31570ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31595ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 31610ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 6305ns (1261 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31635ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31900ns: start-end pair with latency 3540ns (708 clock cycles) and accumulated latency 12395ns (2479 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31925ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31955ns: start-end pair with latency 3620ns (724 clock cycles) and accumulated latency 12460ns (2492 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 31965ns: start-end pair with latency 3580ns (716 clock cycles) and accumulated latency 12455ns (2491 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31980ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 31990ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 32025ns: start-end pair with latency 3600ns (720 clock cycles) and accumulated latency 12405ns (2481 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 32050ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 32215ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 7 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 9 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 11 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 13 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 15 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 32630ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 5 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 6 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 7 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 8 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 9 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 10 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 11 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 13 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 14 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 15 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 32700ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 5 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 6 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 7 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 8 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 9 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 10 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 11 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 12 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 13 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 14 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 15 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 32710ns
# [TB][mhartid 7 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33725ns: start-end pair with latency 1010ns (202 clock cycles) and accumulated latency 3270ns (654 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33745ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3250ns (650 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33745ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33745ns: start-end pair with latency 1030ns (206 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33765ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 3405ns (681 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33765ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 3295ns (659 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33765ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 3255ns (651 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33785ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3270ns (654 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33785ns: start-end pair with latency 1070ns (214 clock cycles) and accumulated latency 3300ns (660 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33790ns: start-end pair with latency 1075ns (215 clock cycles) and accumulated latency 3360ns (672 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33805ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 3385ns (677 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33805ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 3350ns (670 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33805ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 3280ns (656 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33825ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 3465ns (693 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33845ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 3480ns (696 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 33845ns: start-end pair with latency 1130ns (226 clock cycles) and accumulated latency 3360ns (672 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35205ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 16760ns (3352 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35205ns: start-end pair with latency 2500ns (500 clock cycles) and accumulated latency 14990ns (2998 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35225ns: start-end pair with latency 2520ns (504 clock cycles) and accumulated latency 16905ns (3381 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35265ns: start-end pair with latency 2560ns (512 clock cycles) and accumulated latency 16930ns (3386 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35275ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 19075ns (3815 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35275ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 18955ns (3791 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35275ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 15080ns (3016 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35275ns: start-end pair with latency 2570ns (514 clock cycles) and accumulated latency 15010ns (3002 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35295ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 15020ns (3004 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35295ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 17015ns (3403 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35295ns: start-end pair with latency 2590ns (518 clock cycles) and accumulated latency 19125ns (3825 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 35330ns: start-end pair with latency 2625ns (525 clock cycles) and accumulated latency 19140ns (3828 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 35660ns: start-end pair with latency 3025ns (605 clock cycles) and accumulated latency 9330ns (1866 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35685ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35685ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35685ns
# [TB][mhartid 5 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35685ns
# [TB][mhartid 6 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35685ns
# [TB][mhartid 7 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35685ns
# [TB][mhartid 9 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35685ns
# [TB][mhartid 10 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35685ns
# [TB][mhartid 11 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35685ns
# [TB][mhartid 13 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35685ns
# [TB][mhartid 14 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35685ns
# [TB][mhartid 15 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 35685ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 35860ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 35860ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 35860ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 35860ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 35860ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 35860ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 35860ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 35860ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 35860ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 35860ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 35860ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 35860ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35865ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35865ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35865ns
# [TB][mhartid 5 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35865ns
# [TB][mhartid 6 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35865ns
# [TB][mhartid 7 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35865ns
# [TB][mhartid 9 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35865ns
# [TB][mhartid 10 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35865ns
# [TB][mhartid 11 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35865ns
# [TB][mhartid 13 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35865ns
# [TB][mhartid 14 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35865ns
# [TB][mhartid 15 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 35865ns
# [TB][mhartid 4 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 36325ns: start-end pair with latency 3620ns (724 clock cycles) and accumulated latency 16075ns (3215 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36350ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 36355ns: start-end pair with latency 3650ns (730 clock cycles) and accumulated latency 16055ns (3211 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 36355ns: start-end pair with latency 3650ns (730 clock cycles) and accumulated latency 16045ns (3209 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36380ns
# [TB][mhartid 8 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36380ns
# [TB][mhartid 12 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 36410ns: start-end pair with latency 3705ns (741 clock cycles) and accumulated latency 16165ns (3233 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 36435ns
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 36525ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 36530ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 36555ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 36555ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 36560ns
# [TB][mhartid 8 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 36560ns
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 36610ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 36615ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38965ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 12425ns (2485 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38965ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 12425ns (2485 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38965ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 12425ns (2485 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 38965ns: start-end pair with latency 3095ns (619 clock cycles) and accumulated latency 12425ns (2485 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 38970ns: start-end pair with latency 3105ns (621 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 38970ns: start-end pair with latency 3105ns (621 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 38970ns: start-end pair with latency 3105ns (621 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 38970ns: start-end pair with latency 3105ns (621 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 38975ns
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 38975ns
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 38975ns
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 38975ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 39010ns: start-end pair with latency 3140ns (628 clock cycles) and accumulated latency 12470ns (2494 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 39010ns: start-end pair with latency 3140ns (628 clock cycles) and accumulated latency 12470ns (2494 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 39010ns: start-end pair with latency 3140ns (628 clock cycles) and accumulated latency 12470ns (2494 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 39010ns: start-end pair with latency 3140ns (628 clock cycles) and accumulated latency 12470ns (2494 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 39015ns: start-end pair with latency 3150ns (630 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 39015ns: start-end pair with latency 3150ns (630 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 39015ns: start-end pair with latency 3150ns (630 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 39015ns: start-end pair with latency 3150ns (630 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 39020ns
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 39020ns
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 39020ns
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 39020ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 39055ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 12515ns (2503 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 39055ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 12515ns (2503 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 39055ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 12515ns (2503 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 39055ns: start-end pair with latency 3185ns (637 clock cycles) and accumulated latency 12515ns (2503 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 39060ns: start-end pair with latency 3195ns (639 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 39060ns: start-end pair with latency 3195ns (639 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 39060ns: start-end pair with latency 3195ns (639 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 39060ns: start-end pair with latency 3195ns (639 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 39065ns
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 39065ns
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 39065ns
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 39065ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39085ns
# [TB][mhartid 5 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39085ns
# [TB][mhartid 9 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39085ns
# [TB][mhartid 13 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39085ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39150ns
# [TB][mhartid 6 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39150ns
# [TB][mhartid 10 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39150ns
# [TB][mhartid 14 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39150ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39215ns
# [TB][mhartid 7 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39215ns
# [TB][mhartid 11 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39215ns
# [TB][mhartid 15 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39215ns
# [TB][mhartid 4 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 39610ns: start-end pair with latency 3075ns (615 clock cycles) and accumulated latency 12405ns (2481 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 39615ns: start-end pair with latency 3085ns (617 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 39620ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 39640ns: start-end pair with latency 3075ns (615 clock cycles) and accumulated latency 12405ns (2481 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 39640ns: start-end pair with latency 3075ns (615 clock cycles) and accumulated latency 12405ns (2481 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 39645ns: start-end pair with latency 3085ns (617 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 39645ns: start-end pair with latency 3085ns (617 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 39650ns
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 39650ns
# [TB][mhartid 12 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 39695ns: start-end pair with latency 3075ns (615 clock cycles) and accumulated latency 12405ns (2481 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 39700ns: start-end pair with latency 3085ns (617 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 39705ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39750ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39835ns
# [TB][mhartid 8 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39835ns
# [TB][mhartid 12 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 39835ns
# [TB][mhartid 4 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42240ns: start-end pair with latency 2485ns (497 clock cycles) and accumulated latency 5835ns (1167 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 42245ns: start-end pair with latency 2620ns (524 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42315ns: start-end pair with latency 2475ns (495 clock cycles) and accumulated latency 5955ns (1191 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42315ns: start-end pair with latency 2475ns (495 clock cycles) and accumulated latency 5775ns (1155 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42315ns: start-end pair with latency 2475ns (495 clock cycles) and accumulated latency 5755ns (1151 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 42320ns: start-end pair with latency 2665ns (533 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 42320ns: start-end pair with latency 2665ns (533 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 42320ns: start-end pair with latency 2610ns (522 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 42345ns: start-end pair with latency 36095ns (7219 clock cycles)
# [TB][mhartid 4 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 42355ns: start-end pair with latency 39900ns (7980 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 16075ns (3215 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42370ns: start-end pair with latency 3280ns (656 clock cycles) and accumulated latency 6530ns (1306 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 42375ns: start-end pair with latency 3395ns (679 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42400ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 6695ns (1339 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42400ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 6605ns (1321 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 42400ns: start-end pair with latency 3310ns (662 clock cycles) and accumulated latency 6670ns (1334 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 42405ns: start-end pair with latency 3425ns (685 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 42405ns: start-end pair with latency 3425ns (685 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 42405ns: start-end pair with latency 3425ns (685 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 42420ns: start-end pair with latency 36170ns (7234 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 42420ns: start-end pair with latency 36170ns (7234 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 42420ns: start-end pair with latency 36170ns (7234 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 42430ns: start-end pair with latency 39975ns (7995 clock cycles)
# [TB][mhartid 8 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 42430ns: start-end pair with latency 39975ns (7995 clock cycles)
# [TB][mhartid 12 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 42430ns: start-end pair with latency 39975ns (7995 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 16055ns (3211 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 16045ns (3209 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 16165ns (3233 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 5835ns (1167 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 12405ns (2481 clock cycles)
# [TB][PERF][mhartid 4 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 1215ns (243 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 42515ns: start-end pair with latency 36265ns (7253 clock cycles)
# [TB][mhartid 5 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 42525ns: start-end pair with latency 39930ns (7986 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 42530ns: start-end pair with latency 36280ns (7256 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 14990ns (2998 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 42530ns: start-end pair with latency 36280ns (7256 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 42530ns: start-end pair with latency 36280ns (7256 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 42540ns: start-end pair with latency 39945ns (7989 clock cycles)
# [TB][mhartid 9 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 42540ns: start-end pair with latency 39945ns (7989 clock cycles)
# [TB][mhartid 13 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 42540ns: start-end pair with latency 39945ns (7989 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 15020ns (3004 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 15080ns (3016 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 15010ns (3002 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 5955ns (1191 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 5775ns (1155 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 5755ns (1151 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 12405ns (2481 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 12405ns (2481 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 12405ns (2481 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 1215ns (243 clock cycles)
# [TB][PERF][mhartid 8 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 1215ns (243 clock cycles)
# [TB][PERF][mhartid 12 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 1215ns (243 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 6530ns (1306 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 12425ns (2485 clock cycles)
# [TB][PERF][mhartid 5 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 1090ns (218 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 6695ns (1339 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 6605ns (1321 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 6670ns (1334 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 12425ns (2485 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 12425ns (2485 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 12425ns (2485 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 1090ns (218 clock cycles)
# [TB][PERF][mhartid 9 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 1090ns (218 clock cycles)
# [TB][PERF][mhartid 13 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 1090ns (218 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)] Global maximul performance overheads:
#           	Input communication:          19140ns (3828 clock cycles)
#           	Outpu (result) communication: 6695ns (1339 clock cycles)
#           	Computation:                  12515ns (2503 clock cycles)
#           	Total (CMI+CMO+CMP):          34995ns (6999 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][TIMESLOT_PERF] Timeslot accumulator sentinel states after 4 iterations:
# 	GLOBAL:
# 		2894 -> 1138 -> 865 -> 843 -> Total cycles: 5740
# 	ROW:
# 		Row 0 - 2894 -> 1138 -> 865 -> 832 -> Total cycles: 5729
# 		Row 1 - 2859 -> 1138 -> 853 -> 826 -> Total cycles: 5676
# 		Row 2 - 2871 -> 1134 -> 840 -> 832 -> Total cycles: 5677
# 		Row 3 - 2861 -> 1129 -> 851 -> 843 -> Total cycles: 5684
# 	COL:
# 		Column 0 - 1493 -> 1138 -> 865 -> 843 -> Total cycles: 4339
# 		Column 1 - 1970 -> 1028 -> 752 -> 693 -> Total cycles: 4443
# 		Column 2 - 2433 -> 1056 -> 762 -> 693 -> Total cycles: 4944
# 		Column 3 - 2874 -> 1084 -> 782 -> 693 -> Total cycles: 5433
# 	HNBR:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 1 (0, 1)] - 1937 -> 1138 -> 865 -> 832 -> Total cycles: 4772
# 		Pair 1 [Tile 2 (0, 2) <-> Tile 3 (0, 3)] - 2894 -> 1084 -> 782 -> 693 -> Total cycles: 5453
# 		Pair 2 [Tile 4 (1, 0) <-> Tile 5 (1, 1)] - 1896 -> 1138 -> 853 -> 826 -> Total cycles: 4713
# 		Pair 3 [Tile 6 (1, 2) <-> Tile 7 (1, 3)] - 2859 -> 1084 -> 774 -> 693 -> Total cycles: 5410
# 		Pair 4 [Tile 8 (2, 0) <-> Tile 9 (2, 1)] - 1970 -> 1134 -> 840 -> 832 -> Total cycles: 4776
# 		Pair 5 [Tile 10 (2, 2) <-> Tile 11 (2, 3)] - 2871 -> 1084 -> 769 -> 693 -> Total cycles: 5417
# 		Pair 6 [Tile 12 (3, 0) <-> Tile 13 (3, 1)] - 1967 -> 1129 -> 851 -> 843 -> Total cycles: 4790
# 		Pair 7 [Tile 14 (3, 2) <-> Tile 15 (3, 3)] - 2861 -> 1084 -> 764 -> 693 -> Total cycles: 5402
# 	VNBR:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 4 (1, 0)] - 1478 -> 1138 -> 865 -> 832 -> Total cycles: 4313
# 		Pair 1 [Tile 1 (0, 1) <-> Tile 5 (1, 1)] - 1937 -> 1028 -> 752 -> 693 -> Total cycles: 4410
# 		Pair 2 [Tile 2 (0, 2) <-> Tile 6 (1, 2)] - 2401 -> 1056 -> 762 -> 693 -> Total cycles: 4912
# 		Pair 3 [Tile 3 (0, 3) <-> Tile 7 (1, 3)] - 2874 -> 1084 -> 782 -> 693 -> Total cycles: 5433
# 		Pair 4 [Tile 8 (2, 0) <-> Tile 12 (3, 0)] - 1493 -> 1134 -> 851 -> 843 -> Total cycles: 4321
# 		Pair 5 [Tile 9 (2, 1) <-> Tile 13 (3, 1)] - 1970 -> 1028 -> 739 -> 693 -> Total cycles: 4430
# 		Pair 6 [Tile 10 (2, 2) <-> Tile 14 (3, 2)] - 2433 -> 1056 -> 749 -> 693 -> Total cycles: 4931
# 		Pair 7 [Tile 11 (2, 3) <-> Tile 15 (3, 3)] - 2851 -> 1084 -> 769 -> 693 -> Total cycles: 5397
# 	HRING:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 3 (0, 3)] - 2894 -> 1138 -> 865 -> 832 -> Total cycles: 5729
# 		Pair 1 [Tile 1 (0, 1) <-> Tile 2 (0, 2)] - 2401 -> 1056 -> 762 -> 693 -> Total cycles: 4912
# 		Pair 2 [Tile 4 (1, 0) <-> Tile 7 (1, 3)] - 2859 -> 1138 -> 853 -> 826 -> Total cycles: 5676
# 		Pair 3 [Tile 5 (1, 1) <-> Tile 6 (1, 2)] - 2380 -> 1056 -> 754 -> 693 -> Total cycles: 4883
# 		Pair 4 [Tile 8 (2, 0) <-> Tile 11 (2, 3)] - 2871 -> 1134 -> 840 -> 832 -> Total cycles: 5677
# 		Pair 5 [Tile 9 (2, 1) <-> Tile 10 (2, 2)] - 2382 -> 1056 -> 749 -> 693 -> Total cycles: 4880
# 		Pair 6 [Tile 12 (3, 0) <-> Tile 15 (3, 3)] - 2861 -> 1129 -> 851 -> 843 -> Total cycles: 5684
# 		Pair 7 [Tile 13 (3, 1) <-> Tile 14 (3, 2)] - 2433 -> 1056 -> 744 -> 693 -> Total cycles: 4926
# 	VRING:
# 		Pair 0 [Tile 0 (0, 0) <-> Tile 12 (3, 0)] - 1493 -> 1138 -> 865 -> 843 -> Total cycles: 4339
# 		Pair 1 [Tile 1 (0, 1) <-> Tile 13 (3, 1)] - 1967 -> 1028 -> 752 -> 693 -> Total cycles: 4440
# 		Pair 2 [Tile 2 (0, 2) <-> Tile 14 (3, 2)] - 2433 -> 1056 -> 762 -> 693 -> Total cycles: 4944
# 		Pair 3 [Tile 3 (0, 3) <-> Tile 15 (3, 3)] - 2874 -> 1084 -> 782 -> 693 -> Total cycles: 5433
# 		Pair 4 [Tile 4 (1, 0) <-> Tile 8 (2, 0)] - 1478 -> 1138 -> 853 -> 832 -> Total cycles: 4301
# 		Pair 5 [Tile 5 (1, 1) <-> Tile 9 (2, 1)] - 1970 -> 1028 -> 744 -> 693 -> Total cycles: 4435
# 		Pair 6 [Tile 6 (1, 2) <-> Tile 10 (2, 2)] - 2382 -> 1056 -> 754 -> 693 -> Total cycles: 4885
# 		Pair 7 [Tile 7 (1, 3) <-> Tile 11 (2, 3)] - 2851 -> 1084 -> 774 -> 693 -> Total cycles: 5402
# [TB][mhartid 6 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43445ns: start-end pair with latency 4290ns (858 clock cycles) and accumulated latency 7560ns (1512 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 43450ns: start-end pair with latency 4425ns (885 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43460ns: start-end pair with latency 4305ns (861 clock cycles) and accumulated latency 7770ns (1554 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43460ns: start-end pair with latency 4305ns (861 clock cycles) and accumulated latency 7605ns (1521 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43460ns: start-end pair with latency 4305ns (861 clock cycles) and accumulated latency 7665ns (1533 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 43465ns: start-end pair with latency 4440ns (888 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 43465ns: start-end pair with latency 4440ns (888 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 43465ns: start-end pair with latency 4440ns (888 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43575ns: start-end pair with latency 4355ns (871 clock cycles) and accumulated latency 7760ns (1552 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43575ns: start-end pair with latency 4355ns (871 clock cycles) and accumulated latency 7625ns (1525 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43575ns: start-end pair with latency 4355ns (871 clock cycles) and accumulated latency 7610ns (1522 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 43575ns: start-end pair with latency 4355ns (871 clock cycles) and accumulated latency 7635ns (1527 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 43580ns: start-end pair with latency 4510ns (902 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 43580ns: start-end pair with latency 4510ns (902 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 43580ns: start-end pair with latency 4510ns (902 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 43580ns: start-end pair with latency 4510ns (902 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 43585ns: start-end pair with latency 37335ns (7467 clock cycles)
# [TB][mhartid 6 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 43595ns: start-end pair with latency 40860ns (8172 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 43600ns: start-end pair with latency 37350ns (7470 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 16930ns (3386 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 43600ns: start-end pair with latency 37350ns (7470 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 43600ns: start-end pair with latency 37350ns (7470 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 43610ns: start-end pair with latency 40875ns (8175 clock cycles)
# [TB][mhartid 10 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 43610ns: start-end pair with latency 40875ns (8175 clock cycles)
# [TB][mhartid 14 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 43610ns: start-end pair with latency 40875ns (8175 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 16760ns (3352 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 16905ns (3381 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 17015ns (3403 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 43735ns: start-end pair with latency 37385ns (7477 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 43735ns: start-end pair with latency 37385ns (7477 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 43735ns: start-end pair with latency 37385ns (7477 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 43735ns: start-end pair with latency 37385ns (7477 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 43745ns: start-end pair with latency 40870ns (8174 clock cycles)
# [TB][mhartid 7 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 43745ns: start-end pair with latency 40870ns (8174 clock cycles)
# [TB][mhartid 11 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 43745ns: start-end pair with latency 40870ns (8174 clock cycles)
# [TB][mhartid 15 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 43745ns: start-end pair with latency 40870ns (8174 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 19075ns (3815 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 18955ns (3791 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 19140ns (3828 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 19125ns (3825 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 7770ns (1554 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 7560ns (1512 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 7605ns (1521 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 7665ns (1533 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 12470ns (2494 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 12470ns (2494 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 12470ns (2494 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 12470ns (2494 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 1010ns (202 clock cycles)
# [TB][PERF][mhartid 6 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 1010ns (202 clock cycles)
# [TB][PERF][mhartid 10 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 1010ns (202 clock cycles)
# [TB][PERF][mhartid 14 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 1010ns (202 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 7760ns (1552 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 7625ns (1525 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 7610ns (1522 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 7635ns (1527 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 12515ns (2503 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 12515ns (2503 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 12515ns (2503 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 12515ns (2503 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 835ns (167 clock cycles)
# [TB][PERF][mhartid 7 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 835ns (167 clock cycles)
# [TB][PERF][mhartid 11 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 835ns (167 clock cycles)
# [TB][PERF][mhartid 15 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 835ns (167 clock cycles)
# [mhartid 8] Number of errors: 0
# [mhartid 4] Number of errors: 0
# [mhartid 12] Number of errors: 0
# [mhartid 0] Number of errors: 0
# [mhartid 5] Number of errors: 0
# [mhartid 9] Number of errors: 0
# [mhartid 13] Number of errors: 0
# [mhartid 1] Number of errors: 0
# [mhartid 14] Number of errors: 0
# [mhartid 10] Number of errors: 0
# [mhartid 6] Number of errors: 0
# [mhartid 2] Number of errors: 0
# [mhartid 7] Number of errors: 0
# [mhartid 15] Number of errors: 0
# [mhartid 11] Number of errors: 0
# [mhartid 3] Number of errors: 0
# SIMULATION FINISHED WITH EXIT CODE: 0
# 
# End time: 10:35:44 on Oct 29,2025, Elapsed time: 0:15:32
# Errors: 0, Warnings: 16
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/cemm/MAGIA'
