
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nm_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401c20 <.init>:
  401c20:	stp	x29, x30, [sp, #-16]!
  401c24:	mov	x29, sp
  401c28:	bl	40268c <ferror@plt+0x4ec>
  401c2c:	ldp	x29, x30, [sp], #16
  401c30:	ret

Disassembly of section .plt:

0000000000401c40 <memcpy@plt-0x20>:
  401c40:	stp	x16, x30, [sp, #-16]!
  401c44:	adrp	x16, 418000 <ferror@plt+0x15e60>
  401c48:	ldr	x17, [x16, #4088]
  401c4c:	add	x16, x16, #0xff8
  401c50:	br	x17
  401c54:	nop
  401c58:	nop
  401c5c:	nop

0000000000401c60 <memcpy@plt>:
  401c60:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401c64:	ldr	x17, [x16]
  401c68:	add	x16, x16, #0x0
  401c6c:	br	x17

0000000000401c70 <memmove@plt>:
  401c70:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401c74:	ldr	x17, [x16, #8]
  401c78:	add	x16, x16, #0x8
  401c7c:	br	x17

0000000000401c80 <mkstemps@plt>:
  401c80:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401c84:	ldr	x17, [x16, #16]
  401c88:	add	x16, x16, #0x10
  401c8c:	br	x17

0000000000401c90 <cplus_demangle_name_to_style@plt>:
  401c90:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401c94:	ldr	x17, [x16, #24]
  401c98:	add	x16, x16, #0x18
  401c9c:	br	x17

0000000000401ca0 <strlen@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401ca4:	ldr	x17, [x16, #32]
  401ca8:	add	x16, x16, #0x20
  401cac:	br	x17

0000000000401cb0 <fputs@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401cb4:	ldr	x17, [x16, #40]
  401cb8:	add	x16, x16, #0x28
  401cbc:	br	x17

0000000000401cc0 <bfd_scan_vma@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401cc4:	ldr	x17, [x16, #48]
  401cc8:	add	x16, x16, #0x30
  401ccc:	br	x17

0000000000401cd0 <exit@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401cd4:	ldr	x17, [x16, #56]
  401cd8:	add	x16, x16, #0x38
  401cdc:	br	x17

0000000000401ce0 <bfd_plugin_set_plugin@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401ce4:	ldr	x17, [x16, #64]
  401ce8:	add	x16, x16, #0x40
  401cec:	br	x17

0000000000401cf0 <bfd_arch_list@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401cf4:	ldr	x17, [x16, #72]
  401cf8:	add	x16, x16, #0x48
  401cfc:	br	x17

0000000000401d00 <bfd_set_default_target@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401d04:	ldr	x17, [x16, #80]
  401d08:	add	x16, x16, #0x50
  401d0c:	br	x17

0000000000401d10 <bfd_is_undefined_symclass@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401d14:	ldr	x17, [x16, #88]
  401d18:	add	x16, x16, #0x58
  401d1c:	br	x17

0000000000401d20 <ftell@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401d24:	ldr	x17, [x16, #96]
  401d28:	add	x16, x16, #0x60
  401d2c:	br	x17

0000000000401d30 <sprintf@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401d34:	ldr	x17, [x16, #104]
  401d38:	add	x16, x16, #0x68
  401d3c:	br	x17

0000000000401d40 <putc@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401d44:	ldr	x17, [x16, #112]
  401d48:	add	x16, x16, #0x70
  401d4c:	br	x17

0000000000401d50 <fputc@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401d54:	ldr	x17, [x16, #120]
  401d58:	add	x16, x16, #0x78
  401d5c:	br	x17

0000000000401d60 <cplus_demangle_set_style@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401d64:	ldr	x17, [x16, #128]
  401d68:	add	x16, x16, #0x80
  401d6c:	br	x17

0000000000401d70 <qsort@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401d74:	ldr	x17, [x16, #136]
  401d78:	add	x16, x16, #0x88
  401d7c:	br	x17

0000000000401d80 <ctime@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401d84:	ldr	x17, [x16, #144]
  401d88:	add	x16, x16, #0x90
  401d8c:	br	x17

0000000000401d90 <asprintf@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401d94:	ldr	x17, [x16, #152]
  401d98:	add	x16, x16, #0x98
  401d9c:	br	x17

0000000000401da0 <bfd_openr@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401da4:	ldr	x17, [x16, #160]
  401da8:	add	x16, x16, #0xa0
  401dac:	br	x17

0000000000401db0 <fclose@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401db4:	ldr	x17, [x16, #168]
  401db8:	add	x16, x16, #0xa8
  401dbc:	br	x17

0000000000401dc0 <atoi@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401dc4:	ldr	x17, [x16, #176]
  401dc8:	add	x16, x16, #0xb0
  401dcc:	br	x17

0000000000401dd0 <fopen@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401dd4:	ldr	x17, [x16, #184]
  401dd8:	add	x16, x16, #0xb8
  401ddc:	br	x17

0000000000401de0 <xrealloc@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401de4:	ldr	x17, [x16, #192]
  401de8:	add	x16, x16, #0xc0
  401dec:	br	x17

0000000000401df0 <concat@plt>:
  401df0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401df4:	ldr	x17, [x16, #200]
  401df8:	add	x16, x16, #0xc8
  401dfc:	br	x17

0000000000401e00 <bindtextdomain@plt>:
  401e00:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401e04:	ldr	x17, [x16, #208]
  401e08:	add	x16, x16, #0xd0
  401e0c:	br	x17

0000000000401e10 <bfd_target_list@plt>:
  401e10:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401e14:	ldr	x17, [x16, #216]
  401e18:	add	x16, x16, #0xd8
  401e1c:	br	x17

0000000000401e20 <__libc_start_main@plt>:
  401e20:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401e24:	ldr	x17, [x16, #224]
  401e28:	add	x16, x16, #0xe0
  401e2c:	br	x17

0000000000401e30 <bfd_get_error@plt>:
  401e30:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401e34:	ldr	x17, [x16, #232]
  401e38:	add	x16, x16, #0xe8
  401e3c:	br	x17

0000000000401e40 <memset@plt>:
  401e40:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401e44:	ldr	x17, [x16, #240]
  401e48:	add	x16, x16, #0xf0
  401e4c:	br	x17

0000000000401e50 <xmalloc@plt>:
  401e50:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401e54:	ldr	x17, [x16, #248]
  401e58:	add	x16, x16, #0xf8
  401e5c:	br	x17

0000000000401e60 <xmalloc_set_program_name@plt>:
  401e60:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401e64:	ldr	x17, [x16, #256]
  401e68:	add	x16, x16, #0x100
  401e6c:	br	x17

0000000000401e70 <xstrdup@plt>:
  401e70:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401e74:	ldr	x17, [x16, #264]
  401e78:	add	x16, x16, #0x108
  401e7c:	br	x17

0000000000401e80 <bfd_get_arch_size@plt>:
  401e80:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401e84:	ldr	x17, [x16, #272]
  401e88:	add	x16, x16, #0x110
  401e8c:	br	x17

0000000000401e90 <bfd_init@plt>:
  401e90:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401e94:	ldr	x17, [x16, #280]
  401e98:	add	x16, x16, #0x118
  401e9c:	br	x17

0000000000401ea0 <strerror@plt>:
  401ea0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401ea4:	ldr	x17, [x16, #288]
  401ea8:	add	x16, x16, #0x120
  401eac:	br	x17

0000000000401eb0 <close@plt>:
  401eb0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401eb4:	ldr	x17, [x16, #296]
  401eb8:	add	x16, x16, #0x128
  401ebc:	br	x17

0000000000401ec0 <strrchr@plt>:
  401ec0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401ec4:	ldr	x17, [x16, #304]
  401ec8:	add	x16, x16, #0x130
  401ecc:	br	x17

0000000000401ed0 <__gmon_start__@plt>:
  401ed0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401ed4:	ldr	x17, [x16, #312]
  401ed8:	add	x16, x16, #0x138
  401edc:	br	x17

0000000000401ee0 <bfd_set_format@plt>:
  401ee0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401ee4:	ldr	x17, [x16, #320]
  401ee8:	add	x16, x16, #0x140
  401eec:	br	x17

0000000000401ef0 <mkdtemp@plt>:
  401ef0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401ef4:	ldr	x17, [x16, #328]
  401ef8:	add	x16, x16, #0x148
  401efc:	br	x17

0000000000401f00 <fseek@plt>:
  401f00:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401f04:	ldr	x17, [x16, #336]
  401f08:	add	x16, x16, #0x150
  401f0c:	br	x17

0000000000401f10 <abort@plt>:
  401f10:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401f14:	ldr	x17, [x16, #344]
  401f18:	add	x16, x16, #0x158
  401f1c:	br	x17

0000000000401f20 <access@plt>:
  401f20:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401f24:	ldr	x17, [x16, #352]
  401f28:	add	x16, x16, #0x160
  401f2c:	br	x17

0000000000401f30 <bfd_close_all_done@plt>:
  401f30:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401f34:	ldr	x17, [x16, #360]
  401f38:	add	x16, x16, #0x168
  401f3c:	br	x17

0000000000401f40 <bfd_plugin_set_program_name@plt>:
  401f40:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401f44:	ldr	x17, [x16, #368]
  401f48:	add	x16, x16, #0x170
  401f4c:	br	x17

0000000000401f50 <textdomain@plt>:
  401f50:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401f54:	ldr	x17, [x16, #376]
  401f58:	add	x16, x16, #0x178
  401f5c:	br	x17

0000000000401f60 <getopt_long@plt>:
  401f60:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401f64:	ldr	x17, [x16, #384]
  401f68:	add	x16, x16, #0x180
  401f6c:	br	x17

0000000000401f70 <strcmp@plt>:
  401f70:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401f74:	ldr	x17, [x16, #392]
  401f78:	add	x16, x16, #0x188
  401f7c:	br	x17

0000000000401f80 <bfd_printable_arch_mach@plt>:
  401f80:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401f84:	ldr	x17, [x16, #400]
  401f88:	add	x16, x16, #0x190
  401f8c:	br	x17

0000000000401f90 <fread@plt>:
  401f90:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401f94:	ldr	x17, [x16, #408]
  401f98:	add	x16, x16, #0x198
  401f9c:	br	x17

0000000000401fa0 <bfd_iterate_over_targets@plt>:
  401fa0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401fa4:	ldr	x17, [x16, #416]
  401fa8:	add	x16, x16, #0x1a0
  401fac:	br	x17

0000000000401fb0 <free@plt>:
  401fb0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401fb4:	ldr	x17, [x16, #424]
  401fb8:	add	x16, x16, #0x1a8
  401fbc:	br	x17

0000000000401fc0 <bfd_openw@plt>:
  401fc0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401fc4:	ldr	x17, [x16, #432]
  401fc8:	add	x16, x16, #0x1b0
  401fcc:	br	x17

0000000000401fd0 <bfd_set_error_program_name@plt>:
  401fd0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401fd4:	ldr	x17, [x16, #440]
  401fd8:	add	x16, x16, #0x1b8
  401fdc:	br	x17

0000000000401fe0 <bfd_demangle@plt>:
  401fe0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401fe4:	ldr	x17, [x16, #448]
  401fe8:	add	x16, x16, #0x1c0
  401fec:	br	x17

0000000000401ff0 <fflush@plt>:
  401ff0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  401ff4:	ldr	x17, [x16, #456]
  401ff8:	add	x16, x16, #0x1c8
  401ffc:	br	x17

0000000000402000 <strcpy@plt>:
  402000:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402004:	ldr	x17, [x16, #464]
  402008:	add	x16, x16, #0x1d0
  40200c:	br	x17

0000000000402010 <xstrerror@plt>:
  402010:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402014:	ldr	x17, [x16, #472]
  402018:	add	x16, x16, #0x1d8
  40201c:	br	x17

0000000000402020 <mkstemp@plt>:
  402020:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402024:	ldr	x17, [x16, #480]
  402028:	add	x16, x16, #0x1e0
  40202c:	br	x17

0000000000402030 <xexit@plt>:
  402030:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402034:	ldr	x17, [x16, #488]
  402038:	add	x16, x16, #0x1e8
  40203c:	br	x17

0000000000402040 <bfd_close@plt>:
  402040:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402044:	ldr	x17, [x16, #496]
  402048:	add	x16, x16, #0x1f0
  40204c:	br	x17

0000000000402050 <bfd_check_format_matches@plt>:
  402050:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402054:	ldr	x17, [x16, #504]
  402058:	add	x16, x16, #0x1f8
  40205c:	br	x17

0000000000402060 <strstr@plt>:
  402060:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402064:	ldr	x17, [x16, #512]
  402068:	add	x16, x16, #0x200
  40206c:	br	x17

0000000000402070 <bfd_errmsg@plt>:
  402070:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402074:	ldr	x17, [x16, #520]
  402078:	add	x16, x16, #0x208
  40207c:	br	x17

0000000000402080 <bfd_canonicalize_reloc@plt>:
  402080:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402084:	ldr	x17, [x16, #528]
  402088:	add	x16, x16, #0x210
  40208c:	br	x17

0000000000402090 <dcgettext@plt>:
  402090:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402094:	ldr	x17, [x16, #536]
  402098:	add	x16, x16, #0x218
  40209c:	br	x17

00000000004020a0 <strcoll@plt>:
  4020a0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  4020a4:	ldr	x17, [x16, #544]
  4020a8:	add	x16, x16, #0x220
  4020ac:	br	x17

00000000004020b0 <bfd_check_format@plt>:
  4020b0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  4020b4:	ldr	x17, [x16, #552]
  4020b8:	add	x16, x16, #0x228
  4020bc:	br	x17

00000000004020c0 <bfd_openr_next_archived_file@plt>:
  4020c0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  4020c4:	ldr	x17, [x16, #560]
  4020c8:	add	x16, x16, #0x230
  4020cc:	br	x17

00000000004020d0 <bfd_get_reloc_upper_bound@plt>:
  4020d0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  4020d4:	ldr	x17, [x16, #568]
  4020d8:	add	x16, x16, #0x238
  4020dc:	br	x17

00000000004020e0 <vfprintf@plt>:
  4020e0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  4020e4:	ldr	x17, [x16, #576]
  4020e8:	add	x16, x16, #0x240
  4020ec:	br	x17

00000000004020f0 <printf@plt>:
  4020f0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  4020f4:	ldr	x17, [x16, #584]
  4020f8:	add	x16, x16, #0x248
  4020fc:	br	x17

0000000000402100 <bfd_map_over_sections@plt>:
  402100:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402104:	ldr	x17, [x16, #592]
  402108:	add	x16, x16, #0x250
  40210c:	br	x17

0000000000402110 <__assert_fail@plt>:
  402110:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402114:	ldr	x17, [x16, #600]
  402118:	add	x16, x16, #0x258
  40211c:	br	x17

0000000000402120 <__errno_location@plt>:
  402120:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402124:	ldr	x17, [x16, #608]
  402128:	add	x16, x16, #0x260
  40212c:	br	x17

0000000000402130 <getenv@plt>:
  402130:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402134:	ldr	x17, [x16, #616]
  402138:	add	x16, x16, #0x268
  40213c:	br	x17

0000000000402140 <putchar@plt>:
  402140:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402144:	ldr	x17, [x16, #624]
  402148:	add	x16, x16, #0x270
  40214c:	br	x17

0000000000402150 <__xstat@plt>:
  402150:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402154:	ldr	x17, [x16, #632]
  402158:	add	x16, x16, #0x278
  40215c:	br	x17

0000000000402160 <unlink@plt>:
  402160:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402164:	ldr	x17, [x16, #640]
  402168:	add	x16, x16, #0x280
  40216c:	br	x17

0000000000402170 <fprintf@plt>:
  402170:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402174:	ldr	x17, [x16, #648]
  402178:	add	x16, x16, #0x288
  40217c:	br	x17

0000000000402180 <bfd_get_next_mapent@plt>:
  402180:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402184:	ldr	x17, [x16, #656]
  402188:	add	x16, x16, #0x290
  40218c:	br	x17

0000000000402190 <setlocale@plt>:
  402190:	adrp	x16, 419000 <ferror@plt+0x16e60>
  402194:	ldr	x17, [x16, #664]
  402198:	add	x16, x16, #0x298
  40219c:	br	x17

00000000004021a0 <ferror@plt>:
  4021a0:	adrp	x16, 419000 <ferror@plt+0x16e60>
  4021a4:	ldr	x17, [x16, #672]
  4021a8:	add	x16, x16, #0x2a0
  4021ac:	br	x17

Disassembly of section .text:

00000000004021b0 <.text>:
  4021b0:	stp	x29, x30, [sp, #-80]!
  4021b4:	mov	x29, sp
  4021b8:	stp	x19, x20, [sp, #16]
  4021bc:	adrp	x19, 406000 <ferror@plt+0x3e60>
  4021c0:	add	x19, x19, #0xaa2
  4021c4:	stp	x21, x22, [sp, #32]
  4021c8:	str	x23, [sp, #48]
  4021cc:	str	x1, [sp, #64]
  4021d0:	mov	x1, x19
  4021d4:	str	w0, [sp, #76]
  4021d8:	mov	w0, #0x5                   	// #5
  4021dc:	bl	402190 <setlocale@plt>
  4021e0:	mov	x1, x19
  4021e4:	mov	w0, #0x0                   	// #0
  4021e8:	bl	402190 <setlocale@plt>
  4021ec:	mov	x1, x19
  4021f0:	mov	w0, #0x3                   	// #3
  4021f4:	bl	402190 <setlocale@plt>
  4021f8:	adrp	x19, 406000 <ferror@plt+0x3e60>
  4021fc:	adrp	x1, 406000 <ferror@plt+0x3e60>
  402200:	add	x1, x1, #0xb3c
  402204:	add	x19, x19, #0xb4e
  402208:	mov	x0, x19
  40220c:	bl	401e00 <bindtextdomain@plt>
  402210:	mov	x0, x19
  402214:	bl	401f50 <textdomain@plt>
  402218:	ldr	x0, [sp, #64]
  40221c:	adrp	x19, 419000 <ferror@plt+0x16e60>
  402220:	ldr	x0, [x0]
  402224:	str	x0, [x19, #3248]
  402228:	bl	401e60 <xmalloc_set_program_name@plt>
  40222c:	ldr	x0, [x19, #3248]
  402230:	bl	401fd0 <bfd_set_error_program_name@plt>
  402234:	ldr	x0, [x19, #3248]
  402238:	bl	401f40 <bfd_plugin_set_program_name@plt>
  40223c:	add	x1, sp, #0x40
  402240:	add	x0, sp, #0x4c
  402244:	bl	405918 <ferror@plt+0x3778>
  402248:	bl	401e90 <bfd_init@plt>
  40224c:	cmp	w0, #0x118
  402250:	b.eq	40226c <ferror@plt+0xcc>  // b.none
  402254:	adrp	x1, 406000 <ferror@plt+0x3e60>
  402258:	add	x1, x1, #0xb57
  40225c:	mov	w2, #0x5                   	// #5
  402260:	mov	x0, #0x0                   	// #0
  402264:	bl	402090 <dcgettext@plt>
  402268:	bl	404920 <ferror@plt+0x2780>
  40226c:	adrp	x19, 419000 <ferror@plt+0x16e60>
  402270:	add	x19, x19, #0x2b8
  402274:	adrp	x20, 406000 <ferror@plt+0x3e60>
  402278:	adrp	x21, 406000 <ferror@plt+0x3e60>
  40227c:	add	x22, x19, #0xa0
  402280:	add	x20, x20, #0xbd3
  402284:	add	x21, x21, #0xe34
  402288:	bl	404a10 <ferror@plt+0x2870>
  40228c:	ldr	w0, [sp, #76]
  402290:	mov	x3, x22
  402294:	ldr	x1, [sp, #64]
  402298:	mov	x2, x20
  40229c:	mov	x4, #0x0                   	// #0
  4022a0:	bl	401f60 <getopt_long@plt>
  4022a4:	cmn	w0, #0x1
  4022a8:	b.ne	402320 <ferror@plt+0x180>  // b.any
  4022ac:	adrp	x20, 419000 <ferror@plt+0x16e60>
  4022b0:	add	x20, x20, #0xbc0
  4022b4:	ldr	w0, [x20, #208]
  4022b8:	cbz	w0, 4022c8 <ferror@plt+0x128>
  4022bc:	adrp	x0, 406000 <ferror@plt+0x3e60>
  4022c0:	add	x0, x0, #0xbef
  4022c4:	bl	405424 <ferror@plt+0x3284>
  4022c8:	ldr	w0, [x20, #160]
  4022cc:	cbz	w0, 4025bc <ferror@plt+0x41c>
  4022d0:	ldr	w0, [x20, #136]
  4022d4:	cbz	w0, 4025bc <ferror@plt+0x41c>
  4022d8:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4022dc:	add	x1, x1, #0xbf2
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	mov	x0, #0x0                   	// #0
  4022e8:	bl	402090 <dcgettext@plt>
  4022ec:	bl	404998 <ferror@plt+0x27f8>
  4022f0:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4022f4:	add	x1, x1, #0xc2e
  4022f8:	mov	w2, #0x5                   	// #5
  4022fc:	mov	x0, #0x0                   	// #0
  402300:	bl	402090 <dcgettext@plt>
  402304:	bl	404998 <ferror@plt+0x27f8>
  402308:	mov	w0, #0x0                   	// #0
  40230c:	ldp	x19, x20, [sp, #16]
  402310:	ldp	x21, x22, [sp, #32]
  402314:	ldr	x23, [sp, #48]
  402318:	ldp	x29, x30, [sp], #80
  40231c:	ret
  402320:	cmp	w0, #0x76
  402324:	b.gt	402368 <ferror@plt+0x1c8>
  402328:	cmp	w0, #0x40
  40232c:	b.gt	402344 <ferror@plt+0x1a4>
  402330:	cbz	w0, 40228c <ferror@plt+0xec>
  402334:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402338:	mov	w1, #0x1                   	// #1
  40233c:	ldr	x0, [x0, #1848]
  402340:	b	402450 <ferror@plt+0x2b0>
  402344:	sub	w0, w0, #0x41
  402348:	cmp	w0, #0x35
  40234c:	b.hi	402334 <ferror@plt+0x194>  // b.pmore
  402350:	adrp	x1, 406000 <ferror@plt+0x3e60>
  402354:	add	x1, x1, #0xdc8
  402358:	ldrh	w0, [x1, w0, uxtw #1]
  40235c:	adr	x1, 402368 <ferror@plt+0x1c8>
  402360:	add	x0, x1, w0, sxth #2
  402364:	br	x0
  402368:	sub	w0, w0, #0xc8
  40236c:	cmp	w0, #0x4
  402370:	b.hi	402334 <ferror@plt+0x194>  // b.pmore
  402374:	ldrh	w0, [x21, w0, uxtw #1]
  402378:	adr	x1, 402384 <ferror@plt+0x1e4>
  40237c:	add	x0, x1, w0, sxth #2
  402380:	br	x0
  402384:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402388:	mov	w1, #0x1                   	// #1
  40238c:	str	w1, [x0, #3152]
  402390:	b	40228c <ferror@plt+0xec>
  402394:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402398:	mov	w1, #0x1                   	// #1
  40239c:	str	w1, [x0, #3008]
  4023a0:	b	40228c <ferror@plt+0xec>
  4023a4:	adrp	x0, 406000 <ferror@plt+0x3e60>
  4023a8:	add	x0, x0, #0xb78
  4023ac:	bl	403d08 <ferror@plt+0x1b68>
  4023b0:	b	40228c <ferror@plt+0xec>
  4023b4:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4023b8:	mov	w1, #0x1                   	// #1
  4023bc:	str	w1, [x0, #3016]
  4023c0:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4023c4:	add	x23, x0, #0x740
  4023c8:	ldr	x0, [x0, #1856]
  4023cc:	cbz	x0, 40228c <ferror@plt+0xec>
  4023d0:	bl	401c90 <cplus_demangle_name_to_style@plt>
  4023d4:	cbnz	w0, 4023f4 <ferror@plt+0x254>
  4023d8:	mov	w2, #0x5                   	// #5
  4023dc:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4023e0:	mov	x0, #0x0                   	// #0
  4023e4:	add	x1, x1, #0xb7c
  4023e8:	bl	402090 <dcgettext@plt>
  4023ec:	ldr	x1, [x23]
  4023f0:	bl	404920 <ferror@plt+0x2780>
  4023f4:	bl	401d60 <cplus_demangle_set_style@plt>
  4023f8:	b	40228c <ferror@plt+0xec>
  4023fc:	ldr	w0, [x19]
  402400:	and	w0, w0, #0xfffbffff
  402404:	str	w0, [x19]
  402408:	b	40228c <ferror@plt+0xec>
  40240c:	ldr	w0, [x19]
  402410:	orr	w0, w0, #0x40000
  402414:	b	402404 <ferror@plt+0x264>
  402418:	adrp	x0, 419000 <ferror@plt+0x16e60>
  40241c:	mov	w1, #0x1                   	// #1
  402420:	str	w1, [x0, #3136]
  402424:	b	40228c <ferror@plt+0xec>
  402428:	adrp	x0, 419000 <ferror@plt+0x16e60>
  40242c:	ldr	x0, [x0, #1856]
  402430:	b	4023ac <ferror@plt+0x20c>
  402434:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402438:	mov	w1, #0x1                   	// #1
  40243c:	str	w1, [x0, #3148]
  402440:	b	40228c <ferror@plt+0xec>
  402444:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402448:	mov	w1, #0x0                   	// #0
  40244c:	ldr	x0, [x0, #1872]
  402450:	bl	402824 <ferror@plt+0x684>
  402454:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402458:	mov	w1, #0x1                   	// #1
  40245c:	str	w1, [x0, #3076]
  402460:	b	40228c <ferror@plt+0xec>
  402464:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402468:	add	x0, x0, #0xbc0
  40246c:	mov	w1, #0x1                   	// #1
  402470:	str	wzr, [x0, #156]
  402474:	str	w1, [x0, #168]
  402478:	str	wzr, [x0, #160]
  40247c:	b	40228c <ferror@plt+0xec>
  402480:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402484:	add	x0, x0, #0xbc0
  402488:	mov	w1, #0x1                   	// #1
  40248c:	str	w1, [x0, #156]
  402490:	str	wzr, [x0, #168]
  402494:	b	402478 <ferror@plt+0x2d8>
  402498:	adrp	x0, 419000 <ferror@plt+0x16e60>
  40249c:	add	x0, x0, #0xbc0
  4024a0:	mov	w1, #0x1                   	// #1
  4024a4:	stp	wzr, w1, [x0, #156]
  4024a8:	str	wzr, [x0, #168]
  4024ac:	b	40228c <ferror@plt+0xec>
  4024b0:	adrp	x0, 406000 <ferror@plt+0x3e60>
  4024b4:	add	x0, x0, #0xb9a
  4024b8:	b	4023ac <ferror@plt+0x20c>
  4024bc:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4024c0:	mov	w1, #0x1                   	// #1
  4024c4:	str	w1, [x0, #3172]
  4024c8:	b	40228c <ferror@plt+0xec>
  4024cc:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4024d0:	mov	w1, #0x1                   	// #1
  4024d4:	str	w1, [x0, #3192]
  4024d8:	b	40228c <ferror@plt+0xec>
  4024dc:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4024e0:	mov	w1, #0x1                   	// #1
  4024e4:	str	w1, [x0, #3196]
  4024e8:	b	40228c <ferror@plt+0xec>
  4024ec:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4024f0:	ldr	x23, [x0, #1856]
  4024f4:	ldrb	w0, [x23]
  4024f8:	cmp	w0, #0x6f
  4024fc:	b.eq	40252c <ferror@plt+0x38c>  // b.none
  402500:	cmp	w0, #0x78
  402504:	b.eq	402518 <ferror@plt+0x378>  // b.none
  402508:	cmp	w0, #0x64
  40250c:	b.ne	402534 <ferror@plt+0x394>  // b.any
  402510:	mov	w1, #0xa                   	// #10
  402514:	b	40251c <ferror@plt+0x37c>
  402518:	mov	w1, #0x10                  	// #16
  40251c:	str	w1, [x19, #4]
  402520:	strb	w0, [x19, #147]
  402524:	strb	w0, [x19, #152]
  402528:	b	40228c <ferror@plt+0xec>
  40252c:	mov	w1, #0x8                   	// #8
  402530:	b	40251c <ferror@plt+0x37c>
  402534:	mov	w2, #0x5                   	// #5
  402538:	adrp	x1, 406000 <ferror@plt+0x3e60>
  40253c:	mov	x0, #0x0                   	// #0
  402540:	add	x1, x1, #0xba0
  402544:	bl	402090 <dcgettext@plt>
  402548:	mov	x1, x23
  40254c:	b	4023f0 <ferror@plt+0x250>
  402550:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402554:	mov	w1, #0x1                   	// #1
  402558:	str	w1, [x0, #3144]
  40255c:	b	40228c <ferror@plt+0xec>
  402560:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402564:	mov	w1, #0x1                   	// #1
  402568:	str	w1, [x0, #3216]
  40256c:	b	40228c <ferror@plt+0xec>
  402570:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402574:	adrp	x1, 406000 <ferror@plt+0x3e60>
  402578:	add	x1, x1, #0xbb2
  40257c:	ldr	x0, [x0, #1856]
  402580:	bl	401f70 <strcmp@plt>
  402584:	cbz	w0, 40228c <ferror@plt+0xec>
  402588:	adrp	x1, 406000 <ferror@plt+0x3e60>
  40258c:	mov	w2, #0x5                   	// #5
  402590:	add	x1, x1, #0xbb8
  402594:	b	402260 <ferror@plt+0xc0>
  402598:	adrp	x0, 419000 <ferror@plt+0x16e60>
  40259c:	ldr	x1, [x0, #1856]
  4025a0:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4025a4:	str	x1, [x0, #3184]
  4025a8:	b	40228c <ferror@plt+0xec>
  4025ac:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4025b0:	ldr	x0, [x0, #1856]
  4025b4:	bl	401ce0 <bfd_plugin_set_plugin@plt>
  4025b8:	b	40228c <ferror@plt+0xec>
  4025bc:	adrp	x19, 419000 <ferror@plt+0x16e60>
  4025c0:	ldr	w0, [sp, #76]
  4025c4:	ldr	w1, [x19, #1864]
  4025c8:	cmp	w1, w0
  4025cc:	b.ne	4025e8 <ferror@plt+0x448>  // b.any
  4025d0:	adrp	x0, 406000 <ferror@plt+0x3e60>
  4025d4:	add	x0, x0, #0xc6c
  4025d8:	bl	403934 <ferror@plt+0x1794>
  4025dc:	cmp	w0, #0x0
  4025e0:	cset	w0, eq  // eq = none
  4025e4:	b	40230c <ferror@plt+0x16c>
  4025e8:	sub	w0, w0, w1
  4025ec:	cmp	w0, #0x1
  4025f0:	b.le	4025fc <ferror@plt+0x45c>
  4025f4:	mov	w0, #0x1                   	// #1
  4025f8:	str	w0, [x20, #4]
  4025fc:	add	x19, x19, #0x748
  402600:	mov	w20, #0x0                   	// #0
  402604:	ldr	w0, [x19]
  402608:	ldr	w1, [sp, #76]
  40260c:	cmp	w0, w1
  402610:	b.lt	40261c <ferror@plt+0x47c>  // b.tstop
  402614:	mov	w0, w20
  402618:	bl	401cd0 <exit@plt>
  40261c:	add	w1, w0, #0x1
  402620:	str	w1, [x19]
  402624:	ldr	x1, [sp, #64]
  402628:	ldr	x0, [x1, w0, sxtw #3]
  40262c:	bl	403934 <ferror@plt+0x1794>
  402630:	cmp	w0, #0x0
  402634:	cinc	w20, w20, eq  // eq = none
  402638:	b	402604 <ferror@plt+0x464>
  40263c:	mov	x29, #0x0                   	// #0
  402640:	mov	x30, #0x0                   	// #0
  402644:	mov	x5, x0
  402648:	ldr	x1, [sp]
  40264c:	add	x2, sp, #0x8
  402650:	mov	x6, sp
  402654:	movz	x0, #0x0, lsl #48
  402658:	movk	x0, #0x0, lsl #32
  40265c:	movk	x0, #0x40, lsl #16
  402660:	movk	x0, #0x21b0
  402664:	movz	x3, #0x0, lsl #48
  402668:	movk	x3, #0x0, lsl #32
  40266c:	movk	x3, #0x40, lsl #16
  402670:	movk	x3, #0x5e48
  402674:	movz	x4, #0x0, lsl #48
  402678:	movk	x4, #0x0, lsl #32
  40267c:	movk	x4, #0x40, lsl #16
  402680:	movk	x4, #0x5ec8
  402684:	bl	401e20 <__libc_start_main@plt>
  402688:	bl	401f10 <abort@plt>
  40268c:	adrp	x0, 418000 <ferror@plt+0x15e60>
  402690:	ldr	x0, [x0, #4064]
  402694:	cbz	x0, 40269c <ferror@plt+0x4fc>
  402698:	b	401ed0 <__gmon_start__@plt>
  40269c:	ret
  4026a0:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4026a4:	add	x0, x0, #0x738
  4026a8:	adrp	x1, 419000 <ferror@plt+0x16e60>
  4026ac:	add	x1, x1, #0x738
  4026b0:	cmp	x1, x0
  4026b4:	b.eq	4026cc <ferror@plt+0x52c>  // b.none
  4026b8:	adrp	x1, 405000 <ferror@plt+0x2e60>
  4026bc:	ldr	x1, [x1, #3832]
  4026c0:	cbz	x1, 4026cc <ferror@plt+0x52c>
  4026c4:	mov	x16, x1
  4026c8:	br	x16
  4026cc:	ret
  4026d0:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4026d4:	add	x0, x0, #0x738
  4026d8:	adrp	x1, 419000 <ferror@plt+0x16e60>
  4026dc:	add	x1, x1, #0x738
  4026e0:	sub	x1, x1, x0
  4026e4:	lsr	x2, x1, #63
  4026e8:	add	x1, x2, x1, asr #3
  4026ec:	cmp	xzr, x1, asr #1
  4026f0:	asr	x1, x1, #1
  4026f4:	b.eq	40270c <ferror@plt+0x56c>  // b.none
  4026f8:	adrp	x2, 405000 <ferror@plt+0x2e60>
  4026fc:	ldr	x2, [x2, #3840]
  402700:	cbz	x2, 40270c <ferror@plt+0x56c>
  402704:	mov	x16, x2
  402708:	br	x16
  40270c:	ret
  402710:	stp	x29, x30, [sp, #-32]!
  402714:	mov	x29, sp
  402718:	str	x19, [sp, #16]
  40271c:	adrp	x19, 419000 <ferror@plt+0x16e60>
  402720:	ldrb	w0, [x19, #3000]
  402724:	cbnz	w0, 402734 <ferror@plt+0x594>
  402728:	bl	4026a0 <ferror@plt+0x500>
  40272c:	mov	w0, #0x1                   	// #1
  402730:	strb	w0, [x19, #3000]
  402734:	ldr	x19, [sp, #16]
  402738:	ldp	x29, x30, [sp], #32
  40273c:	ret
  402740:	b	4026d0 <ferror@plt+0x530>
  402744:	ret
  402748:	mov	x2, x1
  40274c:	adrp	x1, 419000 <ferror@plt+0x16e60>
  402750:	ldr	w1, [x1, #3008]
  402754:	cbnz	w1, 402768 <ferror@plt+0x5c8>
  402758:	mov	x1, x0
  40275c:	adrp	x0, 405000 <ferror@plt+0x2e60>
  402760:	add	x0, x0, #0xf08
  402764:	b	4020f0 <printf@plt>
  402768:	ret
  40276c:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402770:	ldr	w0, [x0, #3008]
  402774:	cbnz	w0, 402784 <ferror@plt+0x5e4>
  402778:	adrp	x0, 405000 <ferror@plt+0x2e60>
  40277c:	add	x0, x0, #0xf11
  402780:	b	4020f0 <printf@plt>
  402784:	ret
  402788:	mov	x1, x0
  40278c:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402790:	ldr	w0, [x0, #3012]
  402794:	cbz	w0, 4027a4 <ferror@plt+0x604>
  402798:	adrp	x0, 405000 <ferror@plt+0x2e60>
  40279c:	add	x0, x0, #0xf11
  4027a0:	b	4020f0 <printf@plt>
  4027a4:	ret
  4027a8:	stp	x29, x30, [sp, #-48]!
  4027ac:	mov	x29, sp
  4027b0:	stp	x19, x20, [sp, #16]
  4027b4:	mov	x20, x0
  4027b8:	mov	x0, x2
  4027bc:	adrp	x2, 419000 <ferror@plt+0x16e60>
  4027c0:	str	x21, [sp, #32]
  4027c4:	mov	x21, x1
  4027c8:	ldr	w2, [x2, #3016]
  4027cc:	cbz	w2, 40280c <ferror@plt+0x66c>
  4027d0:	ldrb	w2, [x1]
  4027d4:	cbz	w2, 40280c <ferror@plt+0x66c>
  4027d8:	adrp	x2, 419000 <ferror@plt+0x16e60>
  4027dc:	ldr	w2, [x2, #696]
  4027e0:	bl	401fe0 <bfd_demangle@plt>
  4027e4:	mov	x19, x0
  4027e8:	cbz	x0, 40280c <ferror@plt+0x66c>
  4027ec:	mov	x1, x0
  4027f0:	mov	x0, x20
  4027f4:	bl	4020f0 <printf@plt>
  4027f8:	mov	x0, x19
  4027fc:	ldp	x19, x20, [sp, #16]
  402800:	ldr	x21, [sp, #32]
  402804:	ldp	x29, x30, [sp], #48
  402808:	b	401fb0 <free@plt>
  40280c:	mov	x1, x21
  402810:	mov	x0, x20
  402814:	ldp	x19, x20, [sp, #16]
  402818:	ldr	x21, [sp, #32]
  40281c:	ldp	x29, x30, [sp], #48
  402820:	b	4020f0 <printf@plt>
  402824:	stp	x29, x30, [sp, #-48]!
  402828:	mov	w2, #0x5                   	// #5
  40282c:	mov	x29, sp
  402830:	str	x21, [sp, #32]
  402834:	adrp	x21, 419000 <ferror@plt+0x16e60>
  402838:	stp	x19, x20, [sp, #16]
  40283c:	mov	x19, x0
  402840:	mov	w20, w1
  402844:	mov	x0, #0x0                   	// #0
  402848:	adrp	x1, 405000 <ferror@plt+0x2e60>
  40284c:	add	x1, x1, #0xf17
  402850:	bl	402090 <dcgettext@plt>
  402854:	ldr	x2, [x21, #3248]
  402858:	mov	x1, x0
  40285c:	mov	x0, x19
  402860:	bl	402170 <fprintf@plt>
  402864:	mov	w2, #0x5                   	// #5
  402868:	adrp	x1, 405000 <ferror@plt+0x2e60>
  40286c:	mov	x0, #0x0                   	// #0
  402870:	add	x1, x1, #0xf38
  402874:	bl	402090 <dcgettext@plt>
  402878:	mov	x1, x0
  40287c:	mov	x0, x19
  402880:	bl	402170 <fprintf@plt>
  402884:	mov	w2, #0x5                   	// #5
  402888:	adrp	x1, 405000 <ferror@plt+0x2e60>
  40288c:	mov	x0, #0x0                   	// #0
  402890:	add	x1, x1, #0xf68
  402894:	bl	402090 <dcgettext@plt>
  402898:	mov	x1, x0
  40289c:	mov	x0, x19
  4028a0:	bl	402170 <fprintf@plt>
  4028a4:	mov	w2, #0x5                   	// #5
  4028a8:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4028ac:	mov	x0, #0x0                   	// #0
  4028b0:	add	x1, x1, #0x4f3
  4028b4:	bl	402090 <dcgettext@plt>
  4028b8:	mov	x1, x0
  4028bc:	mov	x0, x19
  4028c0:	bl	402170 <fprintf@plt>
  4028c4:	mov	w2, #0x5                   	// #5
  4028c8:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4028cc:	mov	x0, #0x0                   	// #0
  4028d0:	add	x1, x1, #0x527
  4028d4:	bl	402090 <dcgettext@plt>
  4028d8:	mov	x1, x0
  4028dc:	mov	x0, x19
  4028e0:	bl	402170 <fprintf@plt>
  4028e4:	ldr	x0, [x21, #3248]
  4028e8:	mov	x1, x19
  4028ec:	bl	404af8 <ferror@plt+0x2958>
  4028f0:	cbnz	w20, 40291c <ferror@plt+0x77c>
  4028f4:	mov	w2, #0x5                   	// #5
  4028f8:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4028fc:	mov	x0, #0x0                   	// #0
  402900:	add	x1, x1, #0x818
  402904:	bl	402090 <dcgettext@plt>
  402908:	mov	x1, x0
  40290c:	adrp	x2, 406000 <ferror@plt+0x3e60>
  402910:	mov	x0, x19
  402914:	add	x2, x2, #0x82c
  402918:	bl	402170 <fprintf@plt>
  40291c:	mov	w0, w20
  402920:	bl	401cd0 <exit@plt>
  402924:	stp	x29, x30, [sp, #-32]!
  402928:	mov	x29, sp
  40292c:	stp	x19, x20, [sp, #16]
  402930:	adrp	x19, 419000 <ferror@plt+0x16e60>
  402934:	add	x19, x19, #0xbc0
  402938:	mov	x20, x0
  40293c:	bl	401e80 <bfd_get_arch_size@plt>
  402940:	cmn	w0, #0x1
  402944:	str	w0, [x19, #12]
  402948:	b.ne	402984 <ferror@plt+0x7e4>  // b.any
  40294c:	ldr	x0, [x20, #8]
  402950:	adrp	x1, 406000 <ferror@plt+0x3e60>
  402954:	add	x1, x1, #0xbb5
  402958:	ldr	x20, [x0]
  40295c:	mov	x0, x20
  402960:	bl	402060 <strstr@plt>
  402964:	cbnz	x0, 40297c <ferror@plt+0x7dc>
  402968:	adrp	x1, 406000 <ferror@plt+0x3e60>
  40296c:	mov	x0, x20
  402970:	add	x1, x1, #0x859
  402974:	bl	401f70 <strcmp@plt>
  402978:	cbnz	w0, 4029fc <ferror@plt+0x85c>
  40297c:	mov	w0, #0x40                  	// #64
  402980:	str	w0, [x19, #12]
  402984:	ldr	x0, [x19, #16]
  402988:	bl	401fb0 <free@plt>
  40298c:	ldr	w0, [x19, #24]
  402990:	cmp	w0, #0x2
  402994:	b.eq	402a04 <ferror@plt+0x864>  // b.none
  402998:	ldr	w2, [x19, #12]
  40299c:	adrp	x0, 406000 <ferror@plt+0x3e60>
  4029a0:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4029a4:	add	x0, x0, #0x855
  4029a8:	add	x1, x1, #0x852
  4029ac:	cmp	w2, #0x20
  4029b0:	csel	x1, x1, x0, eq  // eq = none
  4029b4:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4029b8:	ldr	w0, [x0, #700]
  4029bc:	sub	w0, w0, #0x8
  4029c0:	cmp	w0, #0x8
  4029c4:	b.hi	402a10 <ferror@plt+0x870>  // b.pmore
  4029c8:	adrp	x2, 406000 <ferror@plt+0x3e60>
  4029cc:	add	x2, x2, #0xe40
  4029d0:	ldr	x3, [x2, w0, uxtw #3]
  4029d4:	mov	x4, #0x0                   	// #0
  4029d8:	adrp	x2, 406000 <ferror@plt+0x3e60>
  4029dc:	adrp	x0, 406000 <ferror@plt+0x3e60>
  4029e0:	add	x2, x2, #0x85d
  4029e4:	add	x0, x0, #0x85f
  4029e8:	bl	401df0 <concat@plt>
  4029ec:	str	x0, [x19, #16]
  4029f0:	ldp	x19, x20, [sp, #16]
  4029f4:	ldp	x29, x30, [sp], #32
  4029f8:	ret
  4029fc:	mov	w0, #0x20                  	// #32
  402a00:	b	402980 <ferror@plt+0x7e0>
  402a04:	adrp	x1, 406000 <ferror@plt+0x3e60>
  402a08:	add	x1, x1, #0xaa2
  402a0c:	b	4029b4 <ferror@plt+0x814>
  402a10:	mov	x3, #0x0                   	// #0
  402a14:	b	4029d4 <ferror@plt+0x834>
  402a18:	stp	x29, x30, [sp, #-48]!
  402a1c:	mov	x2, x0
  402a20:	mov	x29, sp
  402a24:	stp	x19, x20, [sp, #16]
  402a28:	adrp	x19, 419000 <ferror@plt+0x16e60>
  402a2c:	add	x19, x19, #0xbc0
  402a30:	str	x21, [sp, #32]
  402a34:	mov	x21, x1
  402a38:	ldp	x0, x3, [x19, #32]
  402a3c:	ldr	x1, [x0, #8]
  402a40:	ldr	x4, [x1, #608]
  402a44:	ldr	w1, [x19, #48]
  402a48:	blr	x4
  402a4c:	mov	x20, x0
  402a50:	ldr	x0, [x19, #32]
  402a54:	mov	x2, x21
  402a58:	ldr	x3, [x19, #56]
  402a5c:	ldr	x1, [x0, #8]
  402a60:	ldr	x4, [x1, #608]
  402a64:	ldr	w1, [x19, #48]
  402a68:	blr	x4
  402a6c:	cmp	x20, #0x0
  402a70:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402a74:	b.ne	402a84 <ferror@plt+0x8e4>  // b.any
  402a78:	ldr	x0, [x19, #32]
  402a7c:	ldr	x0, [x0]
  402a80:	bl	404894 <ferror@plt+0x26f4>
  402a84:	ldr	x1, [x0, #8]
  402a88:	ldr	x0, [x20, #8]
  402a8c:	cbnz	x1, 402aa8 <ferror@plt+0x908>
  402a90:	cmp	x0, #0x0
  402a94:	cset	w0, ne  // ne = any
  402a98:	ldp	x19, x20, [sp, #16]
  402a9c:	ldr	x21, [sp, #32]
  402aa0:	ldp	x29, x30, [sp], #48
  402aa4:	ret
  402aa8:	cbz	x0, 402ad4 <ferror@plt+0x934>
  402aac:	ldrb	w3, [x1]
  402ab0:	ldrb	w2, [x0]
  402ab4:	cbnz	w3, 402ac0 <ferror@plt+0x920>
  402ab8:	cmp	w2, #0x0
  402abc:	b	402a94 <ferror@plt+0x8f4>
  402ac0:	cbz	w2, 402ad4 <ferror@plt+0x934>
  402ac4:	ldp	x19, x20, [sp, #16]
  402ac8:	ldr	x21, [sp, #32]
  402acc:	ldp	x29, x30, [sp], #48
  402ad0:	b	4020a0 <strcoll@plt>
  402ad4:	mov	w0, #0xffffffff            	// #-1
  402ad8:	b	402a98 <ferror@plt+0x8f8>
  402adc:	stp	x29, x30, [sp, #-48]!
  402ae0:	mov	x2, x0
  402ae4:	mov	x29, sp
  402ae8:	stp	x19, x20, [sp, #16]
  402aec:	adrp	x19, 419000 <ferror@plt+0x16e60>
  402af0:	add	x19, x19, #0xbc0
  402af4:	stp	x21, x22, [sp, #32]
  402af8:	mov	x21, x0
  402afc:	mov	x22, x1
  402b00:	ldp	x0, x3, [x19, #32]
  402b04:	ldr	x1, [x0, #8]
  402b08:	ldr	x4, [x1, #608]
  402b0c:	ldr	w1, [x19, #48]
  402b10:	blr	x4
  402b14:	mov	x20, x0
  402b18:	ldr	x0, [x19, #32]
  402b1c:	mov	x2, x22
  402b20:	ldr	x3, [x19, #56]
  402b24:	ldr	x1, [x0, #8]
  402b28:	ldr	x4, [x1, #608]
  402b2c:	ldr	w1, [x19, #48]
  402b30:	blr	x4
  402b34:	cmp	x20, #0x0
  402b38:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402b3c:	b.ne	402b4c <ferror@plt+0x9ac>  // b.any
  402b40:	ldr	x0, [x19, #32]
  402b44:	ldr	x0, [x0]
  402b48:	bl	404894 <ferror@plt+0x26f4>
  402b4c:	ldr	x2, [x20, #32]
  402b50:	adrp	x1, 419000 <ferror@plt+0x16e60>
  402b54:	add	x1, x1, #0x870
  402b58:	cmp	x2, x1
  402b5c:	ldr	x3, [x0, #32]
  402b60:	b.ne	402b74 <ferror@plt+0x9d4>  // b.any
  402b64:	cmp	x3, x2
  402b68:	b.eq	402bb4 <ferror@plt+0xa14>  // b.none
  402b6c:	mov	w0, #0xffffffff            	// #-1
  402b70:	b	402ba4 <ferror@plt+0xa04>
  402b74:	cmp	x3, x1
  402b78:	b.eq	402bcc <ferror@plt+0xa2c>  // b.none
  402b7c:	ldr	x1, [x20, #16]
  402b80:	ldr	x2, [x2, #40]
  402b84:	ldr	x0, [x0, #16]
  402b88:	add	x2, x2, x1
  402b8c:	ldr	x1, [x3, #40]
  402b90:	add	x0, x1, x0
  402b94:	cmp	x2, x0
  402b98:	b.eq	402bb4 <ferror@plt+0xa14>  // b.none
  402b9c:	mov	w0, #0xffffffff            	// #-1
  402ba0:	cneg	w0, w0, cs  // cs = hs, nlast
  402ba4:	ldp	x19, x20, [sp, #16]
  402ba8:	ldp	x21, x22, [sp, #32]
  402bac:	ldp	x29, x30, [sp], #48
  402bb0:	ret
  402bb4:	mov	x1, x22
  402bb8:	mov	x0, x21
  402bbc:	ldp	x19, x20, [sp, #16]
  402bc0:	ldp	x21, x22, [sp, #32]
  402bc4:	ldp	x29, x30, [sp], #48
  402bc8:	b	402a18 <ferror@plt+0x878>
  402bcc:	mov	w0, #0x1                   	// #1
  402bd0:	b	402ba4 <ferror@plt+0xa04>
  402bd4:	stp	x29, x30, [sp, #-16]!
  402bd8:	mov	x29, sp
  402bdc:	bl	402adc <ferror@plt+0x93c>
  402be0:	neg	w0, w0
  402be4:	ldp	x29, x30, [sp], #16
  402be8:	ret
  402bec:	stp	x29, x30, [sp, #-16]!
  402bf0:	mov	x29, sp
  402bf4:	bl	402a18 <ferror@plt+0x878>
  402bf8:	neg	w0, w0
  402bfc:	ldp	x29, x30, [sp], #16
  402c00:	ret
  402c04:	stp	x29, x30, [sp, #-80]!
  402c08:	mov	x2, x0
  402c0c:	mov	x29, sp
  402c10:	stp	x19, x20, [sp, #16]
  402c14:	adrp	x19, 419000 <ferror@plt+0x16e60>
  402c18:	add	x19, x19, #0xbc0
  402c1c:	stp	x21, x22, [sp, #32]
  402c20:	mov	x22, x0
  402c24:	ldp	x0, x3, [x19, #32]
  402c28:	stp	x23, x24, [sp, #48]
  402c2c:	mov	x23, x1
  402c30:	stp	x25, x26, [sp, #64]
  402c34:	ldr	x1, [x0, #8]
  402c38:	ldr	x4, [x1, #608]
  402c3c:	ldr	w1, [x19, #48]
  402c40:	blr	x4
  402c44:	mov	x25, x0
  402c48:	ldr	x0, [x19, #32]
  402c4c:	mov	x2, x23
  402c50:	ldr	x3, [x19, #56]
  402c54:	ldr	x1, [x0, #8]
  402c58:	ldr	x4, [x1, #608]
  402c5c:	ldr	w1, [x19, #48]
  402c60:	blr	x4
  402c64:	cmp	x25, #0x0
  402c68:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402c6c:	b.ne	402c7c <ferror@plt+0xadc>  // b.any
  402c70:	ldr	x0, [x19, #32]
  402c74:	ldr	x0, [x0]
  402c78:	bl	404894 <ferror@plt+0x26f4>
  402c7c:	mov	x24, x0
  402c80:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402c84:	ldr	x1, [x25, #32]
  402c88:	add	x0, x0, #0x870
  402c8c:	ldr	x2, [x24, #32]
  402c90:	cmp	x1, x0
  402c94:	b.ne	402c9c <ferror@plt+0xafc>  // b.any
  402c98:	bl	401f10 <abort@plt>
  402c9c:	cmp	x2, x0
  402ca0:	b.eq	402c98 <ferror@plt+0xaf8>  // b.none
  402ca4:	ldr	x0, [x24, #16]
  402ca8:	ldr	x3, [x1, #40]
  402cac:	ldr	x1, [x25, #16]
  402cb0:	ldr	x2, [x2, #40]
  402cb4:	add	x1, x3, x1
  402cb8:	add	x0, x2, x0
  402cbc:	cmp	x1, x0
  402cc0:	b.eq	402ce8 <ferror@plt+0xb48>  // b.none
  402cc4:	mov	w19, #0xffffffff            	// #-1
  402cc8:	cneg	w19, w19, cs  // cs = hs, nlast
  402ccc:	mov	w0, w19
  402cd0:	ldp	x19, x20, [sp, #16]
  402cd4:	ldp	x21, x22, [sp, #32]
  402cd8:	ldp	x23, x24, [sp, #48]
  402cdc:	ldp	x25, x26, [sp, #64]
  402ce0:	ldp	x29, x30, [sp], #80
  402ce4:	ret
  402ce8:	cmp	x3, x2
  402cec:	b.ne	402cc4 <ferror@plt+0xb24>  // b.any
  402cf0:	ldr	x20, [x25, #8]
  402cf4:	adrp	x26, 406000 <ferror@plt+0x3e60>
  402cf8:	add	x26, x26, #0x861
  402cfc:	mov	x1, x26
  402d00:	mov	x0, x20
  402d04:	ldr	x21, [x24, #8]
  402d08:	bl	402060 <strstr@plt>
  402d0c:	cbnz	x0, 402d60 <ferror@plt+0xbc0>
  402d10:	mov	x0, x20
  402d14:	adrp	x1, 406000 <ferror@plt+0x3e60>
  402d18:	add	x1, x1, #0x86e
  402d1c:	bl	402060 <strstr@plt>
  402d20:	cmp	x0, #0x0
  402d24:	cset	w19, ne  // ne = any
  402d28:	mov	x1, x26
  402d2c:	mov	x0, x21
  402d30:	bl	402060 <strstr@plt>
  402d34:	cbnz	x0, 402d68 <ferror@plt+0xbc8>
  402d38:	mov	x0, x21
  402d3c:	adrp	x1, 406000 <ferror@plt+0x3e60>
  402d40:	add	x1, x1, #0x86e
  402d44:	bl	402060 <strstr@plt>
  402d48:	cmp	x0, #0x0
  402d4c:	cset	w1, ne  // ne = any
  402d50:	csel	w0, w19, wzr, eq  // eq = none
  402d54:	cbz	w0, 402d6c <ferror@plt+0xbcc>
  402d58:	mov	w19, #0xffffffff            	// #-1
  402d5c:	b	402ccc <ferror@plt+0xb2c>
  402d60:	mov	w19, #0x1                   	// #1
  402d64:	b	402d28 <ferror@plt+0xb88>
  402d68:	mov	w1, #0x1                   	// #1
  402d6c:	eor	w19, w19, #0x1
  402d70:	ands	w19, w19, w1
  402d74:	b.ne	402ccc <ferror@plt+0xb2c>  // b.any
  402d78:	ldr	w0, [x25, #24]
  402d7c:	tbnz	w0, #14, 402e28 <ferror@plt+0xc88>
  402d80:	mov	x0, x20
  402d84:	bl	401ca0 <strlen@plt>
  402d88:	cmp	x0, #0x2
  402d8c:	b.ls	402e30 <ferror@plt+0xc90>  // b.plast
  402d90:	add	x20, x20, x0
  402d94:	ldurb	w0, [x20, #-2]
  402d98:	cmp	w0, #0x2e
  402d9c:	b.ne	402e30 <ferror@plt+0xc90>  // b.any
  402da0:	ldurb	w0, [x20, #-1]
  402da4:	mov	w1, #0x61                  	// #97
  402da8:	cmp	w0, #0x6f
  402dac:	ccmp	w0, w1, #0x4, ne  // ne = any
  402db0:	cset	w20, eq  // eq = none
  402db4:	ldr	w0, [x24, #24]
  402db8:	tbnz	w0, #14, 402e38 <ferror@plt+0xc98>
  402dbc:	mov	x0, x21
  402dc0:	bl	401ca0 <strlen@plt>
  402dc4:	cmp	x0, #0x2
  402dc8:	b.ls	402df0 <ferror@plt+0xc50>  // b.plast
  402dcc:	add	x21, x21, x0
  402dd0:	ldurb	w0, [x21, #-2]
  402dd4:	cmp	w0, #0x2e
  402dd8:	b.ne	402df0 <ferror@plt+0xc50>  // b.any
  402ddc:	ldurb	w0, [x21, #-1]
  402de0:	mov	w1, #0x61                  	// #97
  402de4:	cmp	w0, #0x6f
  402de8:	ccmp	w0, w1, #0x4, ne  // ne = any
  402dec:	cset	w19, eq  // eq = none
  402df0:	eor	w0, w19, #0x1
  402df4:	tst	w0, w20
  402df8:	b.ne	402d58 <ferror@plt+0xbb8>  // b.any
  402dfc:	eor	w20, w20, #0x1
  402e00:	ands	w19, w19, w20
  402e04:	b.ne	402ccc <ferror@plt+0xb2c>  // b.any
  402e08:	mov	x1, x23
  402e0c:	mov	x0, x22
  402e10:	ldp	x19, x20, [sp, #16]
  402e14:	ldp	x21, x22, [sp, #32]
  402e18:	ldp	x23, x24, [sp, #48]
  402e1c:	ldp	x25, x26, [sp, #64]
  402e20:	ldp	x29, x30, [sp], #80
  402e24:	b	402a18 <ferror@plt+0x878>
  402e28:	mov	w20, #0x1                   	// #1
  402e2c:	b	402db4 <ferror@plt+0xc14>
  402e30:	mov	w20, #0x0                   	// #0
  402e34:	b	402db4 <ferror@plt+0xc14>
  402e38:	mov	w19, #0x1                   	// #1
  402e3c:	b	402df0 <ferror@plt+0xc50>
  402e40:	stp	x29, x30, [sp, #-208]!
  402e44:	mov	x29, sp
  402e48:	stp	x19, x20, [sp, #16]
  402e4c:	adrp	x19, 419000 <ferror@plt+0x16e60>
  402e50:	add	x19, x19, #0x2b8
  402e54:	stp	x21, x22, [sp, #32]
  402e58:	mov	x21, x1
  402e5c:	mov	x22, x2
  402e60:	ldr	x1, [x19, #8]
  402e64:	mov	x20, x0
  402e68:	stp	x23, x24, [sp, #48]
  402e6c:	mov	x0, x3
  402e70:	add	x23, sp, #0xa8
  402e74:	ldr	x2, [x1, #24]
  402e78:	stp	x25, x26, [sp, #64]
  402e7c:	mov	x1, x20
  402e80:	blr	x2
  402e84:	ldr	x0, [x20, #8]
  402e88:	mov	x2, x23
  402e8c:	mov	x1, x21
  402e90:	ldr	x3, [x0, #528]
  402e94:	mov	x0, x20
  402e98:	blr	x3
  402e9c:	stp	x23, x22, [sp, #104]
  402ea0:	ldr	w0, [x21, #24]
  402ea4:	and	w0, w0, #0x3fff00
  402ea8:	and	w0, w0, #0xffe001ff
  402eac:	cbz	w0, 402fac <ferror@plt+0xe0c>
  402eb0:	stp	xzr, xzr, [sp, #120]
  402eb4:	mov	x1, x20
  402eb8:	ldr	x0, [x19, #8]
  402ebc:	adrp	x19, 419000 <ferror@plt+0x16e60>
  402ec0:	add	x19, x19, #0xbc0
  402ec4:	ldr	x2, [x0, #32]
  402ec8:	add	x0, sp, #0x68
  402ecc:	blr	x2
  402ed0:	ldr	w0, [x19, #64]
  402ed4:	cbz	w0, 402f50 <ferror@plt+0xdb0>
  402ed8:	ldr	w0, [x21, #24]
  402edc:	str	wzr, [sp, #136]
  402ee0:	and	w0, w0, #0x3fff00
  402ee4:	and	w0, w0, #0xffe001ff
  402ee8:	cbnz	w0, 403004 <ferror@plt+0xe64>
  402eec:	ldr	x0, [x20, #8]
  402ef0:	mov	x1, x21
  402ef4:	add	x2, sp, #0x88
  402ef8:	ldr	x3, [x0, #536]
  402efc:	mov	x0, x20
  402f00:	blr	x3
  402f04:	mov	x1, x0
  402f08:	ldr	x2, [x21, #32]
  402f0c:	adrp	x0, 419000 <ferror@plt+0x16e60>
  402f10:	add	x0, x0, #0x870
  402f14:	cmp	x2, x0
  402f18:	b.ne	402f24 <ferror@plt+0xd84>  // b.any
  402f1c:	mov	w0, #0x1                   	// #1
  402f20:	str	w0, [sp, #136]
  402f24:	cbz	x1, 402f50 <ferror@plt+0xdb0>
  402f28:	ldrb	w0, [x1]
  402f2c:	cbz	w0, 402f50 <ferror@plt+0xdb0>
  402f30:	ldr	w3, [sp, #136]
  402f34:	adrp	x2, 406000 <ferror@plt+0x3e60>
  402f38:	add	x2, x2, #0x87d
  402f3c:	adrp	x0, 406000 <ferror@plt+0x3e60>
  402f40:	cmp	w3, #0x0
  402f44:	add	x0, x0, #0x87c
  402f48:	csel	x0, x2, x0, ne  // ne = any
  402f4c:	bl	4020f0 <printf@plt>
  402f50:	ldr	w0, [x19, #68]
  402f54:	cbz	w0, 403200 <ferror@plt+0x1060>
  402f58:	ldp	x0, x1, [x19, #72]
  402f5c:	cmp	x1, x20
  402f60:	b.eq	40300c <ferror@plt+0xe6c>  // b.none
  402f64:	cbz	x0, 402f70 <ferror@plt+0xdd0>
  402f68:	bl	401fb0 <free@plt>
  402f6c:	str	xzr, [x19, #72]
  402f70:	ldr	x0, [x20, #8]
  402f74:	ldr	x1, [x0, #496]
  402f78:	mov	x0, x20
  402f7c:	blr	x1
  402f80:	tbnz	x0, #63, 402fa4 <ferror@plt+0xe04>
  402f84:	bl	401e50 <xmalloc@plt>
  402f88:	mov	x1, x0
  402f8c:	ldr	x0, [x20, #8]
  402f90:	str	x1, [x19, #72]
  402f94:	ldr	x2, [x0, #504]
  402f98:	mov	x0, x20
  402f9c:	blr	x2
  402fa0:	tbz	x0, #63, 4030a0 <ferror@plt+0xf00>
  402fa4:	ldr	x0, [x20]
  402fa8:	bl	404894 <ferror@plt+0x26f4>
  402fac:	ldr	x1, [x21]
  402fb0:	ldr	x0, [x1, #8]
  402fb4:	ldr	w2, [x0, #8]
  402fb8:	cmp	w2, #0x5
  402fbc:	b.ne	402ff4 <ferror@plt+0xe54>  // b.any
  402fc0:	ldr	x0, [x1, #248]
  402fc4:	cmp	x0, #0x0
  402fc8:	csel	x0, x0, x21, eq  // eq = none
  402fcc:	str	x0, [sp, #120]
  402fd0:	cmp	w2, #0x2
  402fd4:	b.eq	402fe0 <ferror@plt+0xe40>  // b.none
  402fd8:	cmp	w2, #0x4
  402fdc:	b.ne	402ffc <ferror@plt+0xe5c>  // b.any
  402fe0:	ldr	x0, [x1, #248]
  402fe4:	cmp	x0, #0x0
  402fe8:	csel	x0, x0, x21, eq  // eq = none
  402fec:	str	x0, [sp, #128]
  402ff0:	b	402eb4 <ferror@plt+0xd14>
  402ff4:	mov	x0, #0x0                   	// #0
  402ff8:	b	402fcc <ferror@plt+0xe2c>
  402ffc:	mov	x0, #0x0                   	// #0
  403000:	b	402fec <ferror@plt+0xe4c>
  403004:	mov	x1, #0x0                   	// #0
  403008:	b	402f08 <ferror@plt+0xd68>
  40300c:	cbz	x0, 402f70 <ferror@plt+0xdd0>
  403010:	ldr	x1, [x21, #32]
  403014:	adrp	x0, 419000 <ferror@plt+0x16e60>
  403018:	add	x0, x0, #0x870
  40301c:	cmp	x1, x0
  403020:	b.ne	4031c8 <ferror@plt+0x1028>  // b.any
  403024:	ldp	x22, x0, [x19, #88]
  403028:	cmp	x0, x20
  40302c:	b.eq	4030f0 <ferror@plt+0xf50>  // b.none
  403030:	cbnz	x22, 4030e8 <ferror@plt+0xf48>
  403034:	ldr	w0, [x20, #160]
  403038:	str	w0, [x19, #104]
  40303c:	ubfiz	x0, x0, #3, #32
  403040:	bl	401e50 <xmalloc@plt>
  403044:	str	x0, [x19, #112]
  403048:	ldr	w0, [x19, #104]
  40304c:	lsl	x0, x0, #3
  403050:	bl	401e50 <xmalloc@plt>
  403054:	str	x0, [x19, #88]
  403058:	ldr	w0, [x19, #104]
  40305c:	lsl	x0, x0, #3
  403060:	bl	401e50 <xmalloc@plt>
  403064:	ldr	x1, [x19, #112]
  403068:	str	x1, [sp, #136]
  40306c:	ldr	x1, [x19, #88]
  403070:	str	x0, [x19, #120]
  403074:	str	x0, [sp, #152]
  403078:	add	x2, sp, #0x88
  40307c:	ldr	x0, [x19, #72]
  403080:	str	x1, [sp, #144]
  403084:	adrp	x1, 403000 <ferror@plt+0xe60>
  403088:	add	x1, x1, #0xbfc
  40308c:	str	x0, [sp, #160]
  403090:	mov	x0, x20
  403094:	bl	402100 <bfd_map_over_sections@plt>
  403098:	str	x20, [x19, #96]
  40309c:	b	4030f4 <ferror@plt+0xf54>
  4030a0:	str	x20, [x19, #80]
  4030a4:	b	403010 <ferror@plt+0xe70>
  4030a8:	ldr	x0, [x22, w23, uxtw #3]
  4030ac:	cbz	x0, 4030b4 <ferror@plt+0xf14>
  4030b0:	bl	401fb0 <free@plt>
  4030b4:	add	w23, w23, #0x1
  4030b8:	ldr	w0, [x19, #104]
  4030bc:	cmp	w0, w23
  4030c0:	b.hi	4030a8 <ferror@plt+0xf08>  // b.pmore
  4030c4:	ldr	x0, [x19, #112]
  4030c8:	bl	401fb0 <free@plt>
  4030cc:	mov	x0, x22
  4030d0:	bl	401fb0 <free@plt>
  4030d4:	ldr	x0, [x19, #120]
  4030d8:	bl	401fb0 <free@plt>
  4030dc:	str	xzr, [x19, #88]
  4030e0:	stp	xzr, xzr, [x19, #112]
  4030e4:	b	403034 <ferror@plt+0xe94>
  4030e8:	mov	w23, #0x0                   	// #0
  4030ec:	b	4030b8 <ferror@plt+0xf18>
  4030f0:	cbz	x22, 403034 <ferror@plt+0xe94>
  4030f4:	ldr	x26, [x21, #8]
  4030f8:	mov	w22, #0x0                   	// #0
  4030fc:	ldr	w0, [x19, #104]
  403100:	cmp	w0, w22
  403104:	b.ls	403200 <ferror@plt+0x1060>  // b.plast
  403108:	ubfiz	x24, x22, #3, #32
  40310c:	mov	x23, #0x0                   	// #0
  403110:	b	403118 <ferror@plt+0xf78>
  403114:	add	x23, x23, #0x1
  403118:	ldr	x0, [x19, #120]
  40311c:	ldr	x0, [x0, x24]
  403120:	cmp	x0, x23
  403124:	b.le	4031c0 <ferror@plt+0x1020>
  403128:	ldr	x0, [x19, #88]
  40312c:	ldr	x0, [x0, x24]
  403130:	ldr	x25, [x0, x23, lsl #3]
  403134:	ldr	x0, [x25]
  403138:	cbz	x0, 403114 <ferror@plt+0xf74>
  40313c:	ldr	x0, [x0]
  403140:	ldr	x1, [x21, #32]
  403144:	ldr	x2, [x0, #32]
  403148:	cmp	x2, x1
  40314c:	b.ne	403114 <ferror@plt+0xf74>  // b.any
  403150:	ldr	x2, [x0, #16]
  403154:	ldr	x1, [x21, #16]
  403158:	cmp	x2, x1
  40315c:	b.ne	403114 <ferror@plt+0xf74>  // b.any
  403160:	ldr	x1, [x0, #8]
  403164:	mov	x0, x26
  403168:	bl	401f70 <strcmp@plt>
  40316c:	cbnz	w0, 403114 <ferror@plt+0xf74>
  403170:	ldr	x1, [x20, #8]
  403174:	add	x6, sp, #0x5c
  403178:	ldr	x0, [x19, #112]
  40317c:	add	x5, sp, #0x88
  403180:	ldr	x3, [x25, #8]
  403184:	add	x4, sp, #0x60
  403188:	ldr	x2, [x0, x24]
  40318c:	mov	x7, #0x0                   	// #0
  403190:	ldr	x8, [x1, #568]
  403194:	mov	x0, x20
  403198:	ldr	x1, [x19, #72]
  40319c:	blr	x8
  4031a0:	cbz	w0, 403114 <ferror@plt+0xf74>
  4031a4:	ldr	x1, [sp, #96]
  4031a8:	cbz	x1, 403114 <ferror@plt+0xf74>
  4031ac:	ldr	w2, [sp, #92]
  4031b0:	adrp	x0, 406000 <ferror@plt+0x3e60>
  4031b4:	add	x0, x0, #0x881
  4031b8:	bl	4020f0 <printf@plt>
  4031bc:	ldr	w22, [x19, #104]
  4031c0:	add	w22, w22, #0x1
  4031c4:	b	4030fc <ferror@plt+0xf5c>
  4031c8:	ldr	x0, [x1, #240]
  4031cc:	cmp	x0, x20
  4031d0:	b.ne	403200 <ferror@plt+0x1060>  // b.any
  4031d4:	ldr	x0, [x20, #8]
  4031d8:	add	x4, sp, #0x5c
  4031dc:	ldr	x1, [x19, #72]
  4031e0:	add	x3, sp, #0x60
  4031e4:	ldr	x5, [x0, #576]
  4031e8:	mov	x2, x21
  4031ec:	mov	x0, x20
  4031f0:	blr	x5
  4031f4:	cbz	w0, 403220 <ferror@plt+0x1080>
  4031f8:	ldr	x1, [sp, #96]
  4031fc:	cbnz	x1, 403254 <ferror@plt+0x10b4>
  403200:	mov	w0, #0xa                   	// #10
  403204:	bl	402140 <putchar@plt>
  403208:	ldp	x19, x20, [sp, #16]
  40320c:	ldp	x21, x22, [sp, #32]
  403210:	ldp	x23, x24, [sp, #48]
  403214:	ldp	x25, x26, [sp, #64]
  403218:	ldp	x29, x30, [sp], #208
  40321c:	ret
  403220:	ldr	x0, [x20, #8]
  403224:	add	x6, sp, #0x5c
  403228:	ldr	x3, [x21, #16]
  40322c:	add	x5, sp, #0x88
  403230:	ldr	x2, [x21, #32]
  403234:	add	x4, sp, #0x60
  403238:	ldr	x1, [x19, #72]
  40323c:	mov	x7, #0x0                   	// #0
  403240:	ldr	x8, [x0, #568]
  403244:	mov	x0, x20
  403248:	blr	x8
  40324c:	cbnz	w0, 4031f8 <ferror@plt+0x1058>
  403250:	b	403200 <ferror@plt+0x1060>
  403254:	ldr	w2, [sp, #92]
  403258:	cbz	w2, 403200 <ferror@plt+0x1060>
  40325c:	adrp	x0, 406000 <ferror@plt+0x3e60>
  403260:	add	x0, x0, #0x881
  403264:	bl	4020f0 <printf@plt>
  403268:	b	403200 <ferror@plt+0x1060>
  40326c:	stp	x29, x30, [sp, #-160]!
  403270:	adrp	x7, 419000 <ferror@plt+0x16e60>
  403274:	mov	x29, sp
  403278:	stp	x27, x28, [sp, #80]
  40327c:	add	x27, x7, #0xbc0
  403280:	str	x1, [sp, #104]
  403284:	ldr	w1, [x27, #128]
  403288:	stp	x19, x20, [sp, #16]
  40328c:	stp	x21, x22, [sp, #32]
  403290:	stp	x23, x24, [sp, #48]
  403294:	mov	x24, x0
  403298:	stp	x25, x26, [sp, #64]
  40329c:	str	xzr, [sp, #152]
  4032a0:	cbnz	w1, 4032e4 <ferror@plt+0x1144>
  4032a4:	ldr	w0, [x0, #72]
  4032a8:	tbnz	w0, #4, 4032e4 <ferror@plt+0x1144>
  4032ac:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4032b0:	add	x1, x1, #0x888
  4032b4:	mov	w2, #0x5                   	// #5
  4032b8:	mov	x0, #0x0                   	// #0
  4032bc:	bl	402090 <dcgettext@plt>
  4032c0:	ldr	x1, [x24]
  4032c4:	bl	404998 <ferror@plt+0x27f8>
  4032c8:	ldp	x19, x20, [sp, #16]
  4032cc:	ldp	x21, x22, [sp, #32]
  4032d0:	ldp	x23, x24, [sp, #48]
  4032d4:	ldp	x25, x26, [sp, #64]
  4032d8:	ldp	x27, x28, [sp, #80]
  4032dc:	ldp	x29, x30, [sp], #160
  4032e0:	ret
  4032e4:	ldr	x0, [x24, #8]
  4032e8:	add	x3, sp, #0x8c
  4032ec:	add	x2, sp, #0x90
  4032f0:	ldr	x4, [x0, #600]
  4032f4:	mov	x0, x24
  4032f8:	blr	x4
  4032fc:	mov	x21, x0
  403300:	cmp	x0, #0x0
  403304:	b.ge	403324 <ferror@plt+0x1184>  // b.tcont
  403308:	ldr	w0, [x27, #128]
  40330c:	cbz	w0, 40331c <ferror@plt+0x117c>
  403310:	bl	401e30 <bfd_get_error@plt>
  403314:	cmp	w0, #0x7
  403318:	b.eq	4032ac <ferror@plt+0x110c>  // b.none
  40331c:	ldr	x0, [x24]
  403320:	bl	404894 <ferror@plt+0x26f4>
  403324:	b.ne	403338 <ferror@plt+0x1198>  // b.any
  403328:	adrp	x1, 406000 <ferror@plt+0x3e60>
  40332c:	mov	w2, #0x5                   	// #5
  403330:	add	x1, x1, #0x888
  403334:	b	4032bc <ferror@plt+0x111c>
  403338:	ldr	w0, [x27, #132]
  40333c:	cbz	w0, 4033e4 <ferror@plt+0x1244>
  403340:	ldr	w0, [sp, #140]
  403344:	cmp	w0, #0x8
  403348:	b.ne	4033e4 <ferror@plt+0x1244>  // b.any
  40334c:	ldr	w0, [x27, #128]
  403350:	cbz	w0, 4034f8 <ferror@plt+0x1358>
  403354:	ldr	x19, [sp, #144]
  403358:	mov	x3, x21
  40335c:	mov	x1, #0x0                   	// #0
  403360:	mov	x20, #0x0                   	// #0
  403364:	ldr	x0, [x24, #8]
  403368:	mov	x2, x20
  40336c:	add	x5, sp, #0x98
  403370:	mov	x4, x19
  403374:	ldr	x8, [x0, #848]
  403378:	mov	x0, x24
  40337c:	blr	x8
  403380:	mov	x20, x0
  403384:	cmp	x0, #0x0
  403388:	b.le	4033d0 <ferror@plt+0x1230>
  40338c:	add	x22, x21, x0
  403390:	ldr	x0, [sp, #144]
  403394:	add	x1, x22, #0x1
  403398:	lsl	x1, x1, #3
  40339c:	bl	401de0 <xrealloc@plt>
  4033a0:	add	x21, x0, x21, lsl #3
  4033a4:	mov	x2, #0x30                  	// #48
  4033a8:	str	x0, [sp, #144]
  4033ac:	mov	x0, #0x0                   	// #0
  4033b0:	ldr	x1, [sp, #152]
  4033b4:	madd	x1, x0, x2, x1
  4033b8:	str	x1, [x21, x0, lsl #3]
  4033bc:	add	x0, x0, #0x1
  4033c0:	cmp	x20, x0
  4033c4:	b.ne	4033b0 <ferror@plt+0x1210>  // b.any
  4033c8:	str	xzr, [x21, x20, lsl #3]
  4033cc:	mov	x21, x22
  4033d0:	ldr	w0, [x27, #128]
  4033d4:	cbnz	w0, 4033e4 <ferror@plt+0x1244>
  4033d8:	cbz	x19, 4033e4 <ferror@plt+0x1244>
  4033dc:	mov	x0, x19
  4033e0:	bl	401fb0 <free@plt>
  4033e4:	ldrsb	w0, [x24, #77]
  4033e8:	tbz	w0, #31, 403410 <ferror@plt+0x1270>
  4033ec:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4033f0:	mov	w2, #0x5                   	// #5
  4033f4:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4033f8:	add	x1, x1, #0x897
  4033fc:	str	wzr, [x0, #712]
  403400:	mov	x0, #0x0                   	// #0
  403404:	bl	402090 <dcgettext@plt>
  403408:	ldr	x1, [x24]
  40340c:	bl	404998 <ferror@plt+0x27f8>
  403410:	ldr	w0, [x27, #128]
  403414:	str	w0, [sp, #112]
  403418:	ldr	x0, [x24, #8]
  40341c:	ldr	w20, [sp, #140]
  403420:	ldr	x22, [sp, #144]
  403424:	ldr	x1, [x0, #512]
  403428:	mov	x0, x24
  40342c:	blr	x1
  403430:	mov	x23, x0
  403434:	cbz	x0, 40331c <ferror@plt+0x117c>
  403438:	mov	w20, w20
  40343c:	adrp	x26, 406000 <ferror@plt+0x3e60>
  403440:	adrp	x25, 419000 <ferror@plt+0x16e60>
  403444:	mov	x19, x22
  403448:	add	x26, x26, #0x8be
  40344c:	add	x25, x25, #0x2b8
  403450:	madd	x0, x21, x20, x22
  403454:	mov	x21, x22
  403458:	str	x0, [sp, #120]
  40345c:	ldr	x1, [sp, #120]
  403460:	ldr	x0, [x24, #8]
  403464:	cmp	x1, x21
  403468:	b.hi	403550 <ferror@plt+0x13b0>  // b.pmore
  40346c:	ldr	w1, [x27, #156]
  403470:	sub	x19, x19, x22
  403474:	sdiv	x20, x19, x20
  403478:	cbnz	w1, 4034f0 <ferror@plt+0x1350>
  40347c:	ldr	w2, [x27, #128]
  403480:	ldr	x1, [x0, #512]
  403484:	mov	x0, x24
  403488:	str	x24, [x27, #32]
  40348c:	str	w2, [x27, #48]
  403490:	blr	x1
  403494:	str	x0, [x27, #40]
  403498:	ldr	x0, [x24, #8]
  40349c:	ldr	x1, [x0, #512]
  4034a0:	mov	x0, x24
  4034a4:	blr	x1
  4034a8:	str	x0, [x27, #56]
  4034ac:	ldr	x1, [x27, #40]
  4034b0:	cbz	x1, 40331c <ferror@plt+0x117c>
  4034b4:	cbz	x0, 40331c <ferror@plt+0x117c>
  4034b8:	ldr	w0, [x27, #160]
  4034bc:	ldr	w19, [sp, #140]
  4034c0:	ldr	x21, [sp, #144]
  4034c4:	cbnz	w0, 4036c0 <ferror@plt+0x1520>
  4034c8:	ldpsw	x2, x1, [x27, #164]
  4034cc:	adrp	x0, 406000 <ferror@plt+0x3e60>
  4034d0:	add	x0, x0, #0xe40
  4034d4:	add	x0, x0, #0x48
  4034d8:	add	x1, x2, x1, lsl #1
  4034dc:	mov	x2, x19
  4034e0:	ldr	x3, [x0, x1, lsl #3]
  4034e4:	mov	x1, x20
  4034e8:	mov	x0, x21
  4034ec:	bl	401d70 <qsort@plt>
  4034f0:	mov	x25, #0x0                   	// #0
  4034f4:	b	4037d4 <ferror@plt+0x1634>
  4034f8:	ldr	x0, [x24, #8]
  4034fc:	ldr	x1, [x0, #832]
  403500:	mov	x0, x24
  403504:	blr	x1
  403508:	cmp	x0, #0x0
  40350c:	ldr	x20, [sp, #144]
  403510:	b.le	403540 <ferror@plt+0x13a0>
  403514:	bl	401e50 <xmalloc@plt>
  403518:	mov	x1, x0
  40351c:	mov	x19, x0
  403520:	ldr	x0, [x24, #8]
  403524:	ldr	x2, [x0, #840]
  403528:	mov	x0, x24
  40352c:	blr	x2
  403530:	mov	x3, x0
  403534:	mov	x1, x21
  403538:	tbz	x0, #63, 403364 <ferror@plt+0x11c4>
  40353c:	b	40331c <ferror@plt+0x117c>
  403540:	mov	x1, x21
  403544:	mov	x3, #0x0                   	// #0
  403548:	mov	x19, #0x0                   	// #0
  40354c:	b	403364 <ferror@plt+0x11c4>
  403550:	ldr	w1, [sp, #112]
  403554:	mov	x3, x23
  403558:	ldr	x4, [x0, #608]
  40355c:	mov	x2, x21
  403560:	mov	x0, x24
  403564:	blr	x4
  403568:	mov	x28, x0
  40356c:	cbz	x0, 40331c <ferror@plt+0x117c>
  403570:	ldr	x0, [x0, #8]
  403574:	ldrb	w1, [x0]
  403578:	cmp	w1, #0x5f
  40357c:	b.ne	4035cc <ferror@plt+0x142c>  // b.any
  403580:	ldrb	w1, [x0, #1]
  403584:	cmp	w1, #0x5f
  403588:	b.ne	4035cc <ferror@plt+0x142c>  // b.any
  40358c:	ldrb	w1, [x0, #2]
  403590:	cmp	w1, #0x5f
  403594:	mov	x1, x26
  403598:	cinc	x0, x0, eq  // eq = none
  40359c:	bl	401f70 <strcmp@plt>
  4035a0:	cbnz	w0, 4035cc <ferror@plt+0x142c>
  4035a4:	ldr	w0, [x25, #16]
  4035a8:	cbz	w0, 4035cc <ferror@plt+0x142c>
  4035ac:	mov	w2, #0x5                   	// #5
  4035b0:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4035b4:	mov	x0, #0x0                   	// #0
  4035b8:	add	x1, x1, #0x897
  4035bc:	str	wzr, [x25, #16]
  4035c0:	bl	402090 <dcgettext@plt>
  4035c4:	ldr	x1, [x24]
  4035c8:	bl	404998 <ferror@plt+0x27f8>
  4035cc:	ldr	w0, [x27, #136]
  4035d0:	cbz	w0, 4035f0 <ferror@plt+0x1450>
  4035d4:	ldr	x1, [x28, #32]
  4035d8:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4035dc:	add	x0, x0, #0x870
  4035e0:	cmp	x1, x0
  4035e4:	b.eq	403628 <ferror@plt+0x1488>  // b.none
  4035e8:	add	x21, x21, x20
  4035ec:	b	40345c <ferror@plt+0x12bc>
  4035f0:	ldr	w0, [x27, #140]
  4035f4:	cbz	w0, 403628 <ferror@plt+0x1488>
  4035f8:	ldr	w0, [x28, #24]
  4035fc:	mov	w1, #0x82                  	// #130
  403600:	movk	w1, #0x80, lsl #16
  403604:	tst	w0, w1
  403608:	b.ne	403628 <ferror@plt+0x1488>  // b.any
  40360c:	ldr	x1, [x28, #32]
  403610:	adrp	x0, 419000 <ferror@plt+0x16e60>
  403614:	add	x0, x0, #0x870
  403618:	cmp	x1, x0
  40361c:	b.eq	403628 <ferror@plt+0x1488>  // b.none
  403620:	ldr	w0, [x1, #32]
  403624:	tbz	w0, #12, 4035e8 <ferror@plt+0x1448>
  403628:	ldr	w0, [x27, #144]
  40362c:	cbnz	w0, 403638 <ferror@plt+0x1498>
  403630:	ldr	w0, [x28, #24]
  403634:	tbnz	w0, #2, 4035e8 <ferror@plt+0x1448>
  403638:	ldr	w0, [x27, #160]
  40363c:	cbz	w0, 403664 <ferror@plt+0x14c4>
  403640:	ldr	x1, [x28, #32]
  403644:	adrp	x0, 419000 <ferror@plt+0x16e60>
  403648:	add	x0, x0, #0x988
  40364c:	cmp	x1, x0
  403650:	b.eq	4035e8 <ferror@plt+0x1448>  // b.none
  403654:	adrp	x0, 419000 <ferror@plt+0x16e60>
  403658:	add	x0, x0, #0x870
  40365c:	cmp	x1, x0
  403660:	b.eq	4035e8 <ferror@plt+0x1448>  // b.none
  403664:	ldr	w0, [x27, #148]
  403668:	cbz	w0, 403680 <ferror@plt+0x14e0>
  40366c:	ldr	x1, [x28, #32]
  403670:	adrp	x0, 419000 <ferror@plt+0x16e60>
  403674:	add	x0, x0, #0x870
  403678:	cmp	x1, x0
  40367c:	b.eq	4035e8 <ferror@plt+0x1448>  // b.none
  403680:	ldr	x0, [x24, #8]
  403684:	mov	x1, x28
  403688:	ldr	x2, [x0, #552]
  40368c:	mov	x0, x24
  403690:	blr	x2
  403694:	cbz	w0, 4036a0 <ferror@plt+0x1500>
  403698:	ldr	w0, [x27, #152]
  40369c:	cbz	w0, 4035e8 <ferror@plt+0x1448>
  4036a0:	cmp	x21, x19
  4036a4:	b.eq	4036b8 <ferror@plt+0x1518>  // b.none
  4036a8:	mov	x2, x20
  4036ac:	mov	x1, x21
  4036b0:	mov	x0, x19
  4036b4:	bl	401c60 <memcpy@plt>
  4036b8:	add	x19, x19, x20
  4036bc:	b	4035e8 <ferror@plt+0x1448>
  4036c0:	mov	x1, x20
  4036c4:	mov	x2, x19
  4036c8:	adrp	x3, 402000 <strcpy@plt>
  4036cc:	add	x3, x3, #0xc04
  4036d0:	mov	x0, x21
  4036d4:	ldr	w26, [x27, #128]
  4036d8:	bl	401d70 <qsort@plt>
  4036dc:	lsl	x0, x20, #4
  4036e0:	madd	x20, x19, x20, x21
  4036e4:	bl	401e50 <xmalloc@plt>
  4036e8:	mov	x25, x0
  4036ec:	cmp	x20, x21
  4036f0:	b.ls	40388c <ferror@plt+0x16ec>  // b.plast
  4036f4:	mov	x22, x0
  4036f8:	mov	x2, x21
  4036fc:	ldr	x0, [x24, #8]
  403700:	mov	w1, w26
  403704:	ldr	x5, [x27, #40]
  403708:	str	x5, [sp, #112]
  40370c:	ldr	x4, [x0, #608]
  403710:	mov	x3, x5
  403714:	mov	x0, x24
  403718:	ldr	x28, [x27, #56]
  40371c:	blr	x4
  403720:	mov	x23, x0
  403724:	cbz	x0, 40331c <ferror@plt+0x117c>
  403728:	ldr	x5, [sp, #112]
  40372c:	mov	w4, #0x100                 	// #256
  403730:	movk	w4, #0x20, lsl #16
  403734:	mov	x6, x21
  403738:	add	x21, x21, x19
  40373c:	cmp	x20, x21
  403740:	b.ls	40384c <ferror@plt+0x16ac>  // b.plast
  403744:	ldr	x0, [x24, #8]
  403748:	mov	x3, x28
  40374c:	mov	x2, x21
  403750:	mov	w1, w26
  403754:	stp	x6, x5, [sp, #112]
  403758:	ldr	x8, [x0, #608]
  40375c:	mov	x0, x24
  403760:	blr	x8
  403764:	mov	w4, #0x100                 	// #256
  403768:	movk	w4, #0x20, lsl #16
  40376c:	ldp	x6, x5, [sp, #112]
  403770:	cbz	x0, 40331c <ferror@plt+0x117c>
  403774:	ldr	w1, [x23, #24]
  403778:	ldr	x2, [x23, #32]
  40377c:	tst	w1, w4
  403780:	b.ne	403860 <ferror@plt+0x16c0>  // b.any
  403784:	ldr	x1, [x24, #8]
  403788:	ldr	w1, [x1, #8]
  40378c:	cmp	w1, #0x5
  403790:	b.ne	403854 <ferror@plt+0x16b4>  // b.any
  403794:	ldr	x1, [x23, #56]
  403798:	cbz	x1, 4037a4 <ferror@plt+0x1604>
  40379c:	stp	x6, x1, [x22]
  4037a0:	add	x22, x22, #0x10
  4037a4:	mov	x1, x5
  4037a8:	cmp	x20, x21
  4037ac:	mov	x5, x28
  4037b0:	b.hi	403840 <ferror@plt+0x16a0>  // b.pmore
  4037b4:	sub	x20, x22, x25
  4037b8:	adrp	x3, 403000 <ferror@plt+0xe60>
  4037bc:	mov	x0, x25
  4037c0:	add	x3, x3, #0xcb4
  4037c4:	asr	x20, x20, #4
  4037c8:	mov	x2, #0x10                  	// #16
  4037cc:	mov	x1, x20
  4037d0:	bl	401d70 <qsort@plt>
  4037d4:	ldr	x0, [x24, #8]
  4037d8:	ldr	w26, [x27, #128]
  4037dc:	ldr	x1, [x0, #512]
  4037e0:	ldr	w0, [x27, #160]
  4037e4:	cbnz	w0, 4038d0 <ferror@plt+0x1730>
  4037e8:	ldr	w27, [sp, #140]
  4037ec:	mov	x0, x24
  4037f0:	ldr	x21, [sp, #144]
  4037f4:	blr	x1
  4037f8:	mov	x23, x0
  4037fc:	cbz	x0, 40331c <ferror@plt+0x117c>
  403800:	mov	w27, w27
  403804:	madd	x20, x27, x20, x21
  403808:	cmp	x20, x21
  40380c:	b.hi	403894 <ferror@plt+0x16f4>  // b.pmore
  403810:	ldr	x0, [sp, #152]
  403814:	cbnz	x0, 40392c <ferror@plt+0x178c>
  403818:	ldr	x0, [sp, #144]
  40381c:	bl	401fb0 <free@plt>
  403820:	mov	x0, x25
  403824:	ldp	x19, x20, [sp, #16]
  403828:	ldp	x21, x22, [sp, #32]
  40382c:	ldp	x23, x24, [sp, #48]
  403830:	ldp	x25, x26, [sp, #64]
  403834:	ldp	x27, x28, [sp, #80]
  403838:	ldp	x29, x30, [sp], #160
  40383c:	b	401fb0 <free@plt>
  403840:	mov	x23, x0
  403844:	mov	x28, x1
  403848:	b	403734 <ferror@plt+0x1594>
  40384c:	mov	x0, #0x0                   	// #0
  403850:	b	403774 <ferror@plt+0x15d4>
  403854:	ldr	w3, [x2, #32]
  403858:	ldr	x1, [x23, #16]
  40385c:	tbnz	w3, #12, 403798 <ferror@plt+0x15f8>
  403860:	cmp	x20, x21
  403864:	ldr	x1, [x23, #16]
  403868:	b.ls	403884 <ferror@plt+0x16e4>  // b.plast
  40386c:	ldr	x3, [x0, #32]
  403870:	cmp	x2, x3
  403874:	b.ne	403884 <ferror@plt+0x16e4>  // b.any
  403878:	ldr	x2, [x0, #16]
  40387c:	sub	x1, x2, x1
  403880:	b	403798 <ferror@plt+0x15f8>
  403884:	ldr	x2, [x2, #56]
  403888:	b	40387c <ferror@plt+0x16dc>
  40388c:	mov	x22, x0
  403890:	b	4037b4 <ferror@plt+0x1614>
  403894:	ldr	x0, [x24, #8]
  403898:	mov	w1, w26
  40389c:	mov	x3, x23
  4038a0:	mov	x2, x21
  4038a4:	ldr	x4, [x0, #608]
  4038a8:	mov	x0, x24
  4038ac:	blr	x4
  4038b0:	mov	x1, x0
  4038b4:	cbz	x0, 40331c <ferror@plt+0x117c>
  4038b8:	ldr	x3, [sp, #104]
  4038bc:	mov	x0, x24
  4038c0:	add	x21, x21, x27
  4038c4:	mov	x2, #0x0                   	// #0
  4038c8:	bl	402e40 <ferror@plt+0xca0>
  4038cc:	b	403808 <ferror@plt+0x1668>
  4038d0:	mov	x0, x24
  4038d4:	blr	x1
  4038d8:	mov	x23, x0
  4038dc:	cbz	x0, 40331c <ferror@plt+0x117c>
  4038e0:	add	x20, x25, x20, lsl #4
  4038e4:	mov	x21, x25
  4038e8:	cmp	x20, x21
  4038ec:	b.ls	403810 <ferror@plt+0x1670>  // b.plast
  4038f0:	ldr	x0, [x24, #8]
  4038f4:	mov	w1, w26
  4038f8:	ldr	x2, [x21]
  4038fc:	mov	x3, x23
  403900:	ldr	x4, [x0, #608]
  403904:	mov	x0, x24
  403908:	blr	x4
  40390c:	mov	x1, x0
  403910:	cbz	x0, 40331c <ferror@plt+0x117c>
  403914:	ldr	x2, [x21, #8]
  403918:	mov	x0, x24
  40391c:	ldr	x3, [sp, #104]
  403920:	add	x21, x21, #0x10
  403924:	bl	402e40 <ferror@plt+0xca0>
  403928:	b	4038e8 <ferror@plt+0x1748>
  40392c:	bl	401fb0 <free@plt>
  403930:	b	403818 <ferror@plt+0x1678>
  403934:	stp	x29, x30, [sp, #-96]!
  403938:	mov	x29, sp
  40393c:	stp	x19, x20, [sp, #16]
  403940:	stp	x21, x22, [sp, #32]
  403944:	mov	x22, x0
  403948:	stp	x23, x24, [sp, #48]
  40394c:	stp	x25, x26, [sp, #64]
  403950:	bl	40508c <ferror@plt+0x2eec>
  403954:	cmp	x0, #0x0
  403958:	b.le	40398c <ferror@plt+0x17ec>
  40395c:	adrp	x20, 419000 <ferror@plt+0x16e60>
  403960:	add	x20, x20, #0xbc0
  403964:	ldr	x1, [x20, #176]
  403968:	cbnz	x1, 403974 <ferror@plt+0x17d4>
  40396c:	adrp	x1, 406000 <ferror@plt+0x3e60>
  403970:	add	x1, x1, #0x8cd
  403974:	mov	x0, x22
  403978:	bl	401da0 <bfd_openr@plt>
  40397c:	mov	x19, x0
  403980:	cbnz	x0, 403994 <ferror@plt+0x17f4>
  403984:	mov	x0, x22
  403988:	bl	404640 <ferror@plt+0x24a0>
  40398c:	mov	w21, #0x0                   	// #0
  403990:	b	403be0 <ferror@plt+0x1a40>
  403994:	ldr	w0, [x20, #68]
  403998:	cbz	w0, 4039a8 <ferror@plt+0x1808>
  40399c:	ldr	w0, [x19, #72]
  4039a0:	orr	w0, w0, #0x8000
  4039a4:	str	w0, [x19, #72]
  4039a8:	mov	x0, x19
  4039ac:	mov	w1, #0x2                   	// #2
  4039b0:	bl	4020b0 <bfd_check_format@plt>
  4039b4:	cbz	w0, 403b6c <ferror@plt+0x19cc>
  4039b8:	adrp	x24, 419000 <ferror@plt+0x16e60>
  4039bc:	add	x24, x24, #0x2b8
  4039c0:	ldr	x0, [x24, #8]
  4039c4:	ldr	x1, [x0, #8]
  4039c8:	ldr	x0, [x19]
  4039cc:	blr	x1
  4039d0:	ldr	w0, [x20, #184]
  4039d4:	cbz	w0, 403a08 <ferror@plt+0x1868>
  4039d8:	add	x2, sp, #0x58
  4039dc:	mov	x0, x19
  4039e0:	mov	x1, #0xffffffffffffffff    	// #-1
  4039e4:	adrp	x25, 406000 <ferror@plt+0x3e60>
  4039e8:	bl	402180 <bfd_get_next_mapent@plt>
  4039ec:	adrp	x26, 406000 <ferror@plt+0x3e60>
  4039f0:	add	x25, x25, #0x8d4
  4039f4:	add	x26, x26, #0xfb0
  4039f8:	mov	x21, x0
  4039fc:	mov	w0, #0x0                   	// #0
  403a00:	cmn	x21, #0x1
  403a04:	b.ne	403a34 <ferror@plt+0x1894>  // b.any
  403a08:	mov	x23, #0x0                   	// #0
  403a0c:	mov	x1, x23
  403a10:	mov	x0, x19
  403a14:	bl	4020c0 <bfd_openr_next_archived_file@plt>
  403a18:	mov	x21, x0
  403a1c:	cbnz	x0, 403ac0 <ferror@plt+0x1920>
  403a20:	bl	401e30 <bfd_get_error@plt>
  403a24:	cmp	w0, #0x9
  403a28:	b.eq	403b54 <ferror@plt+0x19b4>  // b.none
  403a2c:	ldr	x0, [x19]
  403a30:	b	403a70 <ferror@plt+0x18d0>
  403a34:	cbnz	w0, 403a4c <ferror@plt+0x18ac>
  403a38:	mov	x1, x25
  403a3c:	mov	w2, #0x5                   	// #5
  403a40:	mov	x0, #0x0                   	// #0
  403a44:	bl	402090 <dcgettext@plt>
  403a48:	bl	4020f0 <printf@plt>
  403a4c:	ldr	x0, [x19, #8]
  403a50:	mov	x1, x21
  403a54:	ldr	x2, [x0, #472]
  403a58:	mov	x0, x19
  403a5c:	blr	x2
  403a60:	mov	x23, x0
  403a64:	cbnz	x0, 403a74 <ferror@plt+0x18d4>
  403a68:	adrp	x0, 406000 <ferror@plt+0x3e60>
  403a6c:	add	x0, x0, #0x8e5
  403a70:	bl	404894 <ferror@plt+0x26f4>
  403a74:	ldr	x0, [sp, #88]
  403a78:	ldr	x1, [x0]
  403a7c:	cbz	x1, 403a9c <ferror@plt+0x18fc>
  403a80:	mov	x0, x26
  403a84:	mov	x2, x19
  403a88:	bl	4027a8 <ferror@plt+0x608>
  403a8c:	ldr	x1, [x23]
  403a90:	adrp	x0, 406000 <ferror@plt+0x3e60>
  403a94:	add	x0, x0, #0x8fa
  403a98:	bl	4020f0 <printf@plt>
  403a9c:	mov	x1, x21
  403aa0:	add	x2, sp, #0x58
  403aa4:	mov	x0, x19
  403aa8:	bl	402180 <bfd_get_next_mapent@plt>
  403aac:	mov	x21, x0
  403ab0:	mov	w0, #0x1                   	// #1
  403ab4:	b	403a00 <ferror@plt+0x1860>
  403ab8:	mov	x23, x21
  403abc:	b	403a0c <ferror@plt+0x186c>
  403ac0:	add	x2, sp, #0x58
  403ac4:	mov	w1, #0x1                   	// #1
  403ac8:	bl	402050 <bfd_check_format_matches@plt>
  403acc:	cbz	w0, 403b2c <ferror@plt+0x198c>
  403ad0:	mov	x0, x21
  403ad4:	bl	402924 <ferror@plt+0x784>
  403ad8:	ldr	x0, [x24, #8]
  403adc:	ldr	x1, [x21]
  403ae0:	ldr	x2, [x0, #16]
  403ae4:	ldr	x0, [x19]
  403ae8:	blr	x2
  403aec:	mov	x1, x19
  403af0:	mov	x0, x21
  403af4:	bl	40326c <ferror@plt+0x10cc>
  403af8:	cbz	x23, 403ab8 <ferror@plt+0x1918>
  403afc:	mov	x0, x23
  403b00:	bl	402040 <bfd_close@plt>
  403b04:	str	xzr, [x20, #80]
  403b08:	cmp	x23, x21
  403b0c:	str	xzr, [x20, #96]
  403b10:	b.ne	403ab8 <ferror@plt+0x1918>  // b.any
  403b14:	mov	w21, #0x1                   	// #1
  403b18:	mov	x0, x19
  403b1c:	bl	402040 <bfd_close@plt>
  403b20:	cbnz	w0, 403bd8 <ferror@plt+0x1a38>
  403b24:	mov	x0, x22
  403b28:	b	403a70 <ferror@plt+0x18d0>
  403b2c:	ldr	x0, [x21]
  403b30:	bl	404640 <ferror@plt+0x24a0>
  403b34:	bl	401e30 <bfd_get_error@plt>
  403b38:	cmp	w0, #0xd
  403b3c:	b.ne	403af8 <ferror@plt+0x1958>  // b.any
  403b40:	ldr	x0, [sp, #88]
  403b44:	bl	404a6c <ferror@plt+0x28cc>
  403b48:	ldr	x0, [sp, #88]
  403b4c:	bl	401fb0 <free@plt>
  403b50:	b	403af8 <ferror@plt+0x1958>
  403b54:	cbz	x23, 403b14 <ferror@plt+0x1974>
  403b58:	mov	x0, x23
  403b5c:	bl	402040 <bfd_close@plt>
  403b60:	str	xzr, [x20, #80]
  403b64:	str	xzr, [x20, #96]
  403b68:	b	403b14 <ferror@plt+0x1974>
  403b6c:	add	x2, sp, #0x58
  403b70:	mov	x0, x19
  403b74:	mov	w1, #0x1                   	// #1
  403b78:	bl	402050 <bfd_check_format_matches@plt>
  403b7c:	mov	w21, w0
  403b80:	cbz	w0, 403bb0 <ferror@plt+0x1a10>
  403b84:	mov	x0, x19
  403b88:	bl	402924 <ferror@plt+0x784>
  403b8c:	adrp	x0, 419000 <ferror@plt+0x16e60>
  403b90:	ldr	x0, [x0, #704]
  403b94:	ldr	x1, [x0]
  403b98:	mov	x0, x22
  403b9c:	blr	x1
  403ba0:	mov	x0, x19
  403ba4:	mov	x1, #0x0                   	// #0
  403ba8:	bl	40326c <ferror@plt+0x10cc>
  403bac:	b	403b14 <ferror@plt+0x1974>
  403bb0:	mov	x0, x22
  403bb4:	bl	404640 <ferror@plt+0x24a0>
  403bb8:	bl	401e30 <bfd_get_error@plt>
  403bbc:	cmp	w0, #0xd
  403bc0:	b.ne	403b18 <ferror@plt+0x1978>  // b.any
  403bc4:	ldr	x0, [sp, #88]
  403bc8:	bl	404a6c <ferror@plt+0x28cc>
  403bcc:	ldr	x0, [sp, #88]
  403bd0:	bl	401fb0 <free@plt>
  403bd4:	b	403b18 <ferror@plt+0x1978>
  403bd8:	str	xzr, [x20, #80]
  403bdc:	str	xzr, [x20, #96]
  403be0:	mov	w0, w21
  403be4:	ldp	x19, x20, [sp, #16]
  403be8:	ldp	x21, x22, [sp, #32]
  403bec:	ldp	x23, x24, [sp, #48]
  403bf0:	ldp	x25, x26, [sp, #64]
  403bf4:	ldp	x29, x30, [sp], #96
  403bf8:	ret
  403bfc:	stp	x29, x30, [sp, #-48]!
  403c00:	mov	x29, sp
  403c04:	stp	x19, x20, [sp, #16]
  403c08:	mov	x19, x2
  403c0c:	ldr	x2, [x2]
  403c10:	stp	x21, x22, [sp, #32]
  403c14:	str	x1, [x2]
  403c18:	ldr	w2, [x1, #32]
  403c1c:	tbnz	w2, #2, 403c64 <ferror@plt+0x1ac4>
  403c20:	ldr	x0, [x19, #8]
  403c24:	str	xzr, [x0]
  403c28:	ldr	x0, [x19, #16]
  403c2c:	str	xzr, [x0]
  403c30:	ldr	x0, [x19]
  403c34:	ldp	x21, x22, [sp, #32]
  403c38:	add	x0, x0, #0x8
  403c3c:	str	x0, [x19]
  403c40:	ldr	x0, [x19, #8]
  403c44:	add	x0, x0, #0x8
  403c48:	str	x0, [x19, #8]
  403c4c:	ldr	x0, [x19, #16]
  403c50:	add	x0, x0, #0x8
  403c54:	str	x0, [x19, #16]
  403c58:	ldp	x19, x20, [sp, #16]
  403c5c:	ldp	x29, x30, [sp], #48
  403c60:	ret
  403c64:	mov	x20, x0
  403c68:	mov	x21, x1
  403c6c:	bl	4020d0 <bfd_get_reloc_upper_bound@plt>
  403c70:	tbz	x0, #63, 403c7c <ferror@plt+0x1adc>
  403c74:	ldr	x0, [x20]
  403c78:	bl	404894 <ferror@plt+0x26f4>
  403c7c:	ldr	x22, [x19, #8]
  403c80:	bl	401e50 <xmalloc@plt>
  403c84:	ldr	x3, [x19, #24]
  403c88:	mov	x1, x21
  403c8c:	str	x0, [x22]
  403c90:	ldp	x0, x22, [x19, #8]
  403c94:	ldr	x2, [x0]
  403c98:	mov	x0, x20
  403c9c:	bl	402080 <bfd_canonicalize_reloc@plt>
  403ca0:	str	x0, [x22]
  403ca4:	ldr	x0, [x19, #16]
  403ca8:	ldr	x0, [x0]
  403cac:	tbz	x0, #63, 403c30 <ferror@plt+0x1a90>
  403cb0:	b	403c74 <ferror@plt+0x1ad4>
  403cb4:	ldr	x4, [x0, #8]
  403cb8:	adrp	x3, 419000 <ferror@plt+0x16e60>
  403cbc:	ldr	x2, [x1, #8]
  403cc0:	ldr	w3, [x3, #3172]
  403cc4:	cmp	x4, x2
  403cc8:	b.cs	403cdc <ferror@plt+0x1b3c>  // b.hs, b.nlast
  403ccc:	mov	w0, #0x1                   	// #1
  403cd0:	cmp	w3, #0x0
  403cd4:	cneg	w0, w0, eq  // eq = none
  403cd8:	ret
  403cdc:	b.ls	403ce8 <ferror@plt+0x1b48>  // b.plast
  403ce0:	mov	w0, #0xffffffff            	// #-1
  403ce4:	b	403cd0 <ferror@plt+0x1b30>
  403ce8:	adrp	x2, 406000 <ferror@plt+0x3e60>
  403cec:	add	x2, x2, #0xe40
  403cf0:	add	x2, x2, #0x48
  403cf4:	ldr	x0, [x0]
  403cf8:	ldr	x2, [x2, w3, sxtw #3]
  403cfc:	ldr	x1, [x1]
  403d00:	mov	x16, x2
  403d04:	br	x16
  403d08:	stp	x29, x30, [sp, #-32]!
  403d0c:	mov	x29, sp
  403d10:	str	x19, [sp, #16]
  403d14:	mov	x19, x0
  403d18:	ldrb	w1, [x0]
  403d1c:	sub	w1, w1, #0x42
  403d20:	and	w1, w1, #0xff
  403d24:	cmp	w1, #0x31
  403d28:	b.hi	403d4c <ferror@plt+0x1bac>  // b.pmore
  403d2c:	mov	x0, #0x1                   	// #1
  403d30:	lsl	x1, x0, x1
  403d34:	tst	x1, #0x100000001
  403d38:	b.ne	403d68 <ferror@plt+0x1bc8>  // b.any
  403d3c:	tst	x1, #0x400000004000
  403d40:	b.ne	403d98 <ferror@plt+0x1bf8>  // b.any
  403d44:	tst	x1, #0x2000000020000
  403d48:	b.ne	403d6c <ferror@plt+0x1bcc>  // b.any
  403d4c:	mov	w2, #0x5                   	// #5
  403d50:	adrp	x1, 406000 <ferror@plt+0x3e60>
  403d54:	mov	x0, #0x0                   	// #0
  403d58:	add	x1, x1, #0x902
  403d5c:	bl	402090 <dcgettext@plt>
  403d60:	mov	x1, x19
  403d64:	bl	404920 <ferror@plt+0x2780>
  403d68:	mov	w0, #0x0                   	// #0
  403d6c:	adrp	x1, 419000 <ferror@plt+0x16e60>
  403d70:	add	x1, x1, #0x2b8
  403d74:	add	x3, x1, #0x18
  403d78:	mov	w2, #0x28                  	// #40
  403d7c:	ldr	x19, [sp, #16]
  403d80:	smaddl	x2, w0, w2, x3
  403d84:	str	x2, [x1, #8]
  403d88:	adrp	x1, 419000 <ferror@plt+0x16e60>
  403d8c:	ldp	x29, x30, [sp], #32
  403d90:	str	w0, [x1, #3032]
  403d94:	ret
  403d98:	mov	w0, #0x2                   	// #2
  403d9c:	b	403d6c <ferror@plt+0x1bcc>
  403da0:	stp	x29, x30, [sp, #-32]!
  403da4:	adrp	x2, 419000 <ferror@plt+0x16e60>
  403da8:	add	x2, x2, #0xbc0
  403dac:	mov	x29, sp
  403db0:	str	x19, [sp, #16]
  403db4:	mov	x1, x0
  403db8:	ldr	w19, [x2, #12]
  403dbc:	cmp	w19, #0x20
  403dc0:	b.eq	403dcc <ferror@plt+0x1c2c>  // b.none
  403dc4:	cmp	w19, #0x40
  403dc8:	b.ne	403ddc <ferror@plt+0x1c3c>  // b.any
  403dcc:	ldr	x19, [sp, #16]
  403dd0:	ldp	x29, x30, [sp], #32
  403dd4:	ldr	x0, [x2, #16]
  403dd8:	b	4020f0 <printf@plt>
  403ddc:	mov	w2, #0x5                   	// #5
  403de0:	adrp	x1, 406000 <ferror@plt+0x3e60>
  403de4:	mov	x0, #0x0                   	// #0
  403de8:	add	x1, x1, #0x91c
  403dec:	bl	402090 <dcgettext@plt>
  403df0:	mov	w1, w19
  403df4:	bl	404920 <ferror@plt+0x2780>
  403df8:	stp	x29, x30, [sp, #-48]!
  403dfc:	mov	x29, sp
  403e00:	stp	x19, x20, [sp, #16]
  403e04:	mov	x19, x0
  403e08:	adrp	x20, 419000 <ferror@plt+0x16e60>
  403e0c:	ldr	x0, [x0]
  403e10:	str	x21, [sp, #32]
  403e14:	add	x20, x20, #0xbc0
  403e18:	mov	x21, x1
  403e1c:	ldrb	w0, [x0, #8]
  403e20:	bl	401d10 <bfd_is_undefined_symclass@plt>
  403e24:	cbz	w0, 403ee0 <ferror@plt+0x1d40>
  403e28:	ldr	w0, [x20, #12]
  403e2c:	adrp	x20, 406000 <ferror@plt+0x3e60>
  403e30:	add	x20, x20, #0x973
  403e34:	cmp	w0, #0x40
  403e38:	b.ne	403e44 <ferror@plt+0x1ca4>  // b.any
  403e3c:	mov	x0, x20
  403e40:	bl	4020f0 <printf@plt>
  403e44:	mov	x0, x20
  403e48:	bl	4020f0 <printf@plt>
  403e4c:	ldr	x0, [x19]
  403e50:	ldrb	w1, [x0, #8]
  403e54:	adrp	x0, 406000 <ferror@plt+0x3e60>
  403e58:	add	x0, x0, #0x946
  403e5c:	bl	4020f0 <printf@plt>
  403e60:	ldr	x0, [x19]
  403e64:	ldrb	w0, [x0, #8]
  403e68:	cmp	w0, #0x2d
  403e6c:	b.ne	403ebc <ferror@plt+0x1d1c>  // b.any
  403e70:	mov	w0, #0x20                  	// #32
  403e74:	bl	402140 <putchar@plt>
  403e78:	ldr	x0, [x19]
  403e7c:	adrp	x20, 419000 <ferror@plt+0x16e60>
  403e80:	add	x20, x20, #0x2b8
  403e84:	ldrb	w1, [x0, #25]
  403e88:	add	x0, x20, #0x90
  403e8c:	bl	4020f0 <printf@plt>
  403e90:	mov	w0, #0x20                  	// #32
  403e94:	bl	402140 <putchar@plt>
  403e98:	ldr	x0, [x19]
  403e9c:	ldrsh	w1, [x0, #26]
  403ea0:	add	x0, x20, #0x95
  403ea4:	bl	4020f0 <printf@plt>
  403ea8:	ldr	x0, [x19]
  403eac:	ldr	x1, [x0, #32]
  403eb0:	adrp	x0, 406000 <ferror@plt+0x3e60>
  403eb4:	add	x0, x0, #0x94a
  403eb8:	bl	4020f0 <printf@plt>
  403ebc:	ldr	x0, [x19]
  403ec0:	mov	x2, x21
  403ec4:	ldp	x19, x20, [sp, #16]
  403ec8:	ldr	x21, [sp, #32]
  403ecc:	ldp	x29, x30, [sp], #48
  403ed0:	ldr	x1, [x0, #16]
  403ed4:	adrp	x0, 406000 <ferror@plt+0x3e60>
  403ed8:	add	x0, x0, #0xfaf
  403edc:	b	4027a8 <ferror@plt+0x608>
  403ee0:	ldr	w0, [x20, #160]
  403ee4:	cbz	w0, 403f44 <ferror@plt+0x1da4>
  403ee8:	ldr	w0, [x20, #188]
  403eec:	cbnz	w0, 403f44 <ferror@plt+0x1da4>
  403ef0:	ldr	x0, [x19, #16]
  403ef4:	cbz	x0, 403f3c <ferror@plt+0x1d9c>
  403ef8:	ldr	x0, [x0, #56]
  403efc:	bl	403da0 <ferror@plt+0x1c00>
  403f00:	ldr	w0, [x20, #188]
  403f04:	cbz	w0, 403e4c <ferror@plt+0x1cac>
  403f08:	ldr	x0, [x19, #16]
  403f0c:	cbz	x0, 403f50 <ferror@plt+0x1db0>
  403f10:	ldr	x0, [x0, #56]
  403f14:	cmp	x0, #0x0
  403f18:	cset	w0, ne  // ne = any
  403f1c:	cbz	w0, 403e4c <ferror@plt+0x1cac>
  403f20:	mov	w0, #0x20                  	// #32
  403f24:	bl	402140 <putchar@plt>
  403f28:	ldr	x0, [x19, #16]
  403f2c:	cbz	x0, 403f58 <ferror@plt+0x1db8>
  403f30:	ldr	x0, [x0, #56]
  403f34:	bl	403da0 <ferror@plt+0x1c00>
  403f38:	b	403e4c <ferror@plt+0x1cac>
  403f3c:	ldr	x0, [x19, #8]
  403f40:	b	403efc <ferror@plt+0x1d5c>
  403f44:	ldr	x0, [x19]
  403f48:	ldr	x0, [x0]
  403f4c:	b	403efc <ferror@plt+0x1d5c>
  403f50:	ldr	x0, [x19, #8]
  403f54:	b	403f14 <ferror@plt+0x1d74>
  403f58:	ldr	x0, [x19, #8]
  403f5c:	b	403f34 <ferror@plt+0x1d94>
  403f60:	stp	x29, x30, [sp, #-48]!
  403f64:	mov	x2, x1
  403f68:	mov	x29, sp
  403f6c:	stp	x19, x20, [sp, #16]
  403f70:	mov	x19, x0
  403f74:	ldr	x0, [x0]
  403f78:	stp	x21, x22, [sp, #32]
  403f7c:	ldr	x1, [x0, #16]
  403f80:	adrp	x0, 406000 <ferror@plt+0x3e60>
  403f84:	add	x0, x0, #0x964
  403f88:	bl	4027a8 <ferror@plt+0x608>
  403f8c:	ldr	x0, [x19]
  403f90:	ldrb	w0, [x0, #8]
  403f94:	bl	401d10 <bfd_is_undefined_symclass@plt>
  403f98:	cbz	w0, 404028 <ferror@plt+0x1e88>
  403f9c:	adrp	x0, 419000 <ferror@plt+0x16e60>
  403fa0:	ldr	w0, [x0, #3020]
  403fa4:	cmp	w0, #0x20
  403fa8:	b.ne	40401c <ferror@plt+0x1e7c>  // b.any
  403fac:	adrp	x0, 406000 <ferror@plt+0x3e60>
  403fb0:	add	x0, x0, #0x973
  403fb4:	bl	4020f0 <printf@plt>
  403fb8:	ldr	x0, [x19]
  403fbc:	ldrb	w1, [x0, #8]
  403fc0:	adrp	x0, 406000 <ferror@plt+0x3e60>
  403fc4:	add	x0, x0, #0x97c
  403fc8:	bl	4020f0 <printf@plt>
  403fcc:	ldr	x0, [x19]
  403fd0:	ldrb	w1, [x0, #8]
  403fd4:	cmp	w1, #0x2d
  403fd8:	b.ne	404038 <ferror@plt+0x1e98>  // b.any
  403fdc:	ldr	x1, [x0, #32]
  403fe0:	adrp	x0, 406000 <ferror@plt+0x3e60>
  403fe4:	add	x0, x0, #0x986
  403fe8:	bl	4020f0 <printf@plt>
  403fec:	ldr	x0, [x19]
  403ff0:	ldrsh	w1, [x0, #26]
  403ff4:	adrp	x0, 419000 <ferror@plt+0x16e60>
  403ff8:	add	x0, x0, #0x2b8
  403ffc:	add	x0, x0, #0x95
  404000:	bl	4020f0 <printf@plt>
  404004:	ldp	x19, x20, [sp, #16]
  404008:	adrp	x0, 406000 <ferror@plt+0x3e60>
  40400c:	ldp	x21, x22, [sp, #32]
  404010:	add	x0, x0, #0x98e
  404014:	ldp	x29, x30, [sp], #48
  404018:	b	4020f0 <printf@plt>
  40401c:	adrp	x0, 406000 <ferror@plt+0x3e60>
  404020:	add	x0, x0, #0x96b
  404024:	b	403fb4 <ferror@plt+0x1e14>
  404028:	ldr	x0, [x19]
  40402c:	ldr	x0, [x0]
  404030:	bl	403da0 <ferror@plt+0x1c00>
  404034:	b	403fb8 <ferror@plt+0x1e18>
  404038:	ldr	x0, [x19, #16]
  40403c:	cbz	x0, 40413c <ferror@plt+0x1f9c>
  404040:	ldrb	w20, [x0, #72]
  404044:	and	w20, w20, #0xf
  404048:	cmp	w20, #0x6
  40404c:	b.hi	4040a8 <ferror@plt+0x1f08>  // b.pmore
  404050:	adrp	x0, 406000 <ferror@plt+0x3e60>
  404054:	add	x0, x0, #0xe40
  404058:	add	x0, x0, #0x68
  40405c:	ldr	x1, [x0, x20, lsl #3]
  404060:	adrp	x0, 406000 <ferror@plt+0x3e60>
  404064:	add	x0, x0, #0x9cf
  404068:	bl	4020f0 <printf@plt>
  40406c:	ldr	x0, [x19, #16]
  404070:	cbz	x0, 40421c <ferror@plt+0x207c>
  404074:	ldr	x0, [x0, #56]
  404078:	cbz	x0, 404224 <ferror@plt+0x2084>
  40407c:	bl	403da0 <ferror@plt+0x1c00>
  404080:	ldr	x0, [x19, #16]
  404084:	cbz	x0, 404250 <ferror@plt+0x20b0>
  404088:	ldr	x0, [x0, #32]
  40408c:	ldp	x19, x20, [sp, #16]
  404090:	ldp	x21, x22, [sp, #32]
  404094:	ldp	x29, x30, [sp], #48
  404098:	ldr	x1, [x0]
  40409c:	adrp	x0, 406000 <ferror@plt+0x3e60>
  4040a0:	add	x0, x0, #0x9fa
  4040a4:	b	4020f0 <printf@plt>
  4040a8:	adrp	x22, 419000 <ferror@plt+0x16e60>
  4040ac:	add	x22, x22, #0xbc0
  4040b0:	mov	x21, x22
  4040b4:	ldr	x0, [x21, #192]!
  4040b8:	bl	401fb0 <free@plt>
  4040bc:	sub	w0, w20, #0xd
  4040c0:	cmp	w0, #0x2
  4040c4:	b.hi	40410c <ferror@plt+0x1f6c>  // b.pmore
  4040c8:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4040cc:	add	x1, x1, #0x996
  4040d0:	mov	w2, #0x5                   	// #5
  4040d4:	mov	x0, #0x0                   	// #0
  4040d8:	bl	402090 <dcgettext@plt>
  4040dc:	mov	w2, w20
  4040e0:	mov	x1, x0
  4040e4:	mov	x0, x21
  4040e8:	bl	401d90 <asprintf@plt>
  4040ec:	tbz	w0, #31, 404134 <ferror@plt+0x1f94>
  4040f0:	bl	402120 <__errno_location@plt>
  4040f4:	ldr	w0, [x0]
  4040f8:	bl	402010 <xstrerror@plt>
  4040fc:	mov	x1, x0
  404100:	adrp	x0, 406000 <ferror@plt+0x3e60>
  404104:	add	x0, x0, #0xfb0
  404108:	bl	404920 <ferror@plt+0x2780>
  40410c:	sub	w0, w20, #0xa
  404110:	mov	w2, #0x5                   	// #5
  404114:	cmp	w0, #0x2
  404118:	b.hi	404128 <ferror@plt+0x1f88>  // b.pmore
  40411c:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404120:	add	x1, x1, #0x9af
  404124:	b	4040d4 <ferror@plt+0x1f34>
  404128:	adrp	x1, 406000 <ferror@plt+0x3e60>
  40412c:	add	x1, x1, #0x9c1
  404130:	b	4040d4 <ferror@plt+0x1f34>
  404134:	ldr	x1, [x22, #192]
  404138:	b	404060 <ferror@plt+0x1ec0>
  40413c:	ldr	x0, [x19, #24]
  404140:	cbz	x0, 40420c <ferror@plt+0x206c>
  404144:	ldr	x0, [x0, #48]
  404148:	add	x22, x0, #0x8
  40414c:	ldrb	w0, [x0, #40]
  404150:	cmp	w0, #0x67
  404154:	b.eq	4041dc <ferror@plt+0x203c>  // b.none
  404158:	cmp	w0, #0x68
  40415c:	b.eq	4041e8 <ferror@plt+0x2048>  // b.none
  404160:	cmp	w0, #0x64
  404164:	b.eq	4041f4 <ferror@plt+0x2054>  // b.none
  404168:	ldrh	w0, [x22, #30]
  40416c:	cbz	w0, 404200 <ferror@plt+0x2060>
  404170:	ubfx	x0, x0, #4, #2
  404174:	sub	w0, w0, #0x1
  404178:	cmp	w0, #0x2
  40417c:	b.hi	404194 <ferror@plt+0x1ff4>  // b.pmore
  404180:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404184:	add	x1, x1, #0xe40
  404188:	add	x1, x1, #0xa0
  40418c:	ldr	x1, [x1, w0, uxtw #3]
  404190:	b	404060 <ferror@plt+0x1ec0>
  404194:	adrp	x20, 419000 <ferror@plt+0x16e60>
  404198:	add	x20, x20, #0xbc0
  40419c:	mov	x21, x20
  4041a0:	ldr	x0, [x21, #200]!
  4041a4:	bl	401fb0 <free@plt>
  4041a8:	mov	w2, #0x5                   	// #5
  4041ac:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4041b0:	mov	x0, #0x0                   	// #0
  4041b4:	add	x1, x1, #0x9d5
  4041b8:	bl	402090 <dcgettext@plt>
  4041bc:	mov	x1, x0
  4041c0:	ldrh	w3, [x22, #30]
  4041c4:	mov	x0, x21
  4041c8:	ldrb	w2, [x22, #32]
  4041cc:	bl	401d90 <asprintf@plt>
  4041d0:	tbnz	w0, #31, 4040f0 <ferror@plt+0x1f50>
  4041d4:	ldr	x1, [x20, #200]
  4041d8:	b	404060 <ferror@plt+0x1ec0>
  4041dc:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4041e0:	add	x1, x1, #0x955
  4041e4:	b	404060 <ferror@plt+0x1ec0>
  4041e8:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4041ec:	add	x1, x1, #0x95a
  4041f0:	b	404060 <ferror@plt+0x1ec0>
  4041f4:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4041f8:	add	x1, x1, #0x94f
  4041fc:	b	404060 <ferror@plt+0x1ec0>
  404200:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404204:	add	x1, x1, #0x95f
  404208:	b	404060 <ferror@plt+0x1ec0>
  40420c:	adrp	x0, 406000 <ferror@plt+0x3e60>
  404210:	add	x0, x0, #0x9e6
  404214:	bl	4020f0 <printf@plt>
  404218:	b	40406c <ferror@plt+0x1ecc>
  40421c:	ldr	x0, [x19, #8]
  404220:	b	404078 <ferror@plt+0x1ed8>
  404224:	adrp	x0, 419000 <ferror@plt+0x16e60>
  404228:	ldr	w0, [x0, #3020]
  40422c:	cmp	w0, #0x20
  404230:	b.ne	404244 <ferror@plt+0x20a4>  // b.any
  404234:	adrp	x0, 406000 <ferror@plt+0x3e60>
  404238:	add	x0, x0, #0x973
  40423c:	bl	4020f0 <printf@plt>
  404240:	b	404080 <ferror@plt+0x1ee0>
  404244:	adrp	x0, 406000 <ferror@plt+0x3e60>
  404248:	add	x0, x0, #0x96b
  40424c:	b	40423c <ferror@plt+0x209c>
  404250:	ldr	x0, [x19, #24]
  404254:	cbnz	x0, 404088 <ferror@plt+0x1ee8>
  404258:	b	404004 <ferror@plt+0x1e64>
  40425c:	adrp	x2, 419000 <ferror@plt+0x16e60>
  404260:	ldr	w2, [x2, #3008]
  404264:	cbz	w2, 404290 <ferror@plt+0x20f0>
  404268:	ldr	x1, [x1]
  40426c:	cbz	x0, 404284 <ferror@plt+0x20e4>
  404270:	mov	x2, x1
  404274:	ldr	x1, [x0]
  404278:	adrp	x0, 406000 <ferror@plt+0x3e60>
  40427c:	add	x0, x0, #0xa04
  404280:	b	4020f0 <printf@plt>
  404284:	adrp	x0, 406000 <ferror@plt+0x3e60>
  404288:	add	x0, x0, #0xa0d
  40428c:	b	4020f0 <printf@plt>
  404290:	ret
  404294:	mov	x1, x0
  404298:	adrp	x0, 419000 <ferror@plt+0x16e60>
  40429c:	add	x2, x0, #0xbc0
  4042a0:	ldr	w2, [x2, #4]
  4042a4:	cbz	w2, 4042bc <ferror@plt+0x211c>
  4042a8:	ldr	w0, [x0, #3008]
  4042ac:	cbnz	w0, 4042bc <ferror@plt+0x211c>
  4042b0:	adrp	x0, 405000 <ferror@plt+0x2e60>
  4042b4:	add	x0, x0, #0xf12
  4042b8:	b	4020f0 <printf@plt>
  4042bc:	ret
  4042c0:	stp	x29, x30, [sp, #-32]!
  4042c4:	mov	x29, sp
  4042c8:	stp	x19, x20, [sp, #16]
  4042cc:	mov	x20, x1
  4042d0:	adrp	x1, 419000 <ferror@plt+0x16e60>
  4042d4:	ldr	w1, [x1, #3008]
  4042d8:	cbz	w1, 404308 <ferror@plt+0x2168>
  4042dc:	adrp	x19, 406000 <ferror@plt+0x3e60>
  4042e0:	add	x19, x19, #0xa12
  4042e4:	cbz	x0, 4042f4 <ferror@plt+0x2154>
  4042e8:	ldr	x1, [x0]
  4042ec:	mov	x0, x19
  4042f0:	bl	4020f0 <printf@plt>
  4042f4:	mov	x0, x19
  4042f8:	ldr	x1, [x20]
  4042fc:	ldp	x19, x20, [sp, #16]
  404300:	ldp	x29, x30, [sp], #32
  404304:	b	4020f0 <printf@plt>
  404308:	ldp	x19, x20, [sp, #16]
  40430c:	ldp	x29, x30, [sp], #32
  404310:	ret
  404314:	stp	x29, x30, [sp, #-16]!
  404318:	mov	w2, #0x5                   	// #5
  40431c:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404320:	mov	x29, sp
  404324:	add	x1, x1, #0xa16
  404328:	mov	x0, #0x0                   	// #0
  40432c:	bl	402090 <dcgettext@plt>
  404330:	ldp	x29, x30, [sp], #16
  404334:	b	4020f0 <printf@plt>
  404338:	stp	x29, x30, [sp, #-48]!
  40433c:	mov	w2, #0x5                   	// #5
  404340:	mov	x29, sp
  404344:	stp	x19, x20, [sp, #16]
  404348:	adrp	x19, 419000 <ferror@plt+0x16e60>
  40434c:	add	x19, x19, #0xbc0
  404350:	mov	x20, x0
  404354:	str	x21, [sp, #32]
  404358:	mov	x21, x1
  40435c:	ldr	w0, [x19, #136]
  404360:	cbz	w0, 40439c <ferror@plt+0x21fc>
  404364:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404368:	add	x1, x1, #0xa67
  40436c:	mov	x0, #0x0                   	// #0
  404370:	bl	402090 <dcgettext@plt>
  404374:	mov	x2, x21
  404378:	mov	x1, x20
  40437c:	bl	4020f0 <printf@plt>
  404380:	ldr	w0, [x19, #12]
  404384:	cmp	w0, #0x20
  404388:	b.ne	4043a8 <ferror@plt+0x2208>  // b.any
  40438c:	ldp	x19, x20, [sp, #16]
  404390:	ldr	x21, [sp, #32]
  404394:	ldp	x29, x30, [sp], #48
  404398:	b	404314 <ferror@plt+0x2174>
  40439c:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4043a0:	add	x1, x1, #0xa8a
  4043a4:	b	40436c <ferror@plt+0x21cc>
  4043a8:	mov	w2, #0x5                   	// #5
  4043ac:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4043b0:	mov	x0, #0x0                   	// #0
  4043b4:	add	x1, x1, #0xaa3
  4043b8:	bl	402090 <dcgettext@plt>
  4043bc:	ldp	x19, x20, [sp, #16]
  4043c0:	ldr	x21, [sp, #32]
  4043c4:	ldp	x29, x30, [sp], #48
  4043c8:	b	4020f0 <printf@plt>
  4043cc:	stp	x29, x30, [sp, #-32]!
  4043d0:	mov	w2, #0x5                   	// #5
  4043d4:	mov	x29, sp
  4043d8:	stp	x19, x20, [sp, #16]
  4043dc:	adrp	x19, 419000 <ferror@plt+0x16e60>
  4043e0:	add	x19, x19, #0xbc0
  4043e4:	mov	x20, x0
  4043e8:	ldr	w0, [x19, #136]
  4043ec:	cbz	w0, 404420 <ferror@plt+0x2280>
  4043f0:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4043f4:	add	x1, x1, #0xb04
  4043f8:	mov	x0, #0x0                   	// #0
  4043fc:	bl	402090 <dcgettext@plt>
  404400:	mov	x1, x20
  404404:	bl	4020f0 <printf@plt>
  404408:	ldr	w0, [x19, #12]
  40440c:	cmp	w0, #0x20
  404410:	b.ne	40442c <ferror@plt+0x228c>  // b.any
  404414:	ldp	x19, x20, [sp, #16]
  404418:	ldp	x29, x30, [sp], #32
  40441c:	b	404314 <ferror@plt+0x2174>
  404420:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404424:	add	x1, x1, #0xb23
  404428:	b	4043f8 <ferror@plt+0x2258>
  40442c:	mov	w2, #0x5                   	// #5
  404430:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404434:	mov	x0, #0x0                   	// #0
  404438:	add	x1, x1, #0xaa3
  40443c:	bl	402090 <dcgettext@plt>
  404440:	ldp	x19, x20, [sp, #16]
  404444:	ldp	x29, x30, [sp], #32
  404448:	b	4020f0 <printf@plt>
  40444c:	mov	x1, x0
  404450:	adrp	x0, 419000 <ferror@plt+0x16e60>
  404454:	add	x2, x0, #0xbc0
  404458:	ldr	w2, [x2, #4]
  40445c:	cbz	w2, 404474 <ferror@plt+0x22d4>
  404460:	ldr	w0, [x0, #3008]
  404464:	cbnz	w0, 404474 <ferror@plt+0x22d4>
  404468:	adrp	x0, 405000 <ferror@plt+0x2e60>
  40446c:	add	x0, x0, #0xf11
  404470:	b	4020f0 <printf@plt>
  404474:	ret
  404478:	stp	x29, x30, [sp, #-32]!
  40447c:	mov	x2, x1
  404480:	mov	x29, sp
  404484:	str	x19, [sp, #16]
  404488:	mov	x19, x0
  40448c:	ldr	x0, [x0]
  404490:	ldr	x1, [x0, #16]
  404494:	adrp	x0, 407000 <ferror@plt+0x4e60>
  404498:	add	x0, x0, #0xa3
  40449c:	bl	4027a8 <ferror@plt+0x608>
  4044a0:	ldr	x0, [x19]
  4044a4:	ldrb	w1, [x0, #8]
  4044a8:	adrp	x0, 406000 <ferror@plt+0x3e60>
  4044ac:	add	x0, x0, #0xb38
  4044b0:	bl	4020f0 <printf@plt>
  4044b4:	ldr	x0, [x19]
  4044b8:	ldrb	w0, [x0, #8]
  4044bc:	bl	401d10 <bfd_is_undefined_symclass@plt>
  4044c0:	cbz	w0, 4044d8 <ferror@plt+0x2338>
  4044c4:	ldr	x19, [sp, #16]
  4044c8:	adrp	x0, 406000 <ferror@plt+0x3e60>
  4044cc:	ldp	x29, x30, [sp], #32
  4044d0:	add	x0, x0, #0x973
  4044d4:	b	4020f0 <printf@plt>
  4044d8:	ldr	x0, [x19]
  4044dc:	ldr	x0, [x0]
  4044e0:	bl	403da0 <ferror@plt+0x1c00>
  4044e4:	mov	w0, #0x20                  	// #32
  4044e8:	bl	402140 <putchar@plt>
  4044ec:	ldr	x0, [x19, #16]
  4044f0:	cbz	x0, 404508 <ferror@plt+0x2368>
  4044f4:	ldr	x0, [x0, #56]
  4044f8:	cbz	x0, 404510 <ferror@plt+0x2370>
  4044fc:	ldr	x19, [sp, #16]
  404500:	ldp	x29, x30, [sp], #32
  404504:	b	403da0 <ferror@plt+0x1c00>
  404508:	ldr	x0, [x19, #8]
  40450c:	b	4044f8 <ferror@plt+0x2358>
  404510:	ldr	x19, [sp, #16]
  404514:	ldp	x29, x30, [sp], #32
  404518:	ret
  40451c:	ret
  404520:	stp	x29, x30, [sp, #-32]!
  404524:	mov	x29, sp
  404528:	stp	x19, x20, [sp, #16]
  40452c:	mov	x20, x1
  404530:	adrp	x1, 419000 <ferror@plt+0x16e60>
  404534:	ldr	w1, [x1, #3008]
  404538:	cbz	w1, 404568 <ferror@plt+0x23c8>
  40453c:	adrp	x19, 406000 <ferror@plt+0x3e60>
  404540:	add	x19, x19, #0xa12
  404544:	cbz	x0, 404554 <ferror@plt+0x23b4>
  404548:	ldr	x1, [x0]
  40454c:	mov	x0, x19
  404550:	bl	4020f0 <printf@plt>
  404554:	mov	x0, x19
  404558:	ldr	x1, [x20]
  40455c:	ldp	x19, x20, [sp, #16]
  404560:	ldp	x29, x30, [sp], #32
  404564:	b	4020f0 <printf@plt>
  404568:	ldp	x19, x20, [sp, #16]
  40456c:	ldp	x29, x30, [sp], #32
  404570:	ret
  404574:	stp	x29, x30, [sp, #-48]!
  404578:	mov	w1, #0x2f                  	// #47
  40457c:	mov	x29, sp
  404580:	stp	x19, x20, [sp, #16]
  404584:	str	x21, [sp, #32]
  404588:	mov	x21, x0
  40458c:	bl	401ec0 <strrchr@plt>
  404590:	cbz	x0, 4045ec <ferror@plt+0x244c>
  404594:	sub	x20, x0, x21
  404598:	add	x0, x20, #0xb
  40459c:	bl	401e50 <xmalloc@plt>
  4045a0:	mov	x19, x0
  4045a4:	mov	x1, x21
  4045a8:	mov	x2, x20
  4045ac:	bl	401c60 <memcpy@plt>
  4045b0:	add	x1, x20, #0x1
  4045b4:	mov	w0, #0x2f                  	// #47
  4045b8:	strb	w0, [x19, x20]
  4045bc:	adrp	x0, 406000 <ferror@plt+0x3e60>
  4045c0:	add	x0, x0, #0xef8
  4045c4:	add	x2, x19, x1
  4045c8:	ldr	x3, [x0]
  4045cc:	str	x3, [x19, x1]
  4045d0:	ldrb	w0, [x0, #8]
  4045d4:	strb	w0, [x2, #8]
  4045d8:	mov	x0, x19
  4045dc:	ldp	x19, x20, [sp, #16]
  4045e0:	ldr	x21, [sp, #32]
  4045e4:	ldp	x29, x30, [sp], #48
  4045e8:	ret
  4045ec:	mov	x0, #0x9                   	// #9
  4045f0:	bl	401e50 <xmalloc@plt>
  4045f4:	mov	x1, #0x0                   	// #0
  4045f8:	mov	x19, x0
  4045fc:	b	4045bc <ferror@plt+0x241c>
  404600:	cbz	w0, 40461c <ferror@plt+0x247c>
  404604:	cmp	w0, #0x1
  404608:	b.eq	404630 <ferror@plt+0x2490>  // b.none
  40460c:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404610:	mov	w2, #0x5                   	// #5
  404614:	add	x1, x1, #0xf1a
  404618:	b	404628 <ferror@plt+0x2488>
  40461c:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404620:	add	x1, x1, #0xf01
  404624:	mov	w2, #0x5                   	// #5
  404628:	mov	x0, #0x0                   	// #0
  40462c:	b	402090 <dcgettext@plt>
  404630:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404634:	mov	w2, #0x5                   	// #5
  404638:	add	x1, x1, #0xf0c
  40463c:	b	404628 <ferror@plt+0x2488>
  404640:	stp	x29, x30, [sp, #-32]!
  404644:	mov	x29, sp
  404648:	stp	x19, x20, [sp, #16]
  40464c:	mov	x20, x0
  404650:	bl	401e30 <bfd_get_error@plt>
  404654:	cbnz	w0, 4046ac <ferror@plt+0x250c>
  404658:	adrp	x1, 406000 <ferror@plt+0x3e60>
  40465c:	mov	w2, #0x5                   	// #5
  404660:	add	x1, x1, #0xf2d
  404664:	mov	x0, #0x0                   	// #0
  404668:	bl	402090 <dcgettext@plt>
  40466c:	mov	x19, x0
  404670:	adrp	x0, 419000 <ferror@plt+0x16e60>
  404674:	ldr	x0, [x0, #1872]
  404678:	bl	401ff0 <fflush@plt>
  40467c:	adrp	x1, 419000 <ferror@plt+0x16e60>
  404680:	adrp	x0, 419000 <ferror@plt+0x16e60>
  404684:	cbz	x20, 4046b4 <ferror@plt+0x2514>
  404688:	mov	x4, x19
  40468c:	mov	x3, x20
  404690:	ldp	x19, x20, [sp, #16]
  404694:	ldp	x29, x30, [sp], #32
  404698:	ldr	x2, [x1, #3248]
  40469c:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4046a0:	ldr	x0, [x0, #1848]
  4046a4:	add	x1, x1, #0xf44
  4046a8:	b	402170 <fprintf@plt>
  4046ac:	bl	402070 <bfd_errmsg@plt>
  4046b0:	b	40466c <ferror@plt+0x24cc>
  4046b4:	mov	x3, x19
  4046b8:	ldp	x19, x20, [sp, #16]
  4046bc:	ldp	x29, x30, [sp], #32
  4046c0:	ldr	x2, [x1, #3248]
  4046c4:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4046c8:	ldr	x0, [x0, #1848]
  4046cc:	add	x1, x1, #0xf48
  4046d0:	b	402170 <fprintf@plt>
  4046d4:	stp	x29, x30, [sp, #-80]!
  4046d8:	mov	x29, sp
  4046dc:	stp	x19, x20, [sp, #16]
  4046e0:	mov	x20, x0
  4046e4:	ldr	w0, [x1, #12]
  4046e8:	stp	x21, x22, [sp, #32]
  4046ec:	mov	x19, x1
  4046f0:	add	w0, w0, #0x1
  4046f4:	stp	x23, x24, [sp, #48]
  4046f8:	ldr	x2, [x1, #16]
  4046fc:	str	x25, [sp, #64]
  404700:	str	w0, [x1, #12]
  404704:	mov	w1, #0x60                  	// #96
  404708:	smull	x1, w0, w1
  40470c:	cmp	x2, x1
  404710:	b.cs	404750 <ferror@plt+0x25b0>  // b.hs, b.nlast
  404714:	mov	w21, #0xc0                  	// #192
  404718:	cmp	w0, #0x3f
  40471c:	smull	x21, w0, w21
  404720:	mov	x0, #0x3000                	// #12288
  404724:	csel	x21, x21, x0, gt
  404728:	ldr	x0, [x19, #24]
  40472c:	mov	x1, x21
  404730:	bl	401de0 <xrealloc@plt>
  404734:	str	x0, [x19, #24]
  404738:	ldr	x3, [x19, #16]
  40473c:	mov	w1, #0x0                   	// #0
  404740:	sub	x2, x21, x3
  404744:	add	x0, x0, x3
  404748:	bl	401e40 <memset@plt>
  40474c:	str	x21, [x19, #16]
  404750:	ldr	w0, [x19, #12]
  404754:	mov	w22, #0x60                  	// #96
  404758:	mov	x23, #0xffffffffffffffa0    	// #-96
  40475c:	ldr	x1, [x19, #24]
  404760:	smaddl	x0, w0, w22, x23
  404764:	ldr	x2, [x20]
  404768:	str	x2, [x1, x0]
  40476c:	mov	w2, #0x5                   	// #5
  404770:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404774:	mov	x0, #0x0                   	// #0
  404778:	add	x1, x1, #0xf50
  40477c:	bl	402090 <dcgettext@plt>
  404780:	mov	x21, x0
  404784:	ldr	w0, [x20, #16]
  404788:	ldr	x25, [x20]
  40478c:	bl	404600 <ferror@plt+0x2460>
  404790:	mov	x24, x0
  404794:	ldr	w0, [x20, #12]
  404798:	bl	404600 <ferror@plt+0x2460>
  40479c:	mov	x3, x0
  4047a0:	mov	x2, x24
  4047a4:	mov	x1, x25
  4047a8:	mov	x0, x21
  4047ac:	bl	4020f0 <printf@plt>
  4047b0:	ldr	x0, [x19]
  4047b4:	ldr	x1, [x20]
  4047b8:	bl	401fc0 <bfd_openw@plt>
  4047bc:	mov	x21, x0
  4047c0:	cbnz	x0, 4047f0 <ferror@plt+0x2650>
  4047c4:	ldr	x0, [x19]
  4047c8:	bl	404640 <ferror@plt+0x24a0>
  4047cc:	mov	w0, #0x1                   	// #1
  4047d0:	str	w0, [x19, #8]
  4047d4:	ldr	w0, [x19, #8]
  4047d8:	ldp	x19, x20, [sp, #16]
  4047dc:	ldp	x21, x22, [sp, #32]
  4047e0:	ldp	x23, x24, [sp, #48]
  4047e4:	ldr	x25, [sp, #64]
  4047e8:	ldp	x29, x30, [sp], #80
  4047ec:	ret
  4047f0:	mov	w1, #0x1                   	// #1
  4047f4:	bl	401ee0 <bfd_set_format@plt>
  4047f8:	cbnz	w0, 404824 <ferror@plt+0x2684>
  4047fc:	bl	401e30 <bfd_get_error@plt>
  404800:	cmp	w0, #0x5
  404804:	b.eq	404818 <ferror@plt+0x2678>  // b.none
  404808:	ldr	x0, [x20]
  40480c:	bl	404640 <ferror@plt+0x24a0>
  404810:	mov	w0, #0x1                   	// #1
  404814:	str	w0, [x19, #8]
  404818:	mov	x0, x21
  40481c:	bl	401f30 <bfd_close_all_done@plt>
  404820:	b	4047d4 <ferror@plt+0x2634>
  404824:	adrp	x24, 406000 <ferror@plt+0x3e60>
  404828:	add	x24, x24, #0xf6a
  40482c:	mov	w20, #0x2                   	// #2
  404830:	mov	w25, #0x1                   	// #1
  404834:	ldr	x0, [x21, #8]
  404838:	mov	w1, w20
  40483c:	mov	x2, #0x0                   	// #0
  404840:	ldr	x3, [x0, #656]
  404844:	mov	x0, x21
  404848:	blr	x3
  40484c:	cbz	w0, 404884 <ferror@plt+0x26e4>
  404850:	mov	x1, #0x0                   	// #0
  404854:	mov	w0, w20
  404858:	bl	401f80 <bfd_printable_arch_mach@plt>
  40485c:	mov	x1, x0
  404860:	mov	x0, x24
  404864:	bl	4020f0 <printf@plt>
  404868:	ldr	w1, [x19, #12]
  40486c:	sub	w0, w20, #0x2
  404870:	smaddl	x2, w1, w22, x23
  404874:	ldr	x1, [x19, #24]
  404878:	add	x1, x1, x2
  40487c:	add	x0, x1, x0
  404880:	strb	w25, [x0, #8]
  404884:	add	w20, w20, #0x1
  404888:	cmp	w20, #0x59
  40488c:	b.ne	404834 <ferror@plt+0x2694>  // b.any
  404890:	b	404818 <ferror@plt+0x2678>
  404894:	stp	x29, x30, [sp, #-16]!
  404898:	mov	x29, sp
  40489c:	bl	404640 <ferror@plt+0x24a0>
  4048a0:	mov	w0, #0x1                   	// #1
  4048a4:	bl	402030 <xexit@plt>
  4048a8:	stp	x29, x30, [sp, #-80]!
  4048ac:	mov	x29, sp
  4048b0:	str	x21, [sp, #32]
  4048b4:	mov	x21, x0
  4048b8:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4048bc:	stp	x19, x20, [sp, #16]
  4048c0:	mov	x19, x1
  4048c4:	ldr	x0, [x0, #1872]
  4048c8:	adrp	x20, 419000 <ferror@plt+0x16e60>
  4048cc:	bl	401ff0 <fflush@plt>
  4048d0:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4048d4:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4048d8:	add	x1, x1, #0xa0d
  4048dc:	ldr	x2, [x0, #3248]
  4048e0:	ldr	x0, [x20, #1848]
  4048e4:	bl	402170 <fprintf@plt>
  4048e8:	ldp	x0, x1, [x19]
  4048ec:	stp	x0, x1, [sp, #48]
  4048f0:	add	x2, sp, #0x30
  4048f4:	ldp	x0, x1, [x19, #16]
  4048f8:	stp	x0, x1, [sp, #64]
  4048fc:	ldr	x0, [x20, #1848]
  404900:	mov	x1, x21
  404904:	bl	4020e0 <vfprintf@plt>
  404908:	ldr	x1, [x20, #1848]
  40490c:	mov	w0, #0xa                   	// #10
  404910:	ldp	x19, x20, [sp, #16]
  404914:	ldr	x21, [sp, #32]
  404918:	ldp	x29, x30, [sp], #80
  40491c:	b	401d40 <putc@plt>
  404920:	stp	x29, x30, [sp, #-272]!
  404924:	mov	x29, sp
  404928:	stp	x1, x2, [sp, #216]
  40492c:	add	x1, sp, #0x110
  404930:	stp	x1, x1, [sp, #48]
  404934:	add	x1, sp, #0xd0
  404938:	str	x1, [sp, #64]
  40493c:	mov	w1, #0xffffffc8            	// #-56
  404940:	str	w1, [sp, #72]
  404944:	mov	w1, #0xffffff80            	// #-128
  404948:	str	w1, [sp, #76]
  40494c:	add	x1, sp, #0x10
  404950:	stp	x3, x4, [sp, #232]
  404954:	ldp	x2, x3, [sp, #48]
  404958:	stp	x2, x3, [sp, #16]
  40495c:	ldp	x2, x3, [sp, #64]
  404960:	stp	x2, x3, [sp, #32]
  404964:	str	q0, [sp, #80]
  404968:	str	q1, [sp, #96]
  40496c:	str	q2, [sp, #112]
  404970:	str	q3, [sp, #128]
  404974:	str	q4, [sp, #144]
  404978:	str	q5, [sp, #160]
  40497c:	str	q6, [sp, #176]
  404980:	str	q7, [sp, #192]
  404984:	stp	x5, x6, [sp, #248]
  404988:	str	x7, [sp, #264]
  40498c:	bl	4048a8 <ferror@plt+0x2708>
  404990:	mov	w0, #0x1                   	// #1
  404994:	bl	402030 <xexit@plt>
  404998:	stp	x29, x30, [sp, #-272]!
  40499c:	mov	x29, sp
  4049a0:	stp	x1, x2, [sp, #216]
  4049a4:	add	x1, sp, #0x110
  4049a8:	stp	x1, x1, [sp, #48]
  4049ac:	add	x1, sp, #0xd0
  4049b0:	str	x1, [sp, #64]
  4049b4:	mov	w1, #0xffffffc8            	// #-56
  4049b8:	str	w1, [sp, #72]
  4049bc:	mov	w1, #0xffffff80            	// #-128
  4049c0:	str	w1, [sp, #76]
  4049c4:	add	x1, sp, #0x10
  4049c8:	stp	x3, x4, [sp, #232]
  4049cc:	ldp	x2, x3, [sp, #48]
  4049d0:	stp	x2, x3, [sp, #16]
  4049d4:	ldp	x2, x3, [sp, #64]
  4049d8:	stp	x2, x3, [sp, #32]
  4049dc:	str	q0, [sp, #80]
  4049e0:	str	q1, [sp, #96]
  4049e4:	str	q2, [sp, #112]
  4049e8:	str	q3, [sp, #128]
  4049ec:	str	q4, [sp, #144]
  4049f0:	str	q5, [sp, #160]
  4049f4:	str	q6, [sp, #176]
  4049f8:	str	q7, [sp, #192]
  4049fc:	stp	x5, x6, [sp, #248]
  404a00:	str	x7, [sp, #264]
  404a04:	bl	4048a8 <ferror@plt+0x2708>
  404a08:	ldp	x29, x30, [sp], #272
  404a0c:	ret
  404a10:	stp	x29, x30, [sp, #-32]!
  404a14:	mov	x29, sp
  404a18:	stp	x19, x20, [sp, #16]
  404a1c:	adrp	x19, 406000 <ferror@plt+0x3e60>
  404a20:	add	x19, x19, #0xf70
  404a24:	mov	x0, x19
  404a28:	bl	401d00 <bfd_set_default_target@plt>
  404a2c:	cbnz	w0, 404a60 <ferror@plt+0x28c0>
  404a30:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404a34:	add	x1, x1, #0xf8a
  404a38:	mov	w2, #0x5                   	// #5
  404a3c:	mov	x0, #0x0                   	// #0
  404a40:	bl	402090 <dcgettext@plt>
  404a44:	mov	x20, x0
  404a48:	bl	401e30 <bfd_get_error@plt>
  404a4c:	bl	402070 <bfd_errmsg@plt>
  404a50:	mov	x2, x0
  404a54:	mov	x1, x19
  404a58:	mov	x0, x20
  404a5c:	bl	404920 <ferror@plt+0x2780>
  404a60:	ldp	x19, x20, [sp, #16]
  404a64:	ldp	x29, x30, [sp], #32
  404a68:	ret
  404a6c:	stp	x29, x30, [sp, #-48]!
  404a70:	mov	x29, sp
  404a74:	stp	x19, x20, [sp, #16]
  404a78:	mov	x19, x0
  404a7c:	adrp	x0, 419000 <ferror@plt+0x16e60>
  404a80:	adrp	x20, 419000 <ferror@plt+0x16e60>
  404a84:	str	x21, [sp, #32]
  404a88:	ldr	x0, [x0, #1872]
  404a8c:	bl	401ff0 <fflush@plt>
  404a90:	mov	w2, #0x5                   	// #5
  404a94:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404a98:	ldr	x21, [x20, #1848]
  404a9c:	add	x1, x1, #0xfb3
  404aa0:	mov	x0, #0x0                   	// #0
  404aa4:	bl	402090 <dcgettext@plt>
  404aa8:	adrp	x1, 419000 <ferror@plt+0x16e60>
  404aac:	ldr	x2, [x1, #3248]
  404ab0:	mov	x1, x0
  404ab4:	mov	x0, x21
  404ab8:	adrp	x21, 406000 <ferror@plt+0x3e60>
  404abc:	add	x21, x21, #0xfaf
  404ac0:	bl	402170 <fprintf@plt>
  404ac4:	ldr	x2, [x19]
  404ac8:	ldr	x0, [x20, #1848]
  404acc:	cbnz	x2, 404ae8 <ferror@plt+0x2948>
  404ad0:	ldp	x19, x20, [sp, #16]
  404ad4:	mov	x1, x0
  404ad8:	ldr	x21, [sp, #32]
  404adc:	mov	w0, #0xa                   	// #10
  404ae0:	ldp	x29, x30, [sp], #48
  404ae4:	b	401d50 <fputc@plt>
  404ae8:	add	x19, x19, #0x8
  404aec:	mov	x1, x21
  404af0:	bl	402170 <fprintf@plt>
  404af4:	b	404ac4 <ferror@plt+0x2924>
  404af8:	stp	x29, x30, [sp, #-48]!
  404afc:	mov	x29, sp
  404b00:	stp	x19, x20, [sp, #16]
  404b04:	mov	x19, x1
  404b08:	stp	x21, x22, [sp, #32]
  404b0c:	cbnz	x0, 404b68 <ferror@plt+0x29c8>
  404b10:	mov	w2, #0x5                   	// #5
  404b14:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404b18:	add	x1, x1, #0xfc9
  404b1c:	bl	402090 <dcgettext@plt>
  404b20:	mov	x1, x0
  404b24:	mov	x0, x19
  404b28:	bl	402170 <fprintf@plt>
  404b2c:	bl	401e10 <bfd_target_list@plt>
  404b30:	adrp	x21, 406000 <ferror@plt+0x3e60>
  404b34:	mov	x20, x0
  404b38:	mov	x22, x0
  404b3c:	add	x21, x21, #0xfaf
  404b40:	ldr	x2, [x22], #8
  404b44:	cbnz	x2, 404b94 <ferror@plt+0x29f4>
  404b48:	mov	x1, x19
  404b4c:	mov	w0, #0xa                   	// #10
  404b50:	bl	401d50 <fputc@plt>
  404b54:	mov	x0, x20
  404b58:	ldp	x19, x20, [sp, #16]
  404b5c:	ldp	x21, x22, [sp, #32]
  404b60:	ldp	x29, x30, [sp], #48
  404b64:	b	401fb0 <free@plt>
  404b68:	mov	x20, x0
  404b6c:	mov	w2, #0x5                   	// #5
  404b70:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404b74:	mov	x0, #0x0                   	// #0
  404b78:	add	x1, x1, #0xfdc
  404b7c:	bl	402090 <dcgettext@plt>
  404b80:	mov	x2, x20
  404b84:	mov	x1, x0
  404b88:	mov	x0, x19
  404b8c:	bl	402170 <fprintf@plt>
  404b90:	b	404b2c <ferror@plt+0x298c>
  404b94:	mov	x1, x21
  404b98:	mov	x0, x19
  404b9c:	bl	402170 <fprintf@plt>
  404ba0:	b	404b40 <ferror@plt+0x29a0>
  404ba4:	stp	x29, x30, [sp, #-48]!
  404ba8:	mov	x29, sp
  404bac:	stp	x19, x20, [sp, #16]
  404bb0:	mov	x19, x1
  404bb4:	stp	x21, x22, [sp, #32]
  404bb8:	cbnz	x0, 404c14 <ferror@plt+0x2a74>
  404bbc:	mov	w2, #0x5                   	// #5
  404bc0:	adrp	x1, 406000 <ferror@plt+0x3e60>
  404bc4:	add	x1, x1, #0xff3
  404bc8:	bl	402090 <dcgettext@plt>
  404bcc:	mov	x1, x0
  404bd0:	mov	x0, x19
  404bd4:	bl	402170 <fprintf@plt>
  404bd8:	bl	401cf0 <bfd_arch_list@plt>
  404bdc:	adrp	x22, 406000 <ferror@plt+0x3e60>
  404be0:	mov	x20, x0
  404be4:	mov	x21, x0
  404be8:	add	x22, x22, #0xfaf
  404bec:	ldr	x2, [x21]
  404bf0:	cbnz	x2, 404c40 <ferror@plt+0x2aa0>
  404bf4:	mov	x1, x19
  404bf8:	mov	w0, #0xa                   	// #10
  404bfc:	bl	401d50 <fputc@plt>
  404c00:	mov	x0, x20
  404c04:	ldp	x19, x20, [sp, #16]
  404c08:	ldp	x21, x22, [sp, #32]
  404c0c:	ldp	x29, x30, [sp], #48
  404c10:	b	401fb0 <free@plt>
  404c14:	mov	x20, x0
  404c18:	mov	w2, #0x5                   	// #5
  404c1c:	adrp	x1, 407000 <ferror@plt+0x4e60>
  404c20:	mov	x0, #0x0                   	// #0
  404c24:	add	x1, x1, #0xc
  404c28:	bl	402090 <dcgettext@plt>
  404c2c:	mov	x2, x20
  404c30:	mov	x1, x0
  404c34:	mov	x0, x19
  404c38:	bl	402170 <fprintf@plt>
  404c3c:	b	404bd8 <ferror@plt+0x2a38>
  404c40:	mov	x1, x22
  404c44:	mov	x0, x19
  404c48:	add	x21, x21, #0x8
  404c4c:	bl	402170 <fprintf@plt>
  404c50:	b	404bec <ferror@plt+0x2a4c>
  404c54:	stp	x29, x30, [sp, #-144]!
  404c58:	mov	w2, #0x5                   	// #5
  404c5c:	adrp	x1, 407000 <ferror@plt+0x4e60>
  404c60:	mov	x29, sp
  404c64:	add	x1, x1, #0x29
  404c68:	mov	x0, #0x0                   	// #0
  404c6c:	stp	x19, x20, [sp, #16]
  404c70:	stp	x21, x22, [sp, #32]
  404c74:	stp	x23, x24, [sp, #48]
  404c78:	stp	x25, x26, [sp, #64]
  404c7c:	stp	x27, x28, [sp, #80]
  404c80:	bl	402090 <dcgettext@plt>
  404c84:	adrp	x1, 407000 <ferror@plt+0x4e60>
  404c88:	add	x1, x1, #0x45
  404c8c:	bl	4020f0 <printf@plt>
  404c90:	mov	x0, #0x0                   	// #0
  404c94:	bl	405e3c <ferror@plt+0x3c9c>
  404c98:	stp	x0, xzr, [sp, #112]
  404c9c:	add	x1, sp, #0x70
  404ca0:	adrp	x0, 404000 <ferror@plt+0x1e60>
  404ca4:	add	x0, x0, #0x6d4
  404ca8:	stp	xzr, xzr, [sp, #128]
  404cac:	bl	401fa0 <bfd_iterate_over_targets@plt>
  404cb0:	ldr	x0, [sp, #112]
  404cb4:	bl	402160 <unlink@plt>
  404cb8:	ldr	x0, [sp, #112]
  404cbc:	bl	401fb0 <free@plt>
  404cc0:	ldr	w19, [sp, #120]
  404cc4:	cbz	w19, 404ce8 <ferror@plt+0x2b48>
  404cc8:	ldr	w0, [sp, #120]
  404ccc:	ldp	x19, x20, [sp, #16]
  404cd0:	ldp	x21, x22, [sp, #32]
  404cd4:	ldp	x23, x24, [sp, #48]
  404cd8:	ldp	x25, x26, [sp, #64]
  404cdc:	ldp	x27, x28, [sp, #80]
  404ce0:	ldp	x29, x30, [sp], #144
  404ce4:	ret
  404ce8:	mov	w20, #0x0                   	// #0
  404cec:	mov	w21, #0x2                   	// #2
  404cf0:	mov	x1, #0x0                   	// #0
  404cf4:	mov	w0, w21
  404cf8:	bl	401f80 <bfd_printable_arch_mach@plt>
  404cfc:	add	w21, w21, #0x1
  404d00:	bl	401ca0 <strlen@plt>
  404d04:	cmp	w20, w0
  404d08:	csel	w20, w20, w0, ge  // ge = tcont
  404d0c:	cmp	w21, #0x59
  404d10:	b.ne	404cf0 <ferror@plt+0x2b50>  // b.any
  404d14:	adrp	x0, 407000 <ferror@plt+0x4e60>
  404d18:	add	x0, x0, #0x59
  404d1c:	bl	402130 <getenv@plt>
  404d20:	cbz	x0, 404e44 <ferror@plt+0x2ca4>
  404d24:	bl	401dc0 <atoi@plt>
  404d28:	cmp	w0, #0x0
  404d2c:	mov	w1, #0x50                  	// #80
  404d30:	csel	w0, w0, w1, ne  // ne = any
  404d34:	sub	w0, w0, w20
  404d38:	adrp	x26, 407000 <ferror@plt+0x4e60>
  404d3c:	add	x26, x26, #0xa3
  404d40:	sub	w0, w0, #0x1
  404d44:	str	w0, [sp, #104]
  404d48:	ldr	w24, [sp, #124]
  404d4c:	cmp	w19, w24
  404d50:	b.ge	404cc8 <ferror@plt+0x2b28>  // b.tcont
  404d54:	ldr	w23, [sp, #104]
  404d58:	sxtw	x21, w19
  404d5c:	ldr	x25, [sp, #136]
  404d60:	mov	x27, #0x60                  	// #96
  404d64:	mul	x0, x21, x27
  404d68:	sub	w23, w23, #0x1
  404d6c:	mov	w22, w21
  404d70:	ldr	x0, [x25, x0]
  404d74:	bl	401ca0 <strlen@plt>
  404d78:	subs	w23, w23, w0
  404d7c:	b.mi	404d90 <ferror@plt+0x2bf0>  // b.first
  404d80:	add	w22, w21, #0x1
  404d84:	add	x21, x21, #0x1
  404d88:	cmp	w24, w21
  404d8c:	b.gt	404d64 <ferror@plt+0x2bc4>
  404d90:	mov	w23, #0x60                  	// #96
  404d94:	mov	w21, w19
  404d98:	add	w1, w20, #0x1
  404d9c:	adrp	x2, 406000 <ferror@plt+0x3e60>
  404da0:	smull	x23, w19, w23
  404da4:	add	x2, x2, #0x97a
  404da8:	adrp	x0, 407000 <ferror@plt+0x4e60>
  404dac:	add	x0, x0, #0x61
  404db0:	mov	x24, x23
  404db4:	bl	4020f0 <printf@plt>
  404db8:	cmp	w21, w22
  404dbc:	b.ne	404e4c <ferror@plt+0x2cac>  // b.any
  404dc0:	adrp	x27, 407000 <ferror@plt+0x4e60>
  404dc4:	adrp	x28, 407000 <ferror@plt+0x4e60>
  404dc8:	add	x27, x27, #0x66
  404dcc:	add	x28, x28, #0x6f
  404dd0:	mov	w21, #0x2                   	// #2
  404dd4:	mov	w0, #0xa                   	// #10
  404dd8:	bl	402140 <putchar@plt>
  404ddc:	mov	x1, #0x0                   	// #0
  404de0:	mov	w0, w21
  404de4:	bl	401f80 <bfd_printable_arch_mach@plt>
  404de8:	mov	x1, x27
  404dec:	bl	401f70 <strcmp@plt>
  404df0:	cbz	w0, 404e30 <ferror@plt+0x2c90>
  404df4:	mov	x1, #0x0                   	// #0
  404df8:	mov	w0, w21
  404dfc:	bl	401f80 <bfd_printable_arch_mach@plt>
  404e00:	mov	x25, x23
  404e04:	mov	x2, x0
  404e08:	mov	w1, w20
  404e0c:	mov	x0, x28
  404e10:	mov	w24, w19
  404e14:	bl	4020f0 <printf@plt>
  404e18:	sub	w0, w21, #0x2
  404e1c:	str	x0, [sp, #96]
  404e20:	cmp	w22, w24
  404e24:	b.ne	404e68 <ferror@plt+0x2cc8>  // b.any
  404e28:	mov	w0, #0xa                   	// #10
  404e2c:	bl	402140 <putchar@plt>
  404e30:	add	w21, w21, #0x1
  404e34:	cmp	w21, #0x59
  404e38:	b.ne	404ddc <ferror@plt+0x2c3c>  // b.any
  404e3c:	mov	w19, w22
  404e40:	b	404d48 <ferror@plt+0x2ba8>
  404e44:	mov	w0, #0x50                  	// #80
  404e48:	b	404d34 <ferror@plt+0x2b94>
  404e4c:	ldr	x0, [sp, #136]
  404e50:	add	w21, w21, #0x1
  404e54:	ldr	x1, [x0, x24]
  404e58:	mov	x0, x26
  404e5c:	add	x24, x24, #0x60
  404e60:	bl	4020f0 <printf@plt>
  404e64:	b	404db8 <ferror@plt+0x2c18>
  404e68:	ldr	x0, [sp, #136]
  404e6c:	ldr	x2, [sp, #96]
  404e70:	add	x1, x0, x25
  404e74:	ldr	x0, [x0, x25]
  404e78:	add	x1, x1, x2
  404e7c:	ldrb	w1, [x1, #8]
  404e80:	cbz	w1, 404eac <ferror@plt+0x2d0c>
  404e84:	adrp	x1, 419000 <ferror@plt+0x16e60>
  404e88:	ldr	x1, [x1, #1872]
  404e8c:	bl	401cb0 <fputs@plt>
  404e90:	add	w24, w24, #0x1
  404e94:	cmp	w22, w24
  404e98:	b.eq	404ea4 <ferror@plt+0x2d04>  // b.none
  404e9c:	mov	w0, #0x20                  	// #32
  404ea0:	bl	402140 <putchar@plt>
  404ea4:	add	x25, x25, #0x60
  404ea8:	b	404e20 <ferror@plt+0x2c80>
  404eac:	bl	401ca0 <strlen@plt>
  404eb0:	mov	w1, w0
  404eb4:	sub	w1, w1, #0x1
  404eb8:	cmn	w1, #0x1
  404ebc:	b.eq	404e90 <ferror@plt+0x2cf0>  // b.none
  404ec0:	mov	w0, #0x2d                  	// #45
  404ec4:	str	w1, [sp, #108]
  404ec8:	bl	402140 <putchar@plt>
  404ecc:	ldr	w1, [sp, #108]
  404ed0:	b	404eb4 <ferror@plt+0x2d14>
  404ed4:	stp	x29, x30, [sp, #-240]!
  404ed8:	mov	x29, sp
  404edc:	stp	x19, x20, [sp, #16]
  404ee0:	mov	x20, x0
  404ee4:	mov	x19, x1
  404ee8:	str	x21, [sp, #32]
  404eec:	mov	w21, w3
  404ef0:	cbz	w2, 404f6c <ferror@plt+0x2dcc>
  404ef4:	ldr	x0, [x19, #8]
  404ef8:	add	x1, sp, #0x70
  404efc:	ldr	x2, [x0, #480]
  404f00:	mov	x0, x19
  404f04:	blr	x2
  404f08:	cbnz	w0, 404f6c <ferror@plt+0x2dcc>
  404f0c:	ldr	x0, [sp, #200]
  404f10:	str	x0, [sp, #48]
  404f14:	add	x0, sp, #0x30
  404f18:	bl	401d80 <ctime@plt>
  404f1c:	cbnz	x0, 404fb8 <ferror@plt+0x2e18>
  404f20:	mov	w2, #0x5                   	// #5
  404f24:	adrp	x1, 407000 <ferror@plt+0x4e60>
  404f28:	add	x1, x1, #0x74
  404f2c:	bl	402090 <dcgettext@plt>
  404f30:	mov	x1, x0
  404f34:	add	x0, sp, #0x48
  404f38:	bl	401d30 <sprintf@plt>
  404f3c:	ldr	w0, [sp, #128]
  404f40:	add	x1, sp, #0x38
  404f44:	bl	40547c <ferror@plt+0x32dc>
  404f48:	strb	wzr, [sp, #66]
  404f4c:	ldp	w3, w4, [sp, #136]
  404f50:	adrp	x1, 407000 <ferror@plt+0x4e60>
  404f54:	ldr	x5, [sp, #160]
  404f58:	add	x6, sp, #0x48
  404f5c:	add	x2, sp, #0x39
  404f60:	add	x1, x1, #0x93
  404f64:	mov	x0, x20
  404f68:	bl	402170 <fprintf@plt>
  404f6c:	ldr	x0, [x19]
  404f70:	mov	x1, x20
  404f74:	bl	401cb0 <fputs@plt>
  404f78:	cbz	w21, 404f9c <ferror@plt+0x2dfc>
  404f7c:	ldrb	w0, [x19, #76]
  404f80:	tbz	w0, #7, 404fd4 <ferror@plt+0x2e34>
  404f84:	ldr	x2, [x19, #96]
  404f88:	cbz	x2, 404f9c <ferror@plt+0x2dfc>
  404f8c:	adrp	x1, 407000 <ferror@plt+0x4e60>
  404f90:	mov	x0, x20
  404f94:	add	x1, x1, #0xa7
  404f98:	bl	402170 <fprintf@plt>
  404f9c:	mov	x1, x20
  404fa0:	mov	w0, #0xa                   	// #10
  404fa4:	bl	401d50 <fputc@plt>
  404fa8:	ldp	x19, x20, [sp, #16]
  404fac:	ldr	x21, [sp, #32]
  404fb0:	ldp	x29, x30, [sp], #240
  404fb4:	ret
  404fb8:	add	x3, x0, #0x14
  404fbc:	add	x2, x0, #0x4
  404fc0:	adrp	x1, 407000 <ferror@plt+0x4e60>
  404fc4:	add	x0, sp, #0x48
  404fc8:	add	x1, x1, #0x88
  404fcc:	bl	401d30 <sprintf@plt>
  404fd0:	b	404f3c <ferror@plt+0x2d9c>
  404fd4:	ldr	x2, [x19, #88]
  404fd8:	b	404f88 <ferror@plt+0x2de8>
  404fdc:	stp	x29, x30, [sp, #-32]!
  404fe0:	mov	x29, sp
  404fe4:	str	x19, [sp, #16]
  404fe8:	bl	404574 <ferror@plt+0x23d4>
  404fec:	mov	x19, x0
  404ff0:	bl	402020 <mkstemp@plt>
  404ff4:	cmn	w0, #0x1
  404ff8:	b.ne	405018 <ferror@plt+0x2e78>  // b.any
  404ffc:	mov	x0, x19
  405000:	mov	x19, #0x0                   	// #0
  405004:	bl	401fb0 <free@plt>
  405008:	mov	x0, x19
  40500c:	ldr	x19, [sp, #16]
  405010:	ldp	x29, x30, [sp], #32
  405014:	ret
  405018:	bl	401eb0 <close@plt>
  40501c:	b	405008 <ferror@plt+0x2e68>
  405020:	stp	x29, x30, [sp, #-16]!
  405024:	mov	x29, sp
  405028:	bl	404574 <ferror@plt+0x23d4>
  40502c:	ldp	x29, x30, [sp], #16
  405030:	b	401ef0 <mkdtemp@plt>
  405034:	stp	x29, x30, [sp, #-48]!
  405038:	mov	w2, #0x0                   	// #0
  40503c:	mov	x29, sp
  405040:	stp	x19, x20, [sp, #16]
  405044:	mov	x20, x0
  405048:	mov	x19, x1
  40504c:	add	x1, sp, #0x28
  405050:	bl	401cc0 <bfd_scan_vma@plt>
  405054:	ldr	x1, [sp, #40]
  405058:	ldrb	w1, [x1]
  40505c:	cbz	w1, 405080 <ferror@plt+0x2ee0>
  405060:	mov	w2, #0x5                   	// #5
  405064:	adrp	x1, 407000 <ferror@plt+0x4e60>
  405068:	mov	x0, #0x0                   	// #0
  40506c:	add	x1, x1, #0xae
  405070:	bl	402090 <dcgettext@plt>
  405074:	mov	x2, x20
  405078:	mov	x1, x19
  40507c:	bl	404920 <ferror@plt+0x2780>
  405080:	ldp	x19, x20, [sp, #16]
  405084:	ldp	x29, x30, [sp], #48
  405088:	ret
  40508c:	cbz	x0, 405174 <ferror@plt+0x2fd4>
  405090:	stp	x29, x30, [sp, #-176]!
  405094:	mov	x29, sp
  405098:	add	x1, sp, #0x30
  40509c:	stp	x19, x20, [sp, #16]
  4050a0:	mov	x19, x0
  4050a4:	str	x21, [sp, #32]
  4050a8:	bl	405ed0 <ferror@plt+0x3d30>
  4050ac:	tbz	w0, #31, 405124 <ferror@plt+0x2f84>
  4050b0:	bl	402120 <__errno_location@plt>
  4050b4:	mov	x20, x0
  4050b8:	ldr	w0, [x0]
  4050bc:	mov	w2, #0x5                   	// #5
  4050c0:	cmp	w0, #0x2
  4050c4:	b.ne	4050e4 <ferror@plt+0x2f44>  // b.any
  4050c8:	adrp	x1, 407000 <ferror@plt+0x4e60>
  4050cc:	add	x1, x1, #0xc1
  4050d0:	mov	x0, #0x0                   	// #0
  4050d4:	bl	402090 <dcgettext@plt>
  4050d8:	mov	x1, x19
  4050dc:	bl	404998 <ferror@plt+0x27f8>
  4050e0:	b	405110 <ferror@plt+0x2f70>
  4050e4:	adrp	x1, 407000 <ferror@plt+0x4e60>
  4050e8:	mov	x0, #0x0                   	// #0
  4050ec:	add	x1, x1, #0xd4
  4050f0:	bl	402090 <dcgettext@plt>
  4050f4:	mov	x21, x0
  4050f8:	ldr	w0, [x20]
  4050fc:	bl	401ea0 <strerror@plt>
  405100:	mov	x2, x0
  405104:	mov	x1, x19
  405108:	mov	x0, x21
  40510c:	bl	404998 <ferror@plt+0x27f8>
  405110:	mov	x0, #0xffffffffffffffff    	// #-1
  405114:	ldp	x19, x20, [sp, #16]
  405118:	ldr	x21, [sp, #32]
  40511c:	ldp	x29, x30, [sp], #176
  405120:	ret
  405124:	ldr	w0, [sp, #64]
  405128:	and	w0, w0, #0xf000
  40512c:	cmp	w0, #0x4, lsl #12
  405130:	b.ne	405144 <ferror@plt+0x2fa4>  // b.any
  405134:	adrp	x1, 407000 <ferror@plt+0x4e60>
  405138:	mov	w2, #0x5                   	// #5
  40513c:	add	x1, x1, #0x100
  405140:	b	4050d0 <ferror@plt+0x2f30>
  405144:	cmp	w0, #0x8, lsl #12
  405148:	b.eq	40515c <ferror@plt+0x2fbc>  // b.none
  40514c:	adrp	x1, 407000 <ferror@plt+0x4e60>
  405150:	mov	w2, #0x5                   	// #5
  405154:	add	x1, x1, #0x11d
  405158:	b	4050d0 <ferror@plt+0x2f30>
  40515c:	ldr	x0, [sp, #96]
  405160:	tbz	x0, #63, 405114 <ferror@plt+0x2f74>
  405164:	adrp	x1, 407000 <ferror@plt+0x4e60>
  405168:	mov	w2, #0x5                   	// #5
  40516c:	add	x1, x1, #0x143
  405170:	b	4050d0 <ferror@plt+0x2f30>
  405174:	mov	x0, #0xffffffffffffffff    	// #-1
  405178:	ret
  40517c:	stp	x29, x30, [sp, #-48]!
  405180:	mov	x29, sp
  405184:	stp	x19, x20, [sp, #16]
  405188:	stp	x21, x22, [sp, #32]
  40518c:	cbnz	x0, 4051b0 <ferror@plt+0x3010>
  405190:	adrp	x3, 407000 <ferror@plt+0x4e60>
  405194:	adrp	x1, 407000 <ferror@plt+0x4e60>
  405198:	adrp	x0, 407000 <ferror@plt+0x4e60>
  40519c:	add	x3, x3, #0x1b2
  4051a0:	add	x1, x1, #0x17d
  4051a4:	add	x0, x0, #0x195
  4051a8:	mov	w2, #0x281                 	// #641
  4051ac:	bl	402110 <__assert_fail@plt>
  4051b0:	mov	x20, x0
  4051b4:	ldr	x0, [x0, #208]
  4051b8:	cbz	x0, 4051c4 <ferror@plt+0x3024>
  4051bc:	ldrb	w1, [x0, #76]
  4051c0:	tbz	w1, #7, 4051d8 <ferror@plt+0x3038>
  4051c4:	ldr	x0, [x20]
  4051c8:	ldp	x19, x20, [sp, #16]
  4051cc:	ldp	x21, x22, [sp, #32]
  4051d0:	ldp	x29, x30, [sp], #48
  4051d4:	ret
  4051d8:	ldr	x0, [x0]
  4051dc:	bl	401ca0 <strlen@plt>
  4051e0:	mov	x19, x0
  4051e4:	ldr	x0, [x20]
  4051e8:	bl	401ca0 <strlen@plt>
  4051ec:	add	x19, x19, x0
  4051f0:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4051f4:	add	x19, x19, #0x3
  4051f8:	add	x22, x0, #0xc98
  4051fc:	mov	x21, x0
  405200:	ldr	x1, [x0, #3224]
  405204:	cmp	x1, x19
  405208:	b.cs	405228 <ferror@plt+0x3088>  // b.hs, b.nlast
  40520c:	cbz	x1, 405218 <ferror@plt+0x3078>
  405210:	ldr	x0, [x22, #8]
  405214:	bl	401fb0 <free@plt>
  405218:	add	x0, x19, x19, lsr #1
  40521c:	str	x0, [x21, #3224]
  405220:	bl	401e50 <xmalloc@plt>
  405224:	str	x0, [x22, #8]
  405228:	ldr	x0, [x20, #208]
  40522c:	adrp	x1, 407000 <ferror@plt+0x4e60>
  405230:	ldr	x3, [x20]
  405234:	add	x1, x1, #0x1a2
  405238:	ldr	x2, [x0]
  40523c:	ldr	x0, [x22, #8]
  405240:	bl	401d30 <sprintf@plt>
  405244:	ldr	x0, [x22, #8]
  405248:	b	4051c8 <ferror@plt+0x3028>
  40524c:	stp	x29, x30, [sp, #-288]!
  405250:	mov	x29, sp
  405254:	stp	x19, x20, [sp, #16]
  405258:	mov	x20, x0
  40525c:	stp	x21, x22, [sp, #32]
  405260:	mov	x21, x1
  405264:	stp	x23, x24, [sp, #48]
  405268:	mov	x24, x2
  40526c:	mov	x23, x3
  405270:	str	q0, [sp, #128]
  405274:	str	q1, [sp, #144]
  405278:	str	q2, [sp, #160]
  40527c:	str	q3, [sp, #176]
  405280:	str	q4, [sp, #192]
  405284:	str	q5, [sp, #208]
  405288:	str	q6, [sp, #224]
  40528c:	str	q7, [sp, #240]
  405290:	stp	x4, x5, [sp, #256]
  405294:	stp	x6, x7, [sp, #272]
  405298:	bl	401e30 <bfd_get_error@plt>
  40529c:	cbnz	w0, 405388 <ferror@plt+0x31e8>
  4052a0:	adrp	x1, 406000 <ferror@plt+0x3e60>
  4052a4:	mov	w2, #0x5                   	// #5
  4052a8:	add	x1, x1, #0xf2d
  4052ac:	mov	x0, #0x0                   	// #0
  4052b0:	bl	402090 <dcgettext@plt>
  4052b4:	mov	x22, x0
  4052b8:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4052bc:	adrp	x19, 419000 <ferror@plt+0x16e60>
  4052c0:	ldr	x0, [x0, #1872]
  4052c4:	bl	401ff0 <fflush@plt>
  4052c8:	add	x0, sp, #0x120
  4052cc:	stp	x0, x0, [sp, #96]
  4052d0:	add	x0, sp, #0x100
  4052d4:	str	x0, [sp, #112]
  4052d8:	mov	w0, #0xffffffe0            	// #-32
  4052dc:	str	w0, [sp, #120]
  4052e0:	mov	w0, #0xffffff80            	// #-128
  4052e4:	str	w0, [sp, #124]
  4052e8:	adrp	x0, 419000 <ferror@plt+0x16e60>
  4052ec:	ldr	x1, [x19, #1848]
  4052f0:	ldr	x0, [x0, #3248]
  4052f4:	bl	401cb0 <fputs@plt>
  4052f8:	cbz	x21, 405390 <ferror@plt+0x31f0>
  4052fc:	cbnz	x20, 40530c <ferror@plt+0x316c>
  405300:	mov	x0, x21
  405304:	bl	40517c <ferror@plt+0x2fdc>
  405308:	mov	x20, x0
  40530c:	cbz	x24, 405390 <ferror@plt+0x31f0>
  405310:	ldr	x3, [x24]
  405314:	cbz	x3, 405390 <ferror@plt+0x31f0>
  405318:	ldr	x0, [x19, #1848]
  40531c:	adrp	x1, 407000 <ferror@plt+0x4e60>
  405320:	mov	x2, x20
  405324:	add	x1, x1, #0x1a9
  405328:	bl	402170 <fprintf@plt>
  40532c:	cbz	x23, 405360 <ferror@plt+0x31c0>
  405330:	ldr	x1, [x19, #1848]
  405334:	adrp	x0, 406000 <ferror@plt+0x3e60>
  405338:	add	x0, x0, #0xa0a
  40533c:	bl	401cb0 <fputs@plt>
  405340:	ldp	x0, x1, [sp, #96]
  405344:	stp	x0, x1, [sp, #64]
  405348:	add	x2, sp, #0x40
  40534c:	ldp	x0, x1, [sp, #112]
  405350:	stp	x0, x1, [sp, #80]
  405354:	ldr	x0, [x19, #1848]
  405358:	mov	x1, x23
  40535c:	bl	4020e0 <vfprintf@plt>
  405360:	ldr	x0, [x19, #1848]
  405364:	mov	x2, x22
  405368:	adrp	x1, 406000 <ferror@plt+0x3e60>
  40536c:	add	x1, x1, #0xf4a
  405370:	bl	402170 <fprintf@plt>
  405374:	ldp	x19, x20, [sp, #16]
  405378:	ldp	x21, x22, [sp, #32]
  40537c:	ldp	x23, x24, [sp, #48]
  405380:	ldp	x29, x30, [sp], #288
  405384:	ret
  405388:	bl	402070 <bfd_errmsg@plt>
  40538c:	b	4052b4 <ferror@plt+0x3114>
  405390:	ldr	x0, [x19, #1848]
  405394:	mov	x2, x20
  405398:	adrp	x1, 406000 <ferror@plt+0x3e60>
  40539c:	add	x1, x1, #0xfae
  4053a0:	bl	402170 <fprintf@plt>
  4053a4:	b	40532c <ferror@plt+0x318c>
  4053a8:	ldrb	w1, [x0]
  4053ac:	cmp	w1, #0x2f
  4053b0:	b.ne	40540c <ferror@plt+0x326c>  // b.any
  4053b4:	mov	w0, #0x0                   	// #0
  4053b8:	b	405418 <ferror@plt+0x3278>
  4053bc:	cmp	w1, #0x2e
  4053c0:	b.ne	4053f0 <ferror@plt+0x3250>  // b.any
  4053c4:	ldrb	w1, [x0, #1]
  4053c8:	cmp	w1, #0x2e
  4053cc:	b.eq	4053d8 <ferror@plt+0x3238>  // b.none
  4053d0:	add	x0, x0, #0x1
  4053d4:	b	4053f0 <ferror@plt+0x3250>
  4053d8:	add	x1, x0, #0x2
  4053dc:	ldrb	w0, [x0, #2]
  4053e0:	cbz	w0, 4053b4 <ferror@plt+0x3214>
  4053e4:	cmp	w0, #0x2f
  4053e8:	b.eq	4053b4 <ferror@plt+0x3214>  // b.none
  4053ec:	mov	x0, x1
  4053f0:	ldrb	w1, [x0]
  4053f4:	cmp	w1, #0x2f
  4053f8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4053fc:	b.ne	4053d0 <ferror@plt+0x3230>  // b.any
  405400:	ldrb	w1, [x0]
  405404:	cmp	w1, #0x2f
  405408:	b.eq	40541c <ferror@plt+0x327c>  // b.none
  40540c:	ldrb	w1, [x0]
  405410:	cbnz	w1, 4053bc <ferror@plt+0x321c>
  405414:	mov	w0, #0x1                   	// #1
  405418:	ret
  40541c:	add	x0, x0, #0x1
  405420:	b	405400 <ferror@plt+0x3260>
  405424:	stp	x29, x30, [sp, #-16]!
  405428:	mov	x1, x0
  40542c:	adrp	x2, 407000 <ferror@plt+0x4e60>
  405430:	mov	x29, sp
  405434:	add	x2, x2, #0x45
  405438:	adrp	x0, 407000 <ferror@plt+0x4e60>
  40543c:	add	x0, x0, #0x1cb
  405440:	bl	4020f0 <printf@plt>
  405444:	adrp	x1, 407000 <ferror@plt+0x4e60>
  405448:	add	x1, x1, #0x1d6
  40544c:	mov	w2, #0x5                   	// #5
  405450:	mov	x0, #0x0                   	// #0
  405454:	bl	402090 <dcgettext@plt>
  405458:	bl	4020f0 <printf@plt>
  40545c:	adrp	x1, 407000 <ferror@plt+0x4e60>
  405460:	add	x1, x1, #0x209
  405464:	mov	w2, #0x5                   	// #5
  405468:	mov	x0, #0x0                   	// #0
  40546c:	bl	402090 <dcgettext@plt>
  405470:	bl	4020f0 <printf@plt>
  405474:	mov	w0, #0x0                   	// #0
  405478:	bl	401cd0 <exit@plt>
  40547c:	and	x2, x0, #0xf000
  405480:	cmp	x2, #0x4, lsl #12
  405484:	b.eq	405584 <ferror@plt+0x33e4>  // b.none
  405488:	cmp	x2, #0xa, lsl #12
  40548c:	b.eq	40558c <ferror@plt+0x33ec>  // b.none
  405490:	cmp	x2, #0x6, lsl #12
  405494:	b.eq	405594 <ferror@plt+0x33f4>  // b.none
  405498:	cmp	x2, #0x2, lsl #12
  40549c:	b.eq	40559c <ferror@plt+0x33fc>  // b.none
  4054a0:	cmp	x2, #0xc, lsl #12
  4054a4:	b.eq	4055a4 <ferror@plt+0x3404>  // b.none
  4054a8:	cmp	x2, #0x1, lsl #12
  4054ac:	mov	w3, #0x2d                  	// #45
  4054b0:	mov	w2, #0x70                  	// #112
  4054b4:	csel	w2, w2, w3, eq  // eq = none
  4054b8:	tst	x0, #0x100
  4054bc:	mov	w5, #0x72                  	// #114
  4054c0:	strb	w2, [x1]
  4054c4:	mov	w2, #0x2d                  	// #45
  4054c8:	csel	w3, w5, w2, ne  // ne = any
  4054cc:	tst	x0, #0x80
  4054d0:	mov	w4, #0x77                  	// #119
  4054d4:	strb	w3, [x1, #1]
  4054d8:	csel	w3, w4, w2, ne  // ne = any
  4054dc:	tst	x0, #0x40
  4054e0:	strb	w3, [x1, #2]
  4054e4:	mov	w3, #0x78                  	// #120
  4054e8:	csel	w7, w3, w2, ne  // ne = any
  4054ec:	tst	x0, #0x20
  4054f0:	csel	w6, w5, w2, ne  // ne = any
  4054f4:	tst	x0, #0x10
  4054f8:	strb	w6, [x1, #4]
  4054fc:	csel	w6, w4, w2, ne  // ne = any
  405500:	tst	x0, #0x8
  405504:	strb	w6, [x1, #5]
  405508:	csel	w6, w3, w2, ne  // ne = any
  40550c:	tst	x0, #0x4
  405510:	csel	w5, w5, w2, ne  // ne = any
  405514:	tst	x0, #0x2
  405518:	csel	w4, w4, w2, ne  // ne = any
  40551c:	tst	x0, #0x1
  405520:	csel	w2, w3, w2, ne  // ne = any
  405524:	strb	w7, [x1, #3]
  405528:	strb	w6, [x1, #6]
  40552c:	strb	w5, [x1, #7]
  405530:	strb	w4, [x1, #8]
  405534:	strb	w2, [x1, #9]
  405538:	tbz	w0, #11, 405550 <ferror@plt+0x33b0>
  40553c:	cmp	w7, w3
  405540:	mov	w4, #0x73                  	// #115
  405544:	mov	w3, #0x53                  	// #83
  405548:	csel	w3, w3, w4, ne  // ne = any
  40554c:	strb	w3, [x1, #3]
  405550:	tbz	w0, #10, 405568 <ferror@plt+0x33c8>
  405554:	cmp	w6, #0x78
  405558:	mov	w3, #0x53                  	// #83
  40555c:	mov	w4, #0x73                  	// #115
  405560:	csel	w3, w3, w4, ne  // ne = any
  405564:	strb	w3, [x1, #6]
  405568:	tbz	w0, #9, 405580 <ferror@plt+0x33e0>
  40556c:	cmp	w2, #0x78
  405570:	mov	w0, #0x54                  	// #84
  405574:	mov	w2, #0x74                  	// #116
  405578:	csel	w0, w0, w2, ne  // ne = any
  40557c:	strb	w0, [x1, #9]
  405580:	ret
  405584:	mov	w2, #0x64                  	// #100
  405588:	b	4054b8 <ferror@plt+0x3318>
  40558c:	mov	w2, #0x6c                  	// #108
  405590:	b	4054b8 <ferror@plt+0x3318>
  405594:	mov	w2, #0x62                  	// #98
  405598:	b	4054b8 <ferror@plt+0x3318>
  40559c:	mov	w2, #0x63                  	// #99
  4055a0:	b	4054b8 <ferror@plt+0x3318>
  4055a4:	mov	w2, #0x73                  	// #115
  4055a8:	b	4054b8 <ferror@plt+0x3318>
  4055ac:	stp	x29, x30, [sp, #-48]!
  4055b0:	mov	x29, sp
  4055b4:	stp	x19, x20, [sp, #16]
  4055b8:	mov	x19, x0
  4055bc:	str	x21, [sp, #32]
  4055c0:	cbz	x0, 4055fc <ferror@plt+0x345c>
  4055c4:	mov	x1, #0x0                   	// #0
  4055c8:	ldr	x2, [x19, x1, lsl #3]
  4055cc:	add	w0, w1, #0x1
  4055d0:	add	x1, x1, #0x1
  4055d4:	cbnz	x2, 4055c8 <ferror@plt+0x3428>
  4055d8:	sbfiz	x0, x0, #3, #32
  4055dc:	bl	401e50 <xmalloc@plt>
  4055e0:	mov	x20, x0
  4055e4:	mov	x21, #0x0                   	// #0
  4055e8:	ldr	x0, [x19, x21]
  4055ec:	add	x1, x20, x21
  4055f0:	cbnz	x0, 405610 <ferror@plt+0x3470>
  4055f4:	mov	x19, x20
  4055f8:	str	xzr, [x1]
  4055fc:	mov	x0, x19
  405600:	ldp	x19, x20, [sp, #16]
  405604:	ldr	x21, [sp, #32]
  405608:	ldp	x29, x30, [sp], #48
  40560c:	ret
  405610:	bl	401e70 <xstrdup@plt>
  405614:	str	x0, [x20, x21]
  405618:	add	x21, x21, #0x8
  40561c:	b	4055e8 <ferror@plt+0x3448>
  405620:	cbnz	x0, 405648 <ferror@plt+0x34a8>
  405624:	ret
  405628:	add	x20, x20, #0x8
  40562c:	bl	401fb0 <free@plt>
  405630:	ldr	x0, [x20]
  405634:	cbnz	x0, 405628 <ferror@plt+0x3488>
  405638:	mov	x0, x19
  40563c:	ldp	x19, x20, [sp, #16]
  405640:	ldp	x29, x30, [sp], #32
  405644:	b	401fb0 <free@plt>
  405648:	stp	x29, x30, [sp, #-32]!
  40564c:	mov	x29, sp
  405650:	stp	x19, x20, [sp, #16]
  405654:	mov	x19, x0
  405658:	mov	x20, x0
  40565c:	b	405630 <ferror@plt+0x3490>
  405660:	stp	x29, x30, [sp, #-112]!
  405664:	mov	x29, sp
  405668:	stp	x19, x20, [sp, #16]
  40566c:	mov	x19, x0
  405670:	stp	x21, x22, [sp, #32]
  405674:	stp	x23, x24, [sp, #48]
  405678:	stp	x25, x26, [sp, #64]
  40567c:	stp	x27, x28, [sp, #80]
  405680:	cbz	x0, 405750 <ferror@plt+0x35b0>
  405684:	adrp	x21, 418000 <ferror@plt+0x15e60>
  405688:	bl	401ca0 <strlen@plt>
  40568c:	add	x0, x0, #0x1
  405690:	bl	401e50 <xmalloc@plt>
  405694:	ldr	x23, [x21, #4056]
  405698:	mov	x20, x0
  40569c:	mov	x28, #0x0                   	// #0
  4056a0:	mov	x24, #0x0                   	// #0
  4056a4:	mov	w22, #0x0                   	// #0
  4056a8:	mov	w25, #0x0                   	// #0
  4056ac:	mov	w26, #0x0                   	// #0
  4056b0:	mov	w27, #0x0                   	// #0
  4056b4:	ldr	x1, [x21, #4056]
  4056b8:	ldrb	w0, [x19]
  4056bc:	ldrh	w0, [x1, x0, lsl #1]
  4056c0:	tbnz	w0, #6, 405770 <ferror@plt+0x35d0>
  4056c4:	cbz	w22, 4056d4 <ferror@plt+0x3534>
  4056c8:	sub	w0, w22, #0x1
  4056cc:	cmp	w0, w28
  4056d0:	b.gt	4056ec <ferror@plt+0x354c>
  4056d4:	cbnz	x24, 405778 <ferror@plt+0x35d8>
  4056d8:	mov	x0, #0x40                  	// #64
  4056dc:	bl	401e50 <xmalloc@plt>
  4056e0:	mov	x24, x0
  4056e4:	mov	w22, #0x8                   	// #8
  4056e8:	str	xzr, [x24, x28, lsl #3]
  4056ec:	mov	w0, w25
  4056f0:	mov	x1, x20
  4056f4:	ldrb	w2, [x19]
  4056f8:	cbnz	w2, 405790 <ferror@plt+0x35f0>
  4056fc:	mov	w25, w0
  405700:	lsl	x2, x28, #3
  405704:	strb	wzr, [x1]
  405708:	add	x1, x24, x28, lsl #3
  40570c:	mov	x0, x20
  405710:	stp	x1, x2, [sp, #96]
  405714:	bl	401e70 <xstrdup@plt>
  405718:	ldp	x1, x2, [sp, #96]
  40571c:	str	x0, [x24, x2]
  405720:	adrp	x0, 418000 <ferror@plt+0x15e60>
  405724:	str	xzr, [x1, #8]
  405728:	ldr	x2, [x0, #4056]
  40572c:	ldrb	w1, [x19]
  405730:	ldrb	w0, [x19]
  405734:	ldrh	w1, [x2, x1, lsl #1]
  405738:	tbnz	w1, #6, 40583c <ferror@plt+0x369c>
  40573c:	add	x28, x28, #0x1
  405740:	cbnz	w0, 4056b4 <ferror@plt+0x3514>
  405744:	mov	x19, x24
  405748:	mov	x0, x20
  40574c:	bl	401fb0 <free@plt>
  405750:	mov	x0, x19
  405754:	ldp	x19, x20, [sp, #16]
  405758:	ldp	x21, x22, [sp, #32]
  40575c:	ldp	x23, x24, [sp, #48]
  405760:	ldp	x25, x26, [sp, #64]
  405764:	ldp	x27, x28, [sp, #80]
  405768:	ldp	x29, x30, [sp], #112
  40576c:	ret
  405770:	add	x19, x19, #0x1
  405774:	b	4056b8 <ferror@plt+0x3518>
  405778:	lsl	w22, w22, #1
  40577c:	mov	x0, x24
  405780:	sbfiz	x1, x22, #3, #32
  405784:	bl	401de0 <xrealloc@plt>
  405788:	mov	x24, x0
  40578c:	b	4056e8 <ferror@plt+0x3548>
  405790:	ldrh	w4, [x23, w2, sxtw #1]
  405794:	tbz	w4, #6, 4057a4 <ferror@plt+0x3604>
  405798:	orr	w25, w27, w26
  40579c:	orr	w25, w25, w0
  4057a0:	cbz	w25, 405830 <ferror@plt+0x3690>
  4057a4:	cbz	w0, 4057b8 <ferror@plt+0x3618>
  4057a8:	mov	w0, #0x0                   	// #0
  4057ac:	strb	w2, [x1], #1
  4057b0:	add	x19, x19, #0x1
  4057b4:	b	4056f4 <ferror@plt+0x3554>
  4057b8:	cmp	w2, #0x5c
  4057bc:	b.eq	40580c <ferror@plt+0x366c>  // b.none
  4057c0:	cbz	w27, 4057d4 <ferror@plt+0x3634>
  4057c4:	cmp	w2, #0x27
  4057c8:	b.eq	405804 <ferror@plt+0x3664>  // b.none
  4057cc:	strb	w2, [x1], #1
  4057d0:	b	4057b0 <ferror@plt+0x3610>
  4057d4:	cbz	w26, 4057ec <ferror@plt+0x364c>
  4057d8:	cmp	w2, #0x22
  4057dc:	b.ne	4057a8 <ferror@plt+0x3608>  // b.any
  4057e0:	mov	w0, w27
  4057e4:	mov	w26, #0x0                   	// #0
  4057e8:	b	4057b0 <ferror@plt+0x3610>
  4057ec:	cmp	w2, #0x27
  4057f0:	b.eq	405814 <ferror@plt+0x3674>  // b.none
  4057f4:	cmp	w2, #0x22
  4057f8:	b.eq	405820 <ferror@plt+0x3680>  // b.none
  4057fc:	mov	w0, w26
  405800:	strb	w2, [x1], #1
  405804:	mov	w27, #0x0                   	// #0
  405808:	b	4057b0 <ferror@plt+0x3610>
  40580c:	mov	w0, #0x1                   	// #1
  405810:	b	4057b0 <ferror@plt+0x3610>
  405814:	mov	w0, w26
  405818:	mov	w27, #0x1                   	// #1
  40581c:	b	4057b0 <ferror@plt+0x3610>
  405820:	mov	w0, w26
  405824:	mov	w27, w26
  405828:	mov	w26, #0x1                   	// #1
  40582c:	b	4057b0 <ferror@plt+0x3610>
  405830:	mov	w26, #0x0                   	// #0
  405834:	mov	w27, #0x0                   	// #0
  405838:	b	405700 <ferror@plt+0x3560>
  40583c:	add	x19, x19, #0x1
  405840:	b	40572c <ferror@plt+0x358c>
  405844:	cbz	x1, 405910 <ferror@plt+0x3770>
  405848:	stp	x29, x30, [sp, #-64]!
  40584c:	mov	x29, sp
  405850:	stp	x23, x24, [sp, #48]
  405854:	adrp	x23, 418000 <ferror@plt+0x15e60>
  405858:	mov	x24, #0x21                  	// #33
  40585c:	ldr	x23, [x23, #4056]
  405860:	stp	x19, x20, [sp, #16]
  405864:	mov	x20, x0
  405868:	mov	x19, x1
  40586c:	movk	x24, #0x400, lsl #48
  405870:	stp	x21, x22, [sp, #32]
  405874:	ldr	x21, [x20]
  405878:	cbnz	x21, 4058ec <ferror@plt+0x374c>
  40587c:	mov	w0, #0x0                   	// #0
  405880:	b	4058bc <ferror@plt+0x371c>
  405884:	ldrh	w0, [x23, w22, sxtw #1]
  405888:	tbnz	w0, #6, 4058d0 <ferror@plt+0x3730>
  40588c:	sub	w1, w22, #0x22
  405890:	and	w1, w1, #0xff
  405894:	cmp	w1, #0x3a
  405898:	b.hi	4058a4 <ferror@plt+0x3704>  // b.pmore
  40589c:	lsr	x1, x24, x1
  4058a0:	tbnz	w1, #0, 4058d0 <ferror@plt+0x3730>
  4058a4:	mov	x1, x19
  4058a8:	mov	w0, w22
  4058ac:	bl	401d50 <fputc@plt>
  4058b0:	cmn	w0, #0x1
  4058b4:	b.ne	4058e8 <ferror@plt+0x3748>  // b.any
  4058b8:	mov	w0, #0x1                   	// #1
  4058bc:	ldp	x19, x20, [sp, #16]
  4058c0:	ldp	x21, x22, [sp, #32]
  4058c4:	ldp	x23, x24, [sp, #48]
  4058c8:	ldp	x29, x30, [sp], #64
  4058cc:	ret
  4058d0:	mov	x1, x19
  4058d4:	mov	w0, #0x5c                  	// #92
  4058d8:	bl	401d50 <fputc@plt>
  4058dc:	cmn	w0, #0x1
  4058e0:	b.ne	4058a4 <ferror@plt+0x3704>  // b.any
  4058e4:	b	4058b8 <ferror@plt+0x3718>
  4058e8:	add	x21, x21, #0x1
  4058ec:	ldrb	w22, [x21]
  4058f0:	cbnz	w22, 405884 <ferror@plt+0x36e4>
  4058f4:	mov	x1, x19
  4058f8:	mov	w0, #0xa                   	// #10
  4058fc:	bl	401d50 <fputc@plt>
  405900:	cmn	w0, #0x1
  405904:	b.eq	4058b8 <ferror@plt+0x3718>  // b.none
  405908:	add	x20, x20, #0x8
  40590c:	b	405874 <ferror@plt+0x36d4>
  405910:	mov	w0, #0x1                   	// #1
  405914:	ret
  405918:	stp	x29, x30, [sp, #-272]!
  40591c:	mov	x29, sp
  405920:	stp	x21, x22, [sp, #32]
  405924:	mov	x21, x0
  405928:	mov	w0, #0x7d0                 	// #2000
  40592c:	str	w0, [sp, #108]
  405930:	add	x0, sp, #0x90
  405934:	str	x0, [sp, #120]
  405938:	adrp	x0, 418000 <ferror@plt+0x15e60>
  40593c:	stp	x27, x28, [sp, #80]
  405940:	ldr	x28, [x1]
  405944:	stp	x19, x20, [sp, #16]
  405948:	mov	x19, x1
  40594c:	ldr	x0, [x0, #4056]
  405950:	stp	x23, x24, [sp, #48]
  405954:	stp	x25, x26, [sp, #64]
  405958:	mov	w26, #0x0                   	// #0
  40595c:	str	x0, [sp, #128]
  405960:	ldr	w0, [x21]
  405964:	add	w22, w26, #0x1
  405968:	cmp	w0, w22
  40596c:	b.gt	40598c <ferror@plt+0x37ec>
  405970:	ldp	x19, x20, [sp, #16]
  405974:	ldp	x21, x22, [sp, #32]
  405978:	ldp	x23, x24, [sp, #48]
  40597c:	ldp	x25, x26, [sp, #64]
  405980:	ldp	x27, x28, [sp, #80]
  405984:	ldp	x29, x30, [sp], #272
  405988:	ret
  40598c:	ldr	x0, [x19]
  405990:	sbfiz	x25, x22, #3, #32
  405994:	sxtw	x1, w22
  405998:	str	x1, [sp, #112]
  40599c:	ldr	x20, [x0, x25]
  4059a0:	ldrb	w1, [x20]
  4059a4:	cmp	w1, #0x40
  4059a8:	b.ne	405b8c <ferror@plt+0x39ec>  // b.any
  4059ac:	ldr	w1, [sp, #108]
  4059b0:	subs	w1, w1, #0x1
  4059b4:	str	w1, [sp, #108]
  4059b8:	b.ne	4059e0 <ferror@plt+0x3840>  // b.any
  4059bc:	ldr	x2, [x0]
  4059c0:	adrp	x1, 407000 <ferror@plt+0x4e60>
  4059c4:	add	x1, x1, #0x2cd
  4059c8:	adrp	x0, 418000 <ferror@plt+0x15e60>
  4059cc:	ldr	x0, [x0, #4048]
  4059d0:	ldr	x0, [x0]
  4059d4:	bl	402170 <fprintf@plt>
  4059d8:	mov	w0, #0x1                   	// #1
  4059dc:	bl	402030 <xexit@plt>
  4059e0:	ldr	x1, [sp, #120]
  4059e4:	add	x20, x20, #0x1
  4059e8:	mov	x0, x20
  4059ec:	bl	405ed0 <ferror@plt+0x3d30>
  4059f0:	tbnz	w0, #31, 405b8c <ferror@plt+0x39ec>
  4059f4:	ldr	w0, [sp, #160]
  4059f8:	and	w0, w0, #0xf000
  4059fc:	cmp	w0, #0x4, lsl #12
  405a00:	b.ne	405a18 <ferror@plt+0x3878>  // b.any
  405a04:	ldr	x0, [x19]
  405a08:	adrp	x1, 407000 <ferror@plt+0x4e60>
  405a0c:	add	x1, x1, #0x2f6
  405a10:	ldr	x2, [x0]
  405a14:	b	4059c8 <ferror@plt+0x3828>
  405a18:	adrp	x0, 406000 <ferror@plt+0x3e60>
  405a1c:	add	x1, x0, #0xc2c
  405a20:	mov	x0, x20
  405a24:	bl	401dd0 <fopen@plt>
  405a28:	mov	x20, x0
  405a2c:	cbz	x0, 405b8c <ferror@plt+0x39ec>
  405a30:	mov	w2, #0x2                   	// #2
  405a34:	mov	x1, #0x0                   	// #0
  405a38:	bl	401f00 <fseek@plt>
  405a3c:	cmn	w0, #0x1
  405a40:	b.eq	405b84 <ferror@plt+0x39e4>  // b.none
  405a44:	mov	x0, x20
  405a48:	bl	401d20 <ftell@plt>
  405a4c:	mov	x24, x0
  405a50:	cmn	x0, #0x1
  405a54:	b.eq	405b84 <ferror@plt+0x39e4>  // b.none
  405a58:	mov	x0, x20
  405a5c:	mov	w2, #0x0                   	// #0
  405a60:	mov	x1, #0x0                   	// #0
  405a64:	bl	401f00 <fseek@plt>
  405a68:	cmn	w0, #0x1
  405a6c:	b.eq	405b84 <ferror@plt+0x39e4>  // b.none
  405a70:	add	x0, x24, #0x1
  405a74:	bl	401e50 <xmalloc@plt>
  405a78:	mov	x3, x20
  405a7c:	mov	x23, x0
  405a80:	mov	x2, x24
  405a84:	mov	x1, #0x1                   	// #1
  405a88:	bl	401f90 <fread@plt>
  405a8c:	mov	x27, x0
  405a90:	cmp	x24, x0
  405a94:	b.ne	405b78 <ferror@plt+0x39d8>  // b.any
  405a98:	mov	x0, x23
  405a9c:	strb	wzr, [x23, x27]
  405aa0:	ldrb	w1, [x0]
  405aa4:	cbz	w1, 405ba4 <ferror@plt+0x3a04>
  405aa8:	ldr	x2, [sp, #128]
  405aac:	ldrh	w1, [x2, w1, sxtw #1]
  405ab0:	tbnz	w1, #6, 405b94 <ferror@plt+0x39f4>
  405ab4:	mov	x0, x23
  405ab8:	bl	405660 <ferror@plt+0x34c0>
  405abc:	mov	x24, x0
  405ac0:	ldr	x0, [x19]
  405ac4:	cmp	x0, x28
  405ac8:	b.ne	405ad8 <ferror@plt+0x3938>  // b.any
  405acc:	mov	x0, x28
  405ad0:	bl	4055ac <ferror@plt+0x340c>
  405ad4:	str	x0, [x19]
  405ad8:	mov	x27, #0x0                   	// #0
  405adc:	ldr	x0, [x24, x27, lsl #3]
  405ae0:	lsl	x4, x27, #3
  405ae4:	cbnz	x0, 405b9c <ferror@plt+0x39fc>
  405ae8:	ldr	x0, [x19]
  405aec:	str	x4, [sp, #136]
  405af0:	ldr	x0, [x0, x25]
  405af4:	bl	401fb0 <free@plt>
  405af8:	ldrsw	x1, [x21]
  405afc:	ldr	x0, [x19]
  405b00:	add	x1, x1, #0x1
  405b04:	add	x1, x1, x27
  405b08:	lsl	x1, x1, #3
  405b0c:	bl	401de0 <xrealloc@plt>
  405b10:	ldr	x3, [sp, #112]
  405b14:	add	x1, x25, #0x8
  405b18:	ldr	w2, [x21]
  405b1c:	add	x1, x0, x1
  405b20:	add	x5, x3, x27
  405b24:	str	x0, [x19]
  405b28:	sub	w2, w2, w22
  405b2c:	mov	w22, w26
  405b30:	add	x0, x0, x5, lsl #3
  405b34:	sbfiz	x2, x2, #3, #32
  405b38:	bl	401c70 <memmove@plt>
  405b3c:	ldr	x4, [sp, #136]
  405b40:	mov	x1, x24
  405b44:	ldr	x0, [x19]
  405b48:	mov	x2, x4
  405b4c:	add	x0, x0, x25
  405b50:	bl	401c60 <memcpy@plt>
  405b54:	ldr	w0, [x21]
  405b58:	sub	w0, w0, #0x1
  405b5c:	add	w3, w0, w27
  405b60:	str	w3, [x21]
  405b64:	mov	x0, x24
  405b68:	bl	401fb0 <free@plt>
  405b6c:	mov	x0, x23
  405b70:	bl	401fb0 <free@plt>
  405b74:	b	405b84 <ferror@plt+0x39e4>
  405b78:	mov	x0, x20
  405b7c:	bl	4021a0 <ferror@plt>
  405b80:	cbz	w0, 405a98 <ferror@plt+0x38f8>
  405b84:	mov	x0, x20
  405b88:	bl	401db0 <fclose@plt>
  405b8c:	mov	w26, w22
  405b90:	b	405960 <ferror@plt+0x37c0>
  405b94:	add	x0, x0, #0x1
  405b98:	b	405aa0 <ferror@plt+0x3900>
  405b9c:	add	x27, x27, #0x1
  405ba0:	b	405adc <ferror@plt+0x393c>
  405ba4:	mov	x0, #0x8                   	// #8
  405ba8:	bl	401e50 <xmalloc@plt>
  405bac:	mov	x24, x0
  405bb0:	str	xzr, [x0]
  405bb4:	b	405ac0 <ferror@plt+0x3920>
  405bb8:	cbz	x0, 405bd8 <ferror@plt+0x3a38>
  405bbc:	sub	x1, x0, #0x8
  405bc0:	mov	x2, #0x0                   	// #0
  405bc4:	mov	w0, w2
  405bc8:	add	x2, x2, #0x1
  405bcc:	ldr	x3, [x1, x2, lsl #3]
  405bd0:	cbnz	x3, 405bc4 <ferror@plt+0x3a24>
  405bd4:	ret
  405bd8:	mov	w0, #0x0                   	// #0
  405bdc:	b	405bd4 <ferror@plt+0x3a34>
  405be0:	cbnz	x1, 405c18 <ferror@plt+0x3a78>
  405be4:	stp	x29, x30, [sp, #-32]!
  405be8:	mov	x29, sp
  405bec:	str	x19, [sp, #16]
  405bf0:	mov	x19, x0
  405bf4:	cbz	x0, 405c08 <ferror@plt+0x3a68>
  405bf8:	mov	w1, #0x7                   	// #7
  405bfc:	bl	401f20 <access@plt>
  405c00:	cmp	w0, #0x0
  405c04:	csel	x1, xzr, x19, ne  // ne = any
  405c08:	mov	x0, x1
  405c0c:	ldr	x19, [sp, #16]
  405c10:	ldp	x29, x30, [sp], #32
  405c14:	ret
  405c18:	mov	x0, x1
  405c1c:	ret
  405c20:	stp	x29, x30, [sp, #-48]!
  405c24:	mov	x29, sp
  405c28:	stp	x21, x22, [sp, #32]
  405c2c:	adrp	x21, 419000 <ferror@plt+0x16e60>
  405c30:	ldr	x0, [x21, #3240]
  405c34:	stp	x19, x20, [sp, #16]
  405c38:	cbnz	x0, 405d00 <ferror@plt+0x3b60>
  405c3c:	adrp	x0, 407000 <ferror@plt+0x4e60>
  405c40:	add	x0, x0, #0x31f
  405c44:	bl	402130 <getenv@plt>
  405c48:	mov	x1, #0x0                   	// #0
  405c4c:	bl	405be0 <ferror@plt+0x3a40>
  405c50:	mov	x19, x0
  405c54:	adrp	x0, 407000 <ferror@plt+0x4e60>
  405c58:	add	x0, x0, #0x326
  405c5c:	bl	402130 <getenv@plt>
  405c60:	mov	x1, x19
  405c64:	bl	405be0 <ferror@plt+0x3a40>
  405c68:	mov	x19, x0
  405c6c:	adrp	x0, 407000 <ferror@plt+0x4e60>
  405c70:	add	x0, x0, #0x32a
  405c74:	bl	402130 <getenv@plt>
  405c78:	mov	x1, x19
  405c7c:	bl	405be0 <ferror@plt+0x3a40>
  405c80:	adrp	x19, 407000 <ferror@plt+0x4e60>
  405c84:	mov	x1, x0
  405c88:	add	x19, x19, #0x35f
  405c8c:	adrp	x0, 407000 <ferror@plt+0x4e60>
  405c90:	add	x0, x0, #0x32f
  405c94:	bl	405be0 <ferror@plt+0x3a40>
  405c98:	mov	x1, x0
  405c9c:	mov	x0, x19
  405ca0:	bl	405be0 <ferror@plt+0x3a40>
  405ca4:	mov	x1, x0
  405ca8:	add	x0, x19, #0x9
  405cac:	bl	405be0 <ferror@plt+0x3a40>
  405cb0:	mov	x1, x0
  405cb4:	add	x0, x19, #0x12
  405cb8:	bl	405be0 <ferror@plt+0x3a40>
  405cbc:	mov	x19, x0
  405cc0:	cbnz	x0, 405ccc <ferror@plt+0x3b2c>
  405cc4:	adrp	x19, 406000 <ferror@plt+0x3e60>
  405cc8:	add	x19, x19, #0xc6a
  405ccc:	mov	x0, x19
  405cd0:	bl	401ca0 <strlen@plt>
  405cd4:	mov	x20, x0
  405cd8:	add	w0, w0, #0x2
  405cdc:	bl	401e50 <xmalloc@plt>
  405ce0:	mov	x22, x0
  405ce4:	mov	x1, x19
  405ce8:	bl	402000 <strcpy@plt>
  405cec:	mov	w0, #0x2f                  	// #47
  405cf0:	str	x22, [x21, #3240]
  405cf4:	strb	w0, [x22, w20, uxtw]
  405cf8:	add	w20, w20, #0x1
  405cfc:	strb	wzr, [x22, x20]
  405d00:	ldr	x0, [x21, #3240]
  405d04:	ldp	x19, x20, [sp, #16]
  405d08:	ldp	x21, x22, [sp, #32]
  405d0c:	ldp	x29, x30, [sp], #48
  405d10:	ret
  405d14:	stp	x29, x30, [sp, #-80]!
  405d18:	mov	x29, sp
  405d1c:	stp	x19, x20, [sp, #16]
  405d20:	mov	x20, x0
  405d24:	mov	x19, x1
  405d28:	stp	x21, x22, [sp, #32]
  405d2c:	stp	x23, x24, [sp, #48]
  405d30:	str	x25, [sp, #64]
  405d34:	bl	405c20 <ferror@plt+0x3a80>
  405d38:	mov	x24, x0
  405d3c:	cbnz	x20, 405d48 <ferror@plt+0x3ba8>
  405d40:	adrp	x20, 407000 <ferror@plt+0x4e60>
  405d44:	add	x20, x20, #0x334
  405d48:	cbnz	x19, 405d54 <ferror@plt+0x3bb4>
  405d4c:	adrp	x19, 406000 <ferror@plt+0x3e60>
  405d50:	add	x19, x19, #0xaa2
  405d54:	mov	x0, x24
  405d58:	bl	401ca0 <strlen@plt>
  405d5c:	mov	x21, x0
  405d60:	mov	x0, x20
  405d64:	bl	401ca0 <strlen@plt>
  405d68:	mov	x23, x0
  405d6c:	mov	x0, x19
  405d70:	bl	401ca0 <strlen@plt>
  405d74:	mov	x25, x0
  405d78:	sxtw	x23, w23
  405d7c:	sxtw	x22, w21
  405d80:	add	x0, x23, #0x7
  405d84:	sxtw	x1, w25
  405d88:	add	x21, x1, w21, sxtw
  405d8c:	add	x0, x0, x21
  405d90:	bl	401e50 <xmalloc@plt>
  405d94:	mov	x21, x0
  405d98:	mov	x1, x24
  405d9c:	bl	402000 <strcpy@plt>
  405da0:	mov	x1, x20
  405da4:	add	x0, x21, x22
  405da8:	add	x22, x22, x23
  405dac:	bl	402000 <strcpy@plt>
  405db0:	add	x0, x21, x22
  405db4:	adrp	x1, 406000 <ferror@plt+0x3e60>
  405db8:	add	x22, x22, #0x6
  405dbc:	add	x1, x1, #0xefa
  405dc0:	bl	402000 <strcpy@plt>
  405dc4:	mov	x1, x19
  405dc8:	add	x0, x21, x22
  405dcc:	bl	402000 <strcpy@plt>
  405dd0:	mov	w1, w25
  405dd4:	mov	x0, x21
  405dd8:	bl	401c80 <mkstemps@plt>
  405ddc:	cmn	w0, #0x1
  405de0:	b.ne	405e18 <ferror@plt+0x3c78>  // b.any
  405de4:	adrp	x0, 418000 <ferror@plt+0x15e60>
  405de8:	ldr	x0, [x0, #4048]
  405dec:	ldr	x19, [x0]
  405df0:	bl	402120 <__errno_location@plt>
  405df4:	ldr	w0, [x0]
  405df8:	bl	401ea0 <strerror@plt>
  405dfc:	mov	x3, x0
  405e00:	adrp	x1, 407000 <ferror@plt+0x4e60>
  405e04:	mov	x2, x24
  405e08:	add	x1, x1, #0x337
  405e0c:	mov	x0, x19
  405e10:	bl	402170 <fprintf@plt>
  405e14:	bl	401f10 <abort@plt>
  405e18:	bl	401eb0 <close@plt>
  405e1c:	cbnz	w0, 405e14 <ferror@plt+0x3c74>
  405e20:	mov	x0, x21
  405e24:	ldp	x19, x20, [sp, #16]
  405e28:	ldp	x21, x22, [sp, #32]
  405e2c:	ldp	x23, x24, [sp, #48]
  405e30:	ldr	x25, [sp, #64]
  405e34:	ldp	x29, x30, [sp], #80
  405e38:	ret
  405e3c:	mov	x1, x0
  405e40:	mov	x0, #0x0                   	// #0
  405e44:	b	405d14 <ferror@plt+0x3b74>
  405e48:	stp	x29, x30, [sp, #-64]!
  405e4c:	mov	x29, sp
  405e50:	stp	x19, x20, [sp, #16]
  405e54:	adrp	x20, 418000 <ferror@plt+0x15e60>
  405e58:	add	x20, x20, #0xdb0
  405e5c:	stp	x21, x22, [sp, #32]
  405e60:	adrp	x21, 418000 <ferror@plt+0x15e60>
  405e64:	add	x21, x21, #0xda8
  405e68:	sub	x20, x20, x21
  405e6c:	mov	w22, w0
  405e70:	stp	x23, x24, [sp, #48]
  405e74:	mov	x23, x1
  405e78:	mov	x24, x2
  405e7c:	bl	401c20 <memcpy@plt-0x40>
  405e80:	cmp	xzr, x20, asr #3
  405e84:	b.eq	405eb0 <ferror@plt+0x3d10>  // b.none
  405e88:	asr	x20, x20, #3
  405e8c:	mov	x19, #0x0                   	// #0
  405e90:	ldr	x3, [x21, x19, lsl #3]
  405e94:	mov	x2, x24
  405e98:	add	x19, x19, #0x1
  405e9c:	mov	x1, x23
  405ea0:	mov	w0, w22
  405ea4:	blr	x3
  405ea8:	cmp	x20, x19
  405eac:	b.ne	405e90 <ferror@plt+0x3cf0>  // b.any
  405eb0:	ldp	x19, x20, [sp, #16]
  405eb4:	ldp	x21, x22, [sp, #32]
  405eb8:	ldp	x23, x24, [sp, #48]
  405ebc:	ldp	x29, x30, [sp], #64
  405ec0:	ret
  405ec4:	nop
  405ec8:	ret
  405ecc:	nop
  405ed0:	mov	x2, x1
  405ed4:	mov	x1, x0
  405ed8:	mov	w0, #0x0                   	// #0
  405edc:	b	402150 <__xstat@plt>

Disassembly of section .fini:

0000000000405ee0 <.fini>:
  405ee0:	stp	x29, x30, [sp, #-16]!
  405ee4:	mov	x29, sp
  405ee8:	ldp	x29, x30, [sp], #16
  405eec:	ret
