<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NHS31xx SW API: ssp: Serial Peripheral Interface / Synchronous Serial Port controller</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp-logo_small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NHS31xx SW API
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('a00460.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ssp: Serial Peripheral Interface / Synchronous Serial Port controller<div class="ingroups"><a class="el" href="a00427.html">Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This driver provides APIs for the configuration and operation of the SSP hardware block. The SSP interface provides four operating modes:</p><ol type="1">
<li>master/slave transmitter mode (polling)</li>
<li>master/slave receiver mode (polling)</li>
<li>master/slave simultaneous transmitter and receiver mode (polling)</li>
<li>master/slave simultaneous transmitter and receiver mode (interrupt)</li>
</ol>
<p>The SSP Driver supports data transfer on SPI, 4-wire SSI or Microwire buses. There can be multiple masters and slaves on the bus, though only one master and slave can communicate with each other at a given point in time. The SSP hardware block supports full-duplex data transfer of frames of length 4 bits to 16 bits. The driver supports both polled or interrupt based operation. Refer <a class="el" href="a00460.html#SSPPolling_anchor">Polling Mode Usage</a> for polling mode usage and <a class="el" href="a00460.html#SSPInterrupt_anchor">Interrupt Mode Usage</a> for interrupt mode usage <br />
 </p><dl class="section user"><dt>IOCON configuration for SSP:</dt><dd>The SSP-bus pins (<a class="el" href="a00456.html#gga42905d0e658c71f0b5a26aac076744ccab62e8a7c605bf99b18bf60b0e4290f33">IOCON_PIO0_2</a>, <a class="el" href="a00456.html#gga42905d0e658c71f0b5a26aac076744cca08713a3fb314a7191efe5d630bc190e0">IOCON_PIO0_6</a>, <a class="el" href="a00456.html#gga42905d0e658c71f0b5a26aac076744ccad167e62c6dec5be0fb634c7b883cebae">IOCON_PIO0_8</a> and <a class="el" href="a00456.html#gga42905d0e658c71f0b5a26aac076744cca6b5dbb9b4f62a03494b4ca5d655dba70">IOCON_PIO0_9</a>) must be configured for the SSP (<a class="el" href="a00456.html#ga21f911561fcda012327bf35bae68dcb6">IOCON_FUNC_1</a>). See IO Configuration driver <a class="el" href="a00456.html">iocon: IO Configuration driver</a> for details.</dd></dl>
<p><a class="anchor" id="SSPClockRates_anchor"></a></p><dl class="section user"><dt>SSP Clock rates:</dt><dd>The maximum allowed SSP clock rate in master or slave mode at a particular system clock can be referred from <a class="el" href="a00767.html">SW Clock Restrictions</a>. SSP bitrate (when operating as a Master) can be set using the API <a class="el" href="a00460.html#ga88fe00cb4dacaae29f067297b1eca936">Chip_SSP_SetBitRate</a>. The resulting SSP bitrate is determined based on the values of 2 pre-scalers. The API <a class="el" href="a00460.html#ga88fe00cb4dacaae29f067297b1eca936">Chip_SSP_SetBitRate</a> internally calculates and sets the most appropriate pre-scaler values to achieve the closest bitrate lower or equal to the one that was requested. The first pre-scaler (P1) divides the SSP clock by an even value between 2 and 254. The second pre-scaler (P2) further divides the resultant clock by a value between 1 and 256. The resultant SSP clock rate can be obtained by using the API <a class="el" href="a00460.html#ga65b280ac2f09e30dc94df61e9773780f">Chip_SSP_GetBitRate</a> after setting a certain required bitrate using <a class="el" href="a00460.html#ga88fe00cb4dacaae29f067297b1eca936">Chip_SSP_SetBitRate</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>During driver initialization (<a class="el" href="a00460.html#ga8d0c6a30a9d81b52c2251a822cceaf01">Chip_SSP_Init</a>), there is no implicit check that the system clock/bitrate combination meets the clock restriction requirements. It is up to the caller to ensure that the respective restrictions are met. </dd>
<dd>
During driver initialization (<a class="el" href="a00460.html#ga8d0c6a30a9d81b52c2251a822cceaf01">Chip_SSP_Init</a>), the SSP clock divisor which determines the SSP clock is set to the same value as the system clock divisor to prevent synchronization issues. The user needs to take care of this in case the system clock is changed after driver initialization.</dd></dl>
<dl class="section user"><dt>To use this driver:</dt><dd><a class="anchor" id="SSPInit_anchor"></a> <b> SSP Driver is initialized as follows: </b><ol type="1">
<li>SSP pin functions are configured using <a class="el" href="a00456.html#ga426cc484a31e59241f87215e5e452c56">Chip_IOCON_SetPinConfig</a>. IOCON driver needs to be initialized before this using <a class="el" href="a00456.html#ga84a821f0ee6888a3b284646a8cd126ae">Chip_IOCON_Init</a>.</li>
<li>SSP driver is initialized using <a class="el" href="a00460.html#ga8d0c6a30a9d81b52c2251a822cceaf01">Chip_SSP_Init</a>. The initialization sequence configures the chip to master mode and sets the default values for frame length (<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816afed74a949c86fb130814553eeeaa28fc">SSP_BITS_8</a>), frame format (<a class="el" href="a00460.html#gga63017a49bd68c82747f2900f9decb394a6f9253ad15ad10c728a392a2df3b0d57">SSP_FRAME_FORMAT_SPI</a>), clock mode (<a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caaa5340f759c78820f18de9290b9c061c9">SSP_CLOCK_CPHA0_CPOL0</a>) and bitrate (100kbps).</li>
<li>Reconfigure master/slave mode using <a class="el" href="a00460.html#ga42e1a3f807f36bbde953c5b22e555f3a">Chip_SSP_SetMaster</a> if applicable</li>
<li>Reconfigure frame length, frame format and clock mode using <a class="el" href="a00460.html#ga83d09d5b692ff2c95885d9db846eb219">Chip_SSP_SetFormat</a> if applicable</li>
<li>Reconfigure bitrate using <a class="el" href="a00460.html#ga88fe00cb4dacaae29f067297b1eca936">Chip_SSP_SetBitRate</a> if applicable</li>
</ol>
<a class="anchor" id="SSPPolling_anchor"></a> <b> For SSP Master/Slave transmission or reception (polling): </b><ol type="1">
<li>Initialize the SSP driver for master/slave mode as given in <a class="el" href="a00460.html#SSPInit_anchor">SSP Driver Initialisation</a></li>
<li>Use one of the appropriate transfer API based on the type of transfer required.<ul>
<li><a class="el" href="a00460.html#ga7601840fdecb11e5ac6b8c9497cb627e">Chip_SSP_WriteFrames_Blocking</a> for transmission</li>
<li><a class="el" href="a00460.html#gaecd2c78a1db3564b148685e903eeb861">Chip_SSP_ReadFrames_Blocking</a> for reception</li>
</ul>
</li>
</ol>
<b> For SSP Master/Slave simultaneous transmission and reception mode (polling): </b><ol type="1">
<li>Initialize the SSP driver for master/slave mode as given in <a class="el" href="a00460.html#SSPInit_anchor">SSP Driver Initialisation</a></li>
<li>Fill in <a class="el" href="a00460.html#a00670">Chip_SSP_DATA_SETUP_T</a> structure</li>
<li>Use <a class="el" href="a00460.html#gac97d7f7d38e1e31846252d41513791a0">Chip_SSP_RWFrames_Blocking</a> API to complete the transfer</li>
</ol>
<a class="anchor" id="SSPInterrupt_anchor"></a> <b> For SSP Master/Slave simultaneous transmission and reception mode (using interrupts): </b><ol type="1">
<li>Initialize the SSP driver for master/slave mode as given in <a class="el" href="a00460.html#SSPInit_anchor">SSP Driver Initialisation</a></li>
<li>Fill in <a class="el" href="a00460.html#a00670">Chip_SSP_DATA_SETUP_T</a> structure</li>
<li>Enable the SSP interrupt using <a class="el" href="a00460.html#gab3eb992866ae342453a57f66adb9635d">Chip_SSP_Int_Enable</a></li>
<li>Enable the SSP interrupt in NVIC using <a class="el" href="a00446.html#gaa7a55182d0998e1ea13efd6875167cf0" title="Enable External Interrupt. ">NVIC_EnableIRQ</a>.</li>
<li>Now the transmission can be done inside the interrupt handler using <a class="el" href="a00460.html#gaf9713fd1d80477c07264ed43231e49f7">Chip_SSP_Int_RWFrames8Bits</a> or <a class="el" href="a00460.html#ga5ac5edd02524cfc4602bab97fc287247">Chip_SSP_Int_RWFrames16Bits</a> APIs. need to be called inside the interrupt handler as well.</li>
<li>In application main, wait till transmit FIFO is empty using <a class="el" href="a00460.html#gaf45de2c237611da862dd47d6767650f1">Chip_SSP_GetStatus</a></li>
</ol>
</dd></dl>
<dl class="section user"><dt>Example 1 - Simultaneous master transmission and reception (polling)</dt><dd><ul>
<li>Master mode</li>
<li>Frame length: <a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816afed74a949c86fb130814553eeeaa28fc">SSP_BITS_8</a>, frame format: <a class="el" href="a00460.html#gga63017a49bd68c82747f2900f9decb394a6f9253ad15ad10c728a392a2df3b0d57">SSP_FRAME_FORMAT_SPI</a> and clock mode: <a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caa356a1e930e648bee4fdcf58bbf2be871">SSP_CLOCK_MODE0</a></li>
<li>Bitrate: 100kbps (User needs to set system clock to 250kHz or more)</li>
<li>API used for send and receive: <a class="el" href="a00460.html#gac97d7f7d38e1e31846252d41513791a0">Chip_SSP_RWFrames_Blocking</a></li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>User can select appropriate System and SSP clocks as mentioned at <a class="el" href="a00460.html#SSPClockRates_anchor">SSP clock rates</a>.</dd></dl>
<div class="fragment"><div class="line">    <a class="code" href="a00456.html#ga84a821f0ee6888a3b284646a8cd126ae">Chip_IOCON_Init</a>(<a class="code" href="a00433.html#ga9f6e80f81c74d0d95a79e92ed670f1b3">NSS_IOCON</a>);</div><div class="line">    <a class="code" href="a00456.html#ga426cc484a31e59241f87215e5e452c56">Chip_IOCON_SetPinConfig</a>(<a class="code" href="a00433.html#ga9f6e80f81c74d0d95a79e92ed670f1b3">NSS_IOCON</a>, <a class="code" href="a00456.html#gga42905d0e658c71f0b5a26aac076744ccab62e8a7c605bf99b18bf60b0e4290f33">IOCON_PIO0_2</a>, <a class="code" href="a00456.html#ga21f911561fcda012327bf35bae68dcb6">IOCON_FUNC_1</a>);</div><div class="line">    <a class="code" href="a00456.html#ga426cc484a31e59241f87215e5e452c56">Chip_IOCON_SetPinConfig</a>(<a class="code" href="a00433.html#ga9f6e80f81c74d0d95a79e92ed670f1b3">NSS_IOCON</a>, <a class="code" href="a00456.html#gga42905d0e658c71f0b5a26aac076744cca08713a3fb314a7191efe5d630bc190e0">IOCON_PIO0_6</a>, <a class="code" href="a00456.html#ga21f911561fcda012327bf35bae68dcb6">IOCON_FUNC_1</a>);</div><div class="line">    <a class="code" href="a00456.html#ga426cc484a31e59241f87215e5e452c56">Chip_IOCON_SetPinConfig</a>(<a class="code" href="a00433.html#ga9f6e80f81c74d0d95a79e92ed670f1b3">NSS_IOCON</a>, <a class="code" href="a00456.html#gga42905d0e658c71f0b5a26aac076744ccad167e62c6dec5be0fb634c7b883cebae">IOCON_PIO0_8</a>, <a class="code" href="a00456.html#ga21f911561fcda012327bf35bae68dcb6">IOCON_FUNC_1</a>);</div><div class="line">    <a class="code" href="a00456.html#ga426cc484a31e59241f87215e5e452c56">Chip_IOCON_SetPinConfig</a>(<a class="code" href="a00433.html#ga9f6e80f81c74d0d95a79e92ed670f1b3">NSS_IOCON</a>, <a class="code" href="a00456.html#gga42905d0e658c71f0b5a26aac076744cca6b5dbb9b4f62a03494b4ca5d655dba70">IOCON_PIO0_9</a>, <a class="code" href="a00456.html#ga21f911561fcda012327bf35bae68dcb6">IOCON_FUNC_1</a>);</div><div class="line"></div><div class="line">    <span class="comment">/* Configure transfer parameters */</span></div><div class="line">    <a class="code" href="a00460.html#ga8d0c6a30a9d81b52c2251a822cceaf01">Chip_SSP_Init</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>);</div><div class="line">    <a class="code" href="a00460.html#ga42e1a3f807f36bbde953c5b22e555f3a">Chip_SSP_SetMaster</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>, <span class="keyword">true</span>);</div><div class="line">    <a class="code" href="a00460.html#ga83d09d5b692ff2c95885d9db846eb219">Chip_SSP_SetFormat</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>, <a class="code" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816afed74a949c86fb130814553eeeaa28fc">SSP_BITS_8</a>, <a class="code" href="a00460.html#gga63017a49bd68c82747f2900f9decb394a6f9253ad15ad10c728a392a2df3b0d57">SSP_FRAME_FORMAT_SPI</a>, <a class="code" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caa356a1e930e648bee4fdcf58bbf2be871">SSP_CLOCK_MODE0</a>);</div><div class="line">    <a class="code" href="a00460.html#ga88fe00cb4dacaae29f067297b1eca936">Chip_SSP_SetBitRate</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>, 100000);</div><div class="line"></div><div class="line">    <span class="comment">/* Initialise rx/tx setup data structure */</span></div><div class="line">    uint8_t tx[16];</div><div class="line">    uint8_t rx[16];</div><div class="line">    <a class="code" href="a00460.html#a00670">Chip_SSP_DATA_SETUP_T</a> setup = {.<a class="code" href="a00460.html#a3b1e23a496d25dd87f7b1f223fe0d60c">rx_cnt</a> = 0,</div><div class="line">                                   .tx_cnt = 0,</div><div class="line">                                   .length = <span class="keyword">sizeof</span>(tx),</div><div class="line">                                   .rx_data = rx,</div><div class="line">                                   .tx_data = tx};</div><div class="line"></div><div class="line">    <a class="code" href="a00460.html#ga1d32a6bc2e4b37e90d78ff4a755f04e3">Chip_SSP_Enable</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>);</div><div class="line">    <span class="keywordtype">bool</span> success = <a class="code" href="a00460.html#gac97d7f7d38e1e31846252d41513791a0">Chip_SSP_RWFrames_Blocking</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>, &amp;setup) == <span class="keyword">sizeof</span>(tx);</div></div><!-- fragment --> <dl class="section user"><dt>Example 2 - Simultaneous slave transmission and reception (interrupt)</dt><dd><ul>
<li>Slave mode</li>
<li>Frame length: <a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816afed74a949c86fb130814553eeeaa28fc">SSP_BITS_8</a>, frame format: <a class="el" href="a00460.html#gga63017a49bd68c82747f2900f9decb394a6f9253ad15ad10c728a392a2df3b0d57">SSP_FRAME_FORMAT_SPI</a> and clock mode: <a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caa356a1e930e648bee4fdcf58bbf2be871">SSP_CLOCK_MODE0</a></li>
<li>Bitrate: 100kbps (User needs to set system clock to 2MHz or more)</li>
<li>API used for send and receive: <a class="el" href="a00460.html#gaf9713fd1d80477c07264ed43231e49f7">Chip_SSP_Int_RWFrames8Bits</a></li>
</ul>
Tx and Rx buffers, setup data structure and transfer completion status flag: <div class="fragment"><div class="line"><span class="comment">/* Initialise rx/tx setup data structure */</span></div><div class="line">uint8_t tx[16];</div><div class="line">uint8_t rx[16];</div><div class="line"><a class="code" href="a00460.html#a00670">Chip_SSP_DATA_SETUP_T</a> setup = {.<a class="code" href="a00460.html#a3b1e23a496d25dd87f7b1f223fe0d60c">rx_cnt</a> = 0,</div><div class="line">                               .tx_cnt = 0,</div><div class="line">                               .length = <span class="keyword">sizeof</span>(tx),</div><div class="line">                               .rx_data = rx,</div><div class="line">                               .tx_data = tx};</div></div><!-- fragment --> Setup and transfer of data: <div class="fragment"><div class="line">    <a class="code" href="a00456.html#ga84a821f0ee6888a3b284646a8cd126ae">Chip_IOCON_Init</a>(<a class="code" href="a00433.html#ga9f6e80f81c74d0d95a79e92ed670f1b3">NSS_IOCON</a>);</div><div class="line">    <a class="code" href="a00456.html#ga426cc484a31e59241f87215e5e452c56">Chip_IOCON_SetPinConfig</a>(<a class="code" href="a00433.html#ga9f6e80f81c74d0d95a79e92ed670f1b3">NSS_IOCON</a>, <a class="code" href="a00456.html#gga42905d0e658c71f0b5a26aac076744ccab62e8a7c605bf99b18bf60b0e4290f33">IOCON_PIO0_2</a>, <a class="code" href="a00456.html#ga21f911561fcda012327bf35bae68dcb6">IOCON_FUNC_1</a>);</div><div class="line">    <a class="code" href="a00456.html#ga426cc484a31e59241f87215e5e452c56">Chip_IOCON_SetPinConfig</a>(<a class="code" href="a00433.html#ga9f6e80f81c74d0d95a79e92ed670f1b3">NSS_IOCON</a>, <a class="code" href="a00456.html#gga42905d0e658c71f0b5a26aac076744cca08713a3fb314a7191efe5d630bc190e0">IOCON_PIO0_6</a>, <a class="code" href="a00456.html#ga21f911561fcda012327bf35bae68dcb6">IOCON_FUNC_1</a>);</div><div class="line">    <a class="code" href="a00456.html#ga426cc484a31e59241f87215e5e452c56">Chip_IOCON_SetPinConfig</a>(<a class="code" href="a00433.html#ga9f6e80f81c74d0d95a79e92ed670f1b3">NSS_IOCON</a>, <a class="code" href="a00456.html#gga42905d0e658c71f0b5a26aac076744ccad167e62c6dec5be0fb634c7b883cebae">IOCON_PIO0_8</a>, <a class="code" href="a00456.html#ga21f911561fcda012327bf35bae68dcb6">IOCON_FUNC_1</a>);</div><div class="line">    <a class="code" href="a00456.html#ga426cc484a31e59241f87215e5e452c56">Chip_IOCON_SetPinConfig</a>(<a class="code" href="a00433.html#ga9f6e80f81c74d0d95a79e92ed670f1b3">NSS_IOCON</a>, <a class="code" href="a00456.html#gga42905d0e658c71f0b5a26aac076744cca6b5dbb9b4f62a03494b4ca5d655dba70">IOCON_PIO0_9</a>, <a class="code" href="a00456.html#ga21f911561fcda012327bf35bae68dcb6">IOCON_FUNC_1</a>);</div><div class="line"></div><div class="line">    <span class="comment">/* Configure transfer parameters */</span></div><div class="line">    <a class="code" href="a00460.html#ga8d0c6a30a9d81b52c2251a822cceaf01">Chip_SSP_Init</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>);</div><div class="line">    <a class="code" href="a00460.html#ga42e1a3f807f36bbde953c5b22e555f3a">Chip_SSP_SetMaster</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>, <span class="keyword">false</span>);</div><div class="line">    <a class="code" href="a00460.html#ga83d09d5b692ff2c95885d9db846eb219">Chip_SSP_SetFormat</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>, <a class="code" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816afed74a949c86fb130814553eeeaa28fc">SSP_BITS_8</a>, <a class="code" href="a00460.html#gga63017a49bd68c82747f2900f9decb394a6f9253ad15ad10c728a392a2df3b0d57">SSP_FRAME_FORMAT_SPI</a>, <a class="code" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caa356a1e930e648bee4fdcf58bbf2be871">SSP_CLOCK_MODE0</a>);</div><div class="line">    <a class="code" href="a00460.html#ga88fe00cb4dacaae29f067297b1eca936">Chip_SSP_SetBitRate</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>, 100000);</div><div class="line">    <a class="code" href="a00460.html#ga5076eacb242241e8d80800268289e754">Chip_SSP_ClearIntPending</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>, <a class="code" href="a00460.html#gga25c65260ed9ddd56ac702c0c7b14b496acf79b0a911e1c9d4cee5387be0dc45ba">SSP_INT_CLEAR_BITMASK</a>);</div><div class="line"></div><div class="line">    <a class="code" href="a00460.html#ga1d32a6bc2e4b37e90d78ff4a755f04e3">Chip_SSP_Enable</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>);</div><div class="line">    <a class="code" href="a00460.html#gab3eb992866ae342453a57f66adb9635d">Chip_SSP_Int_Enable</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>);</div><div class="line">    <a class="code" href="a00446.html#gaa7a55182d0998e1ea13efd6875167cf0">NVIC_EnableIRQ</a>(<a class="code" href="a00435.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6c8d6262fd7ecedc57b2fe9209be9765">SSP0_IRQn</a>);</div><div class="line">    <span class="keywordflow">while</span> (!<a class="code" href="a00460.html#gaf45de2c237611da862dd47d6767650f1">Chip_SSP_GetStatus</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>, <a class="code" href="a00460.html#gga6b6d188b60d297514c6c2acb25846543af2476dad0360373ccb5896f6f4283569">SSP_STAT_TFE</a>)) {</div><div class="line">        ; <span class="comment">/* wait */</span></div><div class="line">    }</div><div class="line"></div><div class="line">    <a class="code" href="a00460.html#ga99712ac8cf84b1d514f624c8a5e5a2c2">Chip_SSP_Int_Disable</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>);</div><div class="line">    <a class="code" href="a00446.html#gac21d24ca09d82a245392b32f92f37372">NVIC_DisableIRQ</a>(<a class="code" href="a00435.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6c8d6262fd7ecedc57b2fe9209be9765">SSP0_IRQn</a>);</div></div><!-- fragment --> SSP Interrupt Handler: <div class="fragment"><div class="line">    <span class="keywordflow">if</span> ((<a class="code" href="a00460.html#gaf9713fd1d80477c07264ed43231e49f7">Chip_SSP_Int_RWFrames8Bits</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>, &amp;setup) == <a class="code" href="a00460.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a>) ||</div><div class="line">        ((setup.<a class="code" href="a00460.html#a3b1e23a496d25dd87f7b1f223fe0d60c">rx_cnt</a> &gt;= setup.<a class="code" href="a00460.html#aebb70c2aab3407a9f05334c47131a43b">length</a>) &amp;&amp; (setup.<a class="code" href="a00460.html#a0441520d3f5ed5b07bfb4889dd495b86">tx_cnt</a> &gt;= setup.<a class="code" href="a00460.html#aebb70c2aab3407a9f05334c47131a43b">length</a>))) {</div><div class="line">        <a class="code" href="a00460.html#ga99712ac8cf84b1d514f624c8a5e5a2c2">Chip_SSP_Int_Disable</a>(<a class="code" href="a00433.html#gabbda21c5d7486e1c59e0f468c506e045">NSS_SSP0</a>);</div><div class="line">    }</div></div><!-- fragment --></dd></dl>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:a00666"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a></td></tr>
<tr class="separator:a00666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00670"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#a00670">Chip_SSP_DATA_SETUP_T</a></td></tr>
<tr class="separator:a00670"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga691ba9dbc6a0722a81ed4734c7f7ac8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga691ba9dbc6a0722a81ed4734c7f7ac8f">SSP_CR0_DSS</a>(n)&#160;&#160;&#160;((uint32_t) ((n) &amp; 0xF))</td></tr>
<tr class="separator:ga691ba9dbc6a0722a81ed4734c7f7ac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0f58a8f4b87af0f18e84b981c31a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga4f0f58a8f4b87af0f18e84b981c31a74">SSP_CR0_FRF_SPI</a>&#160;&#160;&#160;((uint32_t) (0 &lt;&lt; 4))</td></tr>
<tr class="separator:ga4f0f58a8f4b87af0f18e84b981c31a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c718a1a75a1e5e06417b9f8267ee27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga54c718a1a75a1e5e06417b9f8267ee27">SSP_CR0_FRF_TI</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 4))</td></tr>
<tr class="separator:ga54c718a1a75a1e5e06417b9f8267ee27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca858fcf0f529a38e1e1bf0a69d4486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga7ca858fcf0f529a38e1e1bf0a69d4486">SSP_CR0_FRF_MICROWIRE</a>&#160;&#160;&#160;((uint32_t) (2 &lt;&lt; 4))</td></tr>
<tr class="separator:ga7ca858fcf0f529a38e1e1bf0a69d4486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4353fed07ef845a3796e154397f7e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gab4353fed07ef845a3796e154397f7e76">SSP_CR0_CPOL_LO</a>&#160;&#160;&#160;((uint32_t) (0))</td></tr>
<tr class="separator:gab4353fed07ef845a3796e154397f7e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d7ad75edb14d318d710f964384f466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga36d7ad75edb14d318d710f964384f466">SSP_CR0_CPOL_HI</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 6))</td></tr>
<tr class="separator:ga36d7ad75edb14d318d710f964384f466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3465bdb33add1970f6ce7f7bc638c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaee3465bdb33add1970f6ce7f7bc638c4">SSP_CR0_CPHA_FIRST</a>&#160;&#160;&#160;((uint32_t) (0))</td></tr>
<tr class="separator:gaee3465bdb33add1970f6ce7f7bc638c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4150d0b2513ff70568be15c2170c9ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gae4150d0b2513ff70568be15c2170c9ea">SSP_CR0_CPHA_SECOND</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 7))</td></tr>
<tr class="separator:gae4150d0b2513ff70568be15c2170c9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10f56047b6024ff848675f9463f1b989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga10f56047b6024ff848675f9463f1b989">SSP_CR0_SCR</a>(n)&#160;&#160;&#160;((uint32_t) ((n &amp; 0xFF) &lt;&lt; 8))</td></tr>
<tr class="separator:ga10f56047b6024ff848675f9463f1b989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90be93bebdbdfee011d90ea6e054260a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga90be93bebdbdfee011d90ea6e054260a">SSP_CR0_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0xFFFF))</td></tr>
<tr class="separator:ga90be93bebdbdfee011d90ea6e054260a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e5bef37b94df5ad96bf270aa802dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gac0e5bef37b94df5ad96bf270aa802dcd">SSP_CR1_LBM_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td></tr>
<tr class="separator:gac0e5bef37b94df5ad96bf270aa802dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad500ed8cec6c1734a12a7f55ff6ec26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaad500ed8cec6c1734a12a7f55ff6ec26">SSP_CR1_SSP_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td></tr>
<tr class="separator:gaad500ed8cec6c1734a12a7f55ff6ec26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483d570ffc25bc917c99b3e8ece75649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga483d570ffc25bc917c99b3e8ece75649">SSP_CR1_SLAVE_EN</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td></tr>
<tr class="separator:ga483d570ffc25bc917c99b3e8ece75649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e064b00be6db00e597ad2509a633c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaa8e064b00be6db00e597ad2509a633c3">SSP_CR1_MASTER_EN</a>&#160;&#160;&#160;((uint32_t) (0))</td></tr>
<tr class="separator:gaa8e064b00be6db00e597ad2509a633c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cd75ca0bf07a236b992cca4769b4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaf8cd75ca0bf07a236b992cca4769b4dc">SSP_CR1_SO_DISABLE</a>&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 3))</td></tr>
<tr class="separator:gaf8cd75ca0bf07a236b992cca4769b4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90a9c1c97a5c4e19e048e9686a4d8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gad90a9c1c97a5c4e19e048e9686a4d8fa">SSP_CR1_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x0F))</td></tr>
<tr class="separator:gad90a9c1c97a5c4e19e048e9686a4d8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad90cbeb91495d457ae2dd8bda909a2a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gad90cbeb91495d457ae2dd8bda909a2a9">SSP_CPSR_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0xFF))</td></tr>
<tr class="separator:gad90cbeb91495d457ae2dd8bda909a2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7cab2d530cc7dbaa9e9d3e9dc61b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaca7cab2d530cc7dbaa9e9d3e9dc61b53">SSP_DR_BITMASK</a>(n)&#160;&#160;&#160;((n) &amp; 0xFFFF)</td></tr>
<tr class="separator:gaca7cab2d530cc7dbaa9e9d3e9dc61b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe66130dd87296b6e16cd9fbcf7daf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga0fe66130dd87296b6e16cd9fbcf7daf1">SSP_SR_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x1F))</td></tr>
<tr class="separator:ga0fe66130dd87296b6e16cd9fbcf7daf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ce108586bfd5b77c849aa9969c8973c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga5ce108586bfd5b77c849aa9969c8973c">SSP_ICR_BITMASK</a>&#160;&#160;&#160;((uint32_t) (0x03))</td></tr>
<tr class="separator:ga5ce108586bfd5b77c849aa9969c8973c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaddaafc8c57305997c4cdfbbaa621a7f8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaddaafc8c57305997c4cdfbbaa621a7f8">SSP_INT_STATUS_T</a> { <br />
&#160;&#160;<a class="el" href="a00460.html#ggaddaafc8c57305997c4cdfbbaa621a7f8a589b7d94a3d91d145720e2fed0eb3a05">RESET</a> = 0, 
<br />
&#160;&#160;<a class="el" href="a00460.html#ggaddaafc8c57305997c4cdfbbaa621a7f8ab44c8101cc294c074709ec1b14211792">SET</a> = !RESET
<br />
 }</td></tr>
<tr class="separator:gaddaafc8c57305997c4cdfbbaa621a7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a0db04d321a74b7e7fcfd3f1a3f70b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> { <br />
&#160;&#160;<a class="el" href="a00460.html#gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90">ERROR</a> = 0, 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga67a0db04d321a74b7e7fcfd3f1a3f70bac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a> = !ERROR
<br />
 }</td></tr>
<tr class="separator:ga67a0db04d321a74b7e7fcfd3f1a3f70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6d188b60d297514c6c2acb25846543"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga6b6d188b60d297514c6c2acb25846543">SSP_STATUS_T</a> { <br />
&#160;&#160;<a class="el" href="a00460.html#gga6b6d188b60d297514c6c2acb25846543af2476dad0360373ccb5896f6f4283569">SSP_STAT_TFE</a> = ((uint32_t)(1 &lt;&lt; 0)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga6b6d188b60d297514c6c2acb25846543a895067b502eeae3c476190e309abde1a">SSP_STAT_TNF</a> = ((uint32_t)(1 &lt;&lt; 1)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga6b6d188b60d297514c6c2acb25846543a82f15e0720cc2b0dc53e90b7546fb96b">SSP_STAT_RNE</a> = ((uint32_t)(1 &lt;&lt; 2)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga6b6d188b60d297514c6c2acb25846543ad10671a086364beb55efad01f2c3688f">SSP_STAT_RFF</a> = ((uint32_t)(1 &lt;&lt; 3)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga6b6d188b60d297514c6c2acb25846543a5129659a9c16fdda33b925f07cf8ef52">SSP_STAT_BSY</a> = ((uint32_t)(1 &lt;&lt; 4))
<br />
 }</td></tr>
<tr class="separator:ga6b6d188b60d297514c6c2acb25846543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0581ef381f19b1e2ec388aad98924e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga1f0581ef381f19b1e2ec388aad98924e">SSP_INTMASK_T</a> { <br />
&#160;&#160;<a class="el" href="a00460.html#gga1f0581ef381f19b1e2ec388aad98924ea891bf6d7622b4f6f010396f08a51adbf">SSP_RORIM</a> = ((uint32_t)(1 &lt;&lt; 0)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga1f0581ef381f19b1e2ec388aad98924eaabb6398ce8ef5db95fc47fc2bd525f13">SSP_RTIM</a> = ((uint32_t)(1 &lt;&lt; 1)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga1f0581ef381f19b1e2ec388aad98924ea2fff5a42799aae53c7a4bf3e3a900448">SSP_RXIM</a> = ((uint32_t)(1 &lt;&lt; 2)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga1f0581ef381f19b1e2ec388aad98924ea34e61a5c1d77d3763e4f8e1bfacbdcc4">SSP_TXIM</a> = ((uint32_t)(1 &lt;&lt; 3)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga1f0581ef381f19b1e2ec388aad98924ea46081a07592bbc197435bbb21cc1e201">SSP_INT_MASK_BITMASK</a> = ((uint32_t)(0xF))
<br />
 }</td></tr>
<tr class="separator:ga1f0581ef381f19b1e2ec388aad98924e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2c0b533e7a6d9261b4d6d98b14803f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga1a2c0b533e7a6d9261b4d6d98b14803f">SSP_MASKINTSTATUS_T</a> { <br />
&#160;&#160;<a class="el" href="a00460.html#gga1a2c0b533e7a6d9261b4d6d98b14803fa05e1bf0ddb0306501fcb234c6e885082">SSP_RORMIS</a> = ((uint32_t)(1 &lt;&lt; 0)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga1a2c0b533e7a6d9261b4d6d98b14803fa86603f74ba22232e10e325e2f0242308">SSP_RTMIS</a> = ((uint32_t)(1 &lt;&lt; 1)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga1a2c0b533e7a6d9261b4d6d98b14803fa07742f0e285a6bf09099e3298fac1184">SSP_RXMIS</a> = ((uint32_t)(1 &lt;&lt; 2)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga1a2c0b533e7a6d9261b4d6d98b14803fa8ad9ea51c1cde0cd518cdea049710093">SSP_TXMIS</a> = ((uint32_t)(1 &lt;&lt; 3)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga1a2c0b533e7a6d9261b4d6d98b14803fa50da00745fc05f4421b4d60f861bd31e">SSP_MASK_INT_STAT_BITMASK</a> = ((uint32_t)(0xF))
<br />
 }</td></tr>
<tr class="separator:ga1a2c0b533e7a6d9261b4d6d98b14803f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85eced3ab876414dfbdd09825f88a9ce"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga85eced3ab876414dfbdd09825f88a9ce">SSP_RAWINTSTATUS_T</a> { <br />
&#160;&#160;<a class="el" href="a00460.html#gga85eced3ab876414dfbdd09825f88a9cead112fd53fe6238566db3b86badca3643">SSP_RORRIS</a> = ((uint32_t)(1 &lt;&lt; 0)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga85eced3ab876414dfbdd09825f88a9ceacadb0b951bbe2b20da961f4a55b775c2">SSP_RTRIS</a> = ((uint32_t)(1 &lt;&lt; 1)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga85eced3ab876414dfbdd09825f88a9ceaf284137785b0311fdf9ffd06dd91022f">SSP_RXRIS</a> = ((uint32_t)(1 &lt;&lt; 2)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga85eced3ab876414dfbdd09825f88a9cea0f19a960fdb1f4e1e41c2d3f391ab2a1">SSP_TXRIS</a> = ((uint32_t)(1 &lt;&lt; 3)), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga85eced3ab876414dfbdd09825f88a9cea81d12ba594dec3491731ef65c4af785e">SSP_RAW_INT_STAT_BITMASK</a> = ((uint32_t)(0xF))
<br />
 }</td></tr>
<tr class="separator:ga85eced3ab876414dfbdd09825f88a9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25c65260ed9ddd56ac702c0c7b14b496"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga25c65260ed9ddd56ac702c0c7b14b496">SSP_INTCLEAR_T</a> { <br />
&#160;&#160;<a class="el" href="a00460.html#gga25c65260ed9ddd56ac702c0c7b14b496a3f8b48b9a600a7c3d1615c88abf76981">SSP_RORIC</a> = 0x0, 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga25c65260ed9ddd56ac702c0c7b14b496a5c9358a05d7509ce431770ca872cdce0">SSP_RTIC</a> = 0x1, 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga25c65260ed9ddd56ac702c0c7b14b496acf79b0a911e1c9d4cee5387be0dc45ba">SSP_INT_CLEAR_BITMASK</a> = 0x3
<br />
 }</td></tr>
<tr class="separator:ga25c65260ed9ddd56ac702c0c7b14b496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8efae4a5aae79c90592fe135c01486ca"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga8efae4a5aae79c90592fe135c01486ca">CHIP_SSP_CLOCK_MODE_T</a> { <br />
&#160;&#160;<a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caaa5340f759c78820f18de9290b9c061c9">SSP_CLOCK_CPHA0_CPOL0</a> = (0 &lt;&lt; 6), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caabf7efd605c96ca17f8d3e142583573c7">SSP_CLOCK_CPHA0_CPOL1</a> = (1u &lt;&lt; 6), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caae85026628900cd0603aea8741196e37c">SSP_CLOCK_CPHA1_CPOL0</a> = (2u &lt;&lt; 6), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caab45a1654a40d69da708a2fd3717b3b3f">SSP_CLOCK_CPHA1_CPOL1</a> = (3u &lt;&lt; 6), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caa356a1e930e648bee4fdcf58bbf2be871">SSP_CLOCK_MODE0</a> = SSP_CLOCK_CPHA0_CPOL0, 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caa9c0ef0c2b54bd1f7cd915c072bb90c4f">SSP_CLOCK_MODE1</a> = SSP_CLOCK_CPHA1_CPOL0, 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caa0ead0c9201c4f3ed09b8d8395b15e38d">SSP_CLOCK_MODE2</a> = SSP_CLOCK_CPHA0_CPOL1, 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caa509d039d8fa85d04307fa845b5f96ef0">SSP_CLOCK_MODE3</a> = SSP_CLOCK_CPHA1_CPOL1
<br />
 }</td></tr>
<tr class="separator:ga8efae4a5aae79c90592fe135c01486ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63017a49bd68c82747f2900f9decb394"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga63017a49bd68c82747f2900f9decb394">CHIP_SSP_FRAME_FORMAT_T</a> { <br />
&#160;&#160;<a class="el" href="a00460.html#gga63017a49bd68c82747f2900f9decb394a6f9253ad15ad10c728a392a2df3b0d57">SSP_FRAME_FORMAT_SPI</a> = (0 &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga63017a49bd68c82747f2900f9decb394a1902f442d7daf7c039b94ffe3b1e245e">SSP_FRAME_FORMAT_TI</a> = (1u &lt;&lt; 4), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga63017a49bd68c82747f2900f9decb394a5013b31024cabba573692ea2d3e5465b">SSP_FRAME_FORMAT_MICROWIRE</a> = (2u &lt;&lt; 4)
<br />
 }</td></tr>
<tr class="separator:ga63017a49bd68c82747f2900f9decb394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7d343aff0392b45fc2d9db69dbe816"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga9f7d343aff0392b45fc2d9db69dbe816">CHIP_SSP_BITS_T</a> { <br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816aa03e3d7c54b1b7e0a1159819be0fe2f4">SSP_BITS_4</a> = (3u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816ad68718bef531b459a981f3fe333885af">SSP_BITS_5</a> = (4u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816a983bf05fec7f08931bf8397460736fad">SSP_BITS_6</a> = (5u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816af427f7d2bdddeddab9780dde3e7112cd">SSP_BITS_7</a> = (6u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816afed74a949c86fb130814553eeeaa28fc">SSP_BITS_8</a> = (7u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816a86c78df806e6a2c6105e4009c87a9a30">SSP_BITS_9</a> = (8u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816aa5af8a64fabb893ce6cca58a6603b887">SSP_BITS_10</a> = (9u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816a6eb61ba3d5420049cc5c6b5dc0ce180f">SSP_BITS_11</a> = (10u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816ac07c29c55be04e5bdf6c450f8fb978f9">SSP_BITS_12</a> = (11u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816ad3b1fe6ae4d631d30f668a62a499ad04">SSP_BITS_13</a> = (12u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816ae1d25567553d78628b76e6d3576708fb">SSP_BITS_14</a> = (13u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816a0cb36a4e3580bffe6583e05ecc7560aa">SSP_BITS_15</a> = (14u &lt;&lt; 0), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga9f7d343aff0392b45fc2d9db69dbe816a3d5cc36200365dc046d283f48711d885">SSP_BITS_16</a> = (15u &lt;&lt; 0)
<br />
 }</td></tr>
<tr class="separator:ga9f7d343aff0392b45fc2d9db69dbe816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709280d66047a8015d296e272d1e8b54"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga709280d66047a8015d296e272d1e8b54">CHIP_SSP_MODE_T</a> { <br />
&#160;&#160;<a class="el" href="a00460.html#gga709280d66047a8015d296e272d1e8b54a5395d2342a5a2564d683efe73700d604">SSP_MODE_MASTER</a> = (0 &lt;&lt; 2), 
<br />
&#160;&#160;<a class="el" href="a00460.html#gga709280d66047a8015d296e272d1e8b54a8e80727639bca1e64508d92d65346f3e">SSP_MODE_SLAVE</a> = (1u &lt;&lt; 2)
<br />
 }</td></tr>
<tr class="separator:ga709280d66047a8015d296e272d1e8b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1d32a6bc2e4b37e90d78ff4a755f04e3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga1d32a6bc2e4b37e90d78ff4a755f04e3">Chip_SSP_Enable</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:ga1d32a6bc2e4b37e90d78ff4a755f04e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga520a728bb8f16555e4fb8342fb89049f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga520a728bb8f16555e4fb8342fb89049f">Chip_SSP_Disable</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:ga520a728bb8f16555e4fb8342fb89049f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd9c2e183fd0371820939a25d473e2d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga2bd9c2e183fd0371820939a25d473e2d">Chip_SSP_EnableLoopBack</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:ga2bd9c2e183fd0371820939a25d473e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac030ea91c3fb866c06febfe6954757a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaac030ea91c3fb866c06febfe6954757a">Chip_SSP_DisableLoopBack</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:gaac030ea91c3fb866c06febfe6954757a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45de2c237611da862dd47d6767650f1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="a00460.html#gaddaafc8c57305997c4cdfbbaa621a7f8">SSP_INT_STATUS_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaf45de2c237611da862dd47d6767650f1">Chip_SSP_GetStatus</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, <a class="el" href="a00460.html#ga6b6d188b60d297514c6c2acb25846543">SSP_STATUS_T</a> Stat)</td></tr>
<tr class="separator:gaf45de2c237611da862dd47d6767650f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d958da9d81749e3feffa7cc21182f89"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga6d958da9d81749e3feffa7cc21182f89">Chip_SSP_GetIntStatus</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:ga6d958da9d81749e3feffa7cc21182f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a729483cfc548863cd51c0f09edca9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="a00460.html#gaddaafc8c57305997c4cdfbbaa621a7f8">SSP_INT_STATUS_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaa3a729483cfc548863cd51c0f09edca9">Chip_SSP_GetRawIntStatus</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, <a class="el" href="a00460.html#ga85eced3ab876414dfbdd09825f88a9ce">SSP_RAWINTSTATUS_T</a> RawInt)</td></tr>
<tr class="separator:gaa3a729483cfc548863cd51c0f09edca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0947bed51e4ca980e461d223ec0113df"><td class="memItemLeft" align="right" valign="top">static uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga0947bed51e4ca980e461d223ec0113df">Chip_SSP_GetDataSize</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:ga0947bed51e4ca980e461d223ec0113df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5076eacb242241e8d80800268289e754"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga5076eacb242241e8d80800268289e754">Chip_SSP_ClearIntPending</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, <a class="el" href="a00460.html#ga25c65260ed9ddd56ac702c0c7b14b496">SSP_INTCLEAR_T</a> IntClear)</td></tr>
<tr class="separator:ga5076eacb242241e8d80800268289e754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3eb992866ae342453a57f66adb9635d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gab3eb992866ae342453a57f66adb9635d">Chip_SSP_Int_Enable</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:gab3eb992866ae342453a57f66adb9635d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99712ac8cf84b1d514f624c8a5e5a2c2"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga99712ac8cf84b1d514f624c8a5e5a2c2">Chip_SSP_Int_Disable</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:ga99712ac8cf84b1d514f624c8a5e5a2c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab533dfb6aeb619f857ad90f0693e7dc0"><td class="memItemLeft" align="right" valign="top">static uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gab533dfb6aeb619f857ad90f0693e7dc0">Chip_SSP_ReceiveFrame</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:gab533dfb6aeb619f857ad90f0693e7dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59caa87a5c2ad47504489bb16521502"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaa59caa87a5c2ad47504489bb16521502">Chip_SSP_SendFrame</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, uint16_t tx_data)</td></tr>
<tr class="separator:gaa59caa87a5c2ad47504489bb16521502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec5ff2fa65168d944fe7de903e29f97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gafec5ff2fa65168d944fe7de903e29f97">Chip_SSP_SetClockRate</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, uint32_t clk_rate, uint32_t prescale)</td></tr>
<tr class="separator:gafec5ff2fa65168d944fe7de903e29f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d09d5b692ff2c95885d9db846eb219"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga83d09d5b692ff2c95885d9db846eb219">Chip_SSP_SetFormat</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)</td></tr>
<tr class="separator:ga83d09d5b692ff2c95885d9db846eb219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec4552f52107e200df4c5d5cc9d445e9"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaec4552f52107e200df4c5d5cc9d445e9">Chip_SSP_Set_Mode</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, uint32_t mode)</td></tr>
<tr class="separator:gaec4552f52107e200df4c5d5cc9d445e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64fc4302dbbbad73da07c7fe69acdbab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga64fc4302dbbbad73da07c7fe69acdbab">Chip_SSP_Int_FlushData</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:ga64fc4302dbbbad73da07c7fe69acdbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9713fd1d80477c07264ed43231e49f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00460.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaf9713fd1d80477c07264ed43231e49f7">Chip_SSP_Int_RWFrames8Bits</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, <a class="el" href="a00460.html#a00670">Chip_SSP_DATA_SETUP_T</a> *xf_setup)</td></tr>
<tr class="separator:gaf9713fd1d80477c07264ed43231e49f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac5edd02524cfc4602bab97fc287247"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00460.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga5ac5edd02524cfc4602bab97fc287247">Chip_SSP_Int_RWFrames16Bits</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, <a class="el" href="a00460.html#a00670">Chip_SSP_DATA_SETUP_T</a> *xf_setup)</td></tr>
<tr class="separator:ga5ac5edd02524cfc4602bab97fc287247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97d7f7d38e1e31846252d41513791a0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gac97d7f7d38e1e31846252d41513791a0">Chip_SSP_RWFrames_Blocking</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, <a class="el" href="a00460.html#a00670">Chip_SSP_DATA_SETUP_T</a> *xf_setup)</td></tr>
<tr class="separator:gac97d7f7d38e1e31846252d41513791a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7601840fdecb11e5ac6b8c9497cb627e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga7601840fdecb11e5ac6b8c9497cb627e">Chip_SSP_WriteFrames_Blocking</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, uint8_t *buffer, uint32_t buffer_len)</td></tr>
<tr class="separator:ga7601840fdecb11e5ac6b8c9497cb627e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd2c78a1db3564b148685e903eeb861"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gaecd2c78a1db3564b148685e903eeb861">Chip_SSP_ReadFrames_Blocking</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, uint8_t *buffer, uint32_t buffer_len)</td></tr>
<tr class="separator:gaecd2c78a1db3564b148685e903eeb861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0c6a30a9d81b52c2251a822cceaf01"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga8d0c6a30a9d81b52c2251a822cceaf01">Chip_SSP_Init</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:ga8d0c6a30a9d81b52c2251a822cceaf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac159e5fd7920caf264c32ffa3b426c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#gadac159e5fd7920caf264c32ffa3b426c">Chip_SSP_DeInit</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:gadac159e5fd7920caf264c32ffa3b426c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e1a3f807f36bbde953c5b22e555f3a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga42e1a3f807f36bbde953c5b22e555f3a">Chip_SSP_SetMaster</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, bool master)</td></tr>
<tr class="separator:ga42e1a3f807f36bbde953c5b22e555f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fe00cb4dacaae29f067297b1eca936"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga88fe00cb4dacaae29f067297b1eca936">Chip_SSP_SetBitRate</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP, uint32_t bitRate)</td></tr>
<tr class="separator:ga88fe00cb4dacaae29f067297b1eca936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b280ac2f09e30dc94df61e9773780f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00460.html#ga65b280ac2f09e30dc94df61e9773780f">Chip_SSP_GetBitRate</a> (<a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *pSSP)</td></tr>
<tr class="separator:ga65b280ac2f09e30dc94df61e9773780f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="a00666" id="a00666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00666">&#9670;&nbsp;</a></span>NSS_SSP_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct NSS_SSP_T</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SSP register block structure </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a8fe50f18067c0ecfea3157c1720a671f"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
CR0</td>
<td class="fielddoc">
<p>Control Register 0. Selects the serial clock rate, bus type, and data size. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab0ec7102960640751d44e92ddac994f0"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
CR1</td>
<td class="fielddoc">
<p>Control Register 1. Selects master/slave and other modes. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
DR</td>
<td class="fielddoc">
<p>Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa4e5f09c578d8d5c138b41a1e740df3f"></a><a class="el" href="a00437.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t</td>
<td class="fieldname">
SR</td>
<td class="fielddoc">
<p>Status Register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a140588a82bafbf0bf0c983111aadb351"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
CPSR</td>
<td class="fielddoc">
<p>Clock Prescale Register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aadaeb8eaf11a1ac2952008e4f5aea459"></a><a class="el" href="a00437.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t</td>
<td class="fieldname">
IMSC</td>
<td class="fielddoc">
<p>Interrupt Mask Set and Clear Register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aef20f9db3bdcf52941c8ac42f14a3c19"></a><a class="el" href="a00437.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t</td>
<td class="fieldname">
RIS</td>
<td class="fielddoc">
<p>Raw Interrupt Status Register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ab93d8e22f60836895e96cc388310dd90"></a><a class="el" href="a00437.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t</td>
<td class="fieldname">
MIS</td>
<td class="fielddoc">
<p>Masked Interrupt Status Register </p>
</td></tr>
<tr><td class="fieldtype">
<a id="afc0ed459ed55267df34cf3774e7c029d"></a><a class="el" href="a00437.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t</td>
<td class="fieldname">
ICR</td>
<td class="fielddoc">
<p>SSPICR Interrupt Clear Register </p>
</td></tr>
</table>

</div>
</div>
<a name="a00670" id="a00670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00670">&#9670;&nbsp;</a></span>Chip_SSP_DATA_SETUP_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct Chip_SSP_DATA_SETUP_T</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>SSP data setup structure </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac5b2b9db8286b9c85c956556cfa42b92"></a>void *</td>
<td class="fieldname">
tx_data</td>
<td class="fielddoc">
<p>Pointer to transmit data </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a0441520d3f5ed5b07bfb4889dd495b86"></a>uint32_t</td>
<td class="fieldname">
tx_cnt</td>
<td class="fielddoc">
<p>Transmit counter </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a145057319bd95286db0e0ad0e635f93f"></a>void *</td>
<td class="fieldname">
rx_data</td>
<td class="fielddoc">
<p>Pointer to transmit data </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a3b1e23a496d25dd87f7b1f223fe0d60c"></a>uint32_t</td>
<td class="fieldname">
rx_cnt</td>
<td class="fielddoc">
<p>Receive counter </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aebb70c2aab3407a9f05334c47131a43b"></a>uint32_t</td>
<td class="fieldname">
length</td>
<td class="fielddoc">
<p>Length of transfer data </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga691ba9dbc6a0722a81ed4734c7f7ac8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga691ba9dbc6a0722a81ed4734c7f7ac8f">&#9670;&nbsp;</a></span>SSP_CR0_DSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_DSS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t) ((n) &amp; 0xF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP data size select, must be 4 bits to 16 bits </p>

</div>
</div>
<a id="ga4f0f58a8f4b87af0f18e84b981c31a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f0f58a8f4b87af0f18e84b981c31a74">&#9670;&nbsp;</a></span>SSP_CR0_FRF_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_FRF_SPI&#160;&#160;&#160;((uint32_t) (0 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 0 Motorola SPI mode </p>

</div>
</div>
<a id="ga54c718a1a75a1e5e06417b9f8267ee27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54c718a1a75a1e5e06417b9f8267ee27">&#9670;&nbsp;</a></span>SSP_CR0_FRF_TI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_FRF_TI&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 0 TI synchronous serial mode </p>

</div>
</div>
<a id="ga7ca858fcf0f529a38e1e1bf0a69d4486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca858fcf0f529a38e1e1bf0a69d4486">&#9670;&nbsp;</a></span>SSP_CR0_FRF_MICROWIRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_FRF_MICROWIRE&#160;&#160;&#160;((uint32_t) (2 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 0 National Micro-wire mode </p>

</div>
</div>
<a id="gab4353fed07ef845a3796e154397f7e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4353fed07ef845a3796e154397f7e76">&#9670;&nbsp;</a></span>SSP_CR0_CPOL_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_CPOL_LO&#160;&#160;&#160;((uint32_t) (0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI clock polarity bit Low (used in SPI mode only), maintains the bus clock low between frames </p>

</div>
</div>
<a id="ga36d7ad75edb14d318d710f964384f466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d7ad75edb14d318d710f964384f466">&#9670;&nbsp;</a></span>SSP_CR0_CPOL_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_CPOL_HI&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI clock polarity bit High (used in SPI mode only), maintains the bus clock high between frames </p>

</div>
</div>
<a id="gaee3465bdb33add1970f6ce7f7bc638c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee3465bdb33add1970f6ce7f7bc638c4">&#9670;&nbsp;</a></span>SSP_CR0_CPHA_FIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_CPHA_FIRST&#160;&#160;&#160;((uint32_t) (0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI clock out phase bit FIRST(used in SPI mode only), captures data on the first clock transition of the frame </p>

</div>
</div>
<a id="gae4150d0b2513ff70568be15c2170c9ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4150d0b2513ff70568be15c2170c9ea">&#9670;&nbsp;</a></span>SSP_CR0_CPHA_SECOND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_CPHA_SECOND&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI clock out phase bit SECOND (used in SPI mode only), captures data on the second clock transition of the frame </p>

</div>
</div>
<a id="ga10f56047b6024ff848675f9463f1b989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10f56047b6024ff848675f9463f1b989">&#9670;&nbsp;</a></span>SSP_CR0_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_SCR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t) ((n &amp; 0xFF) &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP serial clock rate value load macro, divider rate is PERIPH_CLK / (cpsr * (SCR + 1)) </p>

</div>
</div>
<a id="ga90be93bebdbdfee011d90ea6e054260a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90be93bebdbdfee011d90ea6e054260a">&#9670;&nbsp;</a></span>SSP_CR0_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR0_BITMASK&#160;&#160;&#160;((uint32_t) (0xFFFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP CR0 bit mask </p>

</div>
</div>
<a id="gac0e5bef37b94df5ad96bf270aa802dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0e5bef37b94df5ad96bf270aa802dcd">&#9670;&nbsp;</a></span>SSP_CR1_LBM_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_LBM_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 1 loopback mode enable bit </p>

</div>
</div>
<a id="gaad500ed8cec6c1734a12a7f55ff6ec26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad500ed8cec6c1734a12a7f55ff6ec26">&#9670;&nbsp;</a></span>SSP_CR1_SSP_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_SSP_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 1 enable bit </p>

</div>
</div>
<a id="ga483d570ffc25bc917c99b3e8ece75649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga483d570ffc25bc917c99b3e8ece75649">&#9670;&nbsp;</a></span>SSP_CR1_SLAVE_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_SLAVE_EN&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 1 slave enable </p>

</div>
</div>
<a id="gaa8e064b00be6db00e597ad2509a633c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8e064b00be6db00e597ad2509a633c3">&#9670;&nbsp;</a></span>SSP_CR1_MASTER_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_MASTER_EN&#160;&#160;&#160;((uint32_t) (0))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 1 master enable </p>

</div>
</div>
<a id="gaf8cd75ca0bf07a236b992cca4769b4dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8cd75ca0bf07a236b992cca4769b4dc">&#9670;&nbsp;</a></span>SSP_CR1_SO_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_SO_DISABLE&#160;&#160;&#160;((uint32_t) (1 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP control 1 slave out disable bit, disables transmit line in slave mode </p>

</div>
</div>
<a id="gad90a9c1c97a5c4e19e048e9686a4d8fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad90a9c1c97a5c4e19e048e9686a4d8fa">&#9670;&nbsp;</a></span>SSP_CR1_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CR1_BITMASK&#160;&#160;&#160;((uint32_t) (0x0F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP CR1 bit mask </p>

</div>
</div>
<a id="gad90cbeb91495d457ae2dd8bda909a2a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad90cbeb91495d457ae2dd8bda909a2a9">&#9670;&nbsp;</a></span>SSP_CPSR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_CPSR_BITMASK&#160;&#160;&#160;((uint32_t) (0xFF))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP CPSR bit mask </p>

</div>
</div>
<a id="gaca7cab2d530cc7dbaa9e9d3e9dc61b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca7cab2d530cc7dbaa9e9d3e9dc61b53">&#9670;&nbsp;</a></span>SSP_DR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_DR_BITMASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((n) &amp; 0xFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP data bit mask </p>

</div>
</div>
<a id="ga0fe66130dd87296b6e16cd9fbcf7daf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fe66130dd87296b6e16cd9fbcf7daf1">&#9670;&nbsp;</a></span>SSP_SR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_SR_BITMASK&#160;&#160;&#160;((uint32_t) (0x1F))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP SR bit mask </p>

</div>
</div>
<a id="ga5ce108586bfd5b77c849aa9969c8973c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ce108586bfd5b77c849aa9969c8973c">&#9670;&nbsp;</a></span>SSP_ICR_BITMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP_ICR_BITMASK&#160;&#160;&#160;((uint32_t) (0x03))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ICR bit mask </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gaddaafc8c57305997c4cdfbbaa621a7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddaafc8c57305997c4cdfbbaa621a7f8">&#9670;&nbsp;</a></span>SSP_INT_STATUS_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00460.html#gaddaafc8c57305997c4cdfbbaa621a7f8">SSP_INT_STATUS_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flag Status and Interrupt Flag Status type definition </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaddaafc8c57305997c4cdfbbaa621a7f8a589b7d94a3d91d145720e2fed0eb3a05"></a>RESET&#160;</td><td class="fielddoc"><p>Reset status </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaddaafc8c57305997c4cdfbbaa621a7f8ab44c8101cc294c074709ec1b14211792"></a>SET&#160;</td><td class="fielddoc"><p>Set status </p>
</td></tr>
</table>

</div>
</div>
<a id="ga67a0db04d321a74b7e7fcfd3f1a3f70b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a0db04d321a74b7e7fcfd3f1a3f70b">&#9670;&nbsp;</a></span>Status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00460.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Error status type definition </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga67a0db04d321a74b7e7fcfd3f1a3f70ba2fd6f336d08340583bd620a7f5694c90"></a>ERROR&#160;</td><td class="fielddoc"><p>Error </p>
</td></tr>
<tr><td class="fieldname"><a id="gga67a0db04d321a74b7e7fcfd3f1a3f70bac7f69f7c9e5aea9b8f54cf02870e2bf8"></a>SUCCESS&#160;</td><td class="fielddoc"><p>Success </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6b6d188b60d297514c6c2acb25846543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b6d188b60d297514c6c2acb25846543">&#9670;&nbsp;</a></span>SSP_STATUS_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00460.html#ga6b6d188b60d297514c6c2acb25846543">SSP_STATUS_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Type for Status </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6b6d188b60d297514c6c2acb25846543af2476dad0360373ccb5896f6f4283569"></a>SSP_STAT_TFE&#160;</td><td class="fielddoc"><p>TX FIFO Empty </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6b6d188b60d297514c6c2acb25846543a895067b502eeae3c476190e309abde1a"></a>SSP_STAT_TNF&#160;</td><td class="fielddoc"><p>TX FIFO not full </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6b6d188b60d297514c6c2acb25846543a82f15e0720cc2b0dc53e90b7546fb96b"></a>SSP_STAT_RNE&#160;</td><td class="fielddoc"><p>RX FIFO not empty </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6b6d188b60d297514c6c2acb25846543ad10671a086364beb55efad01f2c3688f"></a>SSP_STAT_RFF&#160;</td><td class="fielddoc"><p>RX FIFO full </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6b6d188b60d297514c6c2acb25846543a5129659a9c16fdda33b925f07cf8ef52"></a>SSP_STAT_BSY&#160;</td><td class="fielddoc"><p>SSP Busy </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1f0581ef381f19b1e2ec388aad98924e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0581ef381f19b1e2ec388aad98924e">&#9670;&nbsp;</a></span>SSP_INTMASK_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00460.html#ga1f0581ef381f19b1e2ec388aad98924e">SSP_INTMASK_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Type for Interrupt Mask </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1f0581ef381f19b1e2ec388aad98924ea891bf6d7622b4f6f010396f08a51adbf"></a>SSP_RORIM&#160;</td><td class="fielddoc"><p>Overrun </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1f0581ef381f19b1e2ec388aad98924eaabb6398ce8ef5db95fc47fc2bd525f13"></a>SSP_RTIM&#160;</td><td class="fielddoc"><p>TimeOut </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1f0581ef381f19b1e2ec388aad98924ea2fff5a42799aae53c7a4bf3e3a900448"></a>SSP_RXIM&#160;</td><td class="fielddoc"><p>Rx FIFO is at least half full </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1f0581ef381f19b1e2ec388aad98924ea34e61a5c1d77d3763e4f8e1bfacbdcc4"></a>SSP_TXIM&#160;</td><td class="fielddoc"><p>Tx FIFO is at least half empty </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1f0581ef381f19b1e2ec388aad98924ea46081a07592bbc197435bbb21cc1e201"></a>SSP_INT_MASK_BITMASK&#160;</td><td class="fielddoc"><p>All select Mask </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1a2c0b533e7a6d9261b4d6d98b14803f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a2c0b533e7a6d9261b4d6d98b14803f">&#9670;&nbsp;</a></span>SSP_MASKINTSTATUS_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00460.html#ga1a2c0b533e7a6d9261b4d6d98b14803f">SSP_MASKINTSTATUS_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Type for Masked Interrupt Status </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1a2c0b533e7a6d9261b4d6d98b14803fa05e1bf0ddb0306501fcb234c6e885082"></a>SSP_RORMIS&#160;</td><td class="fielddoc"><p>Overrun </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1a2c0b533e7a6d9261b4d6d98b14803fa86603f74ba22232e10e325e2f0242308"></a>SSP_RTMIS&#160;</td><td class="fielddoc"><p>TimeOut </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1a2c0b533e7a6d9261b4d6d98b14803fa07742f0e285a6bf09099e3298fac1184"></a>SSP_RXMIS&#160;</td><td class="fielddoc"><p>Rx FIFO is at least half full </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1a2c0b533e7a6d9261b4d6d98b14803fa8ad9ea51c1cde0cd518cdea049710093"></a>SSP_TXMIS&#160;</td><td class="fielddoc"><p>Tx FIFO is at least half empty </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1a2c0b533e7a6d9261b4d6d98b14803fa50da00745fc05f4421b4d60f861bd31e"></a>SSP_MASK_INT_STAT_BITMASK&#160;</td><td class="fielddoc"><p>All select Mask </p>
</td></tr>
</table>

</div>
</div>
<a id="ga85eced3ab876414dfbdd09825f88a9ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85eced3ab876414dfbdd09825f88a9ce">&#9670;&nbsp;</a></span>SSP_RAWINTSTATUS_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00460.html#ga85eced3ab876414dfbdd09825f88a9ce">SSP_RAWINTSTATUS_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Type for Raw Interrupt Status </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga85eced3ab876414dfbdd09825f88a9cead112fd53fe6238566db3b86badca3643"></a>SSP_RORRIS&#160;</td><td class="fielddoc"><p>Overrun </p>
</td></tr>
<tr><td class="fieldname"><a id="gga85eced3ab876414dfbdd09825f88a9ceacadb0b951bbe2b20da961f4a55b775c2"></a>SSP_RTRIS&#160;</td><td class="fielddoc"><p>TimeOut </p>
</td></tr>
<tr><td class="fieldname"><a id="gga85eced3ab876414dfbdd09825f88a9ceaf284137785b0311fdf9ffd06dd91022f"></a>SSP_RXRIS&#160;</td><td class="fielddoc"><p>Rx FIFO is at least half full </p>
</td></tr>
<tr><td class="fieldname"><a id="gga85eced3ab876414dfbdd09825f88a9cea0f19a960fdb1f4e1e41c2d3f391ab2a1"></a>SSP_TXRIS&#160;</td><td class="fielddoc"><p>Tx FIFO is at least half empty </p>
</td></tr>
<tr><td class="fieldname"><a id="gga85eced3ab876414dfbdd09825f88a9cea81d12ba594dec3491731ef65c4af785e"></a>SSP_RAW_INT_STAT_BITMASK&#160;</td><td class="fielddoc"><p>All select Mask </p>
</td></tr>
</table>

</div>
</div>
<a id="ga25c65260ed9ddd56ac702c0c7b14b496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25c65260ed9ddd56ac702c0c7b14b496">&#9670;&nbsp;</a></span>SSP_INTCLEAR_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00460.html#ga25c65260ed9ddd56ac702c0c7b14b496">SSP_INTCLEAR_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Interrupt clear masks </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga25c65260ed9ddd56ac702c0c7b14b496a3f8b48b9a600a7c3d1615c88abf76981"></a>SSP_RORIC&#160;</td><td class="fielddoc"><p>Overrun Mask </p>
</td></tr>
<tr><td class="fieldname"><a id="gga25c65260ed9ddd56ac702c0c7b14b496a5c9358a05d7509ce431770ca872cdce0"></a>SSP_RTIC&#160;</td><td class="fielddoc"><p>TimeOut Mask </p>
</td></tr>
<tr><td class="fieldname"><a id="gga25c65260ed9ddd56ac702c0c7b14b496acf79b0a911e1c9d4cee5387be0dc45ba"></a>SSP_INT_CLEAR_BITMASK&#160;</td><td class="fielddoc"><p>Clear all Mask </p>
</td></tr>
</table>

</div>
</div>
<a id="ga8efae4a5aae79c90592fe135c01486ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8efae4a5aae79c90592fe135c01486ca">&#9670;&nbsp;</a></span>CHIP_SSP_CLOCK_MODE_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00460.html#ga8efae4a5aae79c90592fe135c01486ca">CHIP_SSP_CLOCK_MODE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP clock format </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8efae4a5aae79c90592fe135c01486caaa5340f759c78820f18de9290b9c061c9"></a>SSP_CLOCK_CPHA0_CPOL0&#160;</td><td class="fielddoc"><p>CPHA = 0, CPOL = 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8efae4a5aae79c90592fe135c01486caabf7efd605c96ca17f8d3e142583573c7"></a>SSP_CLOCK_CPHA0_CPOL1&#160;</td><td class="fielddoc"><p>CPHA = 0, CPOL = 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8efae4a5aae79c90592fe135c01486caae85026628900cd0603aea8741196e37c"></a>SSP_CLOCK_CPHA1_CPOL0&#160;</td><td class="fielddoc"><p>CPHA = 1, CPOL = 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8efae4a5aae79c90592fe135c01486caab45a1654a40d69da708a2fd3717b3b3f"></a>SSP_CLOCK_CPHA1_CPOL1&#160;</td><td class="fielddoc"><p>CPHA = 1, CPOL = 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8efae4a5aae79c90592fe135c01486caa356a1e930e648bee4fdcf58bbf2be871"></a>SSP_CLOCK_MODE0&#160;</td><td class="fielddoc"><p>alias for <a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caaa5340f759c78820f18de9290b9c061c9">SSP_CLOCK_CPHA0_CPOL0</a> </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8efae4a5aae79c90592fe135c01486caa9c0ef0c2b54bd1f7cd915c072bb90c4f"></a>SSP_CLOCK_MODE1&#160;</td><td class="fielddoc"><p>alias for <a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caae85026628900cd0603aea8741196e37c">SSP_CLOCK_CPHA1_CPOL0</a> </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8efae4a5aae79c90592fe135c01486caa0ead0c9201c4f3ed09b8d8395b15e38d"></a>SSP_CLOCK_MODE2&#160;</td><td class="fielddoc"><p>alias for <a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caabf7efd605c96ca17f8d3e142583573c7">SSP_CLOCK_CPHA0_CPOL1</a> </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8efae4a5aae79c90592fe135c01486caa509d039d8fa85d04307fa845b5f96ef0"></a>SSP_CLOCK_MODE3&#160;</td><td class="fielddoc"><p>alias for <a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caab45a1654a40d69da708a2fd3717b3b3f">SSP_CLOCK_CPHA1_CPOL1</a> </p>
</td></tr>
</table>

</div>
</div>
<a id="ga63017a49bd68c82747f2900f9decb394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63017a49bd68c82747f2900f9decb394">&#9670;&nbsp;</a></span>CHIP_SSP_FRAME_FORMAT_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00460.html#ga63017a49bd68c82747f2900f9decb394">CHIP_SSP_FRAME_FORMAT_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP frame format </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga63017a49bd68c82747f2900f9decb394a6f9253ad15ad10c728a392a2df3b0d57"></a>SSP_FRAME_FORMAT_SPI&#160;</td><td class="fielddoc"><p>Frame format: SPI </p>
</td></tr>
<tr><td class="fieldname"><a id="gga63017a49bd68c82747f2900f9decb394a1902f442d7daf7c039b94ffe3b1e245e"></a>SSP_FRAME_FORMAT_TI&#160;</td><td class="fielddoc"><p>Frame format: TI SSI </p>
</td></tr>
<tr><td class="fieldname"><a id="gga63017a49bd68c82747f2900f9decb394a5013b31024cabba573692ea2d3e5465b"></a>SSP_FRAME_FORMAT_MICROWIRE&#160;</td><td class="fielddoc"><p>Frame format: Microwire </p>
</td></tr>
</table>

</div>
</div>
<a id="ga9f7d343aff0392b45fc2d9db69dbe816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f7d343aff0392b45fc2d9db69dbe816">&#9670;&nbsp;</a></span>CHIP_SSP_BITS_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00460.html#ga9f7d343aff0392b45fc2d9db69dbe816">CHIP_SSP_BITS_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of bits per frame </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816aa03e3d7c54b1b7e0a1159819be0fe2f4"></a>SSP_BITS_4&#160;</td><td class="fielddoc"><p>4 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816ad68718bef531b459a981f3fe333885af"></a>SSP_BITS_5&#160;</td><td class="fielddoc"><p>5 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816a983bf05fec7f08931bf8397460736fad"></a>SSP_BITS_6&#160;</td><td class="fielddoc"><p>6 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816af427f7d2bdddeddab9780dde3e7112cd"></a>SSP_BITS_7&#160;</td><td class="fielddoc"><p>7 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816afed74a949c86fb130814553eeeaa28fc"></a>SSP_BITS_8&#160;</td><td class="fielddoc"><p>8 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816a86c78df806e6a2c6105e4009c87a9a30"></a>SSP_BITS_9&#160;</td><td class="fielddoc"><p>9 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816aa5af8a64fabb893ce6cca58a6603b887"></a>SSP_BITS_10&#160;</td><td class="fielddoc"><p>10 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816a6eb61ba3d5420049cc5c6b5dc0ce180f"></a>SSP_BITS_11&#160;</td><td class="fielddoc"><p>11 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816ac07c29c55be04e5bdf6c450f8fb978f9"></a>SSP_BITS_12&#160;</td><td class="fielddoc"><p>12 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816ad3b1fe6ae4d631d30f668a62a499ad04"></a>SSP_BITS_13&#160;</td><td class="fielddoc"><p>13 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816ae1d25567553d78628b76e6d3576708fb"></a>SSP_BITS_14&#160;</td><td class="fielddoc"><p>14 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816a0cb36a4e3580bffe6583e05ecc7560aa"></a>SSP_BITS_15&#160;</td><td class="fielddoc"><p>15 bits/frame </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f7d343aff0392b45fc2d9db69dbe816a3d5cc36200365dc046d283f48711d885"></a>SSP_BITS_16&#160;</td><td class="fielddoc"><p>16 bits/frame </p>
</td></tr>
</table>

</div>
</div>
<a id="ga709280d66047a8015d296e272d1e8b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga709280d66047a8015d296e272d1e8b54">&#9670;&nbsp;</a></span>CHIP_SSP_MODE_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00460.html#ga709280d66047a8015d296e272d1e8b54">CHIP_SSP_MODE_T</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP mode </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga709280d66047a8015d296e272d1e8b54a5395d2342a5a2564d683efe73700d604"></a>SSP_MODE_MASTER&#160;</td><td class="fielddoc"><p>Master mode </p>
</td></tr>
<tr><td class="fieldname"><a id="gga709280d66047a8015d296e272d1e8b54a8e80727639bca1e64508d92d65346f3e"></a>SSP_MODE_SLAVE&#160;</td><td class="fielddoc"><p>Slave mode </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga1d32a6bc2e4b37e90d78ff4a755f04e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d32a6bc2e4b37e90d78ff4a755f04e3">&#9670;&nbsp;</a></span>Chip_SSP_Enable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_SSP_Enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enable SSP operation </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<p>&lt; SSP control 1 enable bit </p>

</div>
</div>
<a id="ga520a728bb8f16555e4fb8342fb89049f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga520a728bb8f16555e4fb8342fb89049f">&#9670;&nbsp;</a></span>Chip_SSP_Disable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_SSP_Disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disable SSP operation </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<p>&lt; SSP control 1 enable bit <br />
 &lt; SSP CR1 bit mask </p>

</div>
</div>
<a id="ga2bd9c2e183fd0371820939a25d473e2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bd9c2e183fd0371820939a25d473e2d">&#9670;&nbsp;</a></span>Chip_SSP_EnableLoopBack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_SSP_EnableLoopBack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enable loopback mode </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>In loopback mode, serial input is taken from the serial output (MOSI or MISO) rather than the serial input pin. </dd></dl>
<p>&lt; SSP control 1 loopback mode enable bit </p>

</div>
</div>
<a id="gaac030ea91c3fb866c06febfe6954757a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac030ea91c3fb866c06febfe6954757a">&#9670;&nbsp;</a></span>Chip_SSP_DisableLoopBack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_SSP_DisableLoopBack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disable loopback mode </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>In loopback mode, serial input is taken from the serial output (MOSI or MISO) rather than the serial input pin. </dd></dl>
<p>&lt; SSP control 1 loopback mode enable bit <br />
 &lt; SSP CR1 bit mask </p>

</div>
</div>
<a id="gaf45de2c237611da862dd47d6767650f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf45de2c237611da862dd47d6767650f1">&#9670;&nbsp;</a></span>Chip_SSP_GetStatus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="a00460.html#gaddaafc8c57305997c4cdfbbaa621a7f8">SSP_INT_STATUS_T</a> Chip_SSP_GetStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00460.html#ga6b6d188b60d297514c6c2acb25846543">SSP_STATUS_T</a>&#160;</td>
          <td class="paramname"><em>Stat</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the current status of SSP controller </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">Stat</td><td>: Type of status, as given below :<ul>
<li><a class="el" href="a00460.html#gga6b6d188b60d297514c6c2acb25846543af2476dad0360373ccb5896f6f4283569">SSP_STAT_TFE</a></li>
<li><a class="el" href="a00460.html#gga6b6d188b60d297514c6c2acb25846543a895067b502eeae3c476190e309abde1a">SSP_STAT_TNF</a></li>
<li><a class="el" href="a00460.html#gga6b6d188b60d297514c6c2acb25846543a82f15e0720cc2b0dc53e90b7546fb96b">SSP_STAT_RNE</a></li>
<li><a class="el" href="a00460.html#gga6b6d188b60d297514c6c2acb25846543ad10671a086364beb55efad01f2c3688f">SSP_STAT_RFF</a></li>
<li><a class="el" href="a00460.html#gga6b6d188b60d297514c6c2acb25846543a5129659a9c16fdda33b925f07cf8ef52">SSP_STAT_BSY</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SSP controller status, SET or RESET </dd></dl>

</div>
</div>
<a id="ga6d958da9d81749e3feffa7cc21182f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d958da9d81749e3feffa7cc21182f89">&#9670;&nbsp;</a></span>Chip_SSP_GetIntStatus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t Chip_SSP_GetIntStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the masked interrupt status </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SSP Masked Interrupt Status Register value </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The return value contains a 1 for each interrupt condition that is asserted and enabled (masked) </dd></dl>

</div>
</div>
<a id="gaa3a729483cfc548863cd51c0f09edca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3a729483cfc548863cd51c0f09edca9">&#9670;&nbsp;</a></span>Chip_SSP_GetRawIntStatus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="a00460.html#gaddaafc8c57305997c4cdfbbaa621a7f8">SSP_INT_STATUS_T</a> Chip_SSP_GetRawIntStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00460.html#ga85eced3ab876414dfbdd09825f88a9ce">SSP_RAWINTSTATUS_T</a>&#160;</td>
          <td class="paramname"><em>RawInt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the raw interrupt status </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">RawInt</td><td>: Interrupt condition to get status for, as given below :<ul>
<li><a class="el" href="a00460.html#gga85eced3ab876414dfbdd09825f88a9cead112fd53fe6238566db3b86badca3643">SSP_RORRIS</a></li>
<li><a class="el" href="a00460.html#gga85eced3ab876414dfbdd09825f88a9ceacadb0b951bbe2b20da961f4a55b775c2">SSP_RTRIS</a></li>
<li><a class="el" href="a00460.html#gga85eced3ab876414dfbdd09825f88a9ceaf284137785b0311fdf9ffd06dd91022f">SSP_RXRIS</a></li>
<li><a class="el" href="a00460.html#gga85eced3ab876414dfbdd09825f88a9cea0f19a960fdb1f4e1e41c2d3f391ab2a1">SSP_TXRIS</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Raw interrupt status corresponding to the requested interrupt condition, SET or RESET </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Get the status of each interrupt condition, regardless of whether or not the interrupt is enabled </dd></dl>

</div>
</div>
<a id="ga0947bed51e4ca980e461d223ec0113df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0947bed51e4ca980e461d223ec0113df">&#9670;&nbsp;</a></span>Chip_SSP_GetDataSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint8_t Chip_SSP_GetDataSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get the number of bits transferred in each frame </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the number of bits transferred in each frame minus one </dd></dl>
<dl class="section note"><dt>Note</dt><dd>The return value is 0x03 -&gt; 0xF corresponding to 4bit -&gt; 16bit transfer </dd></dl>
<p>&lt; SSP data size select, must be 4 bits to 16 bits </p>

</div>
</div>
<a id="ga5076eacb242241e8d80800268289e754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5076eacb242241e8d80800268289e754">&#9670;&nbsp;</a></span>Chip_SSP_ClearIntPending()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_SSP_ClearIntPending </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00460.html#ga25c65260ed9ddd56ac702c0c7b14b496">SSP_INTCLEAR_T</a>&#160;</td>
          <td class="paramname"><em>IntClear</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Clear the corresponding interrupt condition(s) in the SSP controller </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">IntClear</td><td>: Type of cleared interrupt, as given below :<ul>
<li><a class="el" href="a00460.html#gga25c65260ed9ddd56ac702c0c7b14b496a3f8b48b9a600a7c3d1615c88abf76981">SSP_RORIC</a></li>
<li><a class="el" href="a00460.html#gga25c65260ed9ddd56ac702c0c7b14b496a5c9358a05d7509ce431770ca872cdce0">SSP_RTIC</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Software can clear one or more interrupt condition(s) in the SSP controller </dd></dl>

</div>
</div>
<a id="gab3eb992866ae342453a57f66adb9635d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3eb992866ae342453a57f66adb9635d">&#9670;&nbsp;</a></span>Chip_SSP_Int_Enable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_SSP_Int_Enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enable interrupt for the SSP </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The implementation supports the interrupt type "Tx FIFO is at least half empty" only </dd></dl>

</div>
</div>
<a id="ga99712ac8cf84b1d514f624c8a5e5a2c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99712ac8cf84b1d514f624c8a5e5a2c2">&#9670;&nbsp;</a></span>Chip_SSP_Int_Disable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_SSP_Int_Disable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disable interrupt for the SSP </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The implementation supports the interrupt type "Tx FIFO is at least half empty" only </dd></dl>

</div>
</div>
<a id="gab533dfb6aeb619f857ad90f0693e7dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab533dfb6aeb619f857ad90f0693e7dc0">&#9670;&nbsp;</a></span>Chip_SSP_ReceiveFrame()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint16_t Chip_SSP_ReceiveFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Get received 16-bit SSP data </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SSP 16-bit data received </dd></dl>
<p>&lt; SSP data bit mask </p>

</div>
</div>
<a id="gaa59caa87a5c2ad47504489bb16521502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa59caa87a5c2ad47504489bb16521502">&#9670;&nbsp;</a></span>Chip_SSP_SendFrame()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_SSP_SendFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>tx_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Send SSP 16-bit data </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">tx_data</td><td>: SSP 16-bit data to be transmitted </td></tr>
  </table>
  </dd>
</dl>
<p>&lt; SSP data bit mask </p>

</div>
</div>
<a id="gafec5ff2fa65168d944fe7de903e29f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafec5ff2fa65168d944fe7de903e29f97">&#9670;&nbsp;</a></span>Chip_SSP_SetClockRate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_SSP_SetClockRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk_rate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prescale</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set up output clocks per bit for SSP bus </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">clk_rate</td><td>fs: The number of prescaler-output clocks per bit on the bus, minus one </td></tr>
    <tr><td class="paramname">prescale</td><td>: The factor by which the Prescaler divides the SSP peripheral clock PCLK </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The bit frequency is PCLK / (prescale x[clk_rate+1]) </dd></dl>

</div>
</div>
<a id="ga83d09d5b692ff2c95885d9db846eb219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83d09d5b692ff2c95885d9db846eb219">&#9670;&nbsp;</a></span>Chip_SSP_SetFormat()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_SSP_SetFormat </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>frameFormat</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clockMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set up the SSP frame format </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">bits</td><td>: The number of bits transferred in each frame, should be between SSP_BITS_4 and SSP_BITS_16 </td></tr>
    <tr><td class="paramname">frameFormat</td><td>: Frame format, as given below :<ul>
<li><a class="el" href="a00460.html#gga63017a49bd68c82747f2900f9decb394a6f9253ad15ad10c728a392a2df3b0d57">SSP_FRAME_FORMAT_SPI</a></li>
<li><a class="el" href="a00460.html#gga63017a49bd68c82747f2900f9decb394a1902f442d7daf7c039b94ffe3b1e245e">SSP_FRAME_FORMAT_TI</a></li>
<li><a class="el" href="a00460.html#gga63017a49bd68c82747f2900f9decb394a5013b31024cabba573692ea2d3e5465b">SSP_FRAME_FORMAT_MICROWIRE</a></li>
</ul>
</td></tr>
    <tr><td class="paramname">clockMode</td><td>: Select Clock polarity and Clock phase, as given below :<ul>
<li><a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caaa5340f759c78820f18de9290b9c061c9">SSP_CLOCK_CPHA0_CPOL0</a></li>
<li><a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caabf7efd605c96ca17f8d3e142583573c7">SSP_CLOCK_CPHA0_CPOL1</a></li>
<li><a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caae85026628900cd0603aea8741196e37c">SSP_CLOCK_CPHA1_CPOL0</a></li>
<li><a class="el" href="a00460.html#gga8efae4a5aae79c90592fe135c01486caab45a1654a40d69da708a2fd3717b3b3f">SSP_CLOCK_CPHA1_CPOL1</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The clockFormat is only used in SPI mode </dd></dl>

</div>
</div>
<a id="gaec4552f52107e200df4c5d5cc9d445e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec4552f52107e200df4c5d5cc9d445e9">&#9670;&nbsp;</a></span>Chip_SSP_Set_Mode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void Chip_SSP_Set_Mode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set the SSP working as master or slave mode </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">mode</td><td>: Operating mode, as given below:<ul>
<li><a class="el" href="a00460.html#gga709280d66047a8015d296e272d1e8b54a5395d2342a5a2564d683efe73700d604">SSP_MODE_MASTER</a></li>
<li><a class="el" href="a00460.html#gga709280d66047a8015d296e272d1e8b54a8e80727639bca1e64508d92d65346f3e">SSP_MODE_SLAVE</a></li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga64fc4302dbbbad73da07c7fe69acdbab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64fc4302dbbbad73da07c7fe69acdbab">&#9670;&nbsp;</a></span>Chip_SSP_Int_FlushData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_SSP_Int_FlushData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clean all data in RX FIFO of SSP </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf9713fd1d80477c07264ed43231e49f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9713fd1d80477c07264ed43231e49f7">&#9670;&nbsp;</a></span>Chip_SSP_Int_RWFrames8Bits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00460.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> Chip_SSP_Int_RWFrames8Bits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00460.html#a00670">Chip_SSP_DATA_SETUP_T</a> *&#160;</td>
          <td class="paramname"><em>xf_setup</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Interrupt Read/Write with 8-bit frame width </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">xf_setup</td><td>: Pointer to a SSP_DATA_SETUP_T structure that contains specified information about transmit/receive data configuration </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SUCCESS or ERROR </dd></dl>

</div>
</div>
<a id="ga5ac5edd02524cfc4602bab97fc287247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ac5edd02524cfc4602bab97fc287247">&#9670;&nbsp;</a></span>Chip_SSP_Int_RWFrames16Bits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00460.html#ga67a0db04d321a74b7e7fcfd3f1a3f70b">Status</a> Chip_SSP_Int_RWFrames16Bits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00460.html#a00670">Chip_SSP_DATA_SETUP_T</a> *&#160;</td>
          <td class="paramname"><em>xf_setup</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Interrupt Read/Write with 16-bit frame width </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">xf_setup</td><td>: Pointer to a SSP_DATA_SETUP_T structure that contains specified information about transmit/receive data configuration </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>SUCCESS or ERROR </dd></dl>

</div>
</div>
<a id="gac97d7f7d38e1e31846252d41513791a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac97d7f7d38e1e31846252d41513791a0">&#9670;&nbsp;</a></span>Chip_SSP_RWFrames_Blocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_SSP_RWFrames_Blocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00460.html#a00670">Chip_SSP_DATA_SETUP_T</a> *&#160;</td>
          <td class="paramname"><em>xf_setup</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Polling Read/Write in blocking mode </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">xf_setup</td><td>: Pointer to a SSP_DATA_SETUP_T structure that contains specified information about transmit/receive data configuration </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual data transfer length </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function can be used in both master and slave mode. It starts with a writing phase and after that, a reading phase is generated to read any data available in RX_FIFO. All needed information is prepared through xf_setup param. </dd></dl>

</div>
</div>
<a id="ga7601840fdecb11e5ac6b8c9497cb627e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7601840fdecb11e5ac6b8c9497cb627e">&#9670;&nbsp;</a></span>Chip_SSP_WriteFrames_Blocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_SSP_WriteFrames_Blocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>buffer_len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Polling Write in blocking mode </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">buffer</td><td>: Buffer address </td></tr>
    <tr><td class="paramname">buffer_len</td><td>: Buffer length </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual data transfer length </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function can be used in both master and slave mode. First, a writing operation will send the needed data. After that, a dummy reading operation is generated to clear data buffer </dd></dl>

</div>
</div>
<a id="gaecd2c78a1db3564b148685e903eeb861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecd2c78a1db3564b148685e903eeb861">&#9670;&nbsp;</a></span>Chip_SSP_ReadFrames_Blocking()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_SSP_ReadFrames_Blocking </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>buffer_len</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSP Polling Read in blocking mode </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">buffer</td><td>: Buffer address </td></tr>
    <tr><td class="paramname">buffer_len</td><td>: The length of buffer </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Actual data transfer length </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function can be used in both master and slave mode. First, a dummy writing operation is generated to clear data buffer. After that, a reading operation will receive the needed data </dd></dl>

</div>
</div>
<a id="ga8d0c6a30a9d81b52c2251a822cceaf01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d0c6a30a9d81b52c2251a822cceaf01">&#9670;&nbsp;</a></span>Chip_SSP_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_SSP_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initialize the SSP </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gadac159e5fd7920caf264c32ffa3b426c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadac159e5fd7920caf264c32ffa3b426c">&#9670;&nbsp;</a></span>Chip_SSP_DeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_SSP_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>De-initialise the SSP </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The SSP controller is disabled </dd></dl>

</div>
</div>
<a id="ga42e1a3f807f36bbde953c5b22e555f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42e1a3f807f36bbde953c5b22e555f3a">&#9670;&nbsp;</a></span>Chip_SSP_SetMaster()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_SSP_SetMaster </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>master</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the SSP operating modes, master or slave </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">master</td><td>: 1 to set master, 0 to set slave </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga88fe00cb4dacaae29f067297b1eca936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88fe00cb4dacaae29f067297b1eca936">&#9670;&nbsp;</a></span>Chip_SSP_SetBitRate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Chip_SSP_SetBitRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bitRate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set the clock frequency for SSP interface </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
    <tr><td class="paramname">bitRate</td><td>: The SSP bit rate in bits per seconds </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Please refer to <a class="el" href="a00460.html#SSPClockRates_anchor">SSP Clock rates</a> for more information on SSP clock and bitrate </dd></dl>

</div>
</div>
<a id="ga65b280ac2f09e30dc94df61e9773780f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65b280ac2f09e30dc94df61e9773780f">&#9670;&nbsp;</a></span>Chip_SSP_GetBitRate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Chip_SSP_GetBitRate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="a00460.html#a00666">NSS_SSP_T</a> *&#160;</td>
          <td class="paramname"><em>pSSP</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the clock frequency for SSP interface </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pSSP</td><td>: The base address of the SSP peripheral on the chip </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The SSP bit rate in bits per second </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Please refer to <a class="el" href="a00460.html#SSPClockRates_anchor">SSP Clock rates</a> for more information on SSP clock and bitrate </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Oct 20 2020 08:24:34 for NHS31xx SW API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
