// Seed: 1181134053
module module_0 (
    output logic id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  tri1  id_5
);
  always @(id_3 or negedge 1) id_0 <= 1;
endmodule
module module_1 (
    input supply0 id_0
    , id_9,
    output wand id_1,
    output logic id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri id_5,
    input wor id_6,
    output uwire id_7
);
  initial begin : LABEL_0
    wait (id_3 + id_3);
    id_2 = id_4;
  end
  module_0 modCall_1 (
      id_2,
      id_3,
      id_4,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
