Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Oct 17 19:53:27 2021
| Host         : Duller running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_top_timing_summary_routed.rpt -pb hdmi_top_timing_summary_routed.pb -rpx hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.265    -5133.083                   4553                 9228        0.021        0.000                      0                 9188       -0.320       -3.194                      10                  1896  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 10.000}       20.000          50.000          
  clk_out1_clock    {0.000 3.368}        6.737           148.438         
    FeedbackClkOut  {0.000 3.368}        6.737           148.438         
      CLKFBIN       {0.000 3.368}        6.737           148.438         
    PixelClkInX5    {0.000 0.674}        1.347           742.188         
      PixelClkIO    {0.000 2.695}        6.737           148.438         
  clk_out2_clock    {0.000 1.684}        3.368           296.875         
  clkfbout_clock    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_clock          0.620        0.000                      0                  253        0.122        0.000                      0                  253        1.368        0.000                       0                   197  
    FeedbackClkOut                                                                                                                                                    3.563        0.000                       0                     2  
      CLKFBIN                                                                                                                                                         5.488        0.000                       0                     1  
    PixelClkInX5                                                                                                                                                     -0.320       -3.194                      10                    11  
      PixelClkIO                                                                                                                                                      5.070        0.000                       0                     8  
  clk_out2_clock         -4.265    -5129.875                   4535                 8659        0.021        0.000                      0                 8619        0.434        0.000                       0                  1673  
  clkfbout_clock                                                                                                                                                     17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clock  clk_out1_clock        0.340        0.000                      0                   30        0.215        0.000                      0                   30  
clk_out1_clock  PixelClkIO            1.561        0.000                      0                   38        0.163        0.000                      0                   38  
clk_out1_clock  clk_out2_clock       -2.136      -16.581                      8                   11        0.239        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clock     clk_out1_clock           5.097        0.000                      0                    5        0.425        0.000                      0                    5  
**async_default**  clk_out2_clock     clk_out2_clock          -0.350       -3.208                     18                  240        0.242        0.000                      0                  240  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 2.616ns (43.017%)  route 3.465ns (56.983%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.158ns = ( 5.579 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.750    -0.499    inst_vga_shift/clk_out1
    SLICE_X39Y14         FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.080 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=9, routed)           1.006     0.926    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X42Y12         LUT3 (Prop_lut3_I2_O)        0.324     1.250 f  inst_vga_shift/cnt_v[0]_i_6/O
                         net (fo=1, routed)           0.354     1.604    inst_vga_shift/cnt_v[0]_i_6_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I5_O)        0.348     1.952 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=27, routed)          0.529     2.480    inst_vga_shift/cnt_v
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.604 r  inst_vga_shift/cnt_v[0]_i_4/O
                         net (fo=33, routed)          0.952     3.556    inst_vga_shift/cnt_v[0]_i_4_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.118     3.674 r  inst_vga_shift/x[0]_i_3/O
                         net (fo=1, routed)           0.626     4.299    inst_vga_shift/x[0]_i_3_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.835     5.134 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.248 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.248    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.582 r  inst_vga_shift/x_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.582    inst_vga_shift/x_reg[8]_i_1_n_6
    SLICE_X37Y12         FDRE                                         r  inst_vga_shift/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.574     5.579    inst_vga_shift/clk_out1
    SLICE_X37Y12         FDRE                                         r  inst_vga_shift/x_reg[9]/C
                         clock pessimism              0.635     6.214    
                         clock uncertainty           -0.074     6.140    
    SLICE_X37Y12         FDRE (Setup_fdre_C_D)        0.062     6.202    inst_vga_shift/x_reg[9]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -5.582    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 2.595ns (42.820%)  route 3.465ns (57.180%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.158ns = ( 5.579 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.750    -0.499    inst_vga_shift/clk_out1
    SLICE_X39Y14         FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.080 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=9, routed)           1.006     0.926    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X42Y12         LUT3 (Prop_lut3_I2_O)        0.324     1.250 f  inst_vga_shift/cnt_v[0]_i_6/O
                         net (fo=1, routed)           0.354     1.604    inst_vga_shift/cnt_v[0]_i_6_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I5_O)        0.348     1.952 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=27, routed)          0.529     2.480    inst_vga_shift/cnt_v
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.604 r  inst_vga_shift/cnt_v[0]_i_4/O
                         net (fo=33, routed)          0.952     3.556    inst_vga_shift/cnt_v[0]_i_4_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.118     3.674 r  inst_vga_shift/x[0]_i_3/O
                         net (fo=1, routed)           0.626     4.299    inst_vga_shift/x[0]_i_3_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.835     5.134 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.248 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.248    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.561 r  inst_vga_shift/x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.561    inst_vga_shift/x_reg[8]_i_1_n_4
    SLICE_X37Y12         FDRE                                         r  inst_vga_shift/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.574     5.579    inst_vga_shift/clk_out1
    SLICE_X37Y12         FDRE                                         r  inst_vga_shift/x_reg[11]/C
                         clock pessimism              0.635     6.214    
                         clock uncertainty           -0.074     6.140    
    SLICE_X37Y12         FDRE (Setup_fdre_C_D)        0.062     6.202    inst_vga_shift/x_reg[11]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -5.561    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 2.521ns (42.113%)  route 3.465ns (57.887%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.158ns = ( 5.579 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.750    -0.499    inst_vga_shift/clk_out1
    SLICE_X39Y14         FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.080 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=9, routed)           1.006     0.926    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X42Y12         LUT3 (Prop_lut3_I2_O)        0.324     1.250 f  inst_vga_shift/cnt_v[0]_i_6/O
                         net (fo=1, routed)           0.354     1.604    inst_vga_shift/cnt_v[0]_i_6_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I5_O)        0.348     1.952 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=27, routed)          0.529     2.480    inst_vga_shift/cnt_v
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.604 r  inst_vga_shift/cnt_v[0]_i_4/O
                         net (fo=33, routed)          0.952     3.556    inst_vga_shift/cnt_v[0]_i_4_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.118     3.674 r  inst_vga_shift/x[0]_i_3/O
                         net (fo=1, routed)           0.626     4.299    inst_vga_shift/x[0]_i_3_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.835     5.134 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.248 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.248    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.487 r  inst_vga_shift/x_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.487    inst_vga_shift/x_reg[8]_i_1_n_5
    SLICE_X37Y12         FDRE                                         r  inst_vga_shift/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.574     5.579    inst_vga_shift/clk_out1
    SLICE_X37Y12         FDRE                                         r  inst_vga_shift/x_reg[10]/C
                         clock pessimism              0.635     6.214    
                         clock uncertainty           -0.074     6.140    
    SLICE_X37Y12         FDRE (Setup_fdre_C_D)        0.062     6.202    inst_vga_shift/x_reg[10]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 2.505ns (41.958%)  route 3.465ns (58.042%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.158ns = ( 5.579 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.750    -0.499    inst_vga_shift/clk_out1
    SLICE_X39Y14         FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.080 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=9, routed)           1.006     0.926    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X42Y12         LUT3 (Prop_lut3_I2_O)        0.324     1.250 f  inst_vga_shift/cnt_v[0]_i_6/O
                         net (fo=1, routed)           0.354     1.604    inst_vga_shift/cnt_v[0]_i_6_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I5_O)        0.348     1.952 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=27, routed)          0.529     2.480    inst_vga_shift/cnt_v
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.604 r  inst_vga_shift/cnt_v[0]_i_4/O
                         net (fo=33, routed)          0.952     3.556    inst_vga_shift/cnt_v[0]_i_4_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.118     3.674 r  inst_vga_shift/x[0]_i_3/O
                         net (fo=1, routed)           0.626     4.299    inst_vga_shift/x[0]_i_3_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.835     5.134 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.248 r  inst_vga_shift/x_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.248    inst_vga_shift/x_reg[4]_i_1_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.471 r  inst_vga_shift/x_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.471    inst_vga_shift/x_reg[8]_i_1_n_7
    SLICE_X37Y12         FDRE                                         r  inst_vga_shift/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.574     5.579    inst_vga_shift/clk_out1
    SLICE_X37Y12         FDRE                                         r  inst_vga_shift/x_reg[8]/C
                         clock pessimism              0.635     6.214    
                         clock uncertainty           -0.074     6.140    
    SLICE_X37Y12         FDRE (Setup_fdre_C_D)        0.062     6.202    inst_vga_shift/x_reg[8]
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 2.502ns (41.929%)  route 3.465ns (58.071%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 5.580 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.750    -0.499    inst_vga_shift/clk_out1
    SLICE_X39Y14         FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.080 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=9, routed)           1.006     0.926    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X42Y12         LUT3 (Prop_lut3_I2_O)        0.324     1.250 f  inst_vga_shift/cnt_v[0]_i_6/O
                         net (fo=1, routed)           0.354     1.604    inst_vga_shift/cnt_v[0]_i_6_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I5_O)        0.348     1.952 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=27, routed)          0.529     2.480    inst_vga_shift/cnt_v
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.604 r  inst_vga_shift/cnt_v[0]_i_4/O
                         net (fo=33, routed)          0.952     3.556    inst_vga_shift/cnt_v[0]_i_4_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.118     3.674 r  inst_vga_shift/x[0]_i_3/O
                         net (fo=1, routed)           0.626     4.299    inst_vga_shift/x[0]_i_3_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.835     5.134 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.468 r  inst_vga_shift/x_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.468    inst_vga_shift/x_reg[4]_i_1_n_6
    SLICE_X37Y11         FDRE                                         r  inst_vga_shift/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.575     5.580    inst_vga_shift/clk_out1
    SLICE_X37Y11         FDRE                                         r  inst_vga_shift/x_reg[5]/C
                         clock pessimism              0.635     6.215    
                         clock uncertainty           -0.074     6.141    
    SLICE_X37Y11         FDRE (Setup_fdre_C_D)        0.062     6.203    inst_vga_shift/x_reg[5]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.946ns  (logic 2.481ns (41.724%)  route 3.465ns (58.276%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 5.580 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.750    -0.499    inst_vga_shift/clk_out1
    SLICE_X39Y14         FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.080 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=9, routed)           1.006     0.926    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X42Y12         LUT3 (Prop_lut3_I2_O)        0.324     1.250 f  inst_vga_shift/cnt_v[0]_i_6/O
                         net (fo=1, routed)           0.354     1.604    inst_vga_shift/cnt_v[0]_i_6_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I5_O)        0.348     1.952 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=27, routed)          0.529     2.480    inst_vga_shift/cnt_v
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.604 r  inst_vga_shift/cnt_v[0]_i_4/O
                         net (fo=33, routed)          0.952     3.556    inst_vga_shift/cnt_v[0]_i_4_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.118     3.674 r  inst_vga_shift/x[0]_i_3/O
                         net (fo=1, routed)           0.626     4.299    inst_vga_shift/x[0]_i_3_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.835     5.134 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.447 r  inst_vga_shift/x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.447    inst_vga_shift/x_reg[4]_i_1_n_4
    SLICE_X37Y11         FDRE                                         r  inst_vga_shift/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.575     5.580    inst_vga_shift/clk_out1
    SLICE_X37Y11         FDRE                                         r  inst_vga_shift/x_reg[7]/C
                         clock pessimism              0.635     6.215    
                         clock uncertainty           -0.074     6.141    
    SLICE_X37Y11         FDRE (Setup_fdre_C_D)        0.062     6.203    inst_vga_shift/x_reg[7]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -5.447    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 2.407ns (40.989%)  route 3.465ns (59.011%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 5.580 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.750    -0.499    inst_vga_shift/clk_out1
    SLICE_X39Y14         FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.080 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=9, routed)           1.006     0.926    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X42Y12         LUT3 (Prop_lut3_I2_O)        0.324     1.250 f  inst_vga_shift/cnt_v[0]_i_6/O
                         net (fo=1, routed)           0.354     1.604    inst_vga_shift/cnt_v[0]_i_6_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I5_O)        0.348     1.952 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=27, routed)          0.529     2.480    inst_vga_shift/cnt_v
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.604 r  inst_vga_shift/cnt_v[0]_i_4/O
                         net (fo=33, routed)          0.952     3.556    inst_vga_shift/cnt_v[0]_i_4_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.118     3.674 r  inst_vga_shift/x[0]_i_3/O
                         net (fo=1, routed)           0.626     4.299    inst_vga_shift/x[0]_i_3_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.835     5.134 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.373 r  inst_vga_shift/x_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.373    inst_vga_shift/x_reg[4]_i_1_n_5
    SLICE_X37Y11         FDRE                                         r  inst_vga_shift/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.575     5.580    inst_vga_shift/clk_out1
    SLICE_X37Y11         FDRE                                         r  inst_vga_shift/x_reg[6]/C
                         clock pessimism              0.635     6.215    
                         clock uncertainty           -0.074     6.141    
    SLICE_X37Y11         FDRE (Setup_fdre_C_D)        0.062     6.203    inst_vga_shift/x_reg[6]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 2.391ns (40.828%)  route 3.465ns (59.172%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.157ns = ( 5.580 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.750    -0.499    inst_vga_shift/clk_out1
    SLICE_X39Y14         FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.080 f  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=9, routed)           1.006     0.926    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X42Y12         LUT3 (Prop_lut3_I2_O)        0.324     1.250 f  inst_vga_shift/cnt_v[0]_i_6/O
                         net (fo=1, routed)           0.354     1.604    inst_vga_shift/cnt_v[0]_i_6_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I5_O)        0.348     1.952 r  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=27, routed)          0.529     2.480    inst_vga_shift/cnt_v
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.604 r  inst_vga_shift/cnt_v[0]_i_4/O
                         net (fo=33, routed)          0.952     3.556    inst_vga_shift/cnt_v[0]_i_4_n_0
    SLICE_X36Y10         LUT5 (Prop_lut5_I0_O)        0.118     3.674 r  inst_vga_shift/x[0]_i_3/O
                         net (fo=1, routed)           0.626     4.299    inst_vga_shift/x[0]_i_3_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.835     5.134 r  inst_vga_shift/x_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.134    inst_vga_shift/x_reg[0]_i_1_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.357 r  inst_vga_shift/x_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.357    inst_vga_shift/x_reg[4]_i_1_n_7
    SLICE_X37Y11         FDRE                                         r  inst_vga_shift/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.575     5.580    inst_vga_shift/clk_out1
    SLICE_X37Y11         FDRE                                         r  inst_vga_shift/x_reg[4]/C
                         clock pessimism              0.635     6.215    
                         clock uncertainty           -0.074     6.141    
    SLICE_X37Y11         FDRE (Setup_fdre_C_D)        0.062     6.203    inst_vga_shift/x_reg[4]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 2.601ns (44.641%)  route 3.225ns (55.359%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 5.575 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.750    -0.499    inst_vga_shift/clk_out1
    SLICE_X39Y14         FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.080 r  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=9, routed)           1.006     0.926    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X42Y12         LUT3 (Prop_lut3_I2_O)        0.324     1.250 r  inst_vga_shift/cnt_v[0]_i_6/O
                         net (fo=1, routed)           0.354     1.604    inst_vga_shift/cnt_v[0]_i_6_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I5_O)        0.348     1.952 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=27, routed)          0.529     2.480    inst_vga_shift/cnt_v
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.604 f  inst_vga_shift/cnt_v[0]_i_4/O
                         net (fo=33, routed)          0.663     3.268    inst_vga_shift/cnt_v[0]_i_4_n_0
    SLICE_X36Y17         LUT5 (Prop_lut5_I4_O)        0.150     3.418 r  inst_vga_shift/y[0]_i_3/O
                         net (fo=11, routed)          0.674     4.092    inst_vga_shift/y[0]_i_3_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     4.880 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.880    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.994 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.994    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.328 r  inst_vga_shift/y_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.328    inst_vga_shift/y_reg[8]_i_1_n_6
    SLICE_X39Y17         FDRE                                         r  inst_vga_shift/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.570     5.575    inst_vga_shift/clk_out1
    SLICE_X39Y17         FDRE                                         r  inst_vga_shift/y_reg[9]/C
                         clock pessimism              0.635     6.210    
                         clock uncertainty           -0.074     6.136    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.062     6.198    inst_vga_shift/y_reg[9]
  -------------------------------------------------------------------
                         required time                          6.198    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_vga_shift/y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 2.580ns (44.441%)  route 3.225ns (55.559%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.162ns = ( 5.575 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.750    -0.499    inst_vga_shift/clk_out1
    SLICE_X39Y14         FDRE                                         r  inst_vga_shift/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.419    -0.080 r  inst_vga_shift/cnt_h_reg[9]/Q
                         net (fo=9, routed)           1.006     0.926    inst_vga_shift/cnt_h_reg_n_0_[9]
    SLICE_X42Y12         LUT3 (Prop_lut3_I2_O)        0.324     1.250 r  inst_vga_shift/cnt_v[0]_i_6/O
                         net (fo=1, routed)           0.354     1.604    inst_vga_shift/cnt_v[0]_i_6_n_0
    SLICE_X42Y12         LUT6 (Prop_lut6_I5_O)        0.348     1.952 f  inst_vga_shift/cnt_v[0]_i_2/O
                         net (fo=27, routed)          0.529     2.480    inst_vga_shift/cnt_v
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.604 f  inst_vga_shift/cnt_v[0]_i_4/O
                         net (fo=33, routed)          0.663     3.268    inst_vga_shift/cnt_v[0]_i_4_n_0
    SLICE_X36Y17         LUT5 (Prop_lut5_I4_O)        0.150     3.418 r  inst_vga_shift/y[0]_i_3/O
                         net (fo=11, routed)          0.674     4.092    inst_vga_shift/y[0]_i_3_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788     4.880 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.880    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.994 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.994    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.307 r  inst_vga_shift/y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.307    inst_vga_shift/y_reg[8]_i_1_n_4
    SLICE_X39Y17         FDRE                                         r  inst_vga_shift/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.570     5.575    inst_vga_shift/clk_out1
    SLICE_X39Y17         FDRE                                         r  inst_vga_shift/y_reg[11]/C
                         clock pessimism              0.635     6.210    
                         clock uncertainty           -0.074     6.136    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)        0.062     6.198    inst_vga_shift/y_reg[11]
  -------------------------------------------------------------------
                         required time                          6.198    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  0.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.294 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.238    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.862    -0.663    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.228    -0.435    
    SLICE_X39Y2          FDPE (Hold_fdpe_C_D)         0.075    -0.360    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y7          FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.141    -0.294 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.238    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X41Y7          FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.862    -0.663    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y7          FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.228    -0.435    
    SLICE_X41Y7          FDPE (Hold_fdpe_C_D)         0.075    -0.360    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.595    -0.433    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X40Y0          FDRE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.292 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.227    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X40Y0          FDRE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.864    -0.661    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X40Y0          FDRE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.228    -0.433    
    SLICE_X40Y0          FDRE (Hold_fdre_C_D)         0.075    -0.358    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.352%)  route 0.112ns (37.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.594    -0.434    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y6          FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.112    -0.181    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/p_1_in
    SLICE_X42Y6          LUT3 (Prop_lut3_I2_O)        0.045    -0.136 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/q_m_2[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.136    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/q_m_2[2]_i_1__1_n_0
    SLICE_X42Y6          FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.662    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y6          FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.244    -0.418    
    SLICE_X42Y6          FDRE (Hold_fdre_C_D)         0.121    -0.297    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.439    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y12         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.275 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.116    -0.159    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X39Y12         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.857    -0.668    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X39Y12         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism              0.242    -0.426    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.070    -0.356    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.439    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.275 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/Q
                         net (fo=5, routed)           0.105    -0.170    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/p_1_in
    SLICE_X43Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.125 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/p_0_in9_in
    SLICE_X43Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.856    -0.669    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism              0.243    -0.426    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.092    -0.334    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X38Y0          FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.164    -0.271 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.165    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X39Y0          LUT3 (Prop_lut3_I1_O)        0.045    -0.120 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_i_1/O
                         net (fo=1, routed)           0.000    -0.120    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost0
    SLICE_X39Y0          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.862    -0.663    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X39Y0          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.241    -0.422    
    SLICE_X39Y0          FDPE (Hold_fdpe_C_D)         0.092    -0.330    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X38Y0          FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.164    -0.271 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=3, routed)           0.105    -0.166    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X39Y0          LUT2 (Prop_lut2_I0_O)        0.045    -0.121 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_i_1/O
                         net (fo=1, routed)           0.000    -0.121    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_i_1_n_0
    SLICE_X39Y0          FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.862    -0.663    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X39Y0          FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.241    -0.422    
    SLICE_X39Y0          FDCE (Hold_fdce_C_D)         0.091    -0.331    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.397%)  route 0.152ns (44.603%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.591    -0.437    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y12         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.296 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pC1_2_reg/Q
                         net (fo=11, routed)          0.152    -0.144    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pC1_2
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.048    -0.096 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.096    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_out_20_in[9]
    SLICE_X43Y13         FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.858    -0.667    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y13         FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                         clock pessimism              0.244    -0.423    
    SLICE_X43Y13         FDSE (Hold_fdse_C_D)         0.107    -0.316    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.590    -0.438    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y15         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.128    -0.310 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.086    -0.224    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/p_0_in
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.099    -0.125 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X43Y15         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.857    -0.668    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y15         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.230    -0.438    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.091    -0.347    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.737       4.582      BUFGCTRL_X0Y17   inst_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.737       5.488      MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         6.737       5.488      MMCME2_ADV_X0Y0  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         6.737       5.737      SLICE_X41Y7      inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.737       5.737      SLICE_X41Y7      inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X43Y11     inst_vga_shift/cnt_h_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X39Y14     inst_vga_shift/cnt_h_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X39Y14     inst_vga_shift/cnt_h_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.737       5.737      SLICE_X39Y14     inst_vga_shift/cnt_h_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.737       5.737      SLICE_X39Y2      inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       6.737       93.263     MMCME2_ADV_X0Y0  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         3.368       1.368      MMCME2_ADV_X0Y0  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         3.368       1.368      MMCME2_ADV_X0Y0  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.368       2.868      SLICE_X39Y2      inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.368       2.868      SLICE_X39Y2      inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X39Y0      inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         3.368       2.868      SLICE_X39Y0      inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X38Y0      inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X39Y0      inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.368       2.868      SLICE_X39Y0      inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y12     inst_vga_shift/cnt_h_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         3.368       1.368      MMCME2_ADV_X0Y0  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         3.368       1.368      MMCME2_ADV_X0Y0  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.368       2.868      SLICE_X41Y7      inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         3.368       2.868      SLICE_X41Y7      inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y18     inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y18     inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X42Y18     inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y18     inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X41Y18     inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X38Y31     inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut
  To Clock:  FeedbackClkOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         6.737       3.563      BUFR_X0Y1        inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.737       5.488      MMCME2_ADV_X0Y0  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y0  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         6.737       5.488      MMCME2_ADV_X0Y0  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       6.737       93.263     MMCME2_ADV_X0Y0  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5
  To Clock:  PixelClkInX5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           10  Failing Endpoints,  Worst Slack       -0.320ns,  Total Violation       -3.194ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y10     inst_tmds_encoder/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y9      inst_tmds_encoder/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y14     inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y13     inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y34     inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y33     inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y8      inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y7      inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         1.347       -0.318     BUFR_X0Y0        inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         1.347       -0.318     BUFIO_X0Y2       inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.347       212.013    MMCME2_ADV_X0Y0  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 2.695 }
Period(ns):         6.737
Sources:            { inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.737       5.070      OLOGIC_X0Y10  inst_tmds_encoder/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.737       5.070      OLOGIC_X0Y9   inst_tmds_encoder/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.737       5.070      OLOGIC_X0Y14  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.737       5.070      OLOGIC_X0Y13  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.737       5.070      OLOGIC_X0Y34  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.737       5.070      OLOGIC_X0Y33  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.737       5.070      OLOGIC_X0Y8   inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         6.737       5.070      OLOGIC_X0Y7   inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :         4535  Failing Endpoints,  Worst Slack       -4.265ns,  Total Violation    -5129.875ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.265ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/pix_3_reg_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 3.997ns (53.736%)  route 3.441ns (46.264%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 2.133 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670    -0.579    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.123 r  dither_controller/inst/current_pix_reg_reg[27]/Q
                         net (fo=2, routed)           0.446     0.323    dither_controller/inst/p_0_in1_in[0]
    SLICE_X23Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  dither_controller/inst/quant_err_carry_i_1/O
                         net (fo=1, routed)           0.000     0.447    dither_controller/inst/quant_err_carry_i_1_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.979 r  dither_controller/inst/quant_err_carry/CO[3]
                         net (fo=1, routed)           0.000     0.979    dither_controller/inst/quant_err_carry_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.313 r  dither_controller/inst/quant_err_carry__0/O[1]
                         net (fo=17, routed)          0.930     2.242    dither_controller/inst/quant_err_carry__0_n_6
    SLICE_X23Y12         LUT4 (Prop_lut4_I3_O)        0.303     2.545 r  dither_controller/inst/err_52__0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.545    dither_controller/inst/err_52__0_carry_i_7_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.095 r  dither_controller/inst/err_52__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.095    dither_controller/inst/err_52__0_carry_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.317 r  dither_controller/inst/err_52__0_carry__0/O[0]
                         net (fo=4, routed)           0.477     3.795    dither_controller/inst/err_52__0_carry__0_n_7
    SLICE_X23Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.094 r  dither_controller/inst/new_gray_factor_3_carry__0_i_7/O
                         net (fo=1, routed)           0.574     4.668    dither_controller/inst/new_gray_factor_3_carry__0_i_7_n_0
    SLICE_X25Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.792 r  dither_controller/inst/new_gray_factor_3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.792    dither_controller/inst/new_gray_factor_3_carry__0_i_4_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  dither_controller/inst/new_gray_factor_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.324    dither_controller/inst/new_gray_factor_3_carry__0_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.546 r  dither_controller/inst/new_gray_factor_3_carry__1/O[0]
                         net (fo=8, routed)           1.014     6.560    dither_controller/inst/new_gray_factor_3[8]
    SLICE_X21Y13         LUT3 (Prop_lut3_I2_O)        0.299     6.859 r  dither_controller/inst/pix_3_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     6.859    dither_controller/inst/pix_3_reg[32]_i_1_n_0
    SLICE_X21Y13         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.497     2.133    dither_controller/inst/clk
    SLICE_X21Y13         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[32]/C
                         clock pessimism              0.497     2.631    
                         clock uncertainty           -0.068     2.563    
    SLICE_X21Y13         FDCE (Setup_fdce_C_D)        0.031     2.594    dither_controller/inst/pix_3_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          2.594    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                 -4.265    

Slack (VIOLATED) :        -4.249ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/pix_3_reg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 4.025ns (53.910%)  route 3.441ns (46.090%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 2.133 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670    -0.579    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.123 r  dither_controller/inst/current_pix_reg_reg[27]/Q
                         net (fo=2, routed)           0.446     0.323    dither_controller/inst/p_0_in1_in[0]
    SLICE_X23Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  dither_controller/inst/quant_err_carry_i_1/O
                         net (fo=1, routed)           0.000     0.447    dither_controller/inst/quant_err_carry_i_1_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.979 r  dither_controller/inst/quant_err_carry/CO[3]
                         net (fo=1, routed)           0.000     0.979    dither_controller/inst/quant_err_carry_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.313 r  dither_controller/inst/quant_err_carry__0/O[1]
                         net (fo=17, routed)          0.930     2.242    dither_controller/inst/quant_err_carry__0_n_6
    SLICE_X23Y12         LUT4 (Prop_lut4_I3_O)        0.303     2.545 r  dither_controller/inst/err_52__0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.545    dither_controller/inst/err_52__0_carry_i_7_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.095 r  dither_controller/inst/err_52__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.095    dither_controller/inst/err_52__0_carry_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.317 r  dither_controller/inst/err_52__0_carry__0/O[0]
                         net (fo=4, routed)           0.477     3.795    dither_controller/inst/err_52__0_carry__0_n_7
    SLICE_X23Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.094 r  dither_controller/inst/new_gray_factor_3_carry__0_i_7/O
                         net (fo=1, routed)           0.574     4.668    dither_controller/inst/new_gray_factor_3_carry__0_i_7_n_0
    SLICE_X25Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.792 r  dither_controller/inst/new_gray_factor_3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.792    dither_controller/inst/new_gray_factor_3_carry__0_i_4_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  dither_controller/inst/new_gray_factor_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.324    dither_controller/inst/new_gray_factor_3_carry__0_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.546 r  dither_controller/inst/new_gray_factor_3_carry__1/O[0]
                         net (fo=8, routed)           1.014     6.560    dither_controller/inst/new_gray_factor_3[8]
    SLICE_X21Y13         LUT3 (Prop_lut3_I2_O)        0.327     6.887 r  dither_controller/inst/pix_3_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     6.887    dither_controller/inst/pix_3_reg[33]_i_1_n_0
    SLICE_X21Y13         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.497     2.133    dither_controller/inst/clk
    SLICE_X21Y13         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[33]/C
                         clock pessimism              0.497     2.631    
                         clock uncertainty           -0.068     2.563    
    SLICE_X21Y13         FDCE (Setup_fdce_C_D)        0.075     2.638    dither_controller/inst/pix_3_reg_reg[33]
  -------------------------------------------------------------------
                         required time                          2.638    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                 -4.249    

Slack (VIOLATED) :        -4.098ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/pix_3_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 3.997ns (54.012%)  route 3.403ns (45.988%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 2.127 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670    -0.579    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.123 r  dither_controller/inst/current_pix_reg_reg[27]/Q
                         net (fo=2, routed)           0.446     0.323    dither_controller/inst/p_0_in1_in[0]
    SLICE_X23Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  dither_controller/inst/quant_err_carry_i_1/O
                         net (fo=1, routed)           0.000     0.447    dither_controller/inst/quant_err_carry_i_1_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.979 r  dither_controller/inst/quant_err_carry/CO[3]
                         net (fo=1, routed)           0.000     0.979    dither_controller/inst/quant_err_carry_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.313 r  dither_controller/inst/quant_err_carry__0/O[1]
                         net (fo=17, routed)          0.930     2.242    dither_controller/inst/quant_err_carry__0_n_6
    SLICE_X23Y12         LUT4 (Prop_lut4_I3_O)        0.303     2.545 r  dither_controller/inst/err_52__0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.545    dither_controller/inst/err_52__0_carry_i_7_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.095 r  dither_controller/inst/err_52__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.095    dither_controller/inst/err_52__0_carry_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.317 r  dither_controller/inst/err_52__0_carry__0/O[0]
                         net (fo=4, routed)           0.477     3.795    dither_controller/inst/err_52__0_carry__0_n_7
    SLICE_X23Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.094 r  dither_controller/inst/new_gray_factor_3_carry__0_i_7/O
                         net (fo=1, routed)           0.574     4.668    dither_controller/inst/new_gray_factor_3_carry__0_i_7_n_0
    SLICE_X25Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.792 r  dither_controller/inst/new_gray_factor_3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.792    dither_controller/inst/new_gray_factor_3_carry__0_i_4_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  dither_controller/inst/new_gray_factor_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.324    dither_controller/inst/new_gray_factor_3_carry__0_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.546 r  dither_controller/inst/new_gray_factor_3_carry__1/O[0]
                         net (fo=8, routed)           0.976     6.522    dither_controller/inst/new_gray_factor_3[8]
    SLICE_X25Y16         LUT3 (Prop_lut3_I2_O)        0.299     6.821 r  dither_controller/inst/pix_3_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     6.821    dither_controller/inst/pix_3_reg[27]_i_1_n_0
    SLICE_X25Y16         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.491     2.127    dither_controller/inst/clk
    SLICE_X25Y16         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[27]/C
                         clock pessimism              0.632     2.760    
                         clock uncertainty           -0.068     2.691    
    SLICE_X25Y16         FDCE (Setup_fdce_C_D)        0.032     2.723    dither_controller/inst/pix_3_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          2.723    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                 -4.098    

Slack (VIOLATED) :        -4.080ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/pix_3_reg_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 4.022ns (54.167%)  route 3.403ns (45.833%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 2.127 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670    -0.579    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.123 r  dither_controller/inst/current_pix_reg_reg[27]/Q
                         net (fo=2, routed)           0.446     0.323    dither_controller/inst/p_0_in1_in[0]
    SLICE_X23Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  dither_controller/inst/quant_err_carry_i_1/O
                         net (fo=1, routed)           0.000     0.447    dither_controller/inst/quant_err_carry_i_1_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.979 r  dither_controller/inst/quant_err_carry/CO[3]
                         net (fo=1, routed)           0.000     0.979    dither_controller/inst/quant_err_carry_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.313 r  dither_controller/inst/quant_err_carry__0/O[1]
                         net (fo=17, routed)          0.930     2.242    dither_controller/inst/quant_err_carry__0_n_6
    SLICE_X23Y12         LUT4 (Prop_lut4_I3_O)        0.303     2.545 r  dither_controller/inst/err_52__0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.545    dither_controller/inst/err_52__0_carry_i_7_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.095 r  dither_controller/inst/err_52__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.095    dither_controller/inst/err_52__0_carry_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.317 r  dither_controller/inst/err_52__0_carry__0/O[0]
                         net (fo=4, routed)           0.477     3.795    dither_controller/inst/err_52__0_carry__0_n_7
    SLICE_X23Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.094 r  dither_controller/inst/new_gray_factor_3_carry__0_i_7/O
                         net (fo=1, routed)           0.574     4.668    dither_controller/inst/new_gray_factor_3_carry__0_i_7_n_0
    SLICE_X25Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.792 r  dither_controller/inst/new_gray_factor_3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.792    dither_controller/inst/new_gray_factor_3_carry__0_i_4_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  dither_controller/inst/new_gray_factor_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.324    dither_controller/inst/new_gray_factor_3_carry__0_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.546 f  dither_controller/inst/new_gray_factor_3_carry__1/O[0]
                         net (fo=8, routed)           0.976     6.522    dither_controller/inst/new_gray_factor_3[8]
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.324     6.846 r  dither_controller/inst/pix_3_reg[34]_i_1/O
                         net (fo=1, routed)           0.000     6.846    dither_controller/inst/pix_3_reg[34]_i_1_n_0
    SLICE_X25Y16         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.491     2.127    dither_controller/inst/clk
    SLICE_X25Y16         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[34]/C
                         clock pessimism              0.632     2.760    
                         clock uncertainty           -0.068     2.691    
    SLICE_X25Y16         FDCE (Setup_fdce_C_D)        0.075     2.766    dither_controller/inst/pix_3_reg_reg[34]
  -------------------------------------------------------------------
                         required time                          2.766    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 -4.080    

Slack (VIOLATED) :        -4.063ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/pix_3_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 3.997ns (54.258%)  route 3.370ns (45.742%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 2.128 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670    -0.579    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.123 r  dither_controller/inst/current_pix_reg_reg[27]/Q
                         net (fo=2, routed)           0.446     0.323    dither_controller/inst/p_0_in1_in[0]
    SLICE_X23Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  dither_controller/inst/quant_err_carry_i_1/O
                         net (fo=1, routed)           0.000     0.447    dither_controller/inst/quant_err_carry_i_1_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.979 r  dither_controller/inst/quant_err_carry/CO[3]
                         net (fo=1, routed)           0.000     0.979    dither_controller/inst/quant_err_carry_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.313 r  dither_controller/inst/quant_err_carry__0/O[1]
                         net (fo=17, routed)          0.930     2.242    dither_controller/inst/quant_err_carry__0_n_6
    SLICE_X23Y12         LUT4 (Prop_lut4_I3_O)        0.303     2.545 r  dither_controller/inst/err_52__0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.545    dither_controller/inst/err_52__0_carry_i_7_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.095 r  dither_controller/inst/err_52__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.095    dither_controller/inst/err_52__0_carry_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.317 r  dither_controller/inst/err_52__0_carry__0/O[0]
                         net (fo=4, routed)           0.477     3.795    dither_controller/inst/err_52__0_carry__0_n_7
    SLICE_X23Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.094 r  dither_controller/inst/new_gray_factor_3_carry__0_i_7/O
                         net (fo=1, routed)           0.574     4.668    dither_controller/inst/new_gray_factor_3_carry__0_i_7_n_0
    SLICE_X25Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.792 r  dither_controller/inst/new_gray_factor_3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.792    dither_controller/inst/new_gray_factor_3_carry__0_i_4_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  dither_controller/inst/new_gray_factor_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.324    dither_controller/inst/new_gray_factor_3_carry__0_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.546 r  dither_controller/inst/new_gray_factor_3_carry__1/O[0]
                         net (fo=8, routed)           0.943     6.489    dither_controller/inst/new_gray_factor_3[8]
    SLICE_X23Y15         LUT3 (Prop_lut3_I2_O)        0.299     6.788 r  dither_controller/inst/pix_3_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     6.788    dither_controller/inst/pix_3_reg[30]_i_1_n_0
    SLICE_X23Y15         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.492     2.128    dither_controller/inst/clk
    SLICE_X23Y15         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[30]/C
                         clock pessimism              0.632     2.760    
                         clock uncertainty           -0.068     2.692    
    SLICE_X23Y15         FDCE (Setup_fdce_C_D)        0.032     2.724    dither_controller/inst/pix_3_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          2.724    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                 -4.063    

Slack (VIOLATED) :        -4.045ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/pix_3_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 4.022ns (54.413%)  route 3.370ns (45.587%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 2.128 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670    -0.579    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.123 r  dither_controller/inst/current_pix_reg_reg[27]/Q
                         net (fo=2, routed)           0.446     0.323    dither_controller/inst/p_0_in1_in[0]
    SLICE_X23Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  dither_controller/inst/quant_err_carry_i_1/O
                         net (fo=1, routed)           0.000     0.447    dither_controller/inst/quant_err_carry_i_1_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.979 r  dither_controller/inst/quant_err_carry/CO[3]
                         net (fo=1, routed)           0.000     0.979    dither_controller/inst/quant_err_carry_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.313 r  dither_controller/inst/quant_err_carry__0/O[1]
                         net (fo=17, routed)          0.930     2.242    dither_controller/inst/quant_err_carry__0_n_6
    SLICE_X23Y12         LUT4 (Prop_lut4_I3_O)        0.303     2.545 r  dither_controller/inst/err_52__0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.545    dither_controller/inst/err_52__0_carry_i_7_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.095 r  dither_controller/inst/err_52__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.095    dither_controller/inst/err_52__0_carry_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.317 r  dither_controller/inst/err_52__0_carry__0/O[0]
                         net (fo=4, routed)           0.477     3.795    dither_controller/inst/err_52__0_carry__0_n_7
    SLICE_X23Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.094 r  dither_controller/inst/new_gray_factor_3_carry__0_i_7/O
                         net (fo=1, routed)           0.574     4.668    dither_controller/inst/new_gray_factor_3_carry__0_i_7_n_0
    SLICE_X25Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.792 r  dither_controller/inst/new_gray_factor_3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.792    dither_controller/inst/new_gray_factor_3_carry__0_i_4_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  dither_controller/inst/new_gray_factor_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.324    dither_controller/inst/new_gray_factor_3_carry__0_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.546 r  dither_controller/inst/new_gray_factor_3_carry__1/O[0]
                         net (fo=8, routed)           0.943     6.489    dither_controller/inst/new_gray_factor_3[8]
    SLICE_X23Y15         LUT3 (Prop_lut3_I2_O)        0.324     6.813 r  dither_controller/inst/pix_3_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     6.813    dither_controller/inst/pix_3_reg[31]_i_1_n_0
    SLICE_X23Y15         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.492     2.128    dither_controller/inst/clk
    SLICE_X23Y15         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[31]/C
                         clock pessimism              0.632     2.760    
                         clock uncertainty           -0.068     2.692    
    SLICE_X23Y15         FDCE (Setup_fdce_C_D)        0.075     2.767    dither_controller/inst/pix_3_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          2.767    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 -4.045    

Slack (VIOLATED) :        -4.038ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/pix_4_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        7.341ns  (logic 4.247ns (57.852%)  route 3.094ns (42.148%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 2.128 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670    -0.579    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.123 r  dither_controller/inst/current_pix_reg_reg[27]/Q
                         net (fo=2, routed)           0.446     0.323    dither_controller/inst/p_0_in1_in[0]
    SLICE_X23Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  dither_controller/inst/quant_err_carry_i_1/O
                         net (fo=1, routed)           0.000     0.447    dither_controller/inst/quant_err_carry_i_1_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.979 r  dither_controller/inst/quant_err_carry/CO[3]
                         net (fo=1, routed)           0.000     0.979    dither_controller/inst/quant_err_carry_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.313 r  dither_controller/inst/quant_err_carry__0/O[1]
                         net (fo=17, routed)          0.930     2.242    dither_controller/inst/quant_err_carry__0_n_6
    SLICE_X23Y12         LUT4 (Prop_lut4_I3_O)        0.303     2.545 r  dither_controller/inst/err_52__0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.545    dither_controller/inst/err_52__0_carry_i_7_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.095 r  dither_controller/inst/err_52__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.095    dither_controller/inst/err_52__0_carry_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.429 r  dither_controller/inst/err_52__0_carry__0/O[1]
                         net (fo=4, routed)           0.471     3.900    dither_controller/inst/err_52__0_carry__0_n_6
    SLICE_X23Y16         LUT5 (Prop_lut5_I4_O)        0.303     4.203 r  dither_controller/inst/new_gray_factor_4_carry__0_i_7/O
                         net (fo=1, routed)           0.427     4.630    dither_controller/inst/new_gray_factor_4_carry__0_i_7_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I2_O)        0.124     4.754 r  dither_controller/inst/new_gray_factor_4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.754    dither_controller/inst/new_gray_factor_4_carry__0_i_3_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.304 r  dither_controller/inst/new_gray_factor_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.304    dither_controller/inst/new_gray_factor_4_carry__0_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.638 f  dither_controller/inst/new_gray_factor_4_carry__1/O[1]
                         net (fo=8, routed)           0.821     6.459    dither_controller/inst/new_gray_factor_4[9]
    SLICE_X22Y15         LUT3 (Prop_lut3_I1_O)        0.303     6.762 r  dither_controller/inst/pix_4_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     6.762    dither_controller/inst/pix_4_reg[30]_i_1_n_0
    SLICE_X22Y15         FDCE                                         r  dither_controller/inst/pix_4_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.492     2.128    dither_controller/inst/clk
    SLICE_X22Y15         FDCE                                         r  dither_controller/inst/pix_4_reg_reg[30]/C
                         clock pessimism              0.632     2.760    
                         clock uncertainty           -0.068     2.692    
    SLICE_X22Y15         FDCE (Setup_fdce_C_D)        0.032     2.724    dither_controller/inst/pix_4_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          2.724    
                         arrival time                          -6.762    
  -------------------------------------------------------------------
                         slack                                 -4.038    

Slack (VIOLATED) :        -4.021ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/pix_4_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 4.273ns (58.001%)  route 3.094ns (41.999%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 2.128 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670    -0.579    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.123 r  dither_controller/inst/current_pix_reg_reg[27]/Q
                         net (fo=2, routed)           0.446     0.323    dither_controller/inst/p_0_in1_in[0]
    SLICE_X23Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  dither_controller/inst/quant_err_carry_i_1/O
                         net (fo=1, routed)           0.000     0.447    dither_controller/inst/quant_err_carry_i_1_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.979 r  dither_controller/inst/quant_err_carry/CO[3]
                         net (fo=1, routed)           0.000     0.979    dither_controller/inst/quant_err_carry_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.313 r  dither_controller/inst/quant_err_carry__0/O[1]
                         net (fo=17, routed)          0.930     2.242    dither_controller/inst/quant_err_carry__0_n_6
    SLICE_X23Y12         LUT4 (Prop_lut4_I3_O)        0.303     2.545 r  dither_controller/inst/err_52__0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.545    dither_controller/inst/err_52__0_carry_i_7_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.095 r  dither_controller/inst/err_52__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.095    dither_controller/inst/err_52__0_carry_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.429 r  dither_controller/inst/err_52__0_carry__0/O[1]
                         net (fo=4, routed)           0.471     3.900    dither_controller/inst/err_52__0_carry__0_n_6
    SLICE_X23Y16         LUT5 (Prop_lut5_I4_O)        0.303     4.203 r  dither_controller/inst/new_gray_factor_4_carry__0_i_7/O
                         net (fo=1, routed)           0.427     4.630    dither_controller/inst/new_gray_factor_4_carry__0_i_7_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I2_O)        0.124     4.754 r  dither_controller/inst/new_gray_factor_4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.754    dither_controller/inst/new_gray_factor_4_carry__0_i_3_n_0
    SLICE_X25Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.304 r  dither_controller/inst/new_gray_factor_4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.304    dither_controller/inst/new_gray_factor_4_carry__0_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.638 f  dither_controller/inst/new_gray_factor_4_carry__1/O[1]
                         net (fo=8, routed)           0.821     6.459    dither_controller/inst/new_gray_factor_4[9]
    SLICE_X22Y15         LUT3 (Prop_lut3_I1_O)        0.329     6.788 r  dither_controller/inst/pix_4_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     6.788    dither_controller/inst/pix_4_reg[31]_i_1_n_0
    SLICE_X22Y15         FDCE                                         r  dither_controller/inst/pix_4_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.492     2.128    dither_controller/inst/clk
    SLICE_X22Y15         FDCE                                         r  dither_controller/inst/pix_4_reg_reg[31]/C
                         clock pessimism              0.632     2.760    
                         clock uncertainty           -0.068     2.692    
    SLICE_X22Y15         FDCE (Setup_fdce_C_D)        0.075     2.767    dither_controller/inst/pix_4_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          2.767    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                 -4.021    

Slack (VIOLATED) :        -3.960ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/pix_3_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 3.997ns (55.032%)  route 3.266ns (44.968%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 2.129 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670    -0.579    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.123 r  dither_controller/inst/current_pix_reg_reg[27]/Q
                         net (fo=2, routed)           0.446     0.323    dither_controller/inst/p_0_in1_in[0]
    SLICE_X23Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  dither_controller/inst/quant_err_carry_i_1/O
                         net (fo=1, routed)           0.000     0.447    dither_controller/inst/quant_err_carry_i_1_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.979 r  dither_controller/inst/quant_err_carry/CO[3]
                         net (fo=1, routed)           0.000     0.979    dither_controller/inst/quant_err_carry_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.313 r  dither_controller/inst/quant_err_carry__0/O[1]
                         net (fo=17, routed)          0.930     2.242    dither_controller/inst/quant_err_carry__0_n_6
    SLICE_X23Y12         LUT4 (Prop_lut4_I3_O)        0.303     2.545 r  dither_controller/inst/err_52__0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.545    dither_controller/inst/err_52__0_carry_i_7_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.095 r  dither_controller/inst/err_52__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.095    dither_controller/inst/err_52__0_carry_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.317 r  dither_controller/inst/err_52__0_carry__0/O[0]
                         net (fo=4, routed)           0.477     3.795    dither_controller/inst/err_52__0_carry__0_n_7
    SLICE_X23Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.094 r  dither_controller/inst/new_gray_factor_3_carry__0_i_7/O
                         net (fo=1, routed)           0.574     4.668    dither_controller/inst/new_gray_factor_3_carry__0_i_7_n_0
    SLICE_X25Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.792 r  dither_controller/inst/new_gray_factor_3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.792    dither_controller/inst/new_gray_factor_3_carry__0_i_4_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  dither_controller/inst/new_gray_factor_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.324    dither_controller/inst/new_gray_factor_3_carry__0_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.546 r  dither_controller/inst/new_gray_factor_3_carry__1/O[0]
                         net (fo=8, routed)           0.839     6.385    dither_controller/inst/new_gray_factor_3[8]
    SLICE_X22Y14         LUT3 (Prop_lut3_I2_O)        0.299     6.684 r  dither_controller/inst/pix_3_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     6.684    dither_controller/inst/pix_3_reg[28]_i_1_n_0
    SLICE_X22Y14         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.493     2.129    dither_controller/inst/clk
    SLICE_X22Y14         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[28]/C
                         clock pessimism              0.632     2.761    
                         clock uncertainty           -0.068     2.693    
    SLICE_X22Y14         FDCE (Setup_fdce_C_D)        0.031     2.724    dither_controller/inst/pix_3_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          2.724    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                 -3.960    

Slack (VIOLATED) :        -3.944ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/pix_3_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 4.025ns (55.205%)  route 3.266ns (44.795%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 2.129 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670    -0.579    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456    -0.123 r  dither_controller/inst/current_pix_reg_reg[27]/Q
                         net (fo=2, routed)           0.446     0.323    dither_controller/inst/p_0_in1_in[0]
    SLICE_X23Y9          LUT2 (Prop_lut2_I0_O)        0.124     0.447 r  dither_controller/inst/quant_err_carry_i_1/O
                         net (fo=1, routed)           0.000     0.447    dither_controller/inst/quant_err_carry_i_1_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.979 r  dither_controller/inst/quant_err_carry/CO[3]
                         net (fo=1, routed)           0.000     0.979    dither_controller/inst/quant_err_carry_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.313 r  dither_controller/inst/quant_err_carry__0/O[1]
                         net (fo=17, routed)          0.930     2.242    dither_controller/inst/quant_err_carry__0_n_6
    SLICE_X23Y12         LUT4 (Prop_lut4_I3_O)        0.303     2.545 r  dither_controller/inst/err_52__0_carry_i_7/O
                         net (fo=1, routed)           0.000     2.545    dither_controller/inst/err_52__0_carry_i_7_n_0
    SLICE_X23Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.095 r  dither_controller/inst/err_52__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.095    dither_controller/inst/err_52__0_carry_n_0
    SLICE_X23Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.317 r  dither_controller/inst/err_52__0_carry__0/O[0]
                         net (fo=4, routed)           0.477     3.795    dither_controller/inst/err_52__0_carry__0_n_7
    SLICE_X23Y15         LUT6 (Prop_lut6_I0_O)        0.299     4.094 r  dither_controller/inst/new_gray_factor_3_carry__0_i_7/O
                         net (fo=1, routed)           0.574     4.668    dither_controller/inst/new_gray_factor_3_carry__0_i_7_n_0
    SLICE_X25Y11         LUT4 (Prop_lut4_I3_O)        0.124     4.792 r  dither_controller/inst/new_gray_factor_3_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.792    dither_controller/inst/new_gray_factor_3_carry__0_i_4_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.324 r  dither_controller/inst/new_gray_factor_3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.324    dither_controller/inst/new_gray_factor_3_carry__0_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.546 r  dither_controller/inst/new_gray_factor_3_carry__1/O[0]
                         net (fo=8, routed)           0.839     6.385    dither_controller/inst/new_gray_factor_3[8]
    SLICE_X22Y14         LUT3 (Prop_lut3_I2_O)        0.327     6.712 r  dither_controller/inst/pix_3_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     6.712    dither_controller/inst/pix_3_reg[29]_i_1_n_0
    SLICE_X22Y14         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.493     2.129    dither_controller/inst/clk
    SLICE_X22Y14         FDCE                                         r  dither_controller/inst/pix_3_reg_reg[29]/C
                         clock pessimism              0.632     2.761    
                         clock uncertainty           -0.068     2.693    
    SLICE_X22Y14         FDCE (Setup_fdce_C_D)        0.075     2.768    dither_controller/inst/pix_3_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                 -3.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dither_controller/inst/pix_5_reg_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/pix_4_reg_reg_c/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.520%)  route 0.199ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.558    -0.470    dither_controller/inst/clk
    SLICE_X21Y15         FDCE                                         r  dither_controller/inst/pix_5_reg_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.329 r  dither_controller/inst/pix_5_reg_reg_c/Q
                         net (fo=1, routed)           0.199    -0.131    dither_controller/inst/pix_5_reg_reg_c_n_0
    SLICE_X24Y17         FDCE                                         r  dither_controller/inst/pix_4_reg_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.822    -0.703    dither_controller/inst/clk
    SLICE_X24Y17         FDCE                                         r  dither_controller/inst/pix_4_reg_reg_c/C
                         clock pessimism              0.493    -0.211    
    SLICE_X24Y17         FDCE (Hold_fdce_C_D)         0.059    -0.152    dither_controller/inst/pix_4_reg_reg_c
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dither_controller/inst/pix_1_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/current_pix_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.829%)  route 0.222ns (61.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.564    -0.464    dither_controller/inst/clk
    SLICE_X17Y9          FDCE                                         r  dither_controller/inst/pix_1_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  dither_controller/inst/pix_1_reg_reg[18]/Q
                         net (fo=1, routed)           0.222    -0.101    dither_controller/inst/pix_1_reg[18]
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.829    -0.696    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[18]/C
                         clock pessimism              0.493    -0.204    
    SLICE_X22Y9          FDCE (Hold_fdce_C_D)         0.072    -0.132    dither_controller/inst/current_pix_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.376%)  route 0.236ns (62.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.554    -0.474    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y19         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.333 r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/Q
                         net (fo=1, routed)           0.236    -0.097    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[16]
    SLICE_X21Y14         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.827    -0.698    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X21Y14         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism              0.493    -0.206    
    SLICE_X21Y14         FDCE (Hold_fdce_C_D)         0.070    -0.136    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.557%)  route 0.215ns (60.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.553    -0.475    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y20         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDCE (Prop_fdce_C_Q)         0.141    -0.334 r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.215    -0.119    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[15]
    SLICE_X21Y18         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.823    -0.702    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X21Y18         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism              0.493    -0.210    
    SLICE_X21Y18         FDCE (Hold_fdce_C_D)         0.046    -0.164    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dither_controller/inst/pix_1_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/current_pix_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.274%)  route 0.237ns (62.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.564    -0.464    dither_controller/inst/clk
    SLICE_X19Y7          FDCE                                         r  dither_controller/inst/pix_1_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  dither_controller/inst/pix_1_reg_reg[23]/Q
                         net (fo=1, routed)           0.237    -0.086    dither_controller/inst/pix_1_reg[23]
    SLICE_X22Y8          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.829    -0.696    dither_controller/inst/clk
    SLICE_X22Y8          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[23]/C
                         clock pessimism              0.493    -0.204    
    SLICE_X22Y8          FDCE (Hold_fdce_C_D)         0.070    -0.134    dither_controller/inst/current_pix_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.134    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.861%)  route 0.231ns (62.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.552    -0.476    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X25Y21         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.335 r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/Q
                         net (fo=1, routed)           0.231    -0.104    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[17]
    SLICE_X21Y18         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.823    -0.702    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X21Y18         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
                         clock pessimism              0.493    -0.210    
    SLICE_X21Y18         FDCE (Hold_fdce_C_D)         0.047    -0.163    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dither_controller/inst/pix_8_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_32/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.716%)  route 0.080ns (36.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.560    -0.468    dither_controller/inst/clk
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_8_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  dither_controller/inst/pix_8_reg_reg[30]/Q
                         net (fo=16, routed)          0.080    -0.247    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_32/DIA
    SLICE_X28Y16         RAMD64E                                      r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_32/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.826    -0.699    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_32/WCLK
    SLICE_X28Y16         RAMD64E                                      r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_32/RAMA/CLK
                         clock pessimism              0.244    -0.455    
    SLICE_X28Y16         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.308    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_30_32/RAMA
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.143%)  route 0.210ns (59.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.569    -0.459    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rd_clk
    SLICE_X9Y1           FDCE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=642, routed)         0.210    -0.108    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/ADDRD3
    SLICE_X10Y1          RAMD64E                                      r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.837    -0.688    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/WCLK
    SLICE_X10Y1          RAMD64E                                      r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/RAMA/CLK
                         clock pessimism              0.264    -0.424    
    SLICE_X10Y1          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.184    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.143%)  route 0.210ns (59.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.569    -0.459    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rd_clk
    SLICE_X9Y1           FDCE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=642, routed)         0.210    -0.108    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/ADDRD3
    SLICE_X10Y1          RAMD64E                                      r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.837    -0.688    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/WCLK
    SLICE_X10Y1          RAMD64E                                      r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/RAMB/CLK
                         clock pessimism              0.264    -0.424    
    SLICE_X10Y1          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.184    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/RAMB
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.143%)  route 0.210ns (59.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.569    -0.459    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rd_clk
    SLICE_X9Y1           FDCE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=642, routed)         0.210    -0.108    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/ADDRD3
    SLICE_X10Y1          RAMD64E                                      r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.837    -0.688    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/WCLK
    SLICE_X10Y1          RAMD64E                                      r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/RAMC/CLK
                         clock pessimism              0.264    -0.424    
    SLICE_X10Y1          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240    -0.184    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_24_26/RAMC
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.368
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.368       1.213      BUFGCTRL_X0Y16   inst_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.368       2.119      MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         3.368       2.368      SLICE_X39Y10     dither_controller/inst/current_pix_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.368       2.368      SLICE_X22Y10     dither_controller/inst/current_pix_reg_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.368       2.368      SLICE_X22Y8      dither_controller/inst/current_pix_reg_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.368       2.368      SLICE_X19Y9      dither_controller/inst/current_pix_reg_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.368       2.368      SLICE_X22Y9      dither_controller/inst/current_pix_reg_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.368       2.368      SLICE_X25Y8      dither_controller/inst/current_pix_reg_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.368       2.368      SLICE_X39Y10     dither_controller/inst/current_pix_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.368       2.368      SLICE_X20Y9      dither_controller/inst/current_pix_reg_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.368       209.992    MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X30Y23     dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X30Y23     dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_15_17/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X30Y23     dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_15_17/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X30Y23     dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X16Y23     dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X16Y23     dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_21_23/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X16Y23     dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_21_23/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X16Y23     dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_832_895_21_23/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X20Y9      dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X20Y9      dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_128_191_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X16Y5      dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X16Y5      dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_24_26/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X32Y11     dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X32Y11     dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X32Y11     dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X32Y11     dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_27_29/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X28Y6      dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_30_32/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X28Y6      dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_30_32/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X28Y6      dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_30_32/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         1.684       0.434      SLICE_X28Y1      dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_33_35/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   inst_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  inst_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_clock rise@6.737ns - clk_out2_clock rise@3.368ns)
  Data Path Delay:        2.497ns  (logic 0.456ns (18.260%)  route 2.041ns (81.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 5.577 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 2.790 - 3.368 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     4.861 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     6.255    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -0.741 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.019    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.120 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670     2.790    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456     3.246 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          2.041     5.287    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/vid_pData[5]
    SLICE_X43Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.572     5.577    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.313     5.889    
                         clock uncertainty           -0.194     5.695    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)       -0.069     5.626    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.626    
                         arrival time                          -5.287    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_clock rise@6.737ns - clk_out2_clock rise@3.368ns)
  Data Path Delay:        2.497ns  (logic 0.456ns (18.260%)  route 2.041ns (81.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 5.577 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 2.790 - 3.368 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     4.861 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     6.255    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -0.741 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.019    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.120 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670     2.790    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456     3.246 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          2.041     5.287    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/vid_pData[7]
    SLICE_X43Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.572     5.577    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.313     5.889    
                         clock uncertainty           -0.194     5.695    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)       -0.057     5.638    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -5.287    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_clock rise@6.737ns - clk_out2_clock rise@3.368ns)
  Data Path Delay:        2.378ns  (logic 0.456ns (19.174%)  route 1.922ns (80.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 5.584 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 2.790 - 3.368 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     4.861 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     6.255    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -0.741 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.019    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.120 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670     2.790    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456     3.246 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          1.922     5.168    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/vid_pData[3]
    SLICE_X41Y6          FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.579     5.584    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y6          FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.313     5.896    
                         clock uncertainty           -0.194     5.702    
    SLICE_X41Y6          FDRE (Setup_fdre_C_D)       -0.081     5.621    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.621    
                         arrival time                          -5.168    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_clock rise@6.737ns - clk_out2_clock rise@3.368ns)
  Data Path Delay:        2.384ns  (logic 0.456ns (19.127%)  route 1.928ns (80.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 5.577 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 2.790 - 3.368 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     4.861 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     6.255    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -0.741 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.019    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.120 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670     2.790    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456     3.246 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          1.928     5.174    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X43Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.572     5.577    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.313     5.889    
                         clock uncertainty           -0.194     5.695    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)       -0.062     5.633    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.633    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_clock rise@6.737ns - clk_out2_clock rise@3.368ns)
  Data Path Delay:        2.348ns  (logic 0.456ns (19.420%)  route 1.892ns (80.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 5.577 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 2.790 - 3.368 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     4.861 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     6.255    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -0.741 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.019    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.120 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670     2.790    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456     3.246 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          1.892     5.138    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/vid_pData[6]
    SLICE_X43Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.572     5.577    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.313     5.889    
                         clock uncertainty           -0.194     5.695    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)       -0.092     5.603    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.603    
                         arrival time                          -5.138    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_clock rise@6.737ns - clk_out2_clock rise@3.368ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.118%)  route 1.929ns (80.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 5.584 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 2.790 - 3.368 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     4.861 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     6.255    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -0.741 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.019    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.120 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670     2.790    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456     3.246 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          1.929     5.175    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/vid_pData[4]
    SLICE_X41Y6          FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.579     5.584    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y6          FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.313     5.896    
                         clock uncertainty           -0.194     5.702    
    SLICE_X41Y6          FDRE (Setup_fdre_C_D)       -0.061     5.641    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.641    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_clock rise@6.737ns - clk_out2_clock rise@3.368ns)
  Data Path Delay:        2.384ns  (logic 0.456ns (19.126%)  route 1.928ns (80.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 5.584 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 2.790 - 3.368 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     4.861 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     6.255    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -0.741 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.019    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.120 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670     2.790    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456     3.246 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          1.928     5.174    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/vid_pData[1]
    SLICE_X40Y6          FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.579     5.584    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y6          FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.313     5.896    
                         clock uncertainty           -0.194     5.702    
    SLICE_X40Y6          FDRE (Setup_fdre_C_D)       -0.047     5.655    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.655    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_clock rise@6.737ns - clk_out2_clock rise@3.368ns)
  Data Path Delay:        2.384ns  (logic 0.456ns (19.127%)  route 1.928ns (80.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 5.577 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 2.790 - 3.368 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     4.861 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     6.255    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -0.741 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.019    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.120 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670     2.790    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456     3.246 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          1.928     5.174    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X42Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.572     5.577    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.313     5.889    
                         clock uncertainty           -0.194     5.695    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)       -0.031     5.664    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                          5.664    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_clock rise@6.737ns - clk_out2_clock rise@3.368ns)
  Data Path Delay:        2.350ns  (logic 0.518ns (22.046%)  route 1.832ns (77.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.158ns = ( 5.579 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.574ns = ( 2.795 - 3.368 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     4.861 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     6.255    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -0.741 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.019    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.120 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.675     2.795    dither_controller/inst/clk
    SLICE_X30Y10         FDCE                                         r  dither_controller/inst/current_pix_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDCE (Prop_fdce_C_Q)         0.518     3.313 r  dither_controller/inst/current_pix_reg_reg[2]/Q
                         net (fo=57, routed)          1.832     5.144    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X38Y12         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.574     5.579    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y12         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.313     5.891    
                         clock uncertainty           -0.194     5.697    
    SLICE_X38Y12         FDRE (Setup_fdre_C_D)       -0.059     5.638    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out1_clock rise@6.737ns - clk_out2_clock rise@3.368ns)
  Data Path Delay:        2.361ns  (logic 0.456ns (19.311%)  route 1.905ns (80.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.160ns = ( 5.577 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 2.790 - 3.368 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     4.861 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     6.255    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -0.741 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     1.019    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.120 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.670     2.790    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.456     3.246 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          1.905     5.151    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/vid_pData[3]
    SLICE_X42Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.572     5.577    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y16         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.313     5.889    
                         clock uncertainty           -0.194     5.695    
    SLICE_X42Y16         FDRE (Setup_fdre_C_D)       -0.045     5.650    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.650    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  0.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dither_controller/inst/current_pix_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.679%)  route 0.657ns (82.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.590    -0.438    dither_controller/inst/clk
    SLICE_X39Y10         FDCE                                         r  dither_controller/inst/current_pix_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.297 r  dither_controller/inst/current_pix_reg_reg[0]/Q
                         net (fo=1, routed)           0.657     0.359    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X40Y12         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.859    -0.666    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y12         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.547    -0.120    
                         clock uncertainty            0.194     0.074    
    SLICE_X40Y12         FDRE (Hold_fdre_C_D)         0.070     0.144    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.141ns (16.846%)  route 0.696ns (83.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.561    -0.467    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          0.696     0.370    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/vid_pData[7]
    SLICE_X43Y31         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.854    -0.671    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y31         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]/C
                         clock pessimism              0.547    -0.125    
                         clock uncertainty            0.194     0.069    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.072     0.141    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.370    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.141ns (16.669%)  route 0.705ns (83.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.561    -0.467    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          0.705     0.379    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/vid_pData[0]
    SLICE_X42Y31         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.854    -0.671    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y31         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.547    -0.125    
                         clock uncertainty            0.194     0.069    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.059     0.128    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.035%)  route 0.738ns (83.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.561    -0.467    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          0.738     0.412    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/vid_pData[3]
    SLICE_X42Y31         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.854    -0.671    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y31         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]/C
                         clock pessimism              0.547    -0.125    
                         clock uncertainty            0.194     0.069    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.052     0.121    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.141ns (15.689%)  route 0.758ns (84.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.561    -0.467    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          0.758     0.432    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/vid_pData[2]
    SLICE_X42Y30         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.853    -0.672    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y30         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism              0.547    -0.126    
                         clock uncertainty            0.194     0.068    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.052     0.120    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 dither_controller/inst/current_pix_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.164ns (17.018%)  route 0.800ns (82.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.563    -0.465    dither_controller/inst/clk
    SLICE_X30Y10         FDCE                                         r  dither_controller/inst/current_pix_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.301 r  dither_controller/inst/current_pix_reg_reg[2]/Q
                         net (fo=57, routed)          0.800     0.499    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X38Y12         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.857    -0.668    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y12         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.547    -0.122    
                         clock uncertainty            0.194     0.072    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.090     0.162    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.162    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.141ns (14.921%)  route 0.804ns (85.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.561    -0.467    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          0.804     0.478    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/vid_pData[5]
    SLICE_X43Y31         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.854    -0.671    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y31         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism              0.547    -0.125    
                         clock uncertainty            0.194     0.069    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.070     0.139    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.649%)  route 0.821ns (85.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.561    -0.467    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          0.821     0.495    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/vid_pData[6]
    SLICE_X43Y31         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.854    -0.671    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y31         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]/C
                         clock pessimism              0.547    -0.125    
                         clock uncertainty            0.194     0.069    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.070     0.139    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.141ns (14.825%)  route 0.810ns (85.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.561    -0.467    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          0.810     0.484    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/vid_pData[1]
    SLICE_X42Y30         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.853    -0.672    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y30         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                         clock pessimism              0.547    -0.126    
                         clock uncertainty            0.194     0.068    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.059     0.127    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dither_controller/inst/current_pix_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.649%)  route 0.821ns (85.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.561    -0.467    dither_controller/inst/clk
    SLICE_X22Y9          FDCE                                         r  dither_controller/inst/current_pix_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  dither_controller/inst/current_pix_reg_reg[34]/Q
                         net (fo=32, routed)          0.821     0.495    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X42Y31         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.854    -0.671    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y31         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.547    -0.125    
                         clock uncertainty            0.194     0.069    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.063     0.132    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.363    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (PixelClkIO rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.419ns (11.116%)  route 3.350ns (88.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 5.622 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y7          FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.350     3.276    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y14         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.490     5.495    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.955 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.915    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918     4.833 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.622    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y14         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.483     6.106    
                         clock uncertainty           -0.245     5.861    
    OLOGIC_X0Y14         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.837    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.837    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (PixelClkIO rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.419ns (12.044%)  route 3.060ns (87.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 5.622 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y7          FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.060     2.986    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y13         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.490     5.495    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.955 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.915    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918     4.833 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.622    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y13         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.483     6.106    
                         clock uncertainty           -0.245     5.861    
    OLOGIC_X0Y13         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.837    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.837    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (PixelClkIO rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.419ns (13.146%)  route 2.768ns (86.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 5.624 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y7          FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.768     2.694    inst_tmds_encoder/U0/ClockSerializer/aRst
    OLOGIC_X0Y10         OSERDESE2                                    r  inst_tmds_encoder/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.490     5.495    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.955 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.915    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918     4.833 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.791     5.624    inst_tmds_encoder/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y10         OSERDESE2                                    r  inst_tmds_encoder/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.483     6.108    
                         clock uncertainty           -0.245     5.863    
    OLOGIC_X0Y10         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.839    inst_tmds_encoder/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.839    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (PixelClkIO rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.419ns (13.496%)  route 2.686ns (86.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 5.622 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y7          FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.686     2.612    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y34         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.490     5.495    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.955 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.915    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918     4.833 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.622    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/hdmi_tx_data_p[1]
    OLOGIC_X0Y34         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.483     6.106    
                         clock uncertainty           -0.245     5.861    
    OLOGIC_X0Y34         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.837    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.837    
                         arrival time                          -2.612    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (PixelClkIO rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.419ns (13.787%)  route 2.620ns (86.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.113ns = ( 5.624 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y7          FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.620     2.546    inst_tmds_encoder/U0/ClockSerializer/aRst
    OLOGIC_X0Y9          OSERDESE2                                    r  inst_tmds_encoder/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.490     5.495    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.955 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.915    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918     4.833 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.791     5.624    inst_tmds_encoder/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y9          OSERDESE2                                    r  inst_tmds_encoder/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.483     6.108    
                         clock uncertainty           -0.245     5.863    
    OLOGIC_X0Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.839    inst_tmds_encoder/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.839    
                         arrival time                          -2.546    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.364ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (PixelClkIO rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.419ns (14.126%)  route 2.547ns (85.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 5.622 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y7          FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.547     2.473    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y33         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.490     5.495    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.955 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.915    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918     4.833 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.622    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/hdmi_tx_data_p[1]
    OLOGIC_X0Y33         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.483     6.106    
                         clock uncertainty           -0.245     5.861    
    OLOGIC_X0Y33         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.837    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.837    
                         arrival time                          -2.473    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (PixelClkIO rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.419ns (14.494%)  route 2.472ns (85.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 5.625 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y7          FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.472     2.398    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y8          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.490     5.495    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.955 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.915    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918     4.833 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792     5.625    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X0Y8          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.483     6.109    
                         clock uncertainty           -0.245     5.864    
    OLOGIC_X0Y8          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.840    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          4.840    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (PixelClkIO rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.419ns (15.278%)  route 2.323ns (84.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.112ns = ( 5.625 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X41Y7          FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.323     2.250    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y7          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.490     5.495    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.955 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.915    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918     4.833 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792     5.625    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X0Y7          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.483     6.109    
                         clock uncertainty           -0.245     5.864    
    OLOGIC_X0Y7          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     4.840    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          4.840    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (PixelClkIO rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.478ns (21.934%)  route 1.701ns (78.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 5.622 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.750    -0.499    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y34         FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDSE (Prop_fdse_C_Q)         0.478    -0.021 r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           1.701     1.680    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X0Y34         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.490     5.495    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.955 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.915    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918     4.833 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.622    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/hdmi_tx_data_p[1]
    OLOGIC_X0Y34         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.483     6.106    
                         clock uncertainty           -0.245     5.861    
    OLOGIC_X0Y34         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.796     5.065    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.065    
                         arrival time                          -1.680    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.530ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (PixelClkIO rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.419ns (20.664%)  route 1.609ns (79.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.115ns = ( 5.622 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.752    -0.497    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y13         FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDSE (Prop_fdse_C_Q)         0.419    -0.078 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           1.609     1.531    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X0Y13         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.490     5.495    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540     2.955 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.915    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918     4.833 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789     5.622    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y13         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.483     6.106    
                         clock uncertainty           -0.245     5.861    
    OLOGIC_X0Y13         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800     5.061    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -1.531    
  -------------------------------------------------------------------
                         slack                                  3.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.141ns (19.619%)  route 0.578ns (80.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y7          FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDSE (Prop_fdse_C_Q)         0.141    -0.294 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.578     0.284    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X0Y8          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.814    -0.711    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.790 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.388    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431    -0.957 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.640    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X0Y8          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.498    -0.143    
                         clock uncertainty            0.245     0.102    
    OLOGIC_X0Y8          OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.121    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.148ns (21.991%)  route 0.525ns (78.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y7          FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.148    -0.287 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.525     0.238    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X0Y8          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.814    -0.711    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.790 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.388    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431    -0.957 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.640    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X0Y8          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.498    -0.143    
                         clock uncertainty            0.245     0.102    
    OLOGIC_X0Y8          OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.067    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.164ns (22.290%)  route 0.572ns (77.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y7          FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.271 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.572     0.301    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X0Y8          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.814    -0.711    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.790 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.388    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431    -0.957 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.640    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X0Y8          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.498    -0.143    
                         clock uncertainty            0.245     0.102    
    OLOGIC_X0Y8          OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.121    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.128ns (18.693%)  route 0.557ns (81.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y7          FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDSE (Prop_fdse_C_Q)         0.128    -0.307 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.557     0.250    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X0Y7          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.814    -0.711    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.790 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.388    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431    -0.957 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.640    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X0Y7          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.498    -0.143    
                         clock uncertainty            0.245     0.102    
    OLOGIC_X0Y7          OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     0.068    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.115%)  route 0.578ns (77.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.439    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y33         FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDSE (Prop_fdse_C_Q)         0.164    -0.275 r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.578     0.302    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X0Y33         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.814    -0.711    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.790 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.388    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431    -0.957 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.642    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/hdmi_tx_data_p[1]
    OLOGIC_X0Y33         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.498    -0.145    
                         clock uncertainty            0.245     0.100    
    OLOGIC_X0Y33         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.119    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.164ns (22.042%)  route 0.580ns (77.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.590    -0.438    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y34         FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDSE (Prop_fdse_C_Q)         0.164    -0.274 r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.580     0.306    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X0Y34         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.814    -0.711    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.790 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.388    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431    -0.957 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.642    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/hdmi_tx_data_p[1]
    OLOGIC_X0Y34         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.498    -0.145    
                         clock uncertainty            0.245     0.100    
    OLOGIC_X0Y34         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.119    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.918%)  route 0.604ns (81.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.590    -0.438    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y14         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.297 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.604     0.307    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X0Y14         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.814    -0.711    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.790 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.388    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431    -0.957 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.642    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y14         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.498    -0.145    
                         clock uncertainty            0.245     0.100    
    OLOGIC_X0Y14         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.119    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.148ns (20.714%)  route 0.566ns (79.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.439    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y33         FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.148    -0.291 r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.566     0.275    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y34         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.814    -0.711    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.790 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.388    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431    -0.957 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.642    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/hdmi_tx_data_p[1]
    OLOGIC_X0Y34         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.498    -0.145    
                         clock uncertainty            0.245     0.100    
    OLOGIC_X0Y34         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     0.066    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.306%)  route 0.629ns (81.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.590    -0.438    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y14         FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDSE (Prop_fdse_C_Q)         0.141    -0.297 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.629     0.332    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X0Y14         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.814    -0.711    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.790 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.388    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431    -0.957 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.642    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y14         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.498    -0.145    
                         clock uncertainty            0.245     0.100    
    OLOGIC_X0Y14         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.119    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.332    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.695ns period=6.737ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.148ns (20.598%)  route 0.571ns (79.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.640ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y7          FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDSE (Prop_fdse_C_Q)         0.148    -0.287 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.571     0.283    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X0Y7          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.814    -0.711    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.790 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.388    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431    -0.957 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.640    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X0Y7          OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.498    -0.143    
                         clock uncertainty            0.245     0.102    
    OLOGIC_X0Y7          OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.068    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out2_clock

Setup :            8  Failing Endpoints,  Worst Slack       -2.136ns,  Total Violation      -16.581ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 2.762ns (55.324%)  route 2.230ns (44.676%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 2.132 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.672    -0.577    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.121 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.848     0.728    dither_controller/inst/din[13]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.124     0.852 r  dither_controller/inst/new_gray_factor_12__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.852    dither_controller/inst/new_gray_factor_12__0_carry_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.385 r  dither_controller/inst/new_gray_factor_12__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.385    dither_controller/inst/new_gray_factor_12__0_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.708 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[1]
                         net (fo=2, routed)           0.653     2.360    dither_controller/inst/gray_factor[5]
    SLICE_X29Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689     3.049 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.049    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.383 f  dither_controller/inst/new_gray_factor_12__20_carry__1/O[1]
                         net (fo=8, routed)           0.729     4.113    dither_controller/inst/new_gray_factor_12[9]
    SLICE_X29Y15         LUT3 (Prop_lut3_I1_O)        0.303     4.416 r  dither_controller/inst/pix_12_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     4.416    dither_controller/inst/pix_12_reg[27]_i_1_n_0
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.496     2.132    dither_controller/inst/clk
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[27]/C
                         clock pessimism              0.313     2.445    
                         clock uncertainty           -0.194     2.251    
    SLICE_X29Y15         FDCE (Setup_fdce_C_D)        0.029     2.280    dither_controller/inst/pix_12_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          2.280    
                         arrival time                          -4.416    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.116ns  (required time - arrival time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        5.018ns  (logic 2.788ns (55.555%)  route 2.230ns (44.445%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 2.132 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.672    -0.577    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.121 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.848     0.728    dither_controller/inst/din[13]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.124     0.852 r  dither_controller/inst/new_gray_factor_12__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.852    dither_controller/inst/new_gray_factor_12__0_carry_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.385 r  dither_controller/inst/new_gray_factor_12__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.385    dither_controller/inst/new_gray_factor_12__0_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.708 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[1]
                         net (fo=2, routed)           0.653     2.360    dither_controller/inst/gray_factor[5]
    SLICE_X29Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689     3.049 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.049    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.383 f  dither_controller/inst/new_gray_factor_12__20_carry__1/O[1]
                         net (fo=8, routed)           0.729     4.113    dither_controller/inst/new_gray_factor_12[9]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.329     4.442 r  dither_controller/inst/pix_12_reg[34]_i_1/O
                         net (fo=1, routed)           0.000     4.442    dither_controller/inst/pix_12_reg[34]_i_1_n_0
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.496     2.132    dither_controller/inst/clk
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[34]/C
                         clock pessimism              0.313     2.445    
                         clock uncertainty           -0.194     2.251    
    SLICE_X29Y15         FDCE (Setup_fdce_C_D)        0.075     2.326    dither_controller/inst/pix_12_reg_reg[34]
  -------------------------------------------------------------------
                         required time                          2.326    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                 -2.116    

Slack (VIOLATED) :        -2.083ns  (required time - arrival time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.762ns (55.903%)  route 2.179ns (44.097%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 2.131 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.672    -0.577    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.121 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.848     0.728    dither_controller/inst/din[13]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.124     0.852 r  dither_controller/inst/new_gray_factor_12__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.852    dither_controller/inst/new_gray_factor_12__0_carry_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.385 r  dither_controller/inst/new_gray_factor_12__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.385    dither_controller/inst/new_gray_factor_12__0_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.708 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[1]
                         net (fo=2, routed)           0.653     2.360    dither_controller/inst/gray_factor[5]
    SLICE_X29Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689     3.049 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.049    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.383 f  dither_controller/inst/new_gray_factor_12__20_carry__1/O[1]
                         net (fo=8, routed)           0.677     4.061    dither_controller/inst/new_gray_factor_12[9]
    SLICE_X29Y16         LUT3 (Prop_lut3_I1_O)        0.303     4.364 r  dither_controller/inst/pix_12_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     4.364    dither_controller/inst/pix_12_reg[30]_i_1_n_0
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.495     2.131    dither_controller/inst/clk
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[30]/C
                         clock pessimism              0.313     2.444    
                         clock uncertainty           -0.194     2.250    
    SLICE_X29Y16         FDCE (Setup_fdce_C_D)        0.031     2.281    dither_controller/inst/pix_12_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          2.281    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                 -2.083    

Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 2.762ns (56.019%)  route 2.168ns (43.981%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 2.132 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.672    -0.577    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.121 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.848     0.728    dither_controller/inst/din[13]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.124     0.852 r  dither_controller/inst/new_gray_factor_12__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.852    dither_controller/inst/new_gray_factor_12__0_carry_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.385 r  dither_controller/inst/new_gray_factor_12__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.385    dither_controller/inst/new_gray_factor_12__0_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.708 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[1]
                         net (fo=2, routed)           0.653     2.360    dither_controller/inst/gray_factor[5]
    SLICE_X29Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689     3.049 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.049    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.383 f  dither_controller/inst/new_gray_factor_12__20_carry__1/O[1]
                         net (fo=8, routed)           0.667     4.051    dither_controller/inst/new_gray_factor_12[9]
    SLICE_X29Y15         LUT3 (Prop_lut3_I1_O)        0.303     4.354 r  dither_controller/inst/pix_12_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     4.354    dither_controller/inst/pix_12_reg[32]_i_1_n_0
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.496     2.132    dither_controller/inst/clk
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[32]/C
                         clock pessimism              0.313     2.445    
                         clock uncertainty           -0.194     2.251    
    SLICE_X29Y15         FDCE (Setup_fdce_C_D)        0.031     2.282    dither_controller/inst/pix_12_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          2.282    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 -2.072    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 2.791ns (56.160%)  route 2.179ns (43.840%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 2.131 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.672    -0.577    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.121 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.848     0.728    dither_controller/inst/din[13]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.124     0.852 r  dither_controller/inst/new_gray_factor_12__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.852    dither_controller/inst/new_gray_factor_12__0_carry_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.385 r  dither_controller/inst/new_gray_factor_12__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.385    dither_controller/inst/new_gray_factor_12__0_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.708 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[1]
                         net (fo=2, routed)           0.653     2.360    dither_controller/inst/gray_factor[5]
    SLICE_X29Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689     3.049 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.049    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.383 f  dither_controller/inst/new_gray_factor_12__20_carry__1/O[1]
                         net (fo=8, routed)           0.677     4.061    dither_controller/inst/new_gray_factor_12[9]
    SLICE_X29Y16         LUT3 (Prop_lut3_I1_O)        0.332     4.393 r  dither_controller/inst/pix_12_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     4.393    dither_controller/inst/pix_12_reg[31]_i_1_n_0
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.495     2.131    dither_controller/inst/clk
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[31]/C
                         clock pessimism              0.313     2.444    
                         clock uncertainty           -0.194     2.250    
    SLICE_X29Y16         FDCE (Setup_fdce_C_D)        0.075     2.325    dither_controller/inst/pix_12_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -4.393    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (VIOLATED) :        -2.054ns  (required time - arrival time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 2.788ns (56.250%)  route 2.168ns (43.750%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 2.132 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.672    -0.577    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.121 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.848     0.728    dither_controller/inst/din[13]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.124     0.852 r  dither_controller/inst/new_gray_factor_12__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.852    dither_controller/inst/new_gray_factor_12__0_carry_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.385 r  dither_controller/inst/new_gray_factor_12__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.385    dither_controller/inst/new_gray_factor_12__0_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.708 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[1]
                         net (fo=2, routed)           0.653     2.360    dither_controller/inst/gray_factor[5]
    SLICE_X29Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689     3.049 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.049    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.383 f  dither_controller/inst/new_gray_factor_12__20_carry__1/O[1]
                         net (fo=8, routed)           0.667     4.051    dither_controller/inst/new_gray_factor_12[9]
    SLICE_X29Y15         LUT3 (Prop_lut3_I1_O)        0.329     4.380 r  dither_controller/inst/pix_12_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     4.380    dither_controller/inst/pix_12_reg[33]_i_1_n_0
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.496     2.132    dither_controller/inst/clk
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[33]/C
                         clock pessimism              0.313     2.445    
                         clock uncertainty           -0.194     2.251    
    SLICE_X29Y15         FDCE (Setup_fdce_C_D)        0.075     2.326    dither_controller/inst/pix_12_reg_reg[33]
  -------------------------------------------------------------------
                         required time                          2.326    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                 -2.054    

Slack (VIOLATED) :        -2.036ns  (required time - arrival time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.894ns  (logic 2.646ns (54.066%)  route 2.248ns (45.934%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 2.131 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.672    -0.577    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.121 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.848     0.728    dither_controller/inst/din[13]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.124     0.852 r  dither_controller/inst/new_gray_factor_12__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.852    dither_controller/inst/new_gray_factor_12__0_carry_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.385 r  dither_controller/inst/new_gray_factor_12__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.385    dither_controller/inst/new_gray_factor_12__0_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.708 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[1]
                         net (fo=2, routed)           0.653     2.360    dither_controller/inst/gray_factor[5]
    SLICE_X29Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689     3.049 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.049    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.271 r  dither_controller/inst/new_gray_factor_12__20_carry__1/O[0]
                         net (fo=8, routed)           0.747     4.018    dither_controller/inst/new_gray_factor_12[8]
    SLICE_X29Y16         LUT3 (Prop_lut3_I2_O)        0.299     4.317 r  dither_controller/inst/pix_12_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     4.317    dither_controller/inst/pix_12_reg[28]_i_1_n_0
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.495     2.131    dither_controller/inst/clk
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[28]/C
                         clock pessimism              0.313     2.444    
                         clock uncertainty           -0.194     2.250    
    SLICE_X29Y16         FDCE (Setup_fdce_C_D)        0.031     2.281    dither_controller/inst/pix_12_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          2.281    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                 -2.036    

Slack (VIOLATED) :        -2.018ns  (required time - arrival time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.672ns (54.309%)  route 2.248ns (45.691%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 2.131 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.672    -0.577    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.121 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.848     0.728    dither_controller/inst/din[13]
    SLICE_X30Y12         LUT3 (Prop_lut3_I0_O)        0.124     0.852 r  dither_controller/inst/new_gray_factor_12__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.852    dither_controller/inst/new_gray_factor_12__0_carry_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.385 r  dither_controller/inst/new_gray_factor_12__0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.385    dither_controller/inst/new_gray_factor_12__0_carry_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.708 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[1]
                         net (fo=2, routed)           0.653     2.360    dither_controller/inst/gray_factor[5]
    SLICE_X29Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689     3.049 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.049    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.271 r  dither_controller/inst/new_gray_factor_12__20_carry__1/O[0]
                         net (fo=8, routed)           0.747     4.018    dither_controller/inst/new_gray_factor_12[8]
    SLICE_X29Y16         LUT3 (Prop_lut3_I2_O)        0.325     4.343 r  dither_controller/inst/pix_12_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     4.343    dither_controller/inst/pix_12_reg[29]_i_1_n_0
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.495     2.131    dither_controller/inst/clk
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[29]/C
                         clock pessimism              0.313     2.444    
                         clock uncertainty           -0.194     2.250    
    SLICE_X29Y16         FDCE (Setup_fdce_C_D)        0.075     2.325    dither_controller/inst/pix_12_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                 -2.018    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 inst_vga_shift/vpg_hs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_10_reg_reg[0]_srl3_inst_pix_5_reg_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.518ns (23.290%)  route 1.706ns (76.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 2.202 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.754    -0.495    inst_vga_shift/clk_out1
    SLICE_X42Y11         FDRE                                         r  inst_vga_shift/vpg_hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     0.023 r  inst_vga_shift/vpg_hs_reg/Q
                         net (fo=2, routed)           1.706     1.729    dither_controller/inst/hs_in
    SLICE_X38Y21         SRL16E                                       r  dither_controller/inst/pix_10_reg_reg[0]_srl3_inst_pix_5_reg_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.566     2.202    dither_controller/inst/clk
    SLICE_X38Y21         SRL16E                                       r  dither_controller/inst/pix_10_reg_reg[0]_srl3_inst_pix_5_reg_reg_c/CLK
                         clock pessimism              0.313     2.515    
                         clock uncertainty           -0.194     2.321    
    SLICE_X38Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     2.274    dither_controller/inst/pix_10_reg_reg[0]_srl3_inst_pix_5_reg_reg_c
  -------------------------------------------------------------------
                         required time                          2.274    
                         arrival time                          -1.729    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 inst_vga_shift/vpg_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_10_reg_reg[2]_srl3_inst_pix_5_reg_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 0.456ns (21.401%)  route 1.675ns (78.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.166ns = ( 2.202 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.744    -0.505    inst_vga_shift/clk_out1
    SLICE_X39Y18         FDRE                                         r  inst_vga_shift/vpg_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.049 r  inst_vga_shift/vpg_de_reg/Q
                         net (fo=1, routed)           1.675     1.626    dither_controller/inst/de_in
    SLICE_X38Y21         SRL16E                                       r  dither_controller/inst/pix_10_reg_reg[2]_srl3_inst_pix_5_reg_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.566     2.202    dither_controller/inst/clk
    SLICE_X38Y21         SRL16E                                       r  dither_controller/inst/pix_10_reg_reg[2]_srl3_inst_pix_5_reg_reg_c/CLK
                         clock pessimism              0.313     2.515    
                         clock uncertainty           -0.194     2.321    
    SLICE_X38Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     2.303    dither_controller/inst/pix_10_reg_reg[2]_srl3_inst_pix_5_reg_reg_c
  -------------------------------------------------------------------
                         required time                          2.303    
                         arrival time                          -1.626    
  -------------------------------------------------------------------
                         slack                                  0.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inst_vga_shift/vpg_vs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_10_reg_reg[1]_srl3_inst_pix_5_reg_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.509%)  route 0.713ns (83.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.586    -0.442    inst_vga_shift/clk_out1
    SLICE_X36Y17         FDRE                                         r  inst_vga_shift/vpg_vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.301 r  inst_vga_shift/vpg_vs_reg/Q
                         net (fo=2, routed)           0.713     0.412    dither_controller/inst/vs_in
    SLICE_X38Y21         SRL16E                                       r  dither_controller/inst/pix_10_reg_reg[1]_srl3_inst_pix_5_reg_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.849    -0.676    dither_controller/inst/clk
    SLICE_X38Y21         SRL16E                                       r  dither_controller/inst/pix_10_reg_reg[1]_srl3_inst_pix_5_reg_reg_c/CLK
                         clock pessimism              0.547    -0.130    
                         clock uncertainty            0.194     0.064    
    SLICE_X38Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.173    dither_controller/inst/pix_10_reg_reg[1]_srl3_inst_pix_5_reg_reg_c
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 inst_vga_shift/vpg_de_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_10_reg_reg[2]_srl3_inst_pix_5_reg_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.141ns (15.972%)  route 0.742ns (84.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.585    -0.443    inst_vga_shift/clk_out1
    SLICE_X39Y18         FDRE                                         r  inst_vga_shift/vpg_de_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  inst_vga_shift/vpg_de_reg/Q
                         net (fo=1, routed)           0.742     0.440    dither_controller/inst/de_in
    SLICE_X38Y21         SRL16E                                       r  dither_controller/inst/pix_10_reg_reg[2]_srl3_inst_pix_5_reg_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.849    -0.676    dither_controller/inst/clk
    SLICE_X38Y21         SRL16E                                       r  dither_controller/inst/pix_10_reg_reg[2]_srl3_inst_pix_5_reg_reg_c/CLK
                         clock pessimism              0.547    -0.130    
                         clock uncertainty            0.194     0.064    
    SLICE_X38Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.158    dither_controller/inst/pix_10_reg_reg[2]_srl3_inst_pix_5_reg_reg_c
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 inst_vga_shift/vpg_hs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_10_reg_reg[0]_srl3_inst_pix_5_reg_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.164ns (17.863%)  route 0.754ns (82.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.592    -0.436    inst_vga_shift/clk_out1
    SLICE_X42Y11         FDRE                                         r  inst_vga_shift/vpg_hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.272 r  inst_vga_shift/vpg_hs_reg/Q
                         net (fo=2, routed)           0.754     0.482    dither_controller/inst/hs_in
    SLICE_X38Y21         SRL16E                                       r  dither_controller/inst/pix_10_reg_reg[0]_srl3_inst_pix_5_reg_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.849    -0.676    dither_controller/inst/clk
    SLICE_X38Y21         SRL16E                                       r  dither_controller/inst/pix_10_reg_reg[0]_srl3_inst_pix_5_reg_reg_c/CLK
                         clock pessimism              0.547    -0.130    
                         clock uncertainty            0.194     0.064    
    SLICE_X38Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.166    dither_controller/inst/pix_10_reg_reg[0]_srl3_inst_pix_5_reg_reg_c
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.531ns (55.319%)  route 0.429ns (44.681%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.561    -0.467    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.101    -0.226    dither_controller/inst/din[18]
    SLICE_X30Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.181 r  dither_controller/inst/new_gray_factor_12__0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.181    dither_controller/inst/new_gray_factor_12__0_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.116 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[2]
                         net (fo=2, routed)           0.106    -0.009    dither_controller/inst/gray_factor[6]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.108     0.099 r  dither_controller/inst/new_gray_factor_12__20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.099    dither_controller/inst/new_gray_factor_12__20_carry__0_i_2_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.165 r  dither_controller/inst/new_gray_factor_12__20_carry__0/O[2]
                         net (fo=1, routed)           0.222     0.387    dither_controller/inst/new_gray_factor_12[6]
    SLICE_X29Y15         LUT3 (Prop_lut3_I0_O)        0.106     0.493 r  dither_controller/inst/pix_12_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     0.493    dither_controller/inst/pix_12_reg[33]_i_1_n_0
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.827    -0.698    dither_controller/inst/clk
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[33]/C
                         clock pessimism              0.547    -0.152    
                         clock uncertainty            0.194     0.042    
    SLICE_X29Y15         FDCE (Hold_fdce_C_D)         0.107     0.149    dither_controller/inst/pix_12_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.569ns (58.366%)  route 0.406ns (41.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.561    -0.467    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.101    -0.226    dither_controller/inst/din[18]
    SLICE_X30Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.181 r  dither_controller/inst/new_gray_factor_12__0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.181    dither_controller/inst/new_gray_factor_12__0_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.116 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[2]
                         net (fo=2, routed)           0.106    -0.009    dither_controller/inst/gray_factor[6]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.108     0.099 r  dither_controller/inst/new_gray_factor_12__20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.099    dither_controller/inst/new_gray_factor_12__20_carry__0_i_2_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.198 r  dither_controller/inst/new_gray_factor_12__20_carry__0/O[3]
                         net (fo=1, routed)           0.199     0.397    dither_controller/inst/new_gray_factor_12[7]
    SLICE_X29Y15         LUT3 (Prop_lut3_I2_O)        0.111     0.508 r  dither_controller/inst/pix_12_reg[34]_i_1/O
                         net (fo=1, routed)           0.000     0.508    dither_controller/inst/pix_12_reg[34]_i_1_n_0
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.827    -0.698    dither_controller/inst/clk
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[34]/C
                         clock pessimism              0.547    -0.152    
                         clock uncertainty            0.194     0.042    
    SLICE_X29Y15         FDCE (Hold_fdce_C_D)         0.107     0.149    dither_controller/inst/pix_12_reg_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.149    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.635ns (61.546%)  route 0.397ns (38.454%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.561    -0.467    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.101    -0.226    dither_controller/inst/din[18]
    SLICE_X30Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.181 r  dither_controller/inst/new_gray_factor_12__0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.181    dither_controller/inst/new_gray_factor_12__0_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.116 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[2]
                         net (fo=2, routed)           0.106    -0.009    dither_controller/inst/gray_factor[6]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.108     0.099 r  dither_controller/inst/new_gray_factor_12__20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.099    dither_controller/inst/new_gray_factor_12__20_carry__0_i_2_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.214 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.214    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.268 r  dither_controller/inst/new_gray_factor_12__20_carry__1/O[0]
                         net (fo=8, routed)           0.190     0.458    dither_controller/inst/new_gray_factor_12[8]
    SLICE_X29Y15         LUT3 (Prop_lut3_I2_O)        0.107     0.565 r  dither_controller/inst/pix_12_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     0.565    dither_controller/inst/pix_12_reg[32]_i_1_n_0
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.827    -0.698    dither_controller/inst/clk
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[32]/C
                         clock pessimism              0.547    -0.152    
                         clock uncertainty            0.194     0.042    
    SLICE_X29Y15         FDCE (Hold_fdce_C_D)         0.092     0.134    dither_controller/inst/pix_12_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.635ns (61.606%)  route 0.396ns (38.394%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.561    -0.467    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.101    -0.226    dither_controller/inst/din[18]
    SLICE_X30Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.181 r  dither_controller/inst/new_gray_factor_12__0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.181    dither_controller/inst/new_gray_factor_12__0_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.116 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[2]
                         net (fo=2, routed)           0.106    -0.009    dither_controller/inst/gray_factor[6]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.108     0.099 r  dither_controller/inst/new_gray_factor_12__20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.099    dither_controller/inst/new_gray_factor_12__20_carry__0_i_2_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.214 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.214    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.268 r  dither_controller/inst/new_gray_factor_12__20_carry__1/O[0]
                         net (fo=8, routed)           0.189     0.457    dither_controller/inst/new_gray_factor_12[8]
    SLICE_X29Y15         LUT3 (Prop_lut3_I2_O)        0.107     0.564 r  dither_controller/inst/pix_12_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     0.564    dither_controller/inst/pix_12_reg[27]_i_1_n_0
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.827    -0.698    dither_controller/inst/clk
    SLICE_X29Y15         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[27]/C
                         clock pessimism              0.547    -0.152    
                         clock uncertainty            0.194     0.042    
    SLICE_X29Y15         FDCE (Hold_fdce_C_D)         0.091     0.133    dither_controller/inst/pix_12_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.641ns (59.116%)  route 0.443ns (40.884%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.561    -0.467    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.101    -0.226    dither_controller/inst/din[18]
    SLICE_X30Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.181 r  dither_controller/inst/new_gray_factor_12__0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.181    dither_controller/inst/new_gray_factor_12__0_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.116 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[2]
                         net (fo=2, routed)           0.106    -0.009    dither_controller/inst/gray_factor[6]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.108     0.099 r  dither_controller/inst/new_gray_factor_12__20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.099    dither_controller/inst/new_gray_factor_12__20_carry__0_i_2_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.214 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.214    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.268 r  dither_controller/inst/new_gray_factor_12__20_carry__1/O[0]
                         net (fo=8, routed)           0.236     0.504    dither_controller/inst/new_gray_factor_12[8]
    SLICE_X29Y16         LUT3 (Prop_lut3_I2_O)        0.113     0.617 r  dither_controller/inst/pix_12_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     0.617    dither_controller/inst/pix_12_reg[31]_i_1_n_0
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.826    -0.699    dither_controller/inst/clk
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[31]/C
                         clock pessimism              0.547    -0.153    
                         clock uncertainty            0.194     0.041    
    SLICE_X29Y16         FDCE (Hold_fdce_C_D)         0.107     0.148    dither_controller/inst/pix_12_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.635ns (58.888%)  route 0.443ns (41.112%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.561    -0.467    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.101    -0.226    dither_controller/inst/din[18]
    SLICE_X30Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.181 r  dither_controller/inst/new_gray_factor_12__0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.181    dither_controller/inst/new_gray_factor_12__0_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.116 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[2]
                         net (fo=2, routed)           0.106    -0.009    dither_controller/inst/gray_factor[6]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.108     0.099 r  dither_controller/inst/new_gray_factor_12__20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.099    dither_controller/inst/new_gray_factor_12__20_carry__0_i_2_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.214 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.214    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.268 r  dither_controller/inst/new_gray_factor_12__20_carry__1/O[0]
                         net (fo=8, routed)           0.236     0.504    dither_controller/inst/new_gray_factor_12[8]
    SLICE_X29Y16         LUT3 (Prop_lut3_I2_O)        0.107     0.611 r  dither_controller/inst/pix_12_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.611    dither_controller/inst/pix_12_reg[30]_i_1_n_0
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.826    -0.699    dither_controller/inst/clk
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[30]/C
                         clock pessimism              0.547    -0.153    
                         clock uncertainty            0.194     0.041    
    SLICE_X29Y16         FDCE (Hold_fdce_C_D)         0.092     0.133    dither_controller/inst/pix_12_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.611    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            dither_controller/inst/pix_12_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             clk_out2_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.676ns (61.005%)  route 0.432ns (38.995%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.561    -0.467    inst_vga_shift/clk_out1
    SLICE_X31Y13         FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=12, routed)          0.101    -0.226    dither_controller/inst/din[18]
    SLICE_X30Y13         LUT4 (Prop_lut4_I0_O)        0.045    -0.181 r  dither_controller/inst/new_gray_factor_12__0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.181    dither_controller/inst/new_gray_factor_12__0_carry__0_i_3_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.116 r  dither_controller/inst/new_gray_factor_12__0_carry__0/O[2]
                         net (fo=2, routed)           0.106    -0.009    dither_controller/inst/gray_factor[6]
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.108     0.099 r  dither_controller/inst/new_gray_factor_12__20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.099    dither_controller/inst/new_gray_factor_12__20_carry__0_i_2_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.214 r  dither_controller/inst/new_gray_factor_12__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.214    dither_controller/inst/new_gray_factor_12__20_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     0.305 f  dither_controller/inst/new_gray_factor_12__20_carry__1/O[1]
                         net (fo=8, routed)           0.225     0.530    dither_controller/inst/new_gray_factor_12[9]
    SLICE_X29Y16         LUT3 (Prop_lut3_I1_O)        0.111     0.641 r  dither_controller/inst/pix_12_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     0.641    dither_controller/inst/pix_12_reg[29]_i_1_n_0
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.826    -0.699    dither_controller/inst/clk
    SLICE_X29Y16         FDCE                                         r  dither_controller/inst/pix_12_reg_reg[29]/C
                         clock pessimism              0.547    -0.153    
                         clock uncertainty            0.194     0.041    
    SLICE_X29Y16         FDCE (Hold_fdce_C_D)         0.107     0.148    dither_controller/inst/pix_12_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.493    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.419ns (43.614%)  route 0.542ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 5.584 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.542     0.468    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X39Y0          FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.579     5.584    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X39Y0          FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.635     6.219    
                         clock uncertainty           -0.074     6.145    
    SLICE_X39Y0          FDCE (Recov_fdce_C_CLR)     -0.580     5.565    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          5.565    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.419ns (43.614%)  route 0.542ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 5.584 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.542     0.468    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X39Y0          FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.579     5.584    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X39Y0          FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.635     6.219    
                         clock uncertainty           -0.074     6.145    
    SLICE_X39Y0          FDCE (Recov_fdce_C_CLR)     -0.580     5.565    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.565    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.419ns (43.614%)  route 0.542ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 5.584 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.542     0.468    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X39Y0          FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.579     5.584    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X39Y0          FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.635     6.219    
                         clock uncertainty           -0.074     6.145    
    SLICE_X39Y0          FDCE (Recov_fdce_C_CLR)     -0.580     5.565    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.565    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.419ns (43.614%)  route 0.542ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 5.584 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.542     0.468    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X39Y0          FDPE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.579     5.584    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X39Y0          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.635     6.219    
                         clock uncertainty           -0.074     6.145    
    SLICE_X39Y0          FDPE (Recov_fdpe_C_PRE)     -0.534     5.611    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.611    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_clock rise@6.737ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.419ns (43.614%)  route 0.542ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.153ns = ( 5.584 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.756    -0.493    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.419    -0.074 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.542     0.468    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X38Y0          FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.737     6.737 r  
    N18                                               0.000     6.737 r  clk (IN)
                         net (fo=0)                   0.000     6.737    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     8.158 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     9.419    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.314 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.913    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.004 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         1.579     5.584    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X38Y0          FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.635     6.219    
                         clock uncertainty           -0.074     6.145    
    SLICE_X38Y0          FDCE (Recov_fdce_C_CLR)     -0.494     5.651    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.651    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  5.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.037%)  route 0.192ns (59.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.128    -0.307 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.192    -0.115    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X38Y0          FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.862    -0.663    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X38Y0          FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.244    -0.419    
    SLICE_X38Y0          FDCE (Remov_fdce_C_CLR)     -0.121    -0.540    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.037%)  route 0.192ns (59.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.128    -0.307 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.192    -0.115    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X39Y0          FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.862    -0.663    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X39Y0          FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.244    -0.419    
    SLICE_X39Y0          FDCE (Remov_fdce_C_CLR)     -0.146    -0.565    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.037%)  route 0.192ns (59.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.128    -0.307 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.192    -0.115    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X39Y0          FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.862    -0.663    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X39Y0          FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.244    -0.419    
    SLICE_X39Y0          FDCE (Remov_fdce_C_CLR)     -0.146    -0.565    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.037%)  route 0.192ns (59.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.128    -0.307 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.192    -0.115    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X39Y0          FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.862    -0.663    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X39Y0          FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.244    -0.419    
    SLICE_X39Y0          FDCE (Remov_fdce_C_CLR)     -0.146    -0.565    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.037%)  route 0.192ns (59.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.593    -0.435    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X39Y2          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDPE (Prop_fdpe_C_Q)         0.128    -0.307 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.192    -0.115    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X39Y0          FDPE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout1_buf/O
                         net (fo=195, routed)         0.862    -0.663    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X39Y0          FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.244    -0.419    
    SLICE_X39Y0          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.568    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.453    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clock
  To Clock:  clk_out2_clock

Setup :           18  Failing Endpoints,  Worst Slack       -0.350ns,  Total Violation       -3.208ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.456ns (14.766%)  route 2.632ns (85.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 2.139 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.675    -0.574    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y9          FDPE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDPE (Prop_fdpe_C_Q)         0.456    -0.118 f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          2.632     2.514    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X33Y6          FDCE                                         f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.503     2.139    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y6          FDCE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.497     2.637    
                         clock uncertainty           -0.068     2.569    
    SLICE_X33Y6          FDCE (Recov_fdce_C_CLR)     -0.405     2.164    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          2.164    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.456ns (14.766%)  route 2.632ns (85.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 2.139 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.675    -0.574    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y9          FDPE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDPE (Prop_fdpe_C_Q)         0.456    -0.118 f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          2.632     2.514    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X33Y6          FDCE                                         f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.503     2.139    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y6          FDCE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.497     2.637    
                         clock uncertainty           -0.068     2.569    
    SLICE_X33Y6          FDCE (Recov_fdce_C_CLR)     -0.405     2.164    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                          2.164    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.326ns  (required time - arrival time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.456ns (14.422%)  route 2.706ns (85.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 2.126 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.665    -0.584    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y34         FDPE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDPE (Prop_fdpe_C_Q)         0.456    -0.128 f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          2.706     2.578    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y28         FDCE                                         f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.490     2.126    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y28         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.598     2.724    
                         clock uncertainty           -0.068     2.656    
    SLICE_X29Y28         FDCE (Recov_fdce_C_CLR)     -0.405     2.251    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                          2.251    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                 -0.326    

Slack (VIOLATED) :        -0.312ns  (required time - arrival time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.456ns (14.486%)  route 2.692ns (85.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 2.126 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.665    -0.584    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y34         FDPE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDPE (Prop_fdpe_C_Q)         0.456    -0.128 f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          2.692     2.564    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X31Y28         FDCE                                         f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.490     2.126    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X31Y28         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism              0.598     2.724    
                         clock uncertainty           -0.068     2.656    
    SLICE_X31Y28         FDCE (Recov_fdce_C_CLR)     -0.405     2.251    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                          2.251    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 -0.312    

Slack (VIOLATED) :        -0.257ns  (required time - arrival time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.456ns (14.739%)  route 2.638ns (85.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 2.128 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.665    -0.584    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y34         FDPE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDPE (Prop_fdpe_C_Q)         0.456    -0.128 f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          2.638     2.510    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X33Y19         FDCE                                         f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.492     2.128    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y19         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
                         clock pessimism              0.598     2.727    
                         clock uncertainty           -0.068     2.658    
    SLICE_X33Y19         FDCE (Recov_fdce_C_CLR)     -0.405     2.253    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                          2.253    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 -0.257    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.456ns (14.977%)  route 2.589ns (85.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 2.134 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.665    -0.584    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y34         FDPE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDPE (Prop_fdpe_C_Q)         0.456    -0.128 f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          2.589     2.461    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X33Y14         FDCE                                         f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.498     2.134    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y14         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                         clock pessimism              0.598     2.733    
                         clock uncertainty           -0.068     2.664    
    SLICE_X33Y14         FDCE (Recov_fdce_C_CLR)     -0.405     2.259    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                          2.259    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.456ns (14.977%)  route 2.589ns (85.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 2.134 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.665    -0.584    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y34         FDPE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDPE (Prop_fdpe_C_Q)         0.456    -0.128 f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          2.589     2.461    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X33Y14         FDCE                                         f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.498     2.134    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y14         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                         clock pessimism              0.598     2.733    
                         clock uncertainty           -0.068     2.664    
    SLICE_X33Y14         FDCE (Recov_fdce_C_CLR)     -0.405     2.259    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                          2.259    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.201ns  (required time - arrival time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.456ns (14.977%)  route 2.589ns (85.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 2.134 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.665    -0.584    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y34         FDPE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDPE (Prop_fdpe_C_Q)         0.456    -0.128 f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          2.589     2.461    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X33Y14         FDCE                                         f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.498     2.134    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y14         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]/C
                         clock pessimism              0.598     2.733    
                         clock uncertainty           -0.068     2.664    
    SLICE_X33Y14         FDCE (Recov_fdce_C_CLR)     -0.405     2.259    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[29]
  -------------------------------------------------------------------
                         required time                          2.259    
                         arrival time                          -2.461    
  -------------------------------------------------------------------
                         slack                                 -0.201    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.456ns (15.559%)  route 2.475ns (84.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 2.139 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.675    -0.574    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y9          FDPE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDPE (Prop_fdpe_C_Q)         0.456    -0.118 f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          2.475     2.357    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X33Y5          FDCE                                         f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.503     2.139    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y5          FDCE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism              0.497     2.637    
                         clock uncertainty           -0.068     2.569    
    SLICE_X33Y5          FDCE (Recov_fdce_C_CLR)     -0.405     2.164    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                          2.164    
                         arrival time                          -2.357    
  -------------------------------------------------------------------
                         slack                                 -0.193    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.368ns  (clk_out2_clock rise@3.368ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 0.456ns (15.605%)  route 2.466ns (84.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 2.137 - 3.368 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.394     2.886    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.110 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.350    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.249 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.675    -0.574    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y9          FDPE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDPE (Prop_fdpe_C_Q)         0.456    -0.118 f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          2.466     2.348    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y8          FDCE                                         f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      3.368     3.368 r  
    N18                                               0.000     3.368 r  clk (IN)
                         net (fo=0)                   0.000     3.368    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.421     4.790 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.261     6.051    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -1.054 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     0.545    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.636 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        1.501     2.137    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y8          FDCE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C
                         clock pessimism              0.497     2.635    
                         clock uncertainty           -0.068     2.567    
    SLICE_X29Y8          FDCE (Recov_fdce_C_CLR)     -0.405     2.162    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                          2.162    
                         arrival time                          -2.348    
  -------------------------------------------------------------------
                         slack                                 -0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.689%)  route 0.265ns (65.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.556    -0.472    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y32         FDPE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDPE (Prop_fdpe_C_Q)         0.141    -0.331 f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.265    -0.066    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y26         FDCE                                         f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.817    -0.708    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rd_clk
    SLICE_X21Y26         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism              0.493    -0.216    
    SLICE_X21Y26         FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
                            (removal check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.527%)  route 0.337ns (70.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.558    -0.470    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y34         FDPE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.329 f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          0.337     0.007    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X21Y27         FDCE                                         f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.819    -0.706    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X21Y27         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
                         clock pessimism              0.493    -0.214    
    SLICE_X21Y27         FDCE (Remov_fdce_C_CLR)     -0.092    -0.306    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.557    -0.471    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X22Y33         FDPE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.343 f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.124    -0.220    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X22Y34         FDCE                                         f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.824    -0.701    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y34         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.245    -0.456    
    SLICE_X22Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.602    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.557    -0.471    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X22Y33         FDPE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.343 f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.124    -0.220    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X22Y34         FDCE                                         f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.824    -0.701    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y34         FDCE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.245    -0.456    
    SLICE_X22Y34         FDCE (Remov_fdce_C_CLR)     -0.146    -0.602    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.557    -0.471    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X22Y33         FDPE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDPE (Prop_fdpe_C_Q)         0.128    -0.343 f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.124    -0.220    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X22Y34         FDPE                                         f  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.824    -0.701    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y34         FDPE                                         r  dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.245    -0.456    
    SLICE_X22Y34         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.605    dither_controller/inst/fifo_ins_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CLR
                            (removal check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.156%)  route 0.419ns (74.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.564    -0.464    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y9          FDPE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.323 f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          0.419     0.096    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X27Y9          FDCE                                         f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.832    -0.693    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X27Y9          FDCE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                         clock pessimism              0.493    -0.201    
    SLICE_X27Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.293    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/CLR
                            (removal check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.156%)  route 0.419ns (74.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.564    -0.464    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y9          FDPE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.323 f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          0.419     0.096    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X27Y9          FDCE                                         f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.832    -0.693    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X27Y9          FDCE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                         clock pessimism              0.493    -0.201    
    SLICE_X27Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.293    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]/CLR
                            (removal check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.156%)  route 0.419ns (74.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.564    -0.464    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y9          FDPE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.323 f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          0.419     0.096    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X27Y9          FDCE                                         f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.832    -0.693    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X27Y9          FDCE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]/C
                         clock pessimism              0.493    -0.201    
    SLICE_X27Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.293    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[33]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/CLR
                            (removal check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.141ns (25.156%)  route 0.419ns (74.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.564    -0.464    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y9          FDPE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.323 f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          0.419     0.096    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X27Y9          FDCE                                         f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.832    -0.693    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X27Y9          FDCE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/C
                         clock pessimism              0.493    -0.201    
    SLICE_X27Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.293    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Destination:            dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/CLR
                            (removal check against rising-edge clock clk_out2_clock  {rise@0.000ns fall@1.684ns period=3.368ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock rise@0.000ns - clk_out2_clock rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.685%)  route 0.454ns (76.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.472     0.732    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.536 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.054    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.028 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.564    -0.464    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y9          FDPE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.323 f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=78, routed)          0.454     0.131    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X29Y10         FDCE                                         f  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.517     0.965    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.082 r  inst_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.554    inst_clock/inst/clk_out2_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.525 r  inst_clock/inst/clkout2_buf/O
                         net (fo=1671, routed)        0.831    -0.694    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X29Y10         FDCE                                         r  dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
                         clock pessimism              0.493    -0.202    
    SLICE_X29Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.294    dither_controller/inst/fifo_ins_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.425    





