# 22. Definition

<details>
  <summary> Vitis-DesignFlow: 22. Definition </summary>

<p align="center" >
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/22_Definition.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/22_Definition_2.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/22_Definition_3.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/22_Definition_4.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/22_Definition_5.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/22_Definition_6.png" width="45%" >     
</p>   

</details>

## Resource

-   [Vitis-DesignFlow-Definition-Quiz+Solution.pdf](https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/Vitis-DesignFlow-Definition-Quiz%2BSolution.pdf)



---

[Previous](./21_Introduction.md) | [Next](./23_Vitis-Project.md)