// Seed: 590113820
module module_0 (
    output wor   id_0,
    output uwire id_1,
    output wor   id_2,
    input  wor   id_3
);
  assign #id_5 id_0 = id_3;
  wire id_6;
  module_2(
      id_6, id_6, id_6
  );
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input  tri0 id_2
);
  assign id_0 = (id_2);
  wire id_4;
  module_0(
      id_1, id_0, id_0, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_1 = id_1;
endmodule
