// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1973\sampleModel1973_1_sub\Mysubsystem_11.v
// Created: 2024-08-16 05:38:23
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_11
// Source Path: sampleModel1973_1_sub/Subsystem/Mysubsystem_11
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_11
          (In1,
           In2,
           In3,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [15:0] Out1;  // uint16


  wire [7:0] cfblk81_out1;  // uint8
  wire [15:0] cfblk34_out1;  // uint16
  reg [15:0] cfblk91_out1;  // uint16
  wire [15:0] dtc_out;  // ufix16
  wire [15:0] cfblk37_out1;  // uint16
  reg [15:0] cfblk91_div_temp;  // ufix16


  assign cfblk81_out1 = (In3 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  DotProduct u_cfblk34_inst (.in1(In2),  // uint8
                             .in2(In1),  // uint8
                             .out1(cfblk34_out1)  // uint16
                             );

  always @(cfblk34_out1, cfblk81_out1) begin
    cfblk91_div_temp = 16'b0000000000000000;
    if (cfblk34_out1 == 16'b0000000000000000) begin
      cfblk91_out1 = 16'b1111111111111111;
    end
    else begin
      cfblk91_div_temp = cfblk81_out1 / cfblk34_out1;
      cfblk91_out1 = cfblk91_div_temp;
    end
  end



  assign dtc_out = cfblk91_out1;



  assign cfblk37_out1 = dtc_out;



  assign Out1 = cfblk37_out1;

endmodule  // Mysubsystem_11

