// Seed: 315824792
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output id_6
);
  always @(negedge 1)
    if ("")
      if (id_4 + 1) begin
        if ((1)) id_1 <= 1;
      end else id_1 <= 1;
endmodule
