/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.43
Hash     : 3be1735
Date     : Apr 30 2024
Type     : Engineering
Log Time   : Tue Apr 30 21:45:05 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `II_transmit.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv' to AST representation.
Generating RTLIL representation for module `\ll_tx_cred'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_ctrl.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_ctrl.sv' to AST representation.
Generating RTLIL representation for module `\ll_tx_ctrl'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\syncfifo_reg'.
Warning: Replacing memory \memory with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:281
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv
Parsing SystemVerilog input from `/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv' to AST representation.
Generating RTLIL representation for module `\ll_transmit'.
Successfully finished Verilog frontend.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \ll_transmit
Used module:     \syncfifo_reg
Used module:     \ll_tx_cred
Used module:     \ll_tx_ctrl
Parameter \FIFO_WIDTH_WID = 8
Parameter \FIFO_DEPTH_WID = 8'00000001

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\syncfifo_reg'.
Parameter \FIFO_WIDTH_WID = 8
Parameter \FIFO_DEPTH_WID = 8'00000001
Generating RTLIL representation for module `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg'.
Warning: Replacing memory \memory with list of registers. See /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:281
Parameter \ASYMMETRIC_CREDIT = 1'0
Parameter \TX_CRED_SIZE = 3'001
Parameter \DEFAULT_TX_CRED = 8'00000001

6.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ll_tx_cred'.
Parameter \ASYMMETRIC_CREDIT = 1'0
Parameter \TX_CRED_SIZE = 3'001
Parameter \DEFAULT_TX_CRED = 8'00000001
Generating RTLIL representation for module `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred'.

6.4. Analyzing design hierarchy..
Top module:  \ll_transmit
Used module:     $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg
Used module:     $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred
Used module:     \ll_tx_ctrl

6.5. Analyzing design hierarchy..
Top module:  \ll_transmit
Used module:     $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg
Used module:     $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred
Used module:     \ll_tx_ctrl
Removing unused module `\syncfifo_reg'.
Removing unused module `\ll_tx_cred'.
Removed 2 unused modules.

7. Executing synth_rs pass: v0.4.218

7.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

7.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

7.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

7.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

7.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

7.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

7.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

7.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

7.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

7.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

7.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

7.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

7.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

7.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

7.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

7.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

7.17. Executing HIERARCHY pass (managing design hierarchy).

7.17.1. Analyzing design hierarchy..
Top module:  \ll_transmit
Used module:     $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg
Used module:     $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred
Used module:     \ll_tx_ctrl

7.17.2. Analyzing design hierarchy..
Top module:  \ll_transmit
Used module:     $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg
Used module:     $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred
Used module:     \ll_tx_ctrl
Removed 0 unused modules.

7.18. Executing PROC pass (convert processes to netlists).

7.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:210$210'.
Cleaned up 2 empty switches.

7.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:191$113 in module ll_transmit.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:185$111 in module ll_transmit.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:210$210 in module $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:192$203 in module $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:175$196 in module $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:168$193 in module $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:152$188 in module $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:144$185 in module $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:128$183 in module $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:107$181 in module $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:89$176 in module $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$169 in module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:277$161 in module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:229$148 in module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
Marked 4 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:217$139 in module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:169$137 in module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$133 in module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$129 in module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:137$127 in module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$123 in module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:117$121 in module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
Marked 2 switch rules as full_case in process $proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$117 in module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
Removed a total of 0 dead cases.

7.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 13 redundant assignments.
Promoted 8 assignments to connections.

7.18.4. Executing PROC_INIT pass (extract init attributes).

7.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_wr_n in `\ll_transmit.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:191$113'.
Found async reset \rst_wr_n in `\ll_transmit.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:185$111'.
Found async reset \rst_wr_n in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:210$210'.
Found async reset \rst_wr_n in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:192$203'.
Found async reset \rst_wr_n in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:175$196'.
Found async reset \rst_wr_n in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:168$193'.
Found async reset \rst_wr_n in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:152$188'.
Found async reset \rst_wr_n in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:144$185'.
Found async reset \rst_wr_n in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:128$183'.
Found async reset \rst_wr_n in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:107$181'.
Found async reset \rst_wr_n in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:89$176'.
Found async reset \rst_core_n in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:277$161'.
Found async reset \rst_core_n in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:229$148'.
Found async reset \rst_core_n in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:217$139'.
Found async reset \rst_core_n in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:169$137'.
Found async reset \rst_core_n in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:137$127'.
Found async reset \rst_core_n in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:117$121'.

7.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~33 debug messages>

7.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ll_transmit.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:191$113'.
     1/1: $0\tx_underflow_sticky[0:0]
Creating decoders for process `\ll_transmit.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:185$111'.
     1/1: $0\tx_overflow_sticky[0:0]
Creating decoders for process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:210$210'.
     1/1: $0\will_have_credit_reg[0:0]
Creating decoders for process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:192$203'.
     1/1: $0\tx_credit_reg[7:0]
Creating decoders for process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:175$196'.
     1/1: $0\tx_credit_pls1_reg[7:0]
Creating decoders for process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:168$193'.
     1/1: $0\tx_credit_min1_reg[7:0]
Creating decoders for process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:152$188'.
     1/1: $0\actual_asym_credit_usage_reg[2:0]
Creating decoders for process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:144$185'.
     1/1: $0\potential_asym_credit_usage_reg[3:0]
Creating decoders for process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:128$183'.
     1/1: $0\tx_coal_tx_credit_reg[0:0]
Creating decoders for process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:107$181'.
     1/2: $0\txonline_dly2[0:0]
     2/2: $0\txonline_dly[0:0]
Creating decoders for process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:89$176'.
     1/2: $0\tx_credit_inc_nonasym[0:0]
     2/2: $0\rx_credit_enc_asym[2:0]
Creating decoders for process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$169'.
     1/1: $1$mem2reg_rd$\memory$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:288$116_DATA[7:0]$171
Creating decoders for process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:277$161'.
     1/6: $2$mem2reg_wr$\memory$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:285$115_ADDR[0:0]$167
     2/6: $2$mem2reg_wr$\memory$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:285$115_DATA[7:0]$168
     3/6: $1$mem2reg_wr$\memory$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:285$115_DATA[7:0]$166
     4/6: $1$mem2reg_wr$\memory$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:285$115_ADDR[0:0]$165
     5/6: $1\index0[31:0]
     6/6: $0\memory[0][7:0]
Creating decoders for process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:229$148'.
     1/1: $0\empty_reg[0:0]
Creating decoders for process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:217$139'.
     1/1: $0\full_reg[0:0]
Creating decoders for process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:169$137'.
     1/2: $0\numempty_reg[0:0]
     2/2: $0\numfilled_reg[0:0]
Creating decoders for process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$133'.
     1/3: $3\numempty_nxt[0:0]
     2/3: $2\numempty_nxt[0:0]
     3/3: $1\numempty_nxt[0:0]
Creating decoders for process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$129'.
     1/3: $3\numfilled_nxt[0:0]
     2/3: $2\numfilled_nxt[0:0]
     3/3: $1\numfilled_nxt[0:0]
Creating decoders for process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:137$127'.
     1/1: $0\read_addr_reg[0:0]
Creating decoders for process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$123'.
     1/2: $2\read_addr_nxt[0:0]
     2/2: $1\read_addr_nxt[0:0]
Creating decoders for process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:117$121'.
     1/1: $0\write_addr_reg[0:0]
Creating decoders for process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$117'.
     1/2: $2\write_addr_nxt[0:0]
     2/2: $1\write_addr_nxt[0:0]

7.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$mem2reg_rd$\memory$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:288$116_DATA' from process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$169'.
No latch inferred for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.\numempty_nxt' from process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$133'.
No latch inferred for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.\numfilled_nxt' from process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$129'.
No latch inferred for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.\read_addr_nxt' from process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$123'.
No latch inferred for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.\write_addr_nxt' from process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$117'.

7.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ll_transmit.\tx_underflow_sticky' using process `\ll_transmit.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:191$113'.
  created $adff cell `$procdff$343' with positive edge clock and negative level reset.
Creating register for signal `\ll_transmit.\tx_overflow_sticky' using process `\ll_transmit.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:185$111'.
  created $adff cell `$procdff$344' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.\will_have_credit_reg' using process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:210$210'.
  created $adff cell `$procdff$345' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.\tx_credit_reg' using process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:192$203'.
  created $adff cell `$procdff$346' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.\tx_credit_pls1_reg' using process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:175$196'.
  created $adff cell `$procdff$347' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.\tx_credit_min1_reg' using process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:168$193'.
  created $adff cell `$procdff$348' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.\actual_asym_credit_usage_reg' using process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:152$188'.
  created $adff cell `$procdff$349' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.\potential_asym_credit_usage_reg' using process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:144$185'.
  created $adff cell `$procdff$350' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.\tx_coal_tx_credit_reg' using process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:128$183'.
  created $adff cell `$procdff$351' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.\txonline_dly' using process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:107$181'.
  created $adff cell `$procdff$352' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.\txonline_dly2' using process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:107$181'.
  created $adff cell `$procdff$353' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.\tx_credit_inc_nonasym' using process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:89$176'.
  created $adff cell `$procdff$354' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.\rx_credit_enc_asym' using process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:89$176'.
  created $adff cell `$procdff$355' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.\index0' using process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:277$161'.
  created $adff cell `$procdff$356' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.\memory[0]' using process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:277$161'.
  created $adff cell `$procdff$357' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$mem2reg_wr$\memory$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:285$115_ADDR' using process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:277$161'.
  created $adff cell `$procdff$358' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$mem2reg_wr$\memory$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:285$115_DATA' using process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:277$161'.
  created $adff cell `$procdff$359' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.\empty_reg' using process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:229$148'.
  created $adff cell `$procdff$360' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.\full_reg' using process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:217$139'.
  created $adff cell `$procdff$361' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.\numfilled_reg' using process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:169$137'.
  created $adff cell `$procdff$362' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.\numempty_reg' using process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:169$137'.
  created $adff cell `$procdff$363' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.\read_addr_reg' using process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:137$127'.
  created $adff cell `$procdff$364' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.\write_addr_reg' using process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:117$121'.
  created $adff cell `$procdff$365' with positive edge clock and negative level reset.

7.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ll_transmit.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:191$113'.
Removing empty process `ll_transmit.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:191$113'.
Found and cleaned up 1 empty switch in `\ll_transmit.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:185$111'.
Removing empty process `ll_transmit.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_transmit.sv:185$111'.
Found and cleaned up 1 empty switch in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:210$210'.
Removing empty process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:210$210'.
Found and cleaned up 2 empty switches in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:192$203'.
Removing empty process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:192$203'.
Removing empty process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:175$196'.
Removing empty process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:168$193'.
Found and cleaned up 1 empty switch in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:152$188'.
Removing empty process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:152$188'.
Found and cleaned up 1 empty switch in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:144$185'.
Removing empty process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:144$185'.
Found and cleaned up 2 empty switches in `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:128$183'.
Removing empty process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:128$183'.
Removing empty process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:107$181'.
Removing empty process `$paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:89$176'.
Found and cleaned up 1 empty switch in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$169'.
Removing empty process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$169'.
Found and cleaned up 2 empty switches in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:277$161'.
Removing empty process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:277$161'.
Found and cleaned up 4 empty switches in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:229$148'.
Removing empty process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:229$148'.
Found and cleaned up 4 empty switches in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:217$139'.
Removing empty process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:217$139'.
Found and cleaned up 1 empty switch in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:169$137'.
Removing empty process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:169$137'.
Found and cleaned up 3 empty switches in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$133'.
Removing empty process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$133'.
Found and cleaned up 3 empty switches in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$129'.
Removing empty process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$129'.
Found and cleaned up 1 empty switch in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:137$127'.
Removing empty process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:137$127'.
Found and cleaned up 2 empty switches in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$123'.
Removing empty process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$123'.
Found and cleaned up 1 empty switch in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:117$121'.
Removing empty process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:117$121'.
Found and cleaned up 2 empty switches in `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$117'.
Removing empty process `$paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.$proc$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:0$117'.
Cleaned up 33 empty switches.

7.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.
<suppressed ~4 debug messages>
Optimizing module $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.
<suppressed ~5 debug messages>
Optimizing module ll_tx_ctrl.
Optimizing module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
<suppressed ~6 debug messages>

7.19. Executing SPLITNETS pass (splitting up multi-bit signals).

7.20. Executing DEMUXMAP pass.

7.21. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$6f57bcdf58742a0e96e33424e244352295fed141\ll_tx_cred.
Deleting now unused module $paramod$ab596f4906804c777db53590a1a53427d2813bac\syncfifo_reg.
Deleting now unused module ll_tx_ctrl.
<suppressed ~3 debug messages>

7.22. Executing DEMUXMAP pass.

7.23. Executing TRIBUF pass.

7.24. Executing TRIBUF pass.

7.25. Executing DEMINOUT pass (demote inout ports to input or output).

7.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.
<suppressed ~6 debug messages>

7.27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 52 unused cells and 166 unused wires.
<suppressed ~63 debug messages>

7.28. Executing CHECK pass (checking for obvious problems).
Checking module ll_transmit...
Found and reported 0 problems.

7.29. Printing statistics.

=== ll_transmit ===

   Number of wires:                139
   Number of wire bits:            463
   Number of public wires:          76
   Number of public wire bits:     213
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 90
     $add                            4
     $adff                          14
     $and                           19
     $eq                             4
     $logic_not                      5
     $mux                           30
     $ne                             2
     $not                            4
     $or                             5
     $reduce_or                      1
     $sub                            2

7.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

7.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\syncfifo_ii.$procmux$305.
    dead port 1/2 on $mux $flatten\syncfifo_ii.$procmux$308.
    dead port 1/2 on $mux $flatten\syncfifo_ii.$procmux$314.
    dead port 1/2 on $mux $flatten\syncfifo_ii.$procmux$326.
    dead port 1/2 on $mux $flatten\syncfifo_ii.$procmux$338.
Removed 5 multiplexer ports.
<suppressed ~12 debug messages>

7.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.35. Executing OPT_SHARE pass.

7.36. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=14, #solve=0, #remove=0, time=0.00 sec.]

7.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

7.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

7.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.42. Executing OPT_SHARE pass.

7.43. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=14, #solve=0, #remove=0, time=0.00 sec.]

7.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 2

7.46. Executing FSM pass (extract and optimize FSM).

7.46.1. Executing FSM_DETECT pass (finding FSMs in design).

7.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.47. Executing WREDUCE pass (reducing word size of cells).
Removed top 7 bits (of 8) from port B of cell ll_transmit.$flatten\ll_tx_cred_ii.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:172$195 ($sub).
Removed top 7 bits (of 8) from port B of cell ll_transmit.$flatten\ll_tx_cred_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:179$198 ($add).
Removed top 31 bits (of 32) from port B of cell ll_transmit.$flatten\syncfifo_ii.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:155$132 ($sub).
Removed top 31 bits (of 32) from port Y of cell ll_transmit.$flatten\syncfifo_ii.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:155$132 ($sub).
Removed top 31 bits (of 32) from port B of cell ll_transmit.$flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:153$131 ($add).
Removed top 31 bits (of 32) from port Y of cell ll_transmit.$flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:153$131 ($add).
Removed top 31 bits (of 32) from port B of cell ll_transmit.$flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:133$126 ($add).
Removed top 31 bits (of 32) from port Y of cell ll_transmit.$flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:133$126 ($add).
Removed top 31 bits (of 32) from port B of cell ll_transmit.$flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:113$120 ($add).
Removed top 31 bits (of 32) from port Y of cell ll_transmit.$flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:113$120 ($add).
Removed top 31 bits (of 32) from wire ll_transmit.$flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:113$120_Y.
Removed top 31 bits (of 32) from wire ll_transmit.$flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:133$126_Y.
Removed top 31 bits (of 32) from wire ll_transmit.$flatten\syncfifo_ii.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:155$132_Y.

7.48. Executing PEEPOPT pass (run peephole optimizers).

7.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

7.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

7.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.55. Executing OPT_SHARE pass.

7.56. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$344 ($adff) from module ll_transmit (D = 1'1, Q = \tx_overflow_sticky).
Adding EN signal on $procdff$343 ($adff) from module ll_transmit (D = 1'1, Q = \tx_underflow_sticky).
Adding EN signal on $flatten\syncfifo_ii.$procdff$362 ($adff) from module ll_transmit (D = $flatten\syncfifo_ii.$2\numfilled_nxt[0:0], Q = \syncfifo_ii.numfilled_reg).
Adding EN signal on $flatten\syncfifo_ii.$procdff$361 ($adff) from module ll_transmit (D = $flatten\syncfifo_ii.$procmux$269_Y, Q = \syncfifo_ii.full_reg).
Adding EN signal on $flatten\syncfifo_ii.$procdff$360 ($adff) from module ll_transmit (D = $flatten\syncfifo_ii.$procmux$258_Y, Q = \syncfifo_ii.empty_reg).
Adding EN signal on $flatten\syncfifo_ii.$procdff$357 ($adff) from module ll_transmit (D = \txfifo_i_data, Q = \syncfifo_ii.memory[0]).
[#visit=14, #solve=0, #remove=0, time=0.00 sec.]

7.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 7 unused cells and 7 unused wires.
<suppressed ~9 debug messages>

7.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.
<suppressed ~3 debug messages>

7.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

7.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

7.62. Executing OPT_SHARE pass.

7.63. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=14, #solve=0, #remove=0, time=0.00 sec.]

7.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

7.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

7.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.69. Executing OPT_SHARE pass.

7.70. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=14, #solve=0, #remove=0, time=0.00 sec.]

7.71. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.72. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 3

7.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

7.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.78. Executing OPT_SHARE pass.

7.79. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=14, #solve=0, #remove=0, time=0.00 sec.]

7.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.82. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

7.85. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.86. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.87. Executing OPT_SHARE pass.

7.88. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=14, #solve=0, #remove=0, time=0.00 sec.]

7.89. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=14, #solve=30, #remove=0, time=0.02 sec.]

7.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.92. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from wire ll_transmit.$auto$wreduce.cc:461:run$366.
Removed top 31 bits (of 32) from wire ll_transmit.$auto$wreduce.cc:461:run$367.
Removed top 31 bits (of 32) from wire ll_transmit.$auto$wreduce.cc:461:run$368.
Removed top 31 bits (of 32) from wire ll_transmit.$flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:153$131_Y.

7.93. Executing PEEPOPT pass (run peephole optimizers).

7.94. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

7.95. Executing DEMUXMAP pass.

7.96. Executing SPLITNETS pass (splitting up multi-bit signals).

7.97. Printing statistics.

=== ll_transmit ===

   Number of wires:                128
   Number of wire bits:            345
   Number of public wires:          75
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $add                            4
     $adff                           8
     $adffe                          6
     $and                           16
     $eq                             1
     $logic_not                      4
     $mux                           18
     $ne                             1
     $not                            6
     $or                             5
     $reduce_and                     4
     $reduce_bool                    3
     $reduce_or                      1
     $sub                            2

7.98. Executing RS_DSP_MULTADD pass.

7.99. Executing WREDUCE pass (reducing word size of cells).

7.100. Executing RS_DSP_MACC pass.

7.101. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.102. Executing TECHMAP pass (map to technology primitives).

7.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.103. Printing statistics.

=== ll_transmit ===

   Number of wires:                128
   Number of wire bits:            345
   Number of public wires:          75
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $add                            4
     $adff                           8
     $adffe                          6
     $and                           16
     $eq                             1
     $logic_not                      4
     $mux                           18
     $ne                             1
     $not                            6
     $or                             5
     $reduce_and                     4
     $reduce_bool                    3
     $reduce_or                      1
     $sub                            2

7.104. Executing TECHMAP pass (map to technology primitives).

7.104.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.104.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.105. Printing statistics.

=== ll_transmit ===

   Number of wires:                128
   Number of wire bits:            345
   Number of public wires:          75
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $add                            4
     $adff                           8
     $adffe                          6
     $and                           16
     $eq                             1
     $logic_not                      4
     $mux                           18
     $ne                             1
     $not                            6
     $or                             5
     $reduce_and                     4
     $reduce_bool                    3
     $reduce_or                      1
     $sub                            2

7.106. Executing TECHMAP pass (map to technology primitives).

7.106.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.106.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.107. Executing TECHMAP pass (map to technology primitives).

7.107.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

7.107.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.108. Executing TECHMAP pass (map to technology primitives).

7.108.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

7.108.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.109. Executing RS_DSP_SIMD pass.

7.110. Executing TECHMAP pass (map to technology primitives).

7.110.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

7.110.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.111. Executing TECHMAP pass (map to technology primitives).

7.111.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

7.111.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

7.112. Executing rs_pack_dsp_regs pass.

7.113. Executing RS_DSP_IO_REGS pass.

7.114. Executing TECHMAP pass (map to technology primitives).

7.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

7.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

7.115. Executing TECHMAP pass (map to technology primitives).

7.115.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

7.115.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

7.116. Printing statistics.

=== ll_transmit ===

   Number of wires:                128
   Number of wire bits:            345
   Number of public wires:          75
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $add                            4
     $adff                           8
     $adffe                          6
     $and                           16
     $eq                             1
     $logic_not                      4
     $mux                           18
     $ne                             1
     $not                            6
     $or                             5
     $reduce_and                     4
     $reduce_bool                    3
     $reduce_or                      1
     $sub                            2

7.117. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ll_transmit:
  creating $macc model for $flatten\ll_tx_cred_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:179$198 ($add).
  creating $macc model for $flatten\ll_tx_cred_ii.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:172$195 ($sub).
  creating $macc model for $flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:113$120 ($add).
  creating $macc model for $flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:133$126 ($add).
  creating $macc model for $flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:153$131 ($add).
  creating $macc model for $flatten\syncfifo_ii.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:155$132 ($sub).
  creating $alu model for $macc $flatten\syncfifo_ii.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:155$132.
  creating $alu model for $macc $flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:153$131.
  creating $alu model for $macc $flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:133$126.
  creating $alu model for $macc $flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:113$120.
  creating $alu model for $macc $flatten\ll_tx_cred_ii.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:172$195.
  creating $alu model for $macc $flatten\ll_tx_cred_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:179$198.
  creating $alu cell for $flatten\ll_tx_cred_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:179$198: $auto$alumacc.cc:485:replace_alu$401
  creating $alu cell for $flatten\ll_tx_cred_ii.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/ll_tx_cred.sv:172$195: $auto$alumacc.cc:485:replace_alu$404
  creating $alu cell for $flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:113$120: $auto$alumacc.cc:485:replace_alu$407
  creating $alu cell for $flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:133$126: $auto$alumacc.cc:485:replace_alu$410
  creating $alu cell for $flatten\syncfifo_ii.$add$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:153$131: $auto$alumacc.cc:485:replace_alu$413
  creating $alu cell for $flatten\syncfifo_ii.$sub$/nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/II_transmit/results_dir/.././rtl/syncfifo_reg.sv:155$132: $auto$alumacc.cc:485:replace_alu$416
  created 6 $alu and 0 $macc cells.

7.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

7.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.123. Executing OPT_SHARE pass.

7.124. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=14, #solve=0, #remove=0, time=0.00 sec.]

7.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.127. Printing statistics.

=== ll_transmit ===

   Number of wires:                140
   Number of wire bits:            385
   Number of public wires:          75
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $adff                           8
     $adffe                          6
     $alu                            6
     $and                           16
     $eq                             1
     $logic_not                      4
     $mux                           18
     $ne                             1
     $not                            6
     $or                             5
     $reduce_and                     4
     $reduce_bool                    3
     $reduce_or                      1

7.128. Executing MEMORY pass.

7.128.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.128.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.128.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.128.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.128.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.128.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.128.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.128.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.128.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.128.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.129. Printing statistics.

=== ll_transmit ===

   Number of wires:                140
   Number of wire bits:            385
   Number of public wires:          75
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 79
     $adff                           8
     $adffe                          6
     $alu                            6
     $and                           16
     $eq                             1
     $logic_not                      4
     $mux                           18
     $ne                             1
     $not                            6
     $or                             5
     $reduce_and                     4
     $reduce_bool                    3
     $reduce_or                      1

7.130. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~17 debug messages>

7.131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.132. Executing MEMORY_LIBMAP pass (mapping memories to cells).

7.133. Executing MEMORY_LIBMAP pass (mapping memories to cells).

7.134. Executing Rs_BRAM_Split pass.

7.135. Executing TECHMAP pass (map to technology primitives).

7.135.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

7.135.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

7.136. Executing TECHMAP pass (map to technology primitives).

7.136.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

7.136.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

7.137. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

7.138. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.140. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

7.141. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.142. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.143. Executing OPT_SHARE pass.

7.144. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=14, #solve=0, #remove=0, time=0.00 sec.]

7.145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.147. Executing PMUXTREE pass.

7.148. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~17 debug messages>

7.149. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.150. Executing TECHMAP pass (map to technology primitives).

7.150.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.150.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

7.150.3. Continuing TECHMAP pass.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88$546_Y
    new assignment: { } = { }.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:80: Warning: Range [-1:-1] select out of bounds on signal `\C': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\Y': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88: Warning: Ignoring assignment to constant bits:
    old assignment: 1'x = $xor$/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:88$558_Y
    new assignment: { } = { }.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\S': Setting 1 LSB bits to undef.
/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:89: Warning: Range [-1:-1] select out of bounds on signal `\AA': Setting 1 LSB bits to undef.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~670 debug messages>

7.151. Printing statistics.

=== ll_transmit ===

   Number of wires:                346
   Number of wire bits:           7242
   Number of public wires:          75
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                333
     $_AND_                         76
     $_DFFE_PN0P_                   12
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     29
     $_MUX_                         87
     $_NOT_                         31
     $_OR_                          49
     $_XOR_                         48

7.152. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.
<suppressed ~116 debug messages>

7.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

7.154. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.155. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.156. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.157. Executing OPT_SHARE pass.

7.158. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=41, #solve=0, #remove=0, time=0.00 sec.]

7.159. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 12 unused cells and 213 unused wires.
<suppressed ~13 debug messages>

7.160. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.161. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.162. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.164. Executing OPT_SHARE pass.

7.165. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=41, #solve=0, #remove=0, time=0.00 sec.]

7.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 2

7.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.
<suppressed ~30 debug messages>

7.169. Executing TECHMAP pass (map to technology primitives).

7.169.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.169.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

7.170. Printing statistics.

=== ll_transmit ===

   Number of wires:                146
   Number of wire bits:            367
   Number of public wires:          75
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                194
     $_AND_                         53
     $_DFFE_PN0P_                   12
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     28
     $_MUX_                         37
     $_NOT_                         19
     $_OR_                          29
     $_XOR_                         15

7.171. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.176. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=41, #solve=0, #remove=0, time=0.00 sec.]

7.177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

7.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.180. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.181. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.182. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.184. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=41, #solve=0, #remove=0, time=0.00 sec.]

7.185. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.189. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.190. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.191. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.192. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=41, #solve=0, #remove=0, time=0.00 sec.]

7.193. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on ll_transmit:syncfifo_ii.read_addr_reg_662 ($_DFF_PN0_) from module ll_transmit.
Setting constant 0-bit at position 0 on ll_transmit:syncfifo_ii.write_addr_reg_661 ($_DFF_PN0_) from module ll_transmit.
[#visit=41, #solve=29, #remove=2, time=0.01 sec.]

7.194. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.
<suppressed ~6 debug messages>

RUN-OPT ITERATIONS DONE : 1

7.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.198. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.199. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.200. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.201. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

7.202. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

7.203. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.206. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.207. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.209. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.01 sec.]

7.210. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=27, #remove=0, time=0.00 sec.]

7.211. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.212. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.213. Printing statistics.

=== ll_transmit ===

   Number of wires:                134
   Number of wire bits:            355
   Number of public wires:          75
   Number of public wire bits:     212
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                186
     $_AND_                         51
     $_DFFE_PN0P_                   12
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                     26
     $_MUX_                         35
     $_NOT_                         17
     $_OR_                          29
     $_XOR_                         15

   Number of Generic REGs:          39

ABC-DFF iteration : 1

7.214. Executing ABC pass (technology mapping using ABC).

7.214.1. Summary of detected clock domains:
  2 cells in clk=\clk_wr, en=\syncfifo_ii.underflow_pulse, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=\syncfifo_ii.overflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$auto$opt_dff.cc:220:make_patterns_logic$376, arst=!\rst_wr_n, srst={ }
  11 cells in clk=\clk_wr, en=\syncfifo_ii.write_push, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$auto$opt_dff.cc:220:make_patterns_logic$383, arst=!\rst_wr_n, srst={ }
  12 cells in clk=\clk_wr, en=$auto$opt_dff.cc:220:make_patterns_logic$390, arst=!\rst_wr_n, srst={ }
  146 cells in clk=\clk_wr, en={ }, arst=!\rst_wr_n, srst={ }

  #logic partitions = 7

7.214.2. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, asynchronously reset by !\rst_wr_n
Extracted 146 gates and 159 wires to a netlist network with 12 inputs and 29 outputs (dfl=1).

7.214.2.1. Executing ABC.
[Time = 0.07 sec.]

7.214.3. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:220:make_patterns_logic$390, asynchronously reset by !\rst_wr_n
Extracted 12 gates and 16 wires to a netlist network with 3 inputs and 6 outputs (dfl=1).

7.214.3.1. Executing ABC.
[Time = 0.07 sec.]

7.214.4. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \syncfifo_ii.write_push, asynchronously reset by !\rst_wr_n
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs (dfl=1).

7.214.4.1. Executing ABC.
[Time = 0.05 sec.]

7.214.5. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:220:make_patterns_logic$376, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 8 wires to a netlist network with 2 inputs and 3 outputs (dfl=1).

7.214.5.1. Executing ABC.
[Time = 0.06 sec.]

7.214.6. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:220:make_patterns_logic$383, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 11 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

7.214.6.1. Executing ABC.
[Time = 0.06 sec.]

7.214.7. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \syncfifo_ii.overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

7.214.7.1. Executing ABC.
[Time = 0.06 sec.]

7.214.8. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \syncfifo_ii.underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

7.214.8.1. Executing ABC.
[Time = 0.07 sec.]

7.215. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.
<suppressed ~1 debug messages>

7.216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

7.217. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.218. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.219. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.220. Executing OPT_SHARE pass.

7.221. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

7.222. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 204 unused wires.
<suppressed ~6 debug messages>

7.223. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

7.224. Executing ABC pass (technology mapping using ABC).

7.224.1. Summary of detected clock domains:
  2 cells in clk=\clk_wr, en=\syncfifo_ii.underflow_pulse, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=\syncfifo_ii.overflow_pulse, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=$abc$1243$auto$opt_dff.cc:220:make_patterns_logic$376, arst=!\rst_wr_n, srst={ }
  8 cells in clk=\clk_wr, en=\syncfifo_ii.write_push, arst=!\rst_wr_n, srst={ }
  13 cells in clk=\clk_wr, en=$abc$1205$auto$opt_dff.cc:220:make_patterns_logic$390, arst=!\rst_wr_n, srst={ }
  116 cells in clk=\clk_wr, en={ }, arst=!\rst_wr_n, srst={ }

  #logic partitions = 6

7.224.2. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, asynchronously reset by !\rst_wr_n
Extracted 116 gates and 127 wires to a netlist network with 11 inputs and 27 outputs (dfl=1).

7.224.2.1. Executing ABC.
[Time = 0.08 sec.]

7.224.3. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$1205$auto$opt_dff.cc:220:make_patterns_logic$390, asynchronously reset by !\rst_wr_n
Extracted 13 gates and 18 wires to a netlist network with 5 inputs and 8 outputs (dfl=1).

7.224.3.1. Executing ABC.
[Time = 0.04 sec.]

7.224.4. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$1412$syncfifo_ii.write_push, asynchronously reset by !\rst_wr_n
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs (dfl=1).

7.224.4.1. Executing ABC.
[Time = 0.04 sec.]

7.224.5. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \syncfifo_ii.overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

7.224.5.1. Executing ABC.
[Time = 0.04 sec.]

7.224.6. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$1243$auto$opt_dff.cc:220:make_patterns_logic$376, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

7.224.6.1. Executing ABC.
[Time = 0.04 sec.]

7.224.7. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \syncfifo_ii.underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

7.224.7.1. Executing ABC.
[Time = 0.05 sec.]

7.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.226. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

7.227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.228. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.230. Executing OPT_SHARE pass.

7.231. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

7.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 230 unused wires.
<suppressed ~1 debug messages>

7.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

7.234. Executing ABC pass (technology mapping using ABC).

7.234.1. Summary of detected clock domains:
  2 cells in clk=\clk_wr, en=\syncfifo_ii.underflow_pulse, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=\syncfifo_ii.overflow_pulse, arst=!\rst_wr_n, srst={ }
  10 cells in clk=\clk_wr, en=\ll_tx_ctrl_ii.txfifo_i_push, arst=!\rst_wr_n, srst={ }
  10 cells in clk=\clk_wr, en=$abc$1205$auto$opt_dff.cc:220:make_patterns_logic$390, arst=!\rst_wr_n, srst={ }
  115 cells in clk=\clk_wr, en={ }, arst=!\rst_wr_n, srst={ }

  #logic partitions = 5

7.234.2. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, asynchronously reset by !\rst_wr_n
Extracted 115 gates and 126 wires to a netlist network with 11 inputs and 26 outputs (dfl=2).

7.234.2.1. Executing ABC.
[Time = 0.08 sec.]

7.234.3. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \ll_tx_ctrl_ii.txfifo_i_push, asynchronously reset by !\rst_wr_n
Extracted 10 gates and 21 wires to a netlist network with 11 inputs and 10 outputs (dfl=2).

7.234.3.1. Executing ABC.
[Time = 0.05 sec.]

7.234.4. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$1205$auto$opt_dff.cc:220:make_patterns_logic$390, asynchronously reset by !\rst_wr_n
Extracted 10 gates and 13 wires to a netlist network with 3 inputs and 9 outputs (dfl=2).

7.234.4.1. Executing ABC.
[Time = 0.07 sec.]

7.234.5. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \syncfifo_ii.overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=2).

7.234.5.1. Executing ABC.
[Time = 0.05 sec.]

7.234.6. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \syncfifo_ii.underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=2).

7.234.6.1. Executing ABC.
[Time = 0.04 sec.]

7.235. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.236. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

7.237. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.238. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.239. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.240. Executing OPT_SHARE pass.

7.241. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

7.242. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 223 unused wires.
<suppressed ~1 debug messages>

7.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

7.244. Executing ABC pass (technology mapping using ABC).

7.244.1. Summary of detected clock domains:
  3 cells in clk=\clk_wr, en=\syncfifo_ii.underflow_pulse, arst=!\rst_wr_n, srst={ }
  2 cells in clk=\clk_wr, en=\syncfifo_ii.overflow_pulse, arst=!\rst_wr_n, srst={ }
  12 cells in clk=\clk_wr, en=$abc$1205$auto$opt_dff.cc:220:make_patterns_logic$390, arst=!\rst_wr_n, srst={ }
  8 cells in clk=\clk_wr, en=\ll_tx_ctrl_ii.txfifo_i_push, arst=!\rst_wr_n, srst={ }
  142 cells in clk=\clk_wr, en={ }, arst=!\rst_wr_n, srst={ }

  #logic partitions = 5

7.244.2. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, asynchronously reset by !\rst_wr_n
Extracted 142 gates and 153 wires to a netlist network with 11 inputs and 26 outputs (dfl=2).

7.244.2.1. Executing ABC.
[Time = 0.08 sec.]

7.244.3. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$1205$auto$opt_dff.cc:220:make_patterns_logic$390, asynchronously reset by !\rst_wr_n
Extracted 12 gates and 16 wires to a netlist network with 4 inputs and 10 outputs (dfl=2).

7.244.3.1. Executing ABC.
[Time = 0.04 sec.]

7.244.4. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $abc$1863$ll_tx_ctrl_ii.txfifo_i_push, asynchronously reset by !\rst_wr_n
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs (dfl=2).

7.244.4.1. Executing ABC.
[Time = 0.04 sec.]

7.244.5. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \syncfifo_ii.underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 6 wires to a netlist network with 2 inputs and 2 outputs (dfl=2).

7.244.5.1. Executing ABC.
[Time = 0.05 sec.]

7.244.6. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \syncfifo_ii.overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=2).

7.244.6.1. Executing ABC.
[Time = 0.04 sec.]

7.245. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

7.247. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.248. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.249. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.250. Executing OPT_SHARE pass.

7.251. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

7.252. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 252 unused wires.
<suppressed ~7 debug messages>

7.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

7.254. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          39

ABC-DFF iteration : 1

7.255. Executing ABC pass (technology mapping using ABC).

7.255.1. Summary of detected clock domains:
  2 cells in clk=\clk_wr, en=\syncfifo_ii.underflow_pulse, arst=!\rst_wr_n, srst={ }
  3 cells in clk=\clk_wr, en=\syncfifo_ii.overflow_pulse, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$auto$opt_dff.cc:220:make_patterns_logic$376, arst=!\rst_wr_n, srst={ }
  11 cells in clk=\clk_wr, en=\syncfifo_ii.write_push, arst=!\rst_wr_n, srst={ }
  6 cells in clk=\clk_wr, en=$auto$opt_dff.cc:220:make_patterns_logic$383, arst=!\rst_wr_n, srst={ }
  12 cells in clk=\clk_wr, en=$auto$opt_dff.cc:220:make_patterns_logic$390, arst=!\rst_wr_n, srst={ }
  146 cells in clk=\clk_wr, en={ }, arst=!\rst_wr_n, srst={ }

  #logic partitions = 7

7.255.2. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, asynchronously reset by !\rst_wr_n
Extracted 146 gates and 159 wires to a netlist network with 12 inputs and 29 outputs (dfl=1).

7.255.2.1. Executing ABC.
[Time = 0.07 sec.]

7.255.3. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:220:make_patterns_logic$390, asynchronously reset by !\rst_wr_n
Extracted 12 gates and 16 wires to a netlist network with 3 inputs and 6 outputs (dfl=1).

7.255.3.1. Executing ABC.
[Time = 0.06 sec.]

7.255.4. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \syncfifo_ii.write_push, asynchronously reset by !\rst_wr_n
Extracted 11 gates and 23 wires to a netlist network with 12 inputs and 10 outputs (dfl=1).

7.255.4.1. Executing ABC.
[Time = 0.04 sec.]

7.255.5. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:220:make_patterns_logic$376, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 8 wires to a netlist network with 2 inputs and 3 outputs (dfl=1).

7.255.5.1. Executing ABC.
[Time = 0.04 sec.]

7.255.6. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by $auto$opt_dff.cc:220:make_patterns_logic$383, asynchronously reset by !\rst_wr_n
Extracted 6 gates and 11 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

7.255.6.1. Executing ABC.
[Time = 0.04 sec.]

7.255.7. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \syncfifo_ii.overflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 3 gates and 7 wires to a netlist network with 3 inputs and 2 outputs (dfl=1).

7.255.7.1. Executing ABC.
[Time = 0.06 sec.]

7.255.8. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, enabled by \syncfifo_ii.underflow_pulse, asynchronously reset by !\rst_wr_n
Extracted 2 gates and 5 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

7.255.8.1. Executing ABC.
[Time = 0.05 sec.]

7.256. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

7.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.
<suppressed ~1 debug messages>

7.258. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 202 unused wires.
<suppressed ~6 debug messages>

7.259. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

7.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.262. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=39, #solve=0, #remove=0, time=0.00 sec.]

7.263. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.265. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

7.266. Executing ABC pass (technology mapping using ABC).

7.266.1. Summary of detected clock domains:
  160 cells in clk=\clk_wr, en={ }, arst=!\rst_wr_n, srst={ }

  #logic partitions = 1

7.266.2. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, asynchronously reset by !\rst_wr_n
Extracted 160 gates and 181 wires to a netlist network with 20 inputs and 42 outputs (dfl=1).

7.266.2.1. Executing ABC.
[Time = 0.08 sec.]

7.267. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.268. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.
<suppressed ~8 debug messages>

7.269. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 227 unused wires.
<suppressed ~15 debug messages>

7.270. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.271. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.272. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.273. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$2151$auto$blifparse.cc:377:parse_blif$2160 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [0], Q = \tx_i_data [0]).
Adding EN signal on $abc$2151$auto$blifparse.cc:377:parse_blif$2159 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [1], Q = \tx_i_data [1]).
Adding EN signal on $abc$2151$auto$blifparse.cc:377:parse_blif$2158 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [2], Q = \tx_i_data [2]).
Adding EN signal on $abc$2151$auto$blifparse.cc:377:parse_blif$2157 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [3], Q = \tx_i_data [3]).
Adding EN signal on $abc$2151$auto$blifparse.cc:377:parse_blif$2156 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [4], Q = \tx_i_data [4]).
Adding EN signal on $abc$2151$auto$blifparse.cc:377:parse_blif$2155 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [5], Q = \tx_i_data [5]).
Adding EN signal on $abc$2151$auto$blifparse.cc:377:parse_blif$2154 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [6], Q = \tx_i_data [6]).
Adding EN signal on $abc$2151$auto$blifparse.cc:377:parse_blif$2153 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [7], Q = \tx_i_data [7]).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

7.276. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

7.277. Executing ABC pass (technology mapping using ABC).

7.277.1. Summary of detected clock domains:
  143 cells in clk=\clk_wr, en={ }, arst=!\rst_wr_n, srst={ }

  #logic partitions = 1

7.277.2. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, asynchronously reset by !\rst_wr_n
Extracted 143 gates and 163 wires to a netlist network with 20 inputs and 38 outputs (dfl=2).

7.277.2.1. Executing ABC.
[Time = 0.08 sec.]

7.278. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.279. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 200 unused wires.
<suppressed ~1 debug messages>

7.281. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.283. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.284. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$2360$auto$blifparse.cc:377:parse_blif$2368 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [0], Q = \tx_i_data [0]).
Adding EN signal on $abc$2360$auto$blifparse.cc:377:parse_blif$2367 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [1], Q = \tx_i_data [1]).
Adding EN signal on $abc$2360$auto$blifparse.cc:377:parse_blif$2366 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [2], Q = \tx_i_data [2]).
Adding EN signal on $abc$2360$auto$blifparse.cc:377:parse_blif$2365 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [3], Q = \tx_i_data [3]).
Adding EN signal on $abc$2360$auto$blifparse.cc:377:parse_blif$2364 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [4], Q = \tx_i_data [4]).
Adding EN signal on $abc$2360$auto$blifparse.cc:377:parse_blif$2363 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [5], Q = \tx_i_data [5]).
Adding EN signal on $abc$2360$auto$blifparse.cc:377:parse_blif$2362 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [6], Q = \tx_i_data [6]).
Adding EN signal on $abc$2360$auto$blifparse.cc:377:parse_blif$2361 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [7], Q = \tx_i_data [7]).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.285. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.286. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

7.287. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

7.288. Executing ABC pass (technology mapping using ABC).

7.288.1. Summary of detected clock domains:
  173 cells in clk=\clk_wr, en={ }, arst=!\rst_wr_n, srst={ }

  #logic partitions = 1

7.288.2. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_wr, asynchronously reset by !\rst_wr_n
Extracted 173 gates and 193 wires to a netlist network with 20 inputs and 38 outputs (dfl=2).

7.288.2.1. Executing ABC.
[Time = 0.08 sec.]

7.289. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.290. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.291. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 230 unused wires.
<suppressed ~1 debug messages>

7.292. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.293. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.295. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$2595$auto$blifparse.cc:377:parse_blif$2603 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [0], Q = \tx_i_data [0]).
Adding EN signal on $abc$2595$auto$blifparse.cc:377:parse_blif$2602 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [1], Q = \tx_i_data [1]).
Adding EN signal on $abc$2595$auto$blifparse.cc:377:parse_blif$2601 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [2], Q = \tx_i_data [2]).
Adding EN signal on $abc$2595$auto$blifparse.cc:377:parse_blif$2600 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [3], Q = \tx_i_data [3]).
Adding EN signal on $abc$2595$auto$blifparse.cc:377:parse_blif$2599 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [4], Q = \tx_i_data [4]).
Adding EN signal on $abc$2595$auto$blifparse.cc:377:parse_blif$2598 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [5], Q = \tx_i_data [5]).
Adding EN signal on $abc$2595$auto$blifparse.cc:377:parse_blif$2597 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [6], Q = \tx_i_data [6]).
Adding EN signal on $abc$2595$auto$blifparse.cc:377:parse_blif$2596 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [7], Q = \tx_i_data [7]).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.296. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.297. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

7.298. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

7.299. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE remove strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

7.300. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.302. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.303. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.304. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.305. Executing OPT_SHARE pass.

7.306. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on ll_transmit:tx_i_data[0]_2336 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [0], Q = \tx_i_data [0]).
Adding EN signal on ll_transmit:tx_i_data[1]_2337 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [1], Q = \tx_i_data [1]).
Adding EN signal on ll_transmit:tx_i_data[2]_2338 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [2], Q = \tx_i_data [2]).
Adding EN signal on ll_transmit:tx_i_data[3]_2339 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [3], Q = \tx_i_data [3]).
Adding EN signal on ll_transmit:tx_i_data[4]_2340 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [4], Q = \tx_i_data [4]).
Adding EN signal on ll_transmit:tx_i_data[5]_2341 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [5], Q = \tx_i_data [5]).
Adding EN signal on ll_transmit:tx_i_data[6]_2342 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [6], Q = \tx_i_data [6]).
Adding EN signal on ll_transmit:tx_i_data[7]_2343 ($_DFF_PN0_) from module ll_transmit (D = \txfifo_i_data [7], Q = \tx_i_data [7]).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.307. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

7.308. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.309. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.310. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.311. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.312. Executing OPT_SHARE pass.

7.313. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.314. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 2

7.316. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.317. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.318. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.319. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.320. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.321. Executing OPT_SHARE pass.

7.322. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.323. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.324. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.325. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.326. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.327. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.328. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.329. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.330. Executing OPT_SHARE pass.

7.331. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.332. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=25, #remove=0, time=0.00 sec.]

7.333. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.334. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.335. Executing BMUXMAP pass.

7.336. Executing DEMUXMAP pass.

7.337. Executing SPLITNETS pass (splitting up multi-bit signals).

7.338. Executing ABC pass (technology mapping using ABC).

7.338.1. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Extracted 100 gates and 138 wires to a netlist network with 38 inputs and 29 outputs (dfl=1).

7.338.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  38  #Luts =    43  Max Lvl =   4  Avg Lvl =   2.55  [   0.07 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  38  #Luts =    47  Max Lvl =   3  Avg Lvl =   2.28  [   0.12 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  38  #Luts =    46  Max Lvl =   3  Avg Lvl =   2.31  [   0.23 sec. at Pass 2]{map}[6]
DE:   #PIs =  38  #Luts =    45  Max Lvl =   3  Avg Lvl =   2.45  [   0.40 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  38  #Luts =    44  Max Lvl =   3  Avg Lvl =   2.41  [   0.91 sec. at Pass 4]{map}[36]
DE:   #PIs =  38  #Luts =    44  Max Lvl =   3  Avg Lvl =   2.41  [   1.81 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  38  #Luts =    44  Max Lvl =   3  Avg Lvl =   2.41  [   1.99 sec. at Pass 6]{map}[100]
DE:   #PIs =  38  #Luts =    43  Max Lvl =   3  Avg Lvl =   2.31  [   1.98 sec. at Pass 7]{postMap}[100]
DE:   #PIs =  38  #Luts =    43  Max Lvl =   3  Avg Lvl =   2.31  [   1.65 sec. at Pass 8]{map}[100]
DE:   #PIs =  38  #Luts =    43  Max Lvl =   3  Avg Lvl =   2.31  [   2.55 sec. at Pass 9]{postMap}[100]
DE:   #PIs =  38  #Luts =    43  Max Lvl =   3  Avg Lvl =   2.31  [   2.32 sec. at Pass 10]{map}[100]
DE:   #PIs =  38  #Luts =    43  Max Lvl =   3  Avg Lvl =   2.31  [   2.07 sec. at Pass 11]{pushMap}[100]
DE:   #PIs =  38  #Luts =    43  Max Lvl =   3  Avg Lvl =   2.31  [   2.42 sec. at Pass 12]{pushMap}[100]
DE:   #PIs =  38  #Luts =    43  Max Lvl =   3  Avg Lvl =   2.31  [   2.63 sec. at Pass 12]{pushMap}[100]
DE:   #PIs =  38  #Luts =    43  Max Lvl =   3  Avg Lvl =   2.31  [   2.19 sec. at Pass 13]{finalMap}[100]
DE:   
DE:   total time =   23.46 sec.
[Time = 25.52 sec.]

7.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.340. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.341. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.342. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.343. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.344. Executing OPT_SHARE pass.

7.345. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.346. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 138 unused wires.
<suppressed ~1 debug messages>

7.347. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.348. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 1 inverters.

7.349. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.350. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.351. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.352. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.353. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.354. Executing OPT_SHARE pass.

7.355. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.356. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

7.357. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.358. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.359. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.360. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.361. Executing OPT_SHARE pass.

7.362. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.363. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.364. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 2

7.365. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.366. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.367. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.368. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.369. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.370. Executing OPT_SHARE pass.

7.371. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.372. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=25, #remove=0, time=0.02 sec.]

7.373. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.374. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.375. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.376. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.377. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.378. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.379. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.380. Executing OPT_SHARE pass.

7.381. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.382. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.383. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.384. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.385. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.386. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.387. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.388. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.389. Executing OPT_SHARE pass.

7.390. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=0, #remove=0, time=0.00 sec.]

7.391. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=35, #solve=25, #remove=0, time=0.02 sec.]

7.392. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..

7.393. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.394. Printing statistics.

=== ll_transmit ===

   Number of wires:                 95
   Number of wire bits:            218
   Number of public wires:          56
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $_DFFE_PN0N_                    8
     $_DFF_PN0_                     26
     $_DFF_PN1_                      1
     $lut                           42

7.395. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

7.396. Executing RS_DFFSR_CONV pass.

7.397. Printing statistics.

=== ll_transmit ===

   Number of wires:                 95
   Number of wire bits:            218
   Number of public wires:          56
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $_DFFE_PN0N_                    8
     $_DFF_PN0_                     26
     $_DFF_PN1_                      1
     $lut                           42

7.398. Executing TECHMAP pass (map to technology primitives).

7.398.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.398.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

7.398.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~209 debug messages>

7.399. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.
<suppressed ~1036 debug messages>

7.400. Executing SIMPLEMAP pass (map simple cells to gate primitives).

7.401. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.402. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
<suppressed ~312 debug messages>
Removed a total of 104 cells.

7.403. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

7.404. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 264 unused wires.
<suppressed ~1 debug messages>

7.405. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.
<suppressed ~15 debug messages>

7.406. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.407. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.408. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.409. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.410. Executing OPT_SHARE pass.

7.411. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

7.412. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

7.413. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.414. Executing TECHMAP pass (map to technology primitives).

7.414.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.414.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

7.415. Executing ABC pass (technology mapping using ABC).

7.415.1. Extracting gate netlist of module `\ll_transmit' to `<abc-temp-dir>/input.blif'..
Extracted 149 gates and 189 wires to a netlist network with 38 inputs and 30 outputs (dfl=1).

7.415.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs =  38  #Luts =    44  Max Lvl =   3  Avg Lvl =   2.23  [   0.08 sec. at Pass 0]{firstMap}[1]
DE:   #PIs =  38  #Luts =    44  Max Lvl =   3  Avg Lvl =   2.23  [   0.20 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs =  38  #Luts =    44  Max Lvl =   3  Avg Lvl =   2.23  [   0.32 sec. at Pass 2]{map}[6]
DE:   #PIs =  38  #Luts =    44  Max Lvl =   3  Avg Lvl =   2.23  [   0.53 sec. at Pass 3]{postMap}[12]
DE:   #PIs =  38  #Luts =    44  Max Lvl =   3  Avg Lvl =   2.23  [   1.05 sec. at Pass 4]{map}[36]
DE:   #PIs =  38  #Luts =    44  Max Lvl =   3  Avg Lvl =   2.23  [   1.99 sec. at Pass 5]{postMap}[72]
DE:   #PIs =  38  #Luts =    43  Max Lvl =   3  Avg Lvl =   2.23  [   1.57 sec. at Pass 6]{pushMap}[72]
DE:   #PIs =  38  #Luts =    43  Max Lvl =   3  Avg Lvl =   2.23  [   1.86 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  38  #Luts =    43  Max Lvl =   3  Avg Lvl =   2.23  [   1.46 sec. at Pass 7]{pushMap}[72]
DE:   #PIs =  38  #Luts =    43  Max Lvl =   3  Avg Lvl =   2.23  [   1.56 sec. at Pass 8]{map}[100]
DE:   #PIs =  38  #Luts =    42  Max Lvl =   3  Avg Lvl =   2.33  [   2.82 sec. at Pass 9]{postMap}[100]
DE:   #PIs =  38  #Luts =    42  Max Lvl =   3  Avg Lvl =   2.33  [   2.64 sec. at Pass 10]{map}[100]
DE:   #PIs =  38  #Luts =    42  Max Lvl =   3  Avg Lvl =   2.33  [   3.10 sec. at Pass 11]{postMap}[100]
DE:   #PIs =  38  #Luts =    42  Max Lvl =   3  Avg Lvl =   2.33  [   2.78 sec. at Pass 12]{map}[100]
DE:   #PIs =  38  #Luts =    42  Max Lvl =   3  Avg Lvl =   2.33  [   2.59 sec. at Pass 13]{pushMap}[100]
DE:   #PIs =  38  #Luts =    42  Max Lvl =   3  Avg Lvl =   2.33  [   2.43 sec. at Pass 14]{pushMap}[100]
DE:   #PIs =  38  #Luts =    42  Max Lvl =   3  Avg Lvl =   2.33  [   2.56 sec. at Pass 14]{pushMap}[100]
DE:   #PIs =  38  #Luts =    42  Max Lvl =   3  Avg Lvl =   2.33  [   2.32 sec. at Pass 15]{finalMap}[100]
DE:   
DE:   total time =   32.04 sec.
[Time = 34.10 sec.]

7.416. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

7.417. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.418. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ll_transmit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.419. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ll_transmit.
Performed a total of 0 changes.

7.420. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ll_transmit'.
Removed a total of 0 cells.

7.421. Executing OPT_SHARE pass.

7.422. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

7.423. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 160 unused wires.
<suppressed ~1 debug messages>

7.424. Executing OPT_EXPR pass (perform const folding).
Optimizing module ll_transmit.

RUN-OPT ITERATIONS DONE : 1

7.425. Executing HIERARCHY pass (managing design hierarchy).

7.425.1. Analyzing design hierarchy..
Top module:  \ll_transmit

7.425.2. Analyzing design hierarchy..
Top module:  \ll_transmit
Removed 0 unused modules.

7.426. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 28 unused wires.
<suppressed ~28 debug messages>

7.427. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

7.428. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-276.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.1-297.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.1-315.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:325.1-337.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:347.1-366.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.1-382.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.1-398.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.1-414.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.1-430.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.1-446.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.1-462.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.1-486.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.1-510.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.1-533.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.1-556.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.1-574.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:584.1-596.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:606.1-615.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.1-642.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.1-667.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.1-691.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.1-718.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.1-767.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.1-816.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.1-832.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.1-848.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.1-866.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.1-884.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:894.1-947.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.1-986.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1016.1-1021.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.1-1036.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1044.1-1050.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1085.1-1135.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.1-1174.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.1-1225.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

7.429. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on ll_transmit.clk_wr[0].

7.430. Executing TECHMAP pass (map to technology primitives).

7.430.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

7.430.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~7 debug messages>

7.431. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

7.432. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port ll_transmit.clk_wr using rs__I_BUF.
Mapping port ll_transmit.end_of_txcred_coal using rs__I_BUF.
Mapping port ll_transmit.init_i_credit using rs__I_BUF.
Mapping port ll_transmit.rst_wr_n using rs__I_BUF.
Mapping port ll_transmit.rx_i_credit using rs__I_BUF.
Mapping port ll_transmit.rx_online using rs__I_BUF.
Mapping port ll_transmit.tx_i_data using rs__O_BUF.
Mapping port ll_transmit.tx_i_debug_status using rs__O_BUF.
Mapping port ll_transmit.tx_i_pop_ovrd using rs__I_BUF.
Mapping port ll_transmit.tx_i_pushbit using rs__O_BUF.
Mapping port ll_transmit.tx_online using rs__I_BUF.
Mapping port ll_transmit.txfifo_i_data using rs__I_BUF.
Mapping port ll_transmit.user_i_ready using rs__O_BUF.
Mapping port ll_transmit.user_i_valid using rs__I_BUF.

7.433. Executing TECHMAP pass (map to technology primitives).

7.433.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

7.433.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~75 debug messages>

7.434. Printing statistics.

=== ll_transmit ===

   Number of wires:                288
   Number of wire bits:            426
   Number of public wires:          28
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                147
     $lut                           42
     CLK_BUF                         1
     DFFRE                          35
     I_BUF                          27
     O_BUF                          42

7.435. Executing TECHMAP pass (map to technology primitives).

7.435.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.435.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~435 debug messages>

7.436. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ll_transmit..
Removed 0 unused cells and 293 unused wires.
<suppressed ~1 debug messages>

7.437. Executing SPLITNETS pass (splitting up multi-bit signals).

7.438. Executing HIERARCHY pass (managing design hierarchy).

7.438.1. Analyzing design hierarchy..
Top module:  \ll_transmit

7.438.2. Analyzing design hierarchy..
Top module:  \ll_transmit
Removed 0 unused modules.

Dumping port properties into 'netlist_info.json' file.

7.439. Printing statistics.

=== ll_transmit ===

   Number of wires:                 79
   Number of wire bits:            210
   Number of public wires:          28
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                147
     CLK_BUF                         1
     DFFRE                          35
     I_BUF                          27
     LUT1                            3
     LUT2                            5
     LUT3                            2
     LUT4                           11
     LUT5                            7
     LUT6                           14
     O_BUF                          42

   Number of LUTs:                  42
   Number of REGs:                  35
   Number of CARRY ADDERs:           0

8. Executing Verilog backend.
Dumping module `\ll_transmit'.

8.1. Executing BLIF backend.

8.2. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_ll_transmit.
<suppressed ~1 debug messages>

8.3. Executing Verilog backend.
Dumping module `\ll_transmit'.

8.3.1. Executing BLIF backend.

8.3.2. Executing Verilog backend.
Dumping module `\ll_transmit'.

8.3.2.1. Executing BLIF backend.

8.3.2.2. Executing Verilog backend.
Dumping module `\fabric_ll_transmit'.

8.3.2.2.1. Executing BLIF backend.

Warnings: 8 unique messages, 15 total
End of script. Logfile hash: f27d694218, CPU: user 1.43s system 0.05s, MEM: 34.22 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (289 sec), 0% 79x opt_expr (0 sec), ...
