

================================================================
== Vivado HLS Report for 'maxpool4'
================================================================
* Date:           Mon Dec  5 18:24:21 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out_dataflow.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.135 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   398871|   398871| 3.989 ms | 3.989 ms |  398871|  398871|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool4_h3                 |   398870|   398870|     39887|          -|          -|    10|    no    |
        | + pool4_line_row          |     5284|     5284|      2642|          -|          -|     2|    no    |
        |  ++ pool4_line_col        |     2640|     2640|        66|          -|          -|    40|    no    |
        |   +++ pool4_line_c        |       64|       64|         1|          -|          -|    64|    no    |
        | + pool4_block             |    34600|    34600|      1730|          -|          -|    20|    no    |
        |  ++ pool4_c               |     1728|     1728|        27|          -|          -|    64|    no    |
        |   +++ pool4_window_row    |       12|       12|         6|          -|          -|     2|    no    |
        |    ++++ pool4_window_col  |        4|        4|         2|          -|          -|     2|    no    |
        |   +++ pool4_pool_row      |       12|       12|         6|          -|          -|     2|    no    |
        |    ++++ pool4_pool_col    |        4|        4|         2|          -|          -|     2|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    378|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        3|      -|      10|      1|    0|
|Multiplexer      |        -|      -|       -|    233|    -|
|Register         |        -|      -|     125|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     135|    612|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |pool4_window_buffer_s_U  |maxpool3_pool3_wik0b  |        0|  10|   1|    0|     4|    5|     1|           20|
    |pool4_line_buffer_V_U    |maxpool4_pool4_liouc  |        3|   0|   0|    0|  5120|    5|     1|        25600|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                      |        3|  10|   1|    0|  5124|   10|     2|        25620|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln356_1_fu_393_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln356_2_fu_422_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln356_3_fu_496_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln356_4_fu_534_p2   |     +    |      0|  0|  12|           4|           4|
    |add_ln356_5_fu_549_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln356_6_fu_562_p2   |     +    |      0|  0|  21|          14|          14|
    |add_ln356_fu_371_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln556_fu_329_p2     |     +    |      0|  0|  12|           4|           1|
    |add_ln558_fu_341_p2     |     +    |      0|  0|   9|           2|           1|
    |add_ln559_fu_383_p2     |     +    |      0|  0|  15|           6|           1|
    |add_ln561_fu_412_p2     |     +    |      0|  0|  15|           7|           1|
    |add_ln567_fu_454_p2     |     +    |      0|  0|  15|           6|           2|
    |add_ln568_fu_444_p2     |     +    |      0|  0|  15|           7|           1|
    |add_ln571_fu_466_p2     |     +    |      0|  0|   9|           2|           1|
    |add_ln572_fu_524_p2     |     +    |      0|  0|   9|           2|           1|
    |add_ln573_fu_539_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln578_fu_582_p2     |     +    |      0|  0|   9|           2|           1|
    |add_ln579_fu_606_p2     |     +    |      0|  0|   9|           2|           1|
    |add_ln580_fu_616_p2     |     +    |      0|  0|  12|           4|           4|
    |ap_block_state11        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_626_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln556_fu_323_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln558_fu_335_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln559_fu_377_p2    |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln561_fu_406_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln567_fu_432_p2    |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln568_fu_438_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln571_fu_460_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln572_fu_518_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln578_fu_576_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln579_fu_600_p2    |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |select_ln251_fu_632_p3  |  select  |      0|  0|   5|           1|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 378|         163|         145|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  59|         14|    1|         14|
    |ap_done                         |   9|          2|    1|          2|
    |block_0_0_reg_231               |   9|          2|    6|         12|
    |c_0_0_reg_243                   |   9|          2|    7|         14|
    |h3_0_0_reg_187                  |   9|          2|    4|          8|
    |line_c_0_0_reg_220              |   9|          2|    7|         14|
    |line_col_0_0_reg_209            |   9|          2|    6|         12|
    |line_row_0_0_reg_198            |   9|          2|    2|          4|
    |p_0_0_reg_300                   |   9|          2|    5|         10|
    |pool4_line_buffer_V_address0    |  15|          3|   13|         39|
    |pool4_pipe_8_V_V_blk_n          |   9|          2|    1|          2|
    |pool4_window_buffer_s_address0  |  15|          3|    2|          6|
    |pool_col_0_0_reg_312            |   9|          2|    2|          4|
    |pool_row_0_0_reg_289            |   9|          2|    2|          4|
    |real_start                      |   9|          2|    1|          2|
    |relu4_pipe_8_V_V_blk_n          |   9|          2|    1|          2|
    |tmp_V_8_reg_276                 |   9|          2|    5|         10|
    |window_col_0_0_reg_265          |   9|          2|    2|          4|
    |window_row_0_0_reg_254          |   9|          2|    2|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 233|         52|   70|        167|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln356_3_reg_711     |   5|   0|    8|          3|
    |add_ln356_4_reg_729     |   4|   0|    4|          0|
    |add_ln356_reg_656       |   5|   0|    8|          3|
    |add_ln556_reg_643       |   4|   0|    4|          0|
    |add_ln558_reg_651       |   2|   0|    2|          0|
    |add_ln559_reg_664       |   6|   0|    6|          0|
    |add_ln568_reg_688       |   7|   0|    7|          0|
    |add_ln571_reg_706       |   2|   0|    2|          0|
    |add_ln572_reg_724       |   2|   0|    2|          0|
    |add_ln578_reg_742       |   2|   0|    2|          0|
    |add_ln579_reg_755       |   2|   0|    2|          0|
    |ap_CS_fsm               |  13|   0|   13|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |block_0_0_reg_231       |   6|   0|    6|          0|
    |c_0_0_reg_243           |   7|   0|    7|          0|
    |h3_0_0_reg_187          |   4|   0|    4|          0|
    |line_c_0_0_reg_220      |   7|   0|    7|          0|
    |line_col_0_0_reg_209    |   6|   0|    6|          0|
    |line_row_0_0_reg_198    |   2|   0|    2|          0|
    |p_0_0_reg_300           |   5|   0|    5|          0|
    |pool_col_0_0_reg_312    |   2|   0|    2|          0|
    |pool_row_0_0_reg_289    |   2|   0|    2|          0|
    |start_once_reg          |   1|   0|    1|          0|
    |tmp_19_cast_reg_669     |   8|   0|   14|          6|
    |tmp_V_8_reg_276         |   5|   0|    5|          0|
    |window_col_0_0_reg_265  |   2|   0|    2|          0|
    |window_row_0_0_reg_254  |   2|   0|    2|          0|
    |zext_ln571_reg_693      |   7|   0|   14|          7|
    |zext_ln572_1_reg_716    |   2|   0|    4|          2|
    |zext_ln579_reg_747      |   2|   0|    4|          2|
    +------------------------+----+----+-----+-----------+
    |Total                   | 125|   0|  148|         23|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     maxpool4     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     maxpool4     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     maxpool4     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |     maxpool4     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     maxpool4     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |     maxpool4     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     maxpool4     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     maxpool4     | return value |
|start_out                 | out |    1| ap_ctrl_hs |     maxpool4     | return value |
|start_write               | out |    1| ap_ctrl_hs |     maxpool4     | return value |
|relu4_pipe_8_V_V_dout     |  in |    5|   ap_fifo  | relu4_pipe_8_V_V |    pointer   |
|relu4_pipe_8_V_V_empty_n  |  in |    1|   ap_fifo  | relu4_pipe_8_V_V |    pointer   |
|relu4_pipe_8_V_V_read     | out |    1|   ap_fifo  | relu4_pipe_8_V_V |    pointer   |
|pool4_pipe_8_V_V_din      | out |    5|   ap_fifo  | pool4_pipe_8_V_V |    pointer   |
|pool4_pipe_8_V_V_full_n   |  in |    1|   ap_fifo  | pool4_pipe_8_V_V |    pointer   |
|pool4_pipe_8_V_V_write    | out |    1|   ap_fifo  | pool4_pipe_8_V_V |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 3 
5 --> 5 4 
6 --> 7 2 
7 --> 8 6 
8 --> 9 11 
9 --> 10 8 
10 --> 9 
11 --> 12 7 
12 --> 13 11 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %pool4_pipe_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str381, i32 0, i32 0, [1 x i8]* @p_str382, [1 x i8]* @p_str383, [1 x i8]* @p_str384, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str385, [1 x i8]* @p_str386)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %relu4_pipe_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str374, i32 0, i32 0, [1 x i8]* @p_str375, [1 x i8]* @p_str376, [1 x i8]* @p_str377, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str378, [1 x i8]* @p_str379)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "%pool4_line_buffer_V = alloca [5120 x i5], align 1" [kernel.cpp:551]   --->   Operation 16 'alloca' 'pool4_line_buffer_V' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 4> <RAM>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%pool4_window_buffer_s = alloca [4 x i5], align 1" [kernel.cpp:554]   --->   Operation 17 'alloca' 'pool4_window_buffer_s' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 4> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str136)" [kernel.cpp:555]   --->   Operation 18 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.75ns)   --->   "br label %0" [kernel.cpp:556]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%h3_0_0 = phi i4 [ 0, %pool4_i7_begin ], [ %add_ln556, %pool4_h3_end ]" [kernel.cpp:556]   --->   Operation 20 'phi' 'h3_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln556 = icmp eq i4 %h3_0_0, -6" [kernel.cpp:556]   --->   Operation 21 'icmp' 'icmp_ln556' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 22 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.86ns)   --->   "%add_ln556 = add i4 %h3_0_0, 1" [kernel.cpp:556]   --->   Operation 23 'add' 'add_ln556' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln556, label %pool4_i7_end, label %pool4_h3_begin" [kernel.cpp:556]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str137) nounwind" [kernel.cpp:556]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln556)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str137)" [kernel.cpp:556]   --->   Operation 26 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln556)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.75ns)   --->   "br label %7" [kernel.cpp:558]   --->   Operation 27 'br' <Predicate = (!icmp_ln556)> <Delay = 0.75>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str136, i32 %tmp)" [kernel.cpp:587]   --->   Operation 28 'specregionend' 'empty' <Predicate = (icmp_ln556)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:588]   --->   Operation 29 'ret' <Predicate = (icmp_ln556)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.89>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%line_row_0_0 = phi i2 [ 0, %pool4_h3_begin ], [ %add_ln558, %pool4_line_row_end ]" [kernel.cpp:558]   --->   Operation 30 'phi' 'line_row_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.51ns)   --->   "%icmp_ln558 = icmp eq i2 %line_row_0_0, -2" [kernel.cpp:558]   --->   Operation 31 'icmp' 'icmp_ln558' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 32 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.62ns)   --->   "%add_ln558 = add i2 %line_row_0_0, 1" [kernel.cpp:558]   --->   Operation 33 'add' 'add_ln558' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln558, label %.preheader.0.preheader, label %pool4_line_row_begin" [kernel.cpp:558]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str138) nounwind" [kernel.cpp:558]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str138)" [kernel.cpp:558]   --->   Operation 36 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %line_row_0_0, i5 0)" [kernel.cpp:562]   --->   Operation 37 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i7 %tmp_1 to i8" [kernel.cpp:562]   --->   Operation 38 'zext' 'zext_ln356' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %line_row_0_0, i3 0)" [kernel.cpp:562]   --->   Operation 39 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln356_1 = zext i5 %tmp_2 to i8" [kernel.cpp:562]   --->   Operation 40 'zext' 'zext_ln356_1' <Predicate = (!icmp_ln558)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.89ns)   --->   "%add_ln356 = add i8 %zext_ln356_1, %zext_ln356" [kernel.cpp:562]   --->   Operation 41 'add' 'add_ln356' <Predicate = (!icmp_ln558)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.75ns)   --->   "br label %8" [kernel.cpp:559]   --->   Operation 42 'br' <Predicate = (!icmp_ln558)> <Delay = 0.75>
ST_3 : Operation 43 [1/1] (0.75ns)   --->   "br label %.preheader.0" [kernel.cpp:567]   --->   Operation 43 'br' <Predicate = (icmp_ln558)> <Delay = 0.75>

State 4 <SV = 3> <Delay = 0.90>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%line_col_0_0 = phi i6 [ 0, %pool4_line_row_begin ], [ %add_ln559, %pool4_line_col_end ]" [kernel.cpp:559]   --->   Operation 44 'phi' 'line_col_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.87ns)   --->   "%icmp_ln559 = icmp eq i6 %line_col_0_0, -24" [kernel.cpp:559]   --->   Operation 45 'icmp' 'icmp_ln559' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)"   --->   Operation 46 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.88ns)   --->   "%add_ln559 = add i6 %line_col_0_0, 1" [kernel.cpp:559]   --->   Operation 47 'add' 'add_ln559' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln559, label %pool4_line_row_end, label %pool4_line_col_begin" [kernel.cpp:559]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str139) nounwind" [kernel.cpp:559]   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str139)" [kernel.cpp:559]   --->   Operation 50 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln356_2 = zext i6 %line_col_0_0 to i8" [kernel.cpp:562]   --->   Operation 51 'zext' 'zext_ln356_2' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.90ns)   --->   "%add_ln356_1 = add i8 %zext_ln356_2, %add_ln356" [kernel.cpp:562]   --->   Operation 52 'add' 'add_ln356_1' <Predicate = (!icmp_ln559)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_19_cast = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %add_ln356_1, i6 0)" [kernel.cpp:561]   --->   Operation 53 'bitconcatenate' 'tmp_19_cast' <Predicate = (!icmp_ln559)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.75ns)   --->   "br label %9" [kernel.cpp:561]   --->   Operation 54 'br' <Predicate = (!icmp_ln559)> <Delay = 0.75>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str138, i32 %tmp_3)" [kernel.cpp:565]   --->   Operation 55 'specregionend' 'empty_92' <Predicate = (icmp_ln559)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %7" [kernel.cpp:558]   --->   Operation 56 'br' <Predicate = (icmp_ln559)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%line_c_0_0 = phi i7 [ 0, %pool4_line_col_begin ], [ %add_ln561, %10 ]" [kernel.cpp:561]   --->   Operation 57 'phi' 'line_c_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.86ns)   --->   "%icmp_ln561 = icmp eq i7 %line_c_0_0, -64" [kernel.cpp:561]   --->   Operation 58 'icmp' 'icmp_ln561' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 59 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.89ns)   --->   "%add_ln561 = add i7 %line_c_0_0, 1" [kernel.cpp:561]   --->   Operation 60 'add' 'add_ln561' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln561, label %pool4_line_col_end, label %10" [kernel.cpp:561]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str140) nounwind" [kernel.cpp:561]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln356_3 = zext i7 %line_c_0_0 to i14" [kernel.cpp:562]   --->   Operation 63 'zext' 'zext_ln356_3' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.98ns)   --->   "%add_ln356_2 = add i14 %tmp_19_cast, %zext_ln356_3" [kernel.cpp:562]   --->   Operation 64 'add' 'add_ln356_2' <Predicate = (!icmp_ln561)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln356_4 = zext i14 %add_ln356_2 to i64" [kernel.cpp:562]   --->   Operation 65 'zext' 'zext_ln356_4' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%pool4_line_buffer_V_2 = getelementptr [5120 x i5]* %pool4_line_buffer_V, i64 0, i64 %zext_ln356_4" [kernel.cpp:562]   --->   Operation 66 'getelementptr' 'pool4_line_buffer_V_2' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.16ns)   --->   "%tmp_V = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu4_pipe_8_V_V)" [kernel.cpp:562]   --->   Operation 67 'read' 'tmp_V' <Predicate = (!icmp_ln561)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 68 [1/1] (1.35ns)   --->   "store i5 %tmp_V, i5* %pool4_line_buffer_V_2, align 1" [kernel.cpp:562]   --->   Operation 68 'store' <Predicate = (!icmp_ln561)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 4> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %9" [kernel.cpp:561]   --->   Operation 69 'br' <Predicate = (!icmp_ln561)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str139, i32 %tmp_5)" [kernel.cpp:564]   --->   Operation 70 'specregionend' 'empty_94' <Predicate = (icmp_ln561)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %8" [kernel.cpp:559]   --->   Operation 71 'br' <Predicate = (icmp_ln561)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.87>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%block_0_0 = phi i6 [ %add_ln567, %pool4_block_end ], [ 0, %.preheader.0.preheader ]" [kernel.cpp:567]   --->   Operation 72 'phi' 'block_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.87ns)   --->   "%icmp_ln567 = icmp ult i6 %block_0_0, -24" [kernel.cpp:567]   --->   Operation 73 'icmp' 'icmp_ln567' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 74 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln567, label %pool4_block_begin, label %pool4_h3_end" [kernel.cpp:567]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str141) nounwind" [kernel.cpp:567]   --->   Operation 76 'specloopname' <Predicate = (icmp_ln567)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str141)" [kernel.cpp:567]   --->   Operation 77 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln567)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.75ns)   --->   "br label %1" [kernel.cpp:568]   --->   Operation 78 'br' <Predicate = (icmp_ln567)> <Delay = 0.75>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str137, i32 %tmp_s)" [kernel.cpp:586]   --->   Operation 79 'specregionend' 'empty_80' <Predicate = (!icmp_ln567)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:556]   --->   Operation 80 'br' <Predicate = (!icmp_ln567)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.89>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%c_0_0 = phi i7 [ 0, %pool4_block_begin ], [ %add_ln568, %pool4_c_end ]" [kernel.cpp:568]   --->   Operation 81 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.86ns)   --->   "%icmp_ln568 = icmp eq i7 %c_0_0, -64" [kernel.cpp:568]   --->   Operation 82 'icmp' 'icmp_ln568' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 83 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.89ns)   --->   "%add_ln568 = add i7 %c_0_0, 1" [kernel.cpp:568]   --->   Operation 84 'add' 'add_ln568' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln568, label %pool4_block_end, label %pool4_c_begin" [kernel.cpp:568]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str142) nounwind" [kernel.cpp:568]   --->   Operation 86 'specloopname' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str142)" [kernel.cpp:568]   --->   Operation 87 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln571 = zext i7 %c_0_0 to i14" [kernel.cpp:571]   --->   Operation 88 'zext' 'zext_ln571' <Predicate = (!icmp_ln568)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.75ns)   --->   "br label %4" [kernel.cpp:571]   --->   Operation 89 'br' <Predicate = (!icmp_ln568)> <Delay = 0.75>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str141, i32 %tmp_4)" [kernel.cpp:585]   --->   Operation 90 'specregionend' 'empty_82' <Predicate = (icmp_ln568)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.88ns)   --->   "%add_ln567 = add i6 %block_0_0, 2" [kernel.cpp:567]   --->   Operation 91 'add' 'add_ln567' <Predicate = (icmp_ln568)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader.0" [kernel.cpp:567]   --->   Operation 92 'br' <Predicate = (icmp_ln568)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.89>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%window_row_0_0 = phi i2 [ 0, %pool4_c_begin ], [ %add_ln571, %pool4_window_row_end ]" [kernel.cpp:571]   --->   Operation 93 'phi' 'window_row_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.51ns)   --->   "%icmp_ln571 = icmp eq i2 %window_row_0_0, -2" [kernel.cpp:571]   --->   Operation 94 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 95 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.62ns)   --->   "%add_ln571 = add i2 %window_row_0_0, 1" [kernel.cpp:571]   --->   Operation 96 'add' 'add_ln571' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln571, label %_ZN9ap_ufixedILi5ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0.preheader, label %pool4_window_row_begin" [kernel.cpp:571]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str143) nounwind" [kernel.cpp:571]   --->   Operation 98 'specloopname' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str143)" [kernel.cpp:571]   --->   Operation 99 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %window_row_0_0, i5 0)" [kernel.cpp:573]   --->   Operation 100 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln356_5 = zext i7 %tmp_9 to i8" [kernel.cpp:573]   --->   Operation 101 'zext' 'zext_ln356_5' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_10 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %window_row_0_0, i3 0)" [kernel.cpp:573]   --->   Operation 102 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln356_6 = zext i5 %tmp_10 to i8" [kernel.cpp:573]   --->   Operation 103 'zext' 'zext_ln356_6' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.89ns)   --->   "%add_ln356_3 = add i8 %zext_ln356_6, %zext_ln356_5" [kernel.cpp:573]   --->   Operation 104 'add' 'add_ln356_3' <Predicate = (!icmp_ln571)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_11 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %window_row_0_0, i1 false)" [kernel.cpp:573]   --->   Operation 105 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln572_1 = zext i3 %tmp_11 to i4" [kernel.cpp:572]   --->   Operation 106 'zext' 'zext_ln572_1' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.75ns)   --->   "br label %5" [kernel.cpp:572]   --->   Operation 107 'br' <Predicate = (!icmp_ln571)> <Delay = 0.75>
ST_8 : Operation 108 [1/1] (0.75ns)   --->   "br label %_ZN9ap_ufixedILi5ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0" [kernel.cpp:578]   --->   Operation 108 'br' <Predicate = (icmp_ln571)> <Delay = 0.75>

State 9 <SV = 6> <Delay = 4.13>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%window_col_0_0 = phi i2 [ 0, %pool4_window_row_begin ], [ %add_ln572, %6 ]" [kernel.cpp:572]   --->   Operation 109 'phi' 'window_col_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln572 = zext i2 %window_col_0_0 to i6" [kernel.cpp:572]   --->   Operation 110 'zext' 'zext_ln572' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.51ns)   --->   "%icmp_ln572 = icmp eq i2 %window_col_0_0, -2" [kernel.cpp:572]   --->   Operation 111 'icmp' 'icmp_ln572' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 112 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.62ns)   --->   "%add_ln572 = add i2 %window_col_0_0, 1" [kernel.cpp:572]   --->   Operation 113 'add' 'add_ln572' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln572, label %pool4_window_row_end, label %6" [kernel.cpp:572]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln356_7 = zext i2 %window_col_0_0 to i4" [kernel.cpp:573]   --->   Operation 115 'zext' 'zext_ln356_7' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.74ns)   --->   "%add_ln356_4 = add i4 %zext_ln356_7, %zext_ln572_1" [kernel.cpp:573]   --->   Operation 116 'add' 'add_ln356_4' <Predicate = (!icmp_ln572)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.88ns)   --->   "%add_ln573 = add i6 %block_0_0, %zext_ln572" [kernel.cpp:573]   --->   Operation 117 'add' 'add_ln573' <Predicate = (!icmp_ln572)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln356_9 = zext i6 %add_ln573 to i8" [kernel.cpp:573]   --->   Operation 118 'zext' 'zext_ln356_9' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.90ns)   --->   "%add_ln356_5 = add i8 %zext_ln356_9, %add_ln356_3" [kernel.cpp:573]   --->   Operation 119 'add' 'add_ln356_5' <Predicate = (!icmp_ln572)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_25_cast = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %add_ln356_5, i6 0)" [kernel.cpp:573]   --->   Operation 120 'bitconcatenate' 'tmp_25_cast' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.98ns)   --->   "%add_ln356_6 = add i14 %zext_ln571, %tmp_25_cast" [kernel.cpp:573]   --->   Operation 121 'add' 'add_ln356_6' <Predicate = (!icmp_ln572)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln356_10 = zext i14 %add_ln356_6 to i64" [kernel.cpp:573]   --->   Operation 122 'zext' 'zext_ln356_10' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%pool4_line_buffer_V_s = getelementptr [5120 x i5]* %pool4_line_buffer_V, i64 0, i64 %zext_ln356_10" [kernel.cpp:573]   --->   Operation 123 'getelementptr' 'pool4_line_buffer_V_s' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (1.35ns)   --->   "%pool4_line_buffer_V_1 = load i5* %pool4_line_buffer_V_s, align 1" [kernel.cpp:573]   --->   Operation 124 'load' 'pool4_line_buffer_V_1' <Predicate = (!icmp_ln572)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 4> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str143, i32 %tmp_7)" [kernel.cpp:575]   --->   Operation 125 'specregionend' 'empty_89' <Predicate = (icmp_ln572)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:571]   --->   Operation 126 'br' <Predicate = (icmp_ln572)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 2.14>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str144) nounwind" [kernel.cpp:572]   --->   Operation 127 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln356_8 = zext i4 %add_ln356_4 to i64" [kernel.cpp:573]   --->   Operation 128 'zext' 'zext_ln356_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%pool4_window_buffer_3 = getelementptr [4 x i5]* %pool4_window_buffer_s, i64 0, i64 %zext_ln356_8" [kernel.cpp:573]   --->   Operation 129 'getelementptr' 'pool4_window_buffer_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/2] (1.35ns)   --->   "%pool4_line_buffer_V_1 = load i5* %pool4_line_buffer_V_s, align 1" [kernel.cpp:573]   --->   Operation 130 'load' 'pool4_line_buffer_V_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 4> <RAM>
ST_10 : Operation 131 [1/1] (0.79ns)   --->   "store i5 %pool4_line_buffer_V_1, i5* %pool4_window_buffer_3, align 1" [kernel.cpp:573]   --->   Operation 131 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 4> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:572]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.16>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_V_8 = phi i5 [ %p_0_0, %pool4_pool_row_end ], [ 0, %_ZN9ap_ufixedILi5ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0.preheader ]" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:580]   --->   Operation 133 'phi' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%pool_row_0_0 = phi i2 [ %add_ln578, %pool4_pool_row_end ], [ 0, %_ZN9ap_ufixedILi5ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0.preheader ]" [kernel.cpp:578]   --->   Operation 134 'phi' 'pool_row_0_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.51ns)   --->   "%icmp_ln578 = icmp eq i2 %pool_row_0_0, -2" [kernel.cpp:578]   --->   Operation 135 'icmp' 'icmp_ln578' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 136 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.62ns)   --->   "%add_ln578 = add i2 %pool_row_0_0, 1" [kernel.cpp:578]   --->   Operation 137 'add' 'add_ln578' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln578, label %pool4_c_end, label %pool4_pool_row_begin" [kernel.cpp:578]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str145) nounwind" [kernel.cpp:578]   --->   Operation 139 'specloopname' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str145)" [kernel.cpp:578]   --->   Operation 140 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_12 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %pool_row_0_0, i1 false)" [kernel.cpp:580]   --->   Operation 141 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln579 = zext i3 %tmp_12 to i4" [kernel.cpp:579]   --->   Operation 142 'zext' 'zext_ln579' <Predicate = (!icmp_ln578)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.75ns)   --->   "br label %2" [kernel.cpp:579]   --->   Operation 143 'br' <Predicate = (!icmp_ln578)> <Delay = 0.75>
ST_11 : Operation 144 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* %pool4_pipe_8_V_V, i5 %tmp_V_8)" [kernel.cpp:583]   --->   Operation 144 'write' <Predicate = (icmp_ln578)> <Delay = 2.16> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str142, i32 %tmp_6)" [kernel.cpp:584]   --->   Operation 145 'specregionend' 'empty_84' <Predicate = (icmp_ln578)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:568]   --->   Operation 146 'br' <Predicate = (icmp_ln578)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 1.53>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%p_0_0 = phi i5 [ %tmp_V_8, %pool4_pool_row_begin ], [ %select_ln251, %3 ]"   --->   Operation 147 'phi' 'p_0_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%pool_col_0_0 = phi i2 [ 0, %pool4_pool_row_begin ], [ %add_ln579, %3 ]" [kernel.cpp:579]   --->   Operation 148 'phi' 'pool_col_0_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.51ns)   --->   "%icmp_ln579 = icmp eq i2 %pool_col_0_0, -2" [kernel.cpp:579]   --->   Operation 149 'icmp' 'icmp_ln579' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 150 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.62ns)   --->   "%add_ln579 = add i2 %pool_col_0_0, 1" [kernel.cpp:579]   --->   Operation 151 'add' 'add_ln579' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln579, label %pool4_pool_row_end, label %3" [kernel.cpp:579]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln580 = zext i2 %pool_col_0_0 to i4" [kernel.cpp:580]   --->   Operation 153 'zext' 'zext_ln580' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.74ns)   --->   "%add_ln580 = add i4 %zext_ln579, %zext_ln580" [kernel.cpp:580]   --->   Operation 154 'add' 'add_ln580' <Predicate = (!icmp_ln579)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln580_1 = zext i4 %add_ln580 to i64" [kernel.cpp:580]   --->   Operation 155 'zext' 'zext_ln580_1' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%pool4_window_buffer_1 = getelementptr [4 x i5]* %pool4_window_buffer_s, i64 0, i64 %zext_ln580_1" [kernel.cpp:580]   --->   Operation 156 'getelementptr' 'pool4_window_buffer_1' <Predicate = (!icmp_ln579)> <Delay = 0.00>
ST_12 : Operation 157 [2/2] (0.79ns)   --->   "%pool4_window_buffer_2 = load i5* %pool4_window_buffer_1, align 1" [kernel.cpp:580]   --->   Operation 157 'load' 'pool4_window_buffer_2' <Predicate = (!icmp_ln579)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 4> <RAM>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str145, i32 %tmp_8)" [kernel.cpp:582]   --->   Operation 158 'specregionend' 'empty_86' <Predicate = (icmp_ln579)> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "br label %_ZN9ap_ufixedILi5ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0" [kernel.cpp:578]   --->   Operation 159 'br' <Predicate = (icmp_ln579)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 2.14>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str146) nounwind" [kernel.cpp:579]   --->   Operation 160 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/2] (0.79ns)   --->   "%pool4_window_buffer_2 = load i5* %pool4_window_buffer_1, align 1" [kernel.cpp:580]   --->   Operation 161 'load' 'pool4_window_buffer_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 4> <RAM>
ST_13 : Operation 162 [1/1] (0.87ns)   --->   "%icmp_ln1494 = icmp ugt i5 %pool4_window_buffer_2, %p_0_0" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:580]   --->   Operation 162 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.48ns)   --->   "%select_ln251 = select i1 %icmp_ln1494, i5 %pool4_window_buffer_2, i5 %p_0_0" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/hls_math.h:251->kernel.cpp:580]   --->   Operation 163 'select' 'select_ln251' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:579]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ relu4_pipe_8_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool4_pipe_8_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
pool4_line_buffer_V   (alloca           ) [ 00111111111111]
pool4_window_buffer_s (alloca           ) [ 00111111111111]
tmp                   (specregionbegin  ) [ 00111111111111]
br_ln556              (br               ) [ 01111111111111]
h3_0_0                (phi              ) [ 00100000000000]
icmp_ln556            (icmp             ) [ 00111111111111]
empty_79              (speclooptripcount) [ 00000000000000]
add_ln556             (add              ) [ 01111111111111]
br_ln556              (br               ) [ 00000000000000]
specloopname_ln556    (specloopname     ) [ 00000000000000]
tmp_s                 (specregionbegin  ) [ 00011111111111]
br_ln558              (br               ) [ 00111111111111]
empty                 (specregionend    ) [ 00000000000000]
ret_ln588             (ret              ) [ 00000000000000]
line_row_0_0          (phi              ) [ 00010000000000]
icmp_ln558            (icmp             ) [ 00111111111111]
empty_91              (speclooptripcount) [ 00000000000000]
add_ln558             (add              ) [ 00111111111111]
br_ln558              (br               ) [ 00000000000000]
specloopname_ln558    (specloopname     ) [ 00000000000000]
tmp_3                 (specregionbegin  ) [ 00001100000000]
tmp_1                 (bitconcatenate   ) [ 00000000000000]
zext_ln356            (zext             ) [ 00000000000000]
tmp_2                 (bitconcatenate   ) [ 00000000000000]
zext_ln356_1          (zext             ) [ 00000000000000]
add_ln356             (add              ) [ 00001100000000]
br_ln559              (br               ) [ 00111111111111]
br_ln567              (br               ) [ 00111111111111]
line_col_0_0          (phi              ) [ 00001000000000]
icmp_ln559            (icmp             ) [ 00111111111111]
empty_93              (speclooptripcount) [ 00000000000000]
add_ln559             (add              ) [ 00111111111111]
br_ln559              (br               ) [ 00000000000000]
specloopname_ln559    (specloopname     ) [ 00000000000000]
tmp_5                 (specregionbegin  ) [ 00000100000000]
zext_ln356_2          (zext             ) [ 00000000000000]
add_ln356_1           (add              ) [ 00000000000000]
tmp_19_cast           (bitconcatenate   ) [ 00000100000000]
br_ln561              (br               ) [ 00111111111111]
empty_92              (specregionend    ) [ 00000000000000]
br_ln558              (br               ) [ 00111111111111]
line_c_0_0            (phi              ) [ 00000100000000]
icmp_ln561            (icmp             ) [ 00111111111111]
empty_95              (speclooptripcount) [ 00000000000000]
add_ln561             (add              ) [ 00111111111111]
br_ln561              (br               ) [ 00000000000000]
specloopname_ln561    (specloopname     ) [ 00000000000000]
zext_ln356_3          (zext             ) [ 00000000000000]
add_ln356_2           (add              ) [ 00000000000000]
zext_ln356_4          (zext             ) [ 00000000000000]
pool4_line_buffer_V_2 (getelementptr    ) [ 00000000000000]
tmp_V                 (read             ) [ 00000000000000]
store_ln562           (store            ) [ 00000000000000]
br_ln561              (br               ) [ 00111111111111]
empty_94              (specregionend    ) [ 00000000000000]
br_ln559              (br               ) [ 00111111111111]
block_0_0             (phi              ) [ 00000011111111]
icmp_ln567            (icmp             ) [ 00111111111111]
empty_81              (speclooptripcount) [ 00000000000000]
br_ln567              (br               ) [ 00000000000000]
specloopname_ln567    (specloopname     ) [ 00000000000000]
tmp_4                 (specregionbegin  ) [ 00000001111111]
br_ln568              (br               ) [ 00111111111111]
empty_80              (specregionend    ) [ 00000000000000]
br_ln556              (br               ) [ 01111111111111]
c_0_0                 (phi              ) [ 00000001000000]
icmp_ln568            (icmp             ) [ 00111111111111]
empty_83              (speclooptripcount) [ 00000000000000]
add_ln568             (add              ) [ 00111111111111]
br_ln568              (br               ) [ 00000000000000]
specloopname_ln568    (specloopname     ) [ 00000000000000]
tmp_6                 (specregionbegin  ) [ 00000000111111]
zext_ln571            (zext             ) [ 00000000111000]
br_ln571              (br               ) [ 00111111111111]
empty_82              (specregionend    ) [ 00000000000000]
add_ln567             (add              ) [ 00111111111111]
br_ln567              (br               ) [ 00111111111111]
window_row_0_0        (phi              ) [ 00000000100000]
icmp_ln571            (icmp             ) [ 00111111111111]
empty_88              (speclooptripcount) [ 00000000000000]
add_ln571             (add              ) [ 00111111111111]
br_ln571              (br               ) [ 00000000000000]
specloopname_ln571    (specloopname     ) [ 00000000000000]
tmp_7                 (specregionbegin  ) [ 00000000011000]
tmp_9                 (bitconcatenate   ) [ 00000000000000]
zext_ln356_5          (zext             ) [ 00000000000000]
tmp_10                (bitconcatenate   ) [ 00000000000000]
zext_ln356_6          (zext             ) [ 00000000000000]
add_ln356_3           (add              ) [ 00000000011000]
tmp_11                (bitconcatenate   ) [ 00000000000000]
zext_ln572_1          (zext             ) [ 00000000011000]
br_ln572              (br               ) [ 00111111111111]
br_ln578              (br               ) [ 00111111111111]
window_col_0_0        (phi              ) [ 00000000010000]
zext_ln572            (zext             ) [ 00000000000000]
icmp_ln572            (icmp             ) [ 00111111111111]
empty_90              (speclooptripcount) [ 00000000000000]
add_ln572             (add              ) [ 00111111111111]
br_ln572              (br               ) [ 00000000000000]
zext_ln356_7          (zext             ) [ 00000000000000]
add_ln356_4           (add              ) [ 00000000001000]
add_ln573             (add              ) [ 00000000000000]
zext_ln356_9          (zext             ) [ 00000000000000]
add_ln356_5           (add              ) [ 00000000000000]
tmp_25_cast           (bitconcatenate   ) [ 00000000000000]
add_ln356_6           (add              ) [ 00000000000000]
zext_ln356_10         (zext             ) [ 00000000000000]
pool4_line_buffer_V_s (getelementptr    ) [ 00000000001000]
empty_89              (specregionend    ) [ 00000000000000]
br_ln571              (br               ) [ 00111111111111]
specloopname_ln572    (specloopname     ) [ 00000000000000]
zext_ln356_8          (zext             ) [ 00000000000000]
pool4_window_buffer_3 (getelementptr    ) [ 00000000000000]
pool4_line_buffer_V_1 (load             ) [ 00000000000000]
store_ln573           (store            ) [ 00000000000000]
br_ln572              (br               ) [ 00111111111111]
tmp_V_8               (phi              ) [ 00000000000111]
pool_row_0_0          (phi              ) [ 00000000000100]
icmp_ln578            (icmp             ) [ 00111111111111]
empty_85              (speclooptripcount) [ 00000000000000]
add_ln578             (add              ) [ 00111111111111]
br_ln578              (br               ) [ 00000000000000]
specloopname_ln578    (specloopname     ) [ 00000000000000]
tmp_8                 (specregionbegin  ) [ 00000000000011]
tmp_12                (bitconcatenate   ) [ 00000000000000]
zext_ln579            (zext             ) [ 00000000000011]
br_ln579              (br               ) [ 00111111111111]
write_ln583           (write            ) [ 00000000000000]
empty_84              (specregionend    ) [ 00000000000000]
br_ln568              (br               ) [ 00111111111111]
p_0_0                 (phi              ) [ 00111111111111]
pool_col_0_0          (phi              ) [ 00000000000010]
icmp_ln579            (icmp             ) [ 00111111111111]
empty_87              (speclooptripcount) [ 00000000000000]
add_ln579             (add              ) [ 00111111111111]
br_ln579              (br               ) [ 00000000000000]
zext_ln580            (zext             ) [ 00000000000000]
add_ln580             (add              ) [ 00000000000000]
zext_ln580_1          (zext             ) [ 00000000000000]
pool4_window_buffer_1 (getelementptr    ) [ 00000000000001]
empty_86              (specregionend    ) [ 00000000000000]
br_ln578              (br               ) [ 00111111111111]
specloopname_ln579    (specloopname     ) [ 00000000000000]
pool4_window_buffer_2 (load             ) [ 00000000000000]
icmp_ln1494           (icmp             ) [ 00000000000000]
select_ln251          (select           ) [ 00111111111111]
br_ln579              (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="relu4_pipe_8_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu4_pipe_8_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool4_pipe_8_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool4_pipe_8_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str381"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str382"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str383"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str384"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str385"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str386"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str374"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str375"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str376"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str377"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str378"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str379"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i5P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i5P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="pool4_line_buffer_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool4_line_buffer_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="pool4_window_buffer_s_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pool4_window_buffer_s/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_V_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="0"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln583_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="0" index="2" bw="5" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln583/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="pool4_line_buffer_V_2_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="14" slack="0"/>
<pin id="151" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool4_line_buffer_V_2/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="13" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln562/5 pool4_line_buffer_V_1/9 "/>
</bind>
</comp>

<comp id="160" class="1004" name="pool4_line_buffer_V_s_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="14" slack="0"/>
<pin id="164" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool4_line_buffer_V_s/9 "/>
</bind>
</comp>

<comp id="167" class="1004" name="pool4_window_buffer_3_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool4_window_buffer_3/10 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="5" slack="0"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln573/10 pool4_window_buffer_2/12 "/>
</bind>
</comp>

<comp id="180" class="1004" name="pool4_window_buffer_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool4_window_buffer_1/12 "/>
</bind>
</comp>

<comp id="187" class="1005" name="h3_0_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="1"/>
<pin id="189" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h3_0_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="h3_0_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h3_0_0/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="line_row_0_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="line_row_0_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="line_row_0_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="2" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_row_0_0/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="line_col_0_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="1"/>
<pin id="211" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="line_col_0_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="line_col_0_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="6" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_col_0_0/4 "/>
</bind>
</comp>

<comp id="220" class="1005" name="line_c_0_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="1"/>
<pin id="222" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="line_c_0_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="line_c_0_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_c_0_0/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="block_0_0_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="block_0_0 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="block_0_0_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="1" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="block_0_0/6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="c_0_0_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="1"/>
<pin id="245" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_0_0 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="c_0_0_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_0/7 "/>
</bind>
</comp>

<comp id="254" class="1005" name="window_row_0_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="1"/>
<pin id="256" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="window_row_0_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="window_row_0_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="2" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_row_0_0/8 "/>
</bind>
</comp>

<comp id="265" class="1005" name="window_col_0_0_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="1"/>
<pin id="267" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="window_col_0_0 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="window_col_0_0_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="2" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_col_0_0/9 "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp_V_8_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_8 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_V_8_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_8/11 "/>
</bind>
</comp>

<comp id="289" class="1005" name="pool_row_0_0_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="1"/>
<pin id="291" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pool_row_0_0 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="pool_row_0_0_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pool_row_0_0/11 "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_0_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="1"/>
<pin id="302" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_0_0 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_0_0_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="5" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0/12 "/>
</bind>
</comp>

<comp id="312" class="1005" name="pool_col_0_0_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="1"/>
<pin id="314" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pool_col_0_0 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="pool_col_0_0_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="2" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pool_col_0_0/12 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln556_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln556/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln556_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln556/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln558_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="2" slack="0"/>
<pin id="337" dir="0" index="1" bw="2" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln558/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln558_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln558/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln356_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="0" index="1" bw="2" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln356_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln356_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln559_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="0" index="1" bw="6" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln559/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln559_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln559/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln356_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_2/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln356_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="1"/>
<pin id="396" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_1/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_19_cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="14" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19_cast/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln561_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="7" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln561/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln561_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln561/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln356_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_3/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln356_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="14" slack="1"/>
<pin id="424" dir="0" index="1" bw="7" slack="0"/>
<pin id="425" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_2/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln356_4_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="14" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_4/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln567_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="6" slack="0"/>
<pin id="434" dir="0" index="1" bw="6" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln567/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln568_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="0" index="1" bw="7" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln568/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln568_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln568/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln571_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="7" slack="0"/>
<pin id="452" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln571/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln567_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="1"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln567/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln571_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln571_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln571/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_9_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="0" index="1" bw="2" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln356_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_5/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_10_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="5" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln356_6_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_6/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln356_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="5" slack="0"/>
<pin id="498" dir="0" index="1" bw="7" slack="0"/>
<pin id="499" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_3/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_11_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="0"/>
<pin id="504" dir="0" index="1" bw="2" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln572_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln572_1/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln572_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln572/9 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln572_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln572/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln572_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln572/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln356_7_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_7/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln356_4_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="2" slack="0"/>
<pin id="536" dir="0" index="1" bw="3" slack="1"/>
<pin id="537" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_4/9 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln573_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="3"/>
<pin id="541" dir="0" index="1" bw="2" slack="0"/>
<pin id="542" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln573/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln356_9_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="6" slack="0"/>
<pin id="547" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_9/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln356_5_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="6" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="1"/>
<pin id="552" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_5/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_25_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="14" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25_cast/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln356_6_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="2"/>
<pin id="564" dir="0" index="1" bw="14" slack="0"/>
<pin id="565" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln356_6/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="zext_ln356_10_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="14" slack="0"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_10/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="zext_ln356_8_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln356_8/10 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln578_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="2" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln578/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln578_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln578/11 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_12_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="0" index="1" bw="2" slack="0"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln579_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="3" slack="0"/>
<pin id="598" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln579/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln579_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="0"/>
<pin id="602" dir="0" index="1" bw="2" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln579/12 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln579_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="2" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln579/12 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln580_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln580/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln580_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="3" slack="1"/>
<pin id="618" dir="0" index="1" bw="2" slack="0"/>
<pin id="619" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln580/12 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln580_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln580_1/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln1494_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="0"/>
<pin id="628" dir="0" index="1" bw="5" slack="1"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/13 "/>
</bind>
</comp>

<comp id="632" class="1004" name="select_ln251_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="5" slack="0"/>
<pin id="635" dir="0" index="2" bw="5" slack="1"/>
<pin id="636" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln251/13 "/>
</bind>
</comp>

<comp id="643" class="1005" name="add_ln556_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="0"/>
<pin id="645" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln556 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln558_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="0"/>
<pin id="653" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln558 "/>
</bind>
</comp>

<comp id="656" class="1005" name="add_ln356_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="1"/>
<pin id="658" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln356 "/>
</bind>
</comp>

<comp id="664" class="1005" name="add_ln559_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="0"/>
<pin id="666" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln559 "/>
</bind>
</comp>

<comp id="669" class="1005" name="tmp_19_cast_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="14" slack="1"/>
<pin id="671" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_cast "/>
</bind>
</comp>

<comp id="677" class="1005" name="add_ln561_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="7" slack="0"/>
<pin id="679" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln561 "/>
</bind>
</comp>

<comp id="688" class="1005" name="add_ln568_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="7" slack="0"/>
<pin id="690" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln568 "/>
</bind>
</comp>

<comp id="693" class="1005" name="zext_ln571_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="14" slack="2"/>
<pin id="695" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln571 "/>
</bind>
</comp>

<comp id="698" class="1005" name="add_ln567_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="1"/>
<pin id="700" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln567 "/>
</bind>
</comp>

<comp id="706" class="1005" name="add_ln571_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln571 "/>
</bind>
</comp>

<comp id="711" class="1005" name="add_ln356_3_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="1"/>
<pin id="713" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln356_3 "/>
</bind>
</comp>

<comp id="716" class="1005" name="zext_ln572_1_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="1"/>
<pin id="718" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln572_1 "/>
</bind>
</comp>

<comp id="724" class="1005" name="add_ln572_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln572 "/>
</bind>
</comp>

<comp id="729" class="1005" name="add_ln356_4_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="4" slack="1"/>
<pin id="731" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln356_4 "/>
</bind>
</comp>

<comp id="734" class="1005" name="pool4_line_buffer_V_s_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="13" slack="1"/>
<pin id="736" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="pool4_line_buffer_V_s "/>
</bind>
</comp>

<comp id="742" class="1005" name="add_ln578_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="0"/>
<pin id="744" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln578 "/>
</bind>
</comp>

<comp id="747" class="1005" name="zext_ln579_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="1"/>
<pin id="749" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln579 "/>
</bind>
</comp>

<comp id="755" class="1005" name="add_ln579_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="2" slack="0"/>
<pin id="757" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln579 "/>
</bind>
</comp>

<comp id="760" class="1005" name="pool4_window_buffer_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="2" slack="1"/>
<pin id="762" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="pool4_window_buffer_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="select_ln251_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="5" slack="1"/>
<pin id="767" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln251 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="102" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="122" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="100" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="134" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="165"><net_src comp="100" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="160" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="172"><net_src comp="100" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="153" pin="3"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="100" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="60" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="90" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="78" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="90" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="60" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="72" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="140" pin=2"/></net>

<net id="288"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="292"><net_src comp="60" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="310"><net_src comp="276" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="191" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="191" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="52" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="202" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="202" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="66" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="70" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="202" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="72" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="74" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="202" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="76" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="370"><net_src comp="359" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="355" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="213" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="80" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="213" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="84" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="213" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="88" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="78" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="224" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="92" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="224" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="96" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="224" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="422" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="436"><net_src comp="235" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="80" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="247" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="92" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="247" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="96" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="247" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="231" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="110" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="258" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="62" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="258" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="66" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="70" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="258" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="72" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="74" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="258" pin="4"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="76" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="480" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="114" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="258" pin="4"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="116" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="269" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="269" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="62" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="269" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="66" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="269" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="530" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="231" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="514" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="88" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="549" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="78" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="566"><net_src comp="554" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="562" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="575"><net_src comp="572" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="580"><net_src comp="293" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="62" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="293" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="66" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="114" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="293" pin="4"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="116" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="588" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="316" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="62" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="316" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="66" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="316" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="630"><net_src comp="173" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="300" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="638"><net_src comp="173" pin="3"/><net_sink comp="632" pin=1"/></net>

<net id="639"><net_src comp="300" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="646"><net_src comp="329" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="654"><net_src comp="341" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="659"><net_src comp="371" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="667"><net_src comp="383" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="672"><net_src comp="398" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="680"><net_src comp="412" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="691"><net_src comp="444" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="696"><net_src comp="450" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="701"><net_src comp="454" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="709"><net_src comp="466" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="714"><net_src comp="496" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="719"><net_src comp="510" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="727"><net_src comp="524" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="732"><net_src comp="534" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="737"><net_src comp="160" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="745"><net_src comp="582" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="750"><net_src comp="596" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="758"><net_src comp="606" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="763"><net_src comp="180" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="768"><net_src comp="632" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="304" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool4_pipe_8_V_V | {11 }
 - Input state : 
	Port: maxpool4 : relu4_pipe_8_V_V | {5 }
  - Chain level:
	State 1
	State 2
		icmp_ln556 : 1
		add_ln556 : 1
		br_ln556 : 2
	State 3
		icmp_ln558 : 1
		add_ln558 : 1
		br_ln558 : 2
		tmp_1 : 1
		zext_ln356 : 2
		tmp_2 : 1
		zext_ln356_1 : 2
		add_ln356 : 3
	State 4
		icmp_ln559 : 1
		add_ln559 : 1
		br_ln559 : 2
		zext_ln356_2 : 1
		add_ln356_1 : 2
		tmp_19_cast : 3
	State 5
		icmp_ln561 : 1
		add_ln561 : 1
		br_ln561 : 2
		zext_ln356_3 : 1
		add_ln356_2 : 2
		zext_ln356_4 : 3
		pool4_line_buffer_V_2 : 4
		store_ln562 : 5
	State 6
		icmp_ln567 : 1
		br_ln567 : 2
	State 7
		icmp_ln568 : 1
		add_ln568 : 1
		br_ln568 : 2
		zext_ln571 : 1
	State 8
		icmp_ln571 : 1
		add_ln571 : 1
		br_ln571 : 2
		tmp_9 : 1
		zext_ln356_5 : 2
		tmp_10 : 1
		zext_ln356_6 : 2
		add_ln356_3 : 3
		tmp_11 : 1
		zext_ln572_1 : 2
	State 9
		zext_ln572 : 1
		icmp_ln572 : 1
		add_ln572 : 1
		br_ln572 : 2
		zext_ln356_7 : 1
		add_ln356_4 : 2
		add_ln573 : 2
		zext_ln356_9 : 3
		add_ln356_5 : 4
		tmp_25_cast : 5
		add_ln356_6 : 6
		zext_ln356_10 : 7
		pool4_line_buffer_V_s : 8
		pool4_line_buffer_V_1 : 9
	State 10
		pool4_window_buffer_3 : 1
		store_ln573 : 2
	State 11
		icmp_ln578 : 1
		add_ln578 : 1
		br_ln578 : 2
		tmp_12 : 1
		zext_ln579 : 2
		write_ln583 : 1
	State 12
		icmp_ln579 : 1
		add_ln579 : 1
		br_ln579 : 2
		zext_ln580 : 1
		add_ln580 : 2
		zext_ln580_1 : 3
		pool4_window_buffer_1 : 4
		pool4_window_buffer_2 : 5
	State 13
		icmp_ln1494 : 1
		select_ln251 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln556_fu_329     |    0    |    12   |
|          |     add_ln558_fu_341     |    0    |    9    |
|          |     add_ln356_fu_371     |    0    |    15   |
|          |     add_ln559_fu_383     |    0    |    15   |
|          |    add_ln356_1_fu_393    |    0    |    15   |
|          |     add_ln561_fu_412     |    0    |    15   |
|          |    add_ln356_2_fu_422    |    0    |    21   |
|          |     add_ln568_fu_444     |    0    |    15   |
|          |     add_ln567_fu_454     |    0    |    15   |
|    add   |     add_ln571_fu_466     |    0    |    9    |
|          |    add_ln356_3_fu_496    |    0    |    15   |
|          |     add_ln572_fu_524     |    0    |    9    |
|          |    add_ln356_4_fu_534    |    0    |    11   |
|          |     add_ln573_fu_539     |    0    |    15   |
|          |    add_ln356_5_fu_549    |    0    |    15   |
|          |    add_ln356_6_fu_562    |    0    |    21   |
|          |     add_ln578_fu_582     |    0    |    9    |
|          |     add_ln579_fu_606     |    0    |    9    |
|          |     add_ln580_fu_616     |    0    |    11   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln556_fu_323    |    0    |    9    |
|          |     icmp_ln558_fu_335    |    0    |    8    |
|          |     icmp_ln559_fu_377    |    0    |    11   |
|          |     icmp_ln561_fu_406    |    0    |    11   |
|          |     icmp_ln567_fu_432    |    0    |    11   |
|   icmp   |     icmp_ln568_fu_438    |    0    |    11   |
|          |     icmp_ln571_fu_460    |    0    |    8    |
|          |     icmp_ln572_fu_518    |    0    |    8    |
|          |     icmp_ln578_fu_576    |    0    |    8    |
|          |     icmp_ln579_fu_600    |    0    |    8    |
|          |    icmp_ln1494_fu_626    |    0    |    11   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln251_fu_632   |    0    |    5    |
|----------|--------------------------|---------|---------|
|   read   |     tmp_V_read_fu_134    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln583_write_fu_140 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_1_fu_347       |    0    |    0    |
|          |       tmp_2_fu_359       |    0    |    0    |
|          |    tmp_19_cast_fu_398    |    0    |    0    |
|bitconcatenate|       tmp_9_fu_472       |    0    |    0    |
|          |       tmp_10_fu_484      |    0    |    0    |
|          |       tmp_11_fu_502      |    0    |    0    |
|          |    tmp_25_cast_fu_554    |    0    |    0    |
|          |       tmp_12_fu_588      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln356_fu_355    |    0    |    0    |
|          |    zext_ln356_1_fu_367   |    0    |    0    |
|          |    zext_ln356_2_fu_389   |    0    |    0    |
|          |    zext_ln356_3_fu_418   |    0    |    0    |
|          |    zext_ln356_4_fu_427   |    0    |    0    |
|          |     zext_ln571_fu_450    |    0    |    0    |
|          |    zext_ln356_5_fu_480   |    0    |    0    |
|          |    zext_ln356_6_fu_492   |    0    |    0    |
|   zext   |    zext_ln572_1_fu_510   |    0    |    0    |
|          |     zext_ln572_fu_514    |    0    |    0    |
|          |    zext_ln356_7_fu_530   |    0    |    0    |
|          |    zext_ln356_9_fu_545   |    0    |    0    |
|          |   zext_ln356_10_fu_567   |    0    |    0    |
|          |    zext_ln356_8_fu_572   |    0    |    0    |
|          |     zext_ln579_fu_596    |    0    |    0    |
|          |     zext_ln580_fu_612    |    0    |    0    |
|          |    zext_ln580_1_fu_621   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   365   |
|----------|--------------------------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
| pool4_line_buffer_V |    3   |    0   |    0   |    0   |
|pool4_window_buffer_s|    0   |   10   |    1   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |    3   |   10   |    1   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln356_3_reg_711     |    8   |
|     add_ln356_4_reg_729     |    4   |
|      add_ln356_reg_656      |    8   |
|      add_ln556_reg_643      |    4   |
|      add_ln558_reg_651      |    2   |
|      add_ln559_reg_664      |    6   |
|      add_ln561_reg_677      |    7   |
|      add_ln567_reg_698      |    6   |
|      add_ln568_reg_688      |    7   |
|      add_ln571_reg_706      |    2   |
|      add_ln572_reg_724      |    2   |
|      add_ln578_reg_742      |    2   |
|      add_ln579_reg_755      |    2   |
|      block_0_0_reg_231      |    6   |
|        c_0_0_reg_243        |    7   |
|        h3_0_0_reg_187       |    4   |
|      line_c_0_0_reg_220     |    7   |
|     line_col_0_0_reg_209    |    6   |
|     line_row_0_0_reg_198    |    2   |
|        p_0_0_reg_300        |    5   |
|pool4_line_buffer_V_s_reg_734|   13   |
|pool4_window_buffer_1_reg_760|    2   |
|     pool_col_0_0_reg_312    |    2   |
|     pool_row_0_0_reg_289    |    2   |
|     select_ln251_reg_765    |    5   |
|     tmp_19_cast_reg_669     |   14   |
|       tmp_V_8_reg_276       |    5   |
|    window_col_0_0_reg_265   |    2   |
|    window_row_0_0_reg_254   |    2   |
|      zext_ln571_reg_693     |   14   |
|     zext_ln572_1_reg_716    |    4   |
|      zext_ln579_reg_747     |    4   |
+-----------------------------+--------+
|            Total            |   166  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   3  |  13  |   39   ||    15   |
| grp_access_fu_173 |  p0  |   3  |   2  |    6   ||    15   |
| block_0_0_reg_231 |  p0  |   2  |   6  |   12   ||    9    |
|  tmp_V_8_reg_276  |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   67   ||  3.8795 ||    48   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   365  |    -   |
|   Memory  |    3   |    -   |   10   |    1   |    0   |
|Multiplexer|    -   |    3   |    -   |   48   |    -   |
|  Register |    -   |    -   |   166  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   176  |   414  |    0   |
+-----------+--------+--------+--------+--------+--------+
