<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Convert_HDL" build_result="0" build_time="1382355149">
            <Task name="HDL_Conv" build_result="0" update_result="2" update_time="1382355149"/>
        </Milestone>
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="0" update_result="2" update_time="1382355198"/>
        </Milestone>
        <Milestone name="Generate_HDL" build_result="0" build_time="1382355149">
            <Task name="HDL_Gen" build_result="0" update_result="2" update_time="1382355149"/>
        </Milestone>
        <Milestone name="Map" build_result="0" build_time="1382355173">
            <Task name="Map" build_result="0" update_result="2" update_time="1382355173"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="0" build_time="1382355193">
            <Task name="PAR" build_result="0" update_result="2" update_time="1382355193"/>
            <Task name="PARTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="0" build_time="1382355170">
            <Task name="Synplify_Synthesis" build_result="0" update_result="2" update_time="1382355170"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1382355150"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="0"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="0"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="0"/>
        </Milestone>
        <Milestone name="Translate" build_result="0" build_time="1382355171">
            <Task name="Translate" build_result="0" update_result="2" update_time="1382355171"/>
        </Milestone>
        <Report name="enkoder.v" last_build_time="1382355149" last_build_size="1239"/>
        <Report name="labv2_labv2.bgn" last_build_time="1382355197" last_build_size="3433"/>
        <Report name="labv2_labv2.edi" last_build_time="1382355165" last_build_size="209400"/>
        <Report name="labv2_labv2.jed" last_build_time="1382355197" last_build_size="1268561"/>
        <Report name="labv2_labv2.ncd" last_build_time="1382355193" last_build_size="225862"/>
        <Report name="labv2_labv2.ngd" last_build_time="1382355171" last_build_size="185796"/>
        <Report name="labv2_labv2_map.ncd" last_build_time="1382355173" last_build_size="146780"/>
        <Report name="sviraj.v" last_build_time="1382355149" last_build_size="1602"/>
    </Strategy>
</BuildStatus>
