

================================================================
== Vivado HLS Report for 'fft_filter_wcfo_top_dummy_proc_be'
================================================================
* Date:           Wed Apr  4 14:19:49 2018

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.00|      4.10|        0.62|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2070|  2070|  2070|  2070|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+------+------+----------+-----------+-----------+------+----------+
        |                    |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+------+------+----------+-----------+-----------+------+----------+
        |- for_of_the_multi  |  2061|  2061|        15|          1|          1|  2048|    yes   |
        +--------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 1
  Pipeline-0: II = 1, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	17  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	2  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
* FSM state operations: 

 <State 1>: 0.89ns
ST_1: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk2, [8 x i8]* @str94, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str94, [8 x i8]* @str94, [8 x i8]* @str94)

ST_1: stg_26 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk1, [8 x i8]* @str93, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str93, [8 x i8]* @str93, [8 x i8]* @str93)

ST_1: stg_27 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %output_xk1, [1 x i8]* @p_str1, [7 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_28 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %coefs_cfo_V, [1 x i8]* @p_str1, [7 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_29 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %coefs, [1 x i8]* @p_str1, [12 x i8]* @p_str6, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_30 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %output_xk1, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_31 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %coefs_cfo_V, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_32 [1/1] 0.89ns
:7  br label %1


 <State 2>: 2.39ns
ST_2: p_Val2_6 [1/1] 0.00ns
:0  %p_Val2_6 = phi i64 [ 0, %0 ], [ %summation_cfo_I_V, %3 ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i12 [ 0, %0 ], [ %i_1, %3 ]

ST_2: exitcond [1/1] 1.30ns
:2  %exitcond = icmp eq i12 %i, -2048

ST_2: i_1 [1/1] 1.30ns
:3  %i_1 = add i12 %i, 1

ST_2: stg_37 [1/1] 0.00ns
:4  br i1 %exitcond, label %_ifconv, label %._crit_edge

ST_2: tmp_9 [1/1] 0.00ns
._crit_edge:4  %tmp_9 = zext i12 %i to i64

ST_2: coefs_addr [1/1] 0.00ns
._crit_edge:8  %coefs_addr = getelementptr [2048 x i64]* %coefs, i64 0, i64 %tmp_9

ST_2: coefs_load [2/2] 2.39ns
._crit_edge:9  %coefs_load = load i64* %coefs_addr, align 8

ST_2: tmp_14 [1/1] 0.00ns
._crit_edge:40  %tmp_14 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)

ST_2: icmp [1/1] 0.94ns
._crit_edge:41  %icmp = icmp eq i3 %tmp_14, 0

ST_2: stg_43 [1/1] 0.00ns
._crit_edge:43  br i1 %icmp, label %3, label %2


 <State 3>: 4.10ns
ST_3: input_xk1_read [1/1] 1.79ns
._crit_edge:5  %input_xk1_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk1)

ST_3: p_Val2_3 [1/1] 0.00ns
._crit_edge:6  %p_Val2_3 = trunc i64 %input_xk1_read to i32

ST_3: p_x_M_imag_V_read_assign [1/1] 0.00ns
._crit_edge:7  %p_x_M_imag_V_read_assign = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %input_xk1_read, i32 32, i32 63)

ST_3: coefs_load [1/2] 2.39ns
._crit_edge:9  %coefs_load = load i64* %coefs_addr, align 8

ST_3: tmp_11 [1/1] 0.00ns
._crit_edge:10  %tmp_11 = trunc i64 %coefs_load to i32

ST_3: p_y_M_imag_V_read_assign [1/1] 0.00ns
._crit_edge:11  %p_y_M_imag_V_read_assign = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %coefs_load, i32 32, i32 63)

ST_3: tmp_1 [1/1] 0.00ns
._crit_edge:12  %tmp_1 = sext i32 %tmp_11 to i63

ST_3: tmp_2 [1/1] 0.00ns
._crit_edge:13  %tmp_2 = sext i32 %p_Val2_3 to i63

ST_3: tmp_3 [1/1] 0.00ns
._crit_edge:14  %tmp_3 = sext i32 %p_y_M_imag_V_read_assign to i63

ST_3: tmp_5 [1/1] 0.00ns
._crit_edge:15  %tmp_5 = sext i32 %p_x_M_imag_V_read_assign to i63

ST_3: tmp1_i_cast [7/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_3: tmp_2_i_cast [7/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_3: tmp_1_i_cast [7/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_3: tmp_3_i_cast [7/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_3: tmp_13 [1/1] 0.00ns
._crit_edge:27  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %input_xk1_read, i32 31)

ST_3: absI_V [1/1] 1.60ns
._crit_edge:28  %absI_V = sub i32 0, %p_Val2_3

ST_3: tmp_s [1/1] 0.71ns
._crit_edge:29  %tmp_s = select i1 %tmp_13, i32 %absI_V, i32 %p_Val2_3

ST_3: coefs_cfo_V_addr [1/1] 0.00ns
._crit_edge:31  %coefs_cfo_V_addr = getelementptr [2048 x i32]* %coefs_cfo_V, i64 0, i64 %tmp_9

ST_3: p_Val2_4 [2/2] 2.39ns
._crit_edge:32  %p_Val2_4 = load i32* %coefs_cfo_V_addr, align 4

ST_3: input_xk2_read [1/1] 1.79ns
._crit_edge:42  %input_xk2_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk2)

ST_3: stg_64 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %out_r, i64 %input_xk2_read)


 <State 4>: 3.93ns
ST_4: tmp1_i_cast [6/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_4: tmp_2_i_cast [6/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_4: tmp_1_i_cast [6/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_4: tmp_3_i_cast [6/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_4: tmp_4 [1/1] 0.00ns
._crit_edge:30  %tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i32.i21(i32 %tmp_s, i21 0)

ST_4: p_Val2_4 [1/2] 2.39ns
._crit_edge:32  %p_Val2_4 = load i32* %coefs_cfo_V_addr, align 4

ST_4: tmp_6 [1/1] 0.00ns
._crit_edge:33  %tmp_6 = call i53 @_ssdm_op_BitConcatenate.i53.i32.i21(i32 %p_Val2_4, i21 0)

ST_4: OP1_V_cast [1/1] 0.00ns
._crit_edge:34  %OP1_V_cast = sext i53 %tmp_4 to i106

ST_4: OP2_V_cast [1/1] 0.00ns
._crit_edge:35  %OP2_V_cast = sext i53 %tmp_6 to i106

ST_4: p_Val2_5 [13/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 5>: 1.54ns
ST_5: tmp1_i_cast [5/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_5: tmp_2_i_cast [5/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_5: tmp_1_i_cast [5/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_5: tmp_3_i_cast [5/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_5: p_Val2_5 [12/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 6>: 1.54ns
ST_6: tmp1_i_cast [4/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_6: tmp_2_i_cast [4/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_6: tmp_1_i_cast [4/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_6: tmp_3_i_cast [4/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_6: p_Val2_5 [11/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 7>: 1.54ns
ST_7: tmp1_i_cast [3/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_7: tmp_2_i_cast [3/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_7: tmp_1_i_cast [3/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_7: tmp_3_i_cast [3/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_7: p_Val2_5 [10/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 8>: 1.54ns
ST_8: tmp1_i_cast [2/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_8: tmp_2_i_cast [2/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_8: tmp_1_i_cast [2/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_8: tmp_3_i_cast [2/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_8: p_Val2_5 [9/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 9>: 3.62ns
ST_9: tmp1_i_cast [1/7] 1.54ns
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

ST_9: tmp_2_i_cast [1/7] 1.54ns
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

ST_9: p_Val2_s [1/1] 2.08ns
._crit_edge:18  %p_Val2_s = sub i63 %tmp1_i_cast, %tmp_2_i_cast

ST_9: p_r_M_real_V [1/1] 0.00ns
._crit_edge:19  %p_r_M_real_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_s, i32 31, i32 62)

ST_9: tmp_1_i_cast [1/7] 1.54ns
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

ST_9: tmp_3_i_cast [1/7] 1.54ns
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

ST_9: p_Val2_2 [1/1] 2.08ns
._crit_edge:22  %p_Val2_2 = add i63 %tmp_1_i_cast, %tmp_3_i_cast

ST_9: p_r_M_imag_V [1/1] 0.00ns
._crit_edge:23  %p_r_M_imag_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_2, i32 31, i32 62)

ST_9: p_Val2_5 [8/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 10>: 2.39ns
ST_10: output_xk1_addr [1/1] 0.00ns
._crit_edge:24  %output_xk1_addr = getelementptr [2048 x i64]* %output_xk1, i64 0, i64 %tmp_9

ST_10: output_xk1_M_imag_V_addr [1/1] 0.00ns
._crit_edge:25  %output_xk1_M_imag_V_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_r_M_imag_V, i32 %p_r_M_real_V)

ST_10: stg_106 [1/1] 2.39ns
._crit_edge:26  store i64 %output_xk1_M_imag_V_addr, i64* %output_xk1_addr, align 8

ST_10: p_Val2_5 [7/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 11>: 1.54ns
ST_11: p_Val2_5 [6/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 12>: 1.54ns
ST_12: p_Val2_5 [5/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 13>: 1.54ns
ST_13: p_Val2_5 [4/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 14>: 1.54ns
ST_14: p_Val2_5 [3/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 15>: 1.54ns
ST_15: p_Val2_5 [2/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast


 <State 16>: 3.62ns
ST_16: empty [1/1] 0.00ns
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_16: stg_114 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

ST_16: tmp [1/1] 0.00ns
._crit_edge:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)

ST_16: stg_116 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_16: p_Val2_5 [1/13] 1.54ns
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

ST_16: tmp_7 [1/1] 0.00ns
._crit_edge:37  %tmp_7 = call i54 @_ssdm_op_PartSelect.i54.i106.i32.i32(i106 %p_Val2_5, i32 52, i32 105)

ST_16: p_Val2_7 [1/1] 0.00ns
._crit_edge:38  %p_Val2_7 = sext i54 %tmp_7 to i64

ST_16: summation_cfo_I_V [1/1] 2.08ns
._crit_edge:39  %summation_cfo_I_V = add i64 %p_Val2_7, %p_Val2_6

ST_16: stg_121 [1/1] 0.00ns
:1  br label %3

ST_16: empty_39 [1/1] 0.00ns
:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp)

ST_16: stg_123 [1/1] 0.00ns
:1  br label %1


 <State 17>: 1.52ns
ST_17: tmp_8 [1/1] 1.52ns
_ifconv:0  %tmp_8 = icmp eq i64 %p_Val2_6, 0


 <State 18>: 3.22ns
ST_18: dp_1 [6/6] 3.22ns
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float


 <State 19>: 3.22ns
ST_19: dp_1 [5/6] 3.22ns
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float


 <State 20>: 3.22ns
ST_20: dp_1 [4/6] 3.22ns
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float


 <State 21>: 3.22ns
ST_21: dp_1 [3/6] 3.22ns
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float


 <State 22>: 3.22ns
ST_22: dp_1 [2/6] 3.22ns
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float


 <State 23>: 3.22ns
ST_23: dp_1 [1/6] 3.22ns
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float


 <State 24>: 1.95ns
ST_24: res_V_1 [1/1] 0.00ns
_ifconv:2  %res_V_1 = bitcast float %dp_1 to i32

ST_24: exp_V [1/1] 0.00ns
_ifconv:3  %exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_1, i32 23, i32 30)

ST_24: exp_V_2 [1/1] 1.24ns
_ifconv:4  %exp_V_2 = add i8 %exp_V, -52

ST_24: p_Result_s [1/1] 0.00ns
_ifconv:5  %p_Result_s = call i32 @llvm.part.set.i32.i8(i32 %res_V_1, i8 %exp_V_2, i32 23, i32 30) nounwind

ST_24: dp [1/1] 0.00ns
_ifconv:6  %dp = bitcast i32 %p_Result_s to float

ST_24: p_0_i [1/1] 0.71ns
_ifconv:7  %p_0_i = select i1 %tmp_8, float 0.000000e+00, float %dp

ST_24: stg_137 [1/1] 0.00ns
_ifconv:8  call void @_ssdm_op_Write.ap_auto.volatile.floatP(float* %cfoIout, float %p_0_i)

ST_24: stg_138 [1/1] 0.00ns
_ifconv:9  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
