<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Contiki-NG: arch/cpu/cc253x/dev/dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doc-style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki-NG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_ea38d20b990ae68b37391eb35e115b9c.html">cpu</a></li><li class="navelem"><a class="el" href="dir_f7acb0156eee8d20b9f175907412ccbb.html">cc253x</a></li><li class="navelem"><a class="el" href="dir_31715e9f58d666d28497cbda5c86487b.html">dev</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * \file</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *       Header file for the cc2430 DMA controller</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * \author</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *         Original: Martti Huttunen &lt;martti@sensinode.com&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *         Port: Zach Shelby &lt;zach@sensinode.com&gt;</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *         Further Modifications:</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *               George Oikonomou &lt;oikonomou@users.sourceforge.net&gt;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#ifndef __DMA_H</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __DMA_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;<a class="code" href="cc253x_8h.html">cc253x.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sfr-bits_8h.html">sfr-bits.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/* DMA triggers */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define DMA_T_NONE       0 </span><span class="comment">/* None, DMAREQ.DMAREQx bits start transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_PREV       1 </span><span class="comment">/* completion of previous channel */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_T1_CH0     2 </span><span class="comment">/* Timer 1, compare, channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_T1_CH1     3 </span><span class="comment">/* Timer 1, compare, channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_T1_CH2     4 </span><span class="comment">/* Timer 1, compare, channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_T2_COMP    5 </span><span class="comment">/* Timer 2, compare */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_T2_OVFL    6 </span><span class="comment">/* Timer 2, overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_T3_CH0     7 </span><span class="comment">/* Timer 3, compare, channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_T3_CH1     8 </span><span class="comment">/* Timer 3, compare, channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_T4_CH0     9 </span><span class="comment">/* Timer 4, compare, channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_T4_CH1    10 </span><span class="comment">/* Timer 4, compare, channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_ST        11 </span><span class="comment">/* Sleep Timer compare */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_IOC_0     12 </span><span class="comment">/* Port 0 I/O pin input transition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_IOC_1     13 </span><span class="comment">/* Port 1 I/O pin input transition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_URX0      14 </span><span class="comment">/* USART0 RX complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_UTX0      15 </span><span class="comment">/* USART0 TX complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_URX1      16 </span><span class="comment">/* USART1 RX complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_UTX1      17 </span><span class="comment">/* USART1 TX complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_FLASH     18 </span><span class="comment">/* Flash data write complete */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_RADIO     19 </span><span class="comment">/* RF packet byte received/transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_ADC_CHALL 20 </span><span class="comment">/* ADC end of a conversion in a sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_ADC_CH11  21 </span><span class="comment">/* ADC end of conversion channel 0 in sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_ADC_CH21  22 </span><span class="comment">/* ADC end of conversion channel 1 in sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_ADC_CH32  23 </span><span class="comment">/* ADC end of conversion channel 2 in sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_ADC_CH42  24 </span><span class="comment">/* ADC end of conversion channel 3 in sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_ADC_CH53  25 </span><span class="comment">/* ADC end of conversion channel 4 in sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_ADC_CH63  26 </span><span class="comment">/* ADC end of conversion channel 5 in sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_ADC_CH74  27 </span><span class="comment">/* ADC end of conversion channel 6 in sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_ADC_CH84  28 </span><span class="comment">/* ADC end of conversion channel 7 in sequence */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_ENC_DW    29 </span><span class="comment">/* AES processor requests download input data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_T_ENC_UP    30 </span><span class="comment">/* AES processor requests upload output data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* variable DMA length modes (VLEN) */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define DMA_VLEN_LEN  (0 &lt;&lt; 5) </span><span class="comment">/* Use LEN for transfer count*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * Transfer the number of bytes/words specified by first byte/word + 1</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * (up to a maximum specified by LEN).</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * Thus transfer count excludes length byte/word.</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define DMA_VLEN_N1   (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span> <span class="comment">/*</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  * Transfer the number of bytes/words specified by first byte/word</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  * (up to a maximum specified by LEN).</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  * Thus transfer count includes length byte/word.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define DMA_VLEN_N    (2 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span> <span class="comment">/*</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  * Transfer the number of bytes/words specified by first byte/word + 2</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  * (up to a maximum specified by LEN).</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define DMA_VLEN_N2   (3 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span> <span class="comment">/*</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  * Transfer the number of bytes/words specified by first byte/word + 3</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  * (up to a maximum specified by LEN).</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  */</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DMA_VLEN_N3   (4 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_VLEN_RES1 (5 &lt;&lt; 5) </span><span class="comment">/* reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_VLEN_RES2 (6 &lt;&lt; 5) </span><span class="comment">/* reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_VLEN_LEN2 (7 &lt;&lt; 5) </span><span class="comment">/* Use LEN for transfer count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* Transfer Types (Byte 6 [6:5]) */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DMA_SINGLE           0x00 </span><span class="comment">/* Single */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BLOCK            0x20 </span><span class="comment">/* Block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_RPT_SINGLE       0x40 </span><span class="comment">/* Repeated single */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_RPT_BLOCK        0x60 </span><span class="comment">/* Repeated block */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/* Source Increment Modes (Byte 7 [7:6])*/</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define DMA_SRC_INC_NO       0x00 </span><span class="comment">/* Source No increment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SRC_INC_1        0x40 </span><span class="comment">/* Source Increment 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SRC_INC_2        0x80 </span><span class="comment">/* Source Increment 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_SRC_DEC          0xC0 </span><span class="comment">/* Source Decrement 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="comment">/* Source Increment Modes (Byte 7 [5:4])*/</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define DMA_DST_INC_NO       0x00 </span><span class="comment">/* DestinationNo increment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DST_INC_1        0x10 </span><span class="comment">/* Destination Increment 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DST_INC_2        0x20 </span><span class="comment">/* Destination Increment 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_DST_DEC          0x30 </span><span class="comment">/* Destination Decrement 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* Descriptor Byte 7, Bits[3:0] */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define DMA_IRQ_MASK_ENABLE  0x08</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_MODE_7_BIT       0x04</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_PRIO_HIGH        0x02</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_PRIO_ASSURED     0x01</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_PRIO_LOW         0x00</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="comment"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/** DMA configuration structure */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structdma__config.html">  103</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structdma__config.html">dma_config</a> {</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  uint8_t src_h; <span class="comment">/* source address high byte*/</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  uint8_t src_l; <span class="comment">/* source address low byte*/</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  uint8_t dst_h; <span class="comment">/* dest. address high byte*/</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  uint8_t dst_l; <span class="comment">/* dest. address low byte*/</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  uint8_t len_h; <span class="comment">/* [7:5] VLEN, [4:0] length high byte, 5 lowest bits*/</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  uint8_t len_l; <span class="comment">/* length low byte*/</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  uint8_t wtt;   <span class="comment">/* 7: wordsize, [6:5] transfer mode, [4:0] trigger */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="comment">/* [7:6] src inc, [5:4] dst_inc, 3: IRQ, 2: M8(vlen), [1-0] prio */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  uint8_t inc_prio;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;} <a class="code" href="dma_8h.html#a381fdf3182091ce5af6da8b063c139e7">dma_config_t</a>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#ifdef DMA_CONF_ON</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ON DMA_CONF_ON</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ON 0</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* Number of DMA Channels and their Descriptors */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#if DMA_ON</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CHANNEL_COUNT 2</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="keyword">extern</span> <a class="code" href="structdma__config.html">dma_config_t</a> dma_conf[DMA_CHANNEL_COUNT];</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* DMA-Related Macros */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define DMA_ARM(c)      (DMAARM |= (1 &lt;&lt; c)) </span><span class="comment">/* Arm DMA Channel C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_TRIGGER(c)  (DMAREQ |= (1 &lt;&lt; c)) </span><span class="comment">/* Trigger DMA Channel C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> * Check Channel C for Transfer Status</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> * 1: Complete, Pending Interrupt, 0: Incomplete</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define DMA_STATUS(c)   (DMAIRQ &amp;(1 &lt;&lt; c))</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="comment">/* Abort Ongoing DMA Transfers on Channel C */</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define DMA_ABORT(c)    (DMAARM = DMAARM_ABORT | (1 &lt;&lt; c))</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_ABORT_ALL() (DMAARM = 0x9F) </span><span class="comment">/* Abort ALL Ongoing DMA Transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* Functions Declarations */</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keywordtype">void</span> dma_init(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keywordtype">void</span> dma_associate_process(<span class="keyword">struct</span> process *p, uint8_t c);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keywordtype">void</span> dma_reset(uint8_t c);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* Only link the ISR when DMA_ON is .... on */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#if DMA_ON</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="keywordtype">void</span> <a class="code" href="dma__intr_8c.html#a835e50c0712c22797168968aee2264c2">dma_isr</a>(<span class="keywordtype">void</span>) __interrupt(DMA_VECTOR);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*__DMA_H*/</span><span class="preprocessor"></span></div>
<div class="ttc" id="dma__intr_8c_html_a835e50c0712c22797168968aee2264c2"><div class="ttname"><a href="dma__intr_8c.html#a835e50c0712c22797168968aee2264c2">dma_isr</a></div><div class="ttdeci">void dma_isr(void)</div><div class="ttdoc">DMA interrupt service routine. </div><div class="ttdef"><b>Definition:</b> <a href="dma__intr_8c_source.html#l00041">dma_intr.c:41</a></div></div>
<div class="ttc" id="dma_8h_html_a381fdf3182091ce5af6da8b063c139e7"><div class="ttname"><a href="dma_8h.html#a381fdf3182091ce5af6da8b063c139e7">dma_config_t</a></div><div class="ttdeci">struct dma_config dma_config_t</div><div class="ttdoc">DMA configuration structure. </div></div>
<div class="ttc" id="structdma__config_html"><div class="ttname"><a href="structdma__config.html">dma_config</a></div><div class="ttdoc">DMA configuration structure. </div><div class="ttdef"><b>Definition:</b> <a href="dma_8h_source.html#l00103">dma.h:103</a></div></div>
<div class="ttc" id="sfr-bits_8h_html"><div class="ttname"><a href="sfr-bits_8h.html">sfr-bits.h</a></div><div class="ttdoc">    Header file with definitions of bit masks for some cc2530 SFRs </div></div>
<div class="ttc" id="cc253x_8h_html"><div class="ttname"><a href="cc253x_8h.html">cc253x.h</a></div><div class="ttdoc">Definitions for TI/Chipcon cc2530, cc2531 and cc2533 SFR registers. </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Oct 6 2017 15:44:43 for Contiki-NG by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
