
*** Running vivado
    with args -log keccak.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source keccak.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source keccak.tcl -notrace
Command: synth_design -top keccak -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 409.383 ; gain = 96.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'keccak' [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/keccak.v:26]
INFO: [Synth 8-6157] synthesizing module 'padder' [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/padder.v:21]
INFO: [Synth 8-6157] synthesizing module 'padder1' [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/padder1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'padder1' (1#1) [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/padder1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'padder' (2#1) [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/padder.v:21]
INFO: [Synth 8-6157] synthesizing module 'f_permutation' [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/f_permutation.v:19]
INFO: [Synth 8-6157] synthesizing module 'rconst' [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/rconst.v:18]
INFO: [Synth 8-6155] done synthesizing module 'rconst' (3#1) [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/rconst.v:18]
INFO: [Synth 8-6157] synthesizing module 'round' [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/round.v:25]
INFO: [Synth 8-6155] done synthesizing module 'round' (4#1) [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/round.v:25]
INFO: [Synth 8-6155] done synthesizing module 'f_permutation' (5#1) [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/f_permutation.v:19]
INFO: [Synth 8-6155] done synthesizing module 'keccak' (6#1) [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/keccak.v:26]
WARNING: [Synth 8-3331] design round has unconnected port round_const[62]
WARNING: [Synth 8-3331] design round has unconnected port round_const[61]
WARNING: [Synth 8-3331] design round has unconnected port round_const[60]
WARNING: [Synth 8-3331] design round has unconnected port round_const[59]
WARNING: [Synth 8-3331] design round has unconnected port round_const[58]
WARNING: [Synth 8-3331] design round has unconnected port round_const[57]
WARNING: [Synth 8-3331] design round has unconnected port round_const[56]
WARNING: [Synth 8-3331] design round has unconnected port round_const[55]
WARNING: [Synth 8-3331] design round has unconnected port round_const[54]
WARNING: [Synth 8-3331] design round has unconnected port round_const[53]
WARNING: [Synth 8-3331] design round has unconnected port round_const[52]
WARNING: [Synth 8-3331] design round has unconnected port round_const[51]
WARNING: [Synth 8-3331] design round has unconnected port round_const[50]
WARNING: [Synth 8-3331] design round has unconnected port round_const[49]
WARNING: [Synth 8-3331] design round has unconnected port round_const[48]
WARNING: [Synth 8-3331] design round has unconnected port round_const[47]
WARNING: [Synth 8-3331] design round has unconnected port round_const[46]
WARNING: [Synth 8-3331] design round has unconnected port round_const[45]
WARNING: [Synth 8-3331] design round has unconnected port round_const[44]
WARNING: [Synth 8-3331] design round has unconnected port round_const[43]
WARNING: [Synth 8-3331] design round has unconnected port round_const[42]
WARNING: [Synth 8-3331] design round has unconnected port round_const[41]
WARNING: [Synth 8-3331] design round has unconnected port round_const[40]
WARNING: [Synth 8-3331] design round has unconnected port round_const[39]
WARNING: [Synth 8-3331] design round has unconnected port round_const[38]
WARNING: [Synth 8-3331] design round has unconnected port round_const[37]
WARNING: [Synth 8-3331] design round has unconnected port round_const[36]
WARNING: [Synth 8-3331] design round has unconnected port round_const[35]
WARNING: [Synth 8-3331] design round has unconnected port round_const[34]
WARNING: [Synth 8-3331] design round has unconnected port round_const[33]
WARNING: [Synth 8-3331] design round has unconnected port round_const[32]
WARNING: [Synth 8-3331] design round has unconnected port round_const[30]
WARNING: [Synth 8-3331] design round has unconnected port round_const[29]
WARNING: [Synth 8-3331] design round has unconnected port round_const[28]
WARNING: [Synth 8-3331] design round has unconnected port round_const[27]
WARNING: [Synth 8-3331] design round has unconnected port round_const[26]
WARNING: [Synth 8-3331] design round has unconnected port round_const[25]
WARNING: [Synth 8-3331] design round has unconnected port round_const[24]
WARNING: [Synth 8-3331] design round has unconnected port round_const[23]
WARNING: [Synth 8-3331] design round has unconnected port round_const[22]
WARNING: [Synth 8-3331] design round has unconnected port round_const[21]
WARNING: [Synth 8-3331] design round has unconnected port round_const[20]
WARNING: [Synth 8-3331] design round has unconnected port round_const[19]
WARNING: [Synth 8-3331] design round has unconnected port round_const[18]
WARNING: [Synth 8-3331] design round has unconnected port round_const[17]
WARNING: [Synth 8-3331] design round has unconnected port round_const[16]
WARNING: [Synth 8-3331] design round has unconnected port round_const[14]
WARNING: [Synth 8-3331] design round has unconnected port round_const[13]
WARNING: [Synth 8-3331] design round has unconnected port round_const[12]
WARNING: [Synth 8-3331] design round has unconnected port round_const[11]
WARNING: [Synth 8-3331] design round has unconnected port round_const[10]
WARNING: [Synth 8-3331] design round has unconnected port round_const[9]
WARNING: [Synth 8-3331] design round has unconnected port round_const[8]
WARNING: [Synth 8-3331] design round has unconnected port round_const[6]
WARNING: [Synth 8-3331] design round has unconnected port round_const[5]
WARNING: [Synth 8-3331] design round has unconnected port round_const[4]
WARNING: [Synth 8-3331] design round has unconnected port round_const[2]
WARNING: [Synth 8-3331] design padder1 has unconnected port in[7]
WARNING: [Synth 8-3331] design padder1 has unconnected port in[6]
WARNING: [Synth 8-3331] design padder1 has unconnected port in[5]
WARNING: [Synth 8-3331] design padder1 has unconnected port in[4]
WARNING: [Synth 8-3331] design padder1 has unconnected port in[3]
WARNING: [Synth 8-3331] design padder1 has unconnected port in[2]
WARNING: [Synth 8-3331] design padder1 has unconnected port in[1]
WARNING: [Synth 8-3331] design padder1 has unconnected port in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 467.090 ; gain = 154.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 467.090 ; gain = 154.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 467.090 ; gain = 154.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/constrs_1/new/usr_constrain.xdc]
Finished Parsing XDC File [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/constrs_1/new/usr_constrain.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 878.125 ; gain = 0.598
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 878.199 ; gain = 565.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 878.199 ; gain = 565.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 878.199 ; gain = 565.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 878.199 ; gain = 565.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/f_permutation.v:56]
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    576 Bit         XORs := 1     
	   5 Input     64 Bit         XORs := 5     
	   3 Input     64 Bit         XORs := 25    
	   2 Input     64 Bit         XORs := 25    
	   8 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	             1600 Bit    Registers := 1     
	              576 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 1     
	   2 Input    576 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register out_reg [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/f_permutation.v:56]
Hierarchical RTL Component report 
Module keccak 
Detailed RTL Component Info : 
+---XORs : 
	   8 Input     64 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module padder1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module padder 
Detailed RTL Component Info : 
+---Registers : 
	              576 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    576 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module round 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input     64 Bit         XORs := 5     
	   3 Input     64 Bit         XORs := 25    
	   2 Input     64 Bit         XORs := 25    
	   2 Input      1 Bit         XORs := 7     
Module f_permutation 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    576 Bit         XORs := 1     
+---Registers : 
	             1600 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   1600 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'state_reg' into 'padder_/state_reg' [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/keccak.v:60]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.srcs/sources_1/imports/rtl/keccak.v:60]
WARNING: [Synth 8-3332] Sequential element (out_ready_reg) is unused and will be removed from module f_permutation.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1173.949 ; gain = 861.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1173.949 ; gain = 861.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1197.758 ; gain = 884.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:14 . Memory (MB): peak = 1200.609 ; gain = 887.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1200.609 ; gain = 887.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1200.609 ; gain = 887.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1200.609 ; gain = 887.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1200.609 ; gain = 887.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1200.609 ; gain = 887.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1200.609 ; gain = 887.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|keccak      | i_reg[22] | 23     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+------------+-----------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |LUT2    |    35|
|3     |LUT3    |   586|
|4     |LUT4    |   254|
|5     |LUT5    |  2462|
|6     |LUT6    |   660|
|7     |SRLC32E |     1|
|8     |FDRE    |  2245|
|9     |IBUF    |    38|
|10    |OBUF    |    66|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |  6348|
|2     |  f_permutation_ |f_permutation |  4558|
|3     |  padder_        |padder        |  1658|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1200.609 ; gain = 887.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 1200.609 ; gain = 476.574
Synthesis Optimization Complete : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1200.609 ; gain = 887.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1200.609 ; gain = 900.688
INFO: [Common 17-1381] The checkpoint 'C:/Users/david/Dropbox/LRPC Code/hardware/sha3-512-low/sha3-512-low.runs/synth_1/keccak.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file keccak_utilization_synth.rpt -pb keccak_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1200.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 17:38:04 2019...
