# STARS 2024 Design Final Project

## CPU TEAM 5
* Ainsley Strothkamp
* Alex Tauriainen
* Berin Celik
* Medha Shinde
* Shrienidhi Gopalakrishnan
* Peer Mentor: Pranav Wadhwa

## Project Type
Our project was to create a 32-bit single-cycle RISC-V CPU.

## Pin Layout
Note that on the final chip, there are 38 gpio of which you have access to 4.
The first number represents the GPIO on the physical board. The second number
in brackets represents the number in your verilog code

### Inputs
* [33:0] keypad_in

### Outputs
* [00] lcd_rw
* [01] lcd_rs
* [02] lcd_en
* [10:3] lcd_data
* [14:11] keypad_out


## Supporting Equipment

#### 4x4 keypad
![keypad](https://github.com/STARS-Design-Track-2024/nebula-ii-team-05/blob/main/docs/team_05/io_components/keypad.jpeg)

#### 16x2 GDM1602K LCD screen
![lcd_screen](https://github.com/STARS-Design-Track-2024/nebula-ii-team-05/blob/main/docs/team_05/io_components/lcd_screen.jpg)

## RTL Diagrams

### Top level RTLs

#### General
![top_general]()

#### Detailed
![top_detail]()

### Sub-Modules

#### Control Unit
![control_unit](https://github.com/STARS-Design-Track-2024/nebula-ii-team-05/blob/main/docs/team_05/sub_modules/control_unit.png)

![tb_control_unit](https://github.com/STARS-Design-Track-2024/nebula-ii-team-05/blob/main/docs/team_05/sub_modules/tb_sub_modules/tb_control_unit.png)

#### Register File
![reg_file](https://github.com/STARS-Design-Track-2024/nebula-ii-team-05/blob/main/docs/team_05/sub_modules/reg_file.png)

![tb_reg_file](https://github.com/STARS-Design-Track-2024/nebula-ii-team-05/blob/main/docs/team_05/sub_modules/tb_sub_modules/tb_reg_file.png)

#### 
![]()

#### 
![]()

#### 
![]()

#### 
![]()


## Statement from Purdue
Pending

