Warning (10268): Verilog HDL information at q_8_37.sv(51): always construct contains both blocking and non-blocking assignments File: C:/Users/czhe/Downloads/digital_design/q_8_37_ex_8_8_eff/q_8_37.sv Line: 51
