Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 14 15:03:58 2024
| Host         : SRZbook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     91          
LUTAR-1    Warning           LUT drives async reset alert    1           
SYNTH-10   Warning           Wide multiplier                 6           
TIMING-18  Warning           Missing input or output delay   20          
TIMING-20  Warning           Non-clocked latch               13          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1258)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (251)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1258)
---------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: clkdiv_25MHz_unit/clk_out_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[0]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[10]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[11]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[12]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[13]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[14]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[15]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[16]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[17]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[18]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[19]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[1]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[20]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[3]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[4]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[5]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[6]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[7]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[8]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: moon_unit/time_reg_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/col_addr_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vgac_unit/row_addr_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (251)
--------------------------------------------------
 There are 251 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.901        0.000                      0                  490        0.119        0.000                      0                  490        4.600        0.000                       0                   806  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.901        0.000                      0                  472        0.119        0.000                      0                  472        4.600        0.000                       0                   806  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.568        0.000                      0                   18        0.537        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 moon_unit/moon_x_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            judge_collision_unit/collision_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.052ns  (logic 6.093ns (67.312%)  route 2.959ns (32.688%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT1=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns = ( 14.045 - 10.000 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.404     4.419    moon_unit/clk_IBUF_BUFG
    SLICE_X28Y63         FDRE                                         r  moon_unit/moon_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.223     4.642 f  moon_unit/moon_x_reg_reg[0]/Q
                         net (fo=23, routed)          0.461     5.103    moon_unit/moon_x_reg_reg[7]_0[0]
    SLICE_X20Y63         LUT1 (Prop_lut1_I0_O)        0.043     5.146 r  moon_unit/collision3__2_i_7/O
                         net (fo=1, routed)           0.109     5.256    moon_unit/judge_collision_unit/p_0_in[0]
    SLICE_X21Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     5.543 r  moon_unit/collision3__2_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.543    moon_unit/collision3__2_i_3_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.596 r  moon_unit/collision3__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.596    moon_unit/collision3__2_i_2_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.762 r  moon_unit/collision3__2_i_1/O[1]
                         net (fo=58, routed)          0.455     6.217    judge_collision_unit/collision3__2_0[9]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      2.959     9.176 r  judge_collision_unit/collision3__3/PCOUT[47]
                         net (fo=1, routed)           0.000     9.176    judge_collision_unit/collision3__3_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.253 r  judge_collision_unit/collision3__4/P[0]
                         net (fo=2, routed)           0.444    10.697    judge_collision_unit/collision3__4_n_105
    SLICE_X20Y65         LUT2 (Prop_lut2_I0_O)        0.043    10.740 r  judge_collision_unit/collision_i_50/O
                         net (fo=1, routed)           0.000    10.740    judge_collision_unit/collision_i_50_n_0
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.996 r  judge_collision_unit/collision_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.996    judge_collision_unit/collision_reg_i_23_n_0
    SLICE_X20Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.050 r  judge_collision_unit/collision_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.050    judge_collision_unit/collision_reg_i_13_n_0
    SLICE_X20Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.215 r  judge_collision_unit/collision_reg_i_18/O[1]
                         net (fo=2, routed)           0.591    11.807    judge_collision_unit/collision_reg_i_18_n_6
    SLICE_X37Y67         LUT2 (Prop_lut2_I0_O)        0.125    11.932 r  judge_collision_unit/collision_i_21/O
                         net (fo=1, routed)           0.000    11.932    judge_collision_unit/collision_i_21_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.199 r  judge_collision_unit/collision_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000    12.199    judge_collision_unit/collision_reg_i_7_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.365 f  judge_collision_unit/collision_reg_i_37/O[1]
                         net (fo=1, routed)           0.432    12.797    judge_collision_unit/collision2[29]
    SLICE_X36Y68         LUT6 (Prop_lut6_I1_O)        0.123    12.920 r  judge_collision_unit/collision_i_12/O
                         net (fo=1, routed)           0.361    13.280    judge_collision_unit/collision_i_12_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I5_O)        0.043    13.323 r  judge_collision_unit/collision_i_5/O
                         net (fo=1, routed)           0.105    13.428    judge_collision_unit/collision_i_5_n_0
    SLICE_X36Y64         LUT3 (Prop_lut3_I2_O)        0.043    13.471 r  judge_collision_unit/collision_i_1/O
                         net (fo=1, routed)           0.000    13.471    judge_collision_unit/collision_i_1_n_0
    SLICE_X36Y64         FDCE                                         r  judge_collision_unit/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.270    14.045    judge_collision_unit/clk_IBUF_BUFG
    SLICE_X36Y64         FDCE                                         r  judge_collision_unit/collision_reg/C
                         clock pessimism              0.328    14.373    
                         clock uncertainty           -0.035    14.338    
    SLICE_X36Y64         FDCE (Setup_fdce_C_D)        0.034    14.372    judge_collision_unit/collision_reg
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -13.471    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 1.544ns (17.807%)  route 7.127ns (82.193%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.401     4.416    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  moon_unit/moon_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.223     4.639 r  moon_unit/moon_y_reg_reg[1]/Q
                         net (fo=13, routed)          0.548     5.187    moon_unit/Q[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.052     5.239 r  moon_unit/moon_unit_i_116/O
                         net (fo=1, routed)           0.285     5.524    moon_unit/moon_unit_i_116_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I4_O)        0.136     5.660 r  moon_unit/moon_unit_i_80/O
                         net (fo=13, routed)          0.402     6.062    moon_unit/moon_unit_i_80_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I2_O)        0.043     6.105 r  moon_unit/moon_unit_i_115/O
                         net (fo=1, routed)           0.000     6.105    moon_unit/moon_unit_i_115_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.351 r  moon_unit/moon_unit_i_75/CO[3]
                         net (fo=1, routed)           0.000     6.351    moon_unit/moon_unit_i_75_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.405 r  moon_unit/moon_unit_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.405    moon_unit/moon_unit_i_33_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.459 r  moon_unit/moon_unit_i_17/CO[3]
                         net (fo=22, routed)          0.677     7.136    moon_unit/cover_on1
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.043     7.179 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.682     8.860    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y96         LUT5 (Prop_lut5_I2_O)        0.049     8.909 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106/O
                         net (fo=3, routed)           0.468     9.377    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.136     9.513 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41/O
                         net (fo=1, routed)           0.359     9.872    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.915 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.915    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.122    10.037 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.037    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5_n_0
    SLICE_X33Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.082 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.838    10.921    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.126    11.047 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           0.538    11.585    moon_unit/moon_rgb[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.043    11.628 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.537    12.165    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.043    12.208 f  moon_unit/rgb_out[11]_i_8/O
                         net (fo=24, routed)          0.483    12.690    vgac_unit/rgb_out_reg[0]_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.043    12.733 r  vgac_unit/rgb_out[2]_i_4/O
                         net (fo=1, routed)           0.310    13.044    FSM_unit/rgb_out_reg[2]_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I2_O)        0.043    13.087 r  FSM_unit/rgb_out[2]_i_1/O
                         net (fo=1, routed)           0.000    13.087    rgb_next[2]
    SLICE_X46Y72         FDRE                                         r  rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.259    14.034    clk_IBUF_BUFG
    SLICE_X46Y72         FDRE                                         r  rgb_out_reg[2]/C
                         clock pessimism              0.348    14.382    
                         clock uncertainty           -0.035    14.347    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)        0.065    14.412    rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -13.087    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.638ns  (logic 1.544ns (17.874%)  route 7.094ns (82.126%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.401     4.416    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  moon_unit/moon_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.223     4.639 r  moon_unit/moon_y_reg_reg[1]/Q
                         net (fo=13, routed)          0.548     5.187    moon_unit/Q[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.052     5.239 r  moon_unit/moon_unit_i_116/O
                         net (fo=1, routed)           0.285     5.524    moon_unit/moon_unit_i_116_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I4_O)        0.136     5.660 r  moon_unit/moon_unit_i_80/O
                         net (fo=13, routed)          0.402     6.062    moon_unit/moon_unit_i_80_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I2_O)        0.043     6.105 r  moon_unit/moon_unit_i_115/O
                         net (fo=1, routed)           0.000     6.105    moon_unit/moon_unit_i_115_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.351 r  moon_unit/moon_unit_i_75/CO[3]
                         net (fo=1, routed)           0.000     6.351    moon_unit/moon_unit_i_75_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.405 r  moon_unit/moon_unit_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.405    moon_unit/moon_unit_i_33_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.459 r  moon_unit/moon_unit_i_17/CO[3]
                         net (fo=22, routed)          0.677     7.136    moon_unit/cover_on1
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.043     7.179 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.682     8.860    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y96         LUT5 (Prop_lut5_I2_O)        0.049     8.909 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106/O
                         net (fo=3, routed)           0.468     9.377    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.136     9.513 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41/O
                         net (fo=1, routed)           0.359     9.872    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.915 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.915    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.122    10.037 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.037    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5_n_0
    SLICE_X33Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.082 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.838    10.921    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.126    11.047 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           0.538    11.585    moon_unit/moon_rgb[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.043    11.628 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.537    12.165    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.043    12.208 f  moon_unit/rgb_out[11]_i_8/O
                         net (fo=24, routed)          0.485    12.692    vgac_unit/rgb_out_reg[0]_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.043    12.735 r  vgac_unit/rgb_out[1]_i_4/O
                         net (fo=1, routed)           0.276    13.012    FSM_unit/rgb_out_reg[1]_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I2_O)        0.043    13.055 r  FSM_unit/rgb_out[1]_i_1/O
                         net (fo=1, routed)           0.000    13.055    rgb_next[1]
    SLICE_X46Y70         FDRE                                         r  rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.262    14.037    clk_IBUF_BUFG
    SLICE_X46Y70         FDRE                                         r  rgb_out_reg[1]/C
                         clock pessimism              0.348    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.064    14.414    rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 1.544ns (17.925%)  route 7.070ns (82.075%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.401     4.416    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  moon_unit/moon_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.223     4.639 r  moon_unit/moon_y_reg_reg[1]/Q
                         net (fo=13, routed)          0.548     5.187    moon_unit/Q[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.052     5.239 r  moon_unit/moon_unit_i_116/O
                         net (fo=1, routed)           0.285     5.524    moon_unit/moon_unit_i_116_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I4_O)        0.136     5.660 r  moon_unit/moon_unit_i_80/O
                         net (fo=13, routed)          0.402     6.062    moon_unit/moon_unit_i_80_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I2_O)        0.043     6.105 r  moon_unit/moon_unit_i_115/O
                         net (fo=1, routed)           0.000     6.105    moon_unit/moon_unit_i_115_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.351 r  moon_unit/moon_unit_i_75/CO[3]
                         net (fo=1, routed)           0.000     6.351    moon_unit/moon_unit_i_75_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.405 r  moon_unit/moon_unit_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.405    moon_unit/moon_unit_i_33_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.459 r  moon_unit/moon_unit_i_17/CO[3]
                         net (fo=22, routed)          0.677     7.136    moon_unit/cover_on1
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.043     7.179 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.682     8.860    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y96         LUT5 (Prop_lut5_I2_O)        0.049     8.909 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106/O
                         net (fo=3, routed)           0.468     9.377    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.136     9.513 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41/O
                         net (fo=1, routed)           0.359     9.872    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.915 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.915    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.122    10.037 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.037    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5_n_0
    SLICE_X33Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.082 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.838    10.921    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.126    11.047 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           0.538    11.585    moon_unit/moon_rgb[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.043    11.628 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.537    12.165    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.043    12.208 f  moon_unit/rgb_out[11]_i_8/O
                         net (fo=24, routed)          0.492    12.700    vgac_unit/rgb_out_reg[0]_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I2_O)        0.043    12.743 r  vgac_unit/rgb_out[3]_i_4/O
                         net (fo=1, routed)           0.244    12.987    FSM_unit/rgb_out_reg[3]_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I2_O)        0.043    13.030 r  FSM_unit/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000    13.030    rgb_next[3]
    SLICE_X46Y70         FDRE                                         r  rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.262    14.037    clk_IBUF_BUFG
    SLICE_X46Y70         FDRE                                         r  rgb_out_reg[3]/C
                         clock pessimism              0.348    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.065    14.415    rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -13.030    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.602ns  (logic 1.544ns (17.950%)  route 7.058ns (82.050%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.401     4.416    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  moon_unit/moon_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.223     4.639 r  moon_unit/moon_y_reg_reg[1]/Q
                         net (fo=13, routed)          0.548     5.187    moon_unit/Q[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.052     5.239 r  moon_unit/moon_unit_i_116/O
                         net (fo=1, routed)           0.285     5.524    moon_unit/moon_unit_i_116_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I4_O)        0.136     5.660 r  moon_unit/moon_unit_i_80/O
                         net (fo=13, routed)          0.402     6.062    moon_unit/moon_unit_i_80_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I2_O)        0.043     6.105 r  moon_unit/moon_unit_i_115/O
                         net (fo=1, routed)           0.000     6.105    moon_unit/moon_unit_i_115_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.351 r  moon_unit/moon_unit_i_75/CO[3]
                         net (fo=1, routed)           0.000     6.351    moon_unit/moon_unit_i_75_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.405 r  moon_unit/moon_unit_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.405    moon_unit/moon_unit_i_33_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.459 r  moon_unit/moon_unit_i_17/CO[3]
                         net (fo=22, routed)          0.677     7.136    moon_unit/cover_on1
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.043     7.179 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.682     8.860    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y96         LUT5 (Prop_lut5_I2_O)        0.049     8.909 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106/O
                         net (fo=3, routed)           0.468     9.377    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.136     9.513 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41/O
                         net (fo=1, routed)           0.359     9.872    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.915 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.915    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.122    10.037 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.037    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5_n_0
    SLICE_X33Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.082 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.838    10.921    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.126    11.047 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           0.538    11.585    moon_unit/moon_rgb[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.043    11.628 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.537    12.165    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.043    12.208 f  moon_unit/rgb_out[11]_i_8/O
                         net (fo=24, routed)          0.448    12.656    vgac_unit/rgb_out_reg[0]_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I2_O)        0.043    12.699 r  vgac_unit/rgb_out[11]_i_4/O
                         net (fo=1, routed)           0.276    12.975    FSM_unit/rgb_out_reg[11]_1
    SLICE_X46Y72         LUT6 (Prop_lut6_I2_O)        0.043    13.018 r  FSM_unit/rgb_out[11]_i_1/O
                         net (fo=1, routed)           0.000    13.018    rgb_next[11]
    SLICE_X46Y72         FDRE                                         r  rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.259    14.034    clk_IBUF_BUFG
    SLICE_X46Y72         FDRE                                         r  rgb_out_reg[11]/C
                         clock pessimism              0.348    14.382    
                         clock uncertainty           -0.035    14.347    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)        0.064    14.411    rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 1.544ns (18.007%)  route 7.031ns (81.993%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.401     4.416    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  moon_unit/moon_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.223     4.639 r  moon_unit/moon_y_reg_reg[1]/Q
                         net (fo=13, routed)          0.548     5.187    moon_unit/Q[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.052     5.239 r  moon_unit/moon_unit_i_116/O
                         net (fo=1, routed)           0.285     5.524    moon_unit/moon_unit_i_116_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I4_O)        0.136     5.660 r  moon_unit/moon_unit_i_80/O
                         net (fo=13, routed)          0.402     6.062    moon_unit/moon_unit_i_80_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I2_O)        0.043     6.105 r  moon_unit/moon_unit_i_115/O
                         net (fo=1, routed)           0.000     6.105    moon_unit/moon_unit_i_115_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.351 r  moon_unit/moon_unit_i_75/CO[3]
                         net (fo=1, routed)           0.000     6.351    moon_unit/moon_unit_i_75_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.405 r  moon_unit/moon_unit_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.405    moon_unit/moon_unit_i_33_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.459 f  moon_unit/moon_unit_i_17/CO[3]
                         net (fo=22, routed)          0.677     7.136    moon_unit/cover_on1
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.043     7.179 f  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.682     8.860    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y96         LUT5 (Prop_lut5_I2_O)        0.049     8.909 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106/O
                         net (fo=3, routed)           0.468     9.377    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.136     9.513 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41/O
                         net (fo=1, routed)           0.359     9.872    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.915 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.915    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.122    10.037 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.037    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5_n_0
    SLICE_X33Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.082 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.838    10.921    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.126    11.047 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           0.538    11.585    moon_unit/moon_rgb[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.043    11.628 r  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.537    12.165    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.043    12.208 r  moon_unit/rgb_out[11]_i_8/O
                         net (fo=24, routed)          0.284    12.492    moon_unit/rgb_out[11]_i_18_0
    SLICE_X43Y71         LUT6 (Prop_lut6_I4_O)        0.043    12.535 r  moon_unit/rgb_out[6]_i_3/O
                         net (fo=1, routed)           0.413    12.948    FSM_unit/rgb_out_reg[6]
    SLICE_X45Y70         LUT6 (Prop_lut6_I1_O)        0.043    12.991 r  FSM_unit/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000    12.991    rgb_next[6]
    SLICE_X45Y70         FDRE                                         r  rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.262    14.037    clk_IBUF_BUFG
    SLICE_X45Y70         FDRE                                         r  rgb_out_reg[6]/C
                         clock pessimism              0.348    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X45Y70         FDRE (Setup_fdre_C_D)        0.034    14.384    rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                         -12.991    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.600ns  (logic 1.544ns (17.953%)  route 7.056ns (82.047%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 14.033 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.401     4.416    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  moon_unit/moon_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.223     4.639 r  moon_unit/moon_y_reg_reg[1]/Q
                         net (fo=13, routed)          0.548     5.187    moon_unit/Q[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.052     5.239 r  moon_unit/moon_unit_i_116/O
                         net (fo=1, routed)           0.285     5.524    moon_unit/moon_unit_i_116_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I4_O)        0.136     5.660 r  moon_unit/moon_unit_i_80/O
                         net (fo=13, routed)          0.402     6.062    moon_unit/moon_unit_i_80_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I2_O)        0.043     6.105 r  moon_unit/moon_unit_i_115/O
                         net (fo=1, routed)           0.000     6.105    moon_unit/moon_unit_i_115_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.351 r  moon_unit/moon_unit_i_75/CO[3]
                         net (fo=1, routed)           0.000     6.351    moon_unit/moon_unit_i_75_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.405 r  moon_unit/moon_unit_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.405    moon_unit/moon_unit_i_33_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.459 r  moon_unit/moon_unit_i_17/CO[3]
                         net (fo=22, routed)          0.677     7.136    moon_unit/cover_on1
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.043     7.179 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.682     8.860    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y96         LUT5 (Prop_lut5_I2_O)        0.049     8.909 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106/O
                         net (fo=3, routed)           0.468     9.377    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.136     9.513 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41/O
                         net (fo=1, routed)           0.359     9.872    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.915 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.915    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.122    10.037 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.037    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5_n_0
    SLICE_X33Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.082 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.838    10.921    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.126    11.047 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           0.538    11.585    moon_unit/moon_rgb[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.043    11.628 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.537    12.165    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.043    12.208 f  moon_unit/rgb_out[11]_i_8/O
                         net (fo=24, routed)          0.399    12.607    vgac_unit/rgb_out_reg[0]_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I2_O)        0.043    12.650 r  vgac_unit/rgb_out[8]_i_4/O
                         net (fo=1, routed)           0.323    12.973    FSM_unit/rgb_out_reg[8]_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I2_O)        0.043    13.016 r  FSM_unit/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000    13.016    rgb_next[8]
    SLICE_X46Y73         FDRE                                         r  rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.258    14.033    clk_IBUF_BUFG
    SLICE_X46Y73         FDRE                                         r  rgb_out_reg[8]/C
                         clock pessimism              0.348    14.381    
                         clock uncertainty           -0.035    14.346    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)        0.064    14.410    rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -13.016    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 1.544ns (17.969%)  route 7.049ns (82.031%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.035ns = ( 14.035 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.401     4.416    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  moon_unit/moon_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.223     4.639 r  moon_unit/moon_y_reg_reg[1]/Q
                         net (fo=13, routed)          0.548     5.187    moon_unit/Q[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.052     5.239 r  moon_unit/moon_unit_i_116/O
                         net (fo=1, routed)           0.285     5.524    moon_unit/moon_unit_i_116_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I4_O)        0.136     5.660 r  moon_unit/moon_unit_i_80/O
                         net (fo=13, routed)          0.402     6.062    moon_unit/moon_unit_i_80_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I2_O)        0.043     6.105 r  moon_unit/moon_unit_i_115/O
                         net (fo=1, routed)           0.000     6.105    moon_unit/moon_unit_i_115_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.351 r  moon_unit/moon_unit_i_75/CO[3]
                         net (fo=1, routed)           0.000     6.351    moon_unit/moon_unit_i_75_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.405 r  moon_unit/moon_unit_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.405    moon_unit/moon_unit_i_33_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.459 f  moon_unit/moon_unit_i_17/CO[3]
                         net (fo=22, routed)          0.677     7.136    moon_unit/cover_on1
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.043     7.179 f  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.682     8.860    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y96         LUT5 (Prop_lut5_I2_O)        0.049     8.909 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106/O
                         net (fo=3, routed)           0.468     9.377    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.136     9.513 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41/O
                         net (fo=1, routed)           0.359     9.872    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.915 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.915    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.122    10.037 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.037    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5_n_0
    SLICE_X33Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.082 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.838    10.921    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.126    11.047 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           0.538    11.585    moon_unit/moon_rgb[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.043    11.628 r  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.537    12.165    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.043    12.208 r  moon_unit/rgb_out[11]_i_8/O
                         net (fo=24, routed)          0.391    12.599    moon_unit/rgb_out[11]_i_18_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.043    12.642 r  moon_unit/rgb_out[4]_i_3/O
                         net (fo=1, routed)           0.323    12.966    FSM_unit/rgb_out_reg[4]
    SLICE_X46Y71         LUT6 (Prop_lut6_I1_O)        0.043    13.009 r  FSM_unit/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000    13.009    rgb_next[4]
    SLICE_X46Y71         FDRE                                         r  rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.260    14.035    clk_IBUF_BUFG
    SLICE_X46Y71         FDRE                                         r  rgb_out_reg[4]/C
                         clock pessimism              0.348    14.383    
                         clock uncertainty           -0.035    14.348    
    SLICE_X46Y71         FDRE (Setup_fdre_C_D)        0.065    14.413    rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                         -13.009    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.550ns  (logic 1.544ns (18.058%)  route 7.006ns (81.942%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.034ns = ( 14.034 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.401     4.416    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  moon_unit/moon_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.223     4.639 r  moon_unit/moon_y_reg_reg[1]/Q
                         net (fo=13, routed)          0.548     5.187    moon_unit/Q[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.052     5.239 r  moon_unit/moon_unit_i_116/O
                         net (fo=1, routed)           0.285     5.524    moon_unit/moon_unit_i_116_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I4_O)        0.136     5.660 r  moon_unit/moon_unit_i_80/O
                         net (fo=13, routed)          0.402     6.062    moon_unit/moon_unit_i_80_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I2_O)        0.043     6.105 r  moon_unit/moon_unit_i_115/O
                         net (fo=1, routed)           0.000     6.105    moon_unit/moon_unit_i_115_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.351 r  moon_unit/moon_unit_i_75/CO[3]
                         net (fo=1, routed)           0.000     6.351    moon_unit/moon_unit_i_75_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.405 r  moon_unit/moon_unit_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.405    moon_unit/moon_unit_i_33_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.459 r  moon_unit/moon_unit_i_17/CO[3]
                         net (fo=22, routed)          0.677     7.136    moon_unit/cover_on1
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.043     7.179 r  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.682     8.860    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y96         LUT5 (Prop_lut5_I2_O)        0.049     8.909 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106/O
                         net (fo=3, routed)           0.468     9.377    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.136     9.513 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41/O
                         net (fo=1, routed)           0.359     9.872    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.915 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.915    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.122    10.037 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.037    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5_n_0
    SLICE_X33Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.082 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.838    10.921    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.126    11.047 f  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           0.538    11.585    moon_unit/moon_rgb[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.043    11.628 f  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.537    12.165    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.043    12.208 f  moon_unit/rgb_out[11]_i_8/O
                         net (fo=24, routed)          0.446    12.654    vgac_unit/rgb_out_reg[0]_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I2_O)        0.043    12.697 r  vgac_unit/rgb_out[5]_i_4/O
                         net (fo=1, routed)           0.226    12.923    FSM_unit/rgb_out_reg[5]_0
    SLICE_X45Y72         LUT6 (Prop_lut6_I2_O)        0.043    12.966 r  FSM_unit/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000    12.966    rgb_next[5]
    SLICE_X45Y72         FDRE                                         r  rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.259    14.034    clk_IBUF_BUFG
    SLICE_X45Y72         FDRE                                         r  rgb_out_reg[5]/C
                         clock pessimism              0.348    14.382    
                         clock uncertainty           -0.035    14.347    
    SLICE_X45Y72         FDRE (Setup_fdre_C_D)        0.033    14.380    rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -12.966    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 moon_unit/moon_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 1.544ns (18.013%)  route 7.027ns (81.987%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.401     4.416    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  moon_unit/moon_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.223     4.639 r  moon_unit/moon_y_reg_reg[1]/Q
                         net (fo=13, routed)          0.548     5.187    moon_unit/Q[1]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.052     5.239 r  moon_unit/moon_unit_i_116/O
                         net (fo=1, routed)           0.285     5.524    moon_unit/moon_unit_i_116_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I4_O)        0.136     5.660 r  moon_unit/moon_unit_i_80/O
                         net (fo=13, routed)          0.402     6.062    moon_unit/moon_unit_i_80_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I2_O)        0.043     6.105 r  moon_unit/moon_unit_i_115/O
                         net (fo=1, routed)           0.000     6.105    moon_unit/moon_unit_i_115_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.351 r  moon_unit/moon_unit_i_75/CO[3]
                         net (fo=1, routed)           0.000     6.351    moon_unit/moon_unit_i_75_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.405 r  moon_unit/moon_unit_i_33/CO[3]
                         net (fo=1, routed)           0.000     6.405    moon_unit/moon_unit_i_33_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.459 f  moon_unit/moon_unit_i_17/CO[3]
                         net (fo=22, routed)          0.677     7.136    moon_unit/cover_on1
    SLICE_X42Y70         LUT5 (Prop_lut5_I2_O)        0.043     7.179 f  moon_unit/moon_unit_i_13/O
                         net (fo=1430, routed)        1.682     8.860    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X29Y96         LUT5 (Prop_lut5_I2_O)        0.049     8.909 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106/O
                         net (fo=3, routed)           0.468     9.377    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_106_n_0
    SLICE_X28Y97         LUT6 (Prop_lut6_I0_O)        0.136     9.513 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41/O
                         net (fo=1, routed)           0.359     9.872    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_41_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.043     9.915 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.915    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_16_n_0
    SLICE_X33Y97         MUXF7 (Prop_muxf7_I1_O)      0.122    10.037 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    10.037    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5_n_0
    SLICE_X33Y97         MUXF8 (Prop_muxf8_I0_O)      0.045    10.082 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.838    10.921    moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I0_O)        0.126    11.047 r  moon_unit/moon_unit/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=3, routed)           0.538    11.585    moon_unit/moon_rgb[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.043    11.628 r  moon_unit/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.537    12.165    moon_unit/rgb_out[11]_i_16_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I3_O)        0.043    12.208 r  moon_unit/rgb_out[11]_i_8/O
                         net (fo=24, routed)          0.420    12.628    moon_unit/rgb_out[11]_i_18_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I4_O)        0.043    12.671 r  moon_unit/rgb_out[0]_i_3/O
                         net (fo=1, routed)           0.274    12.945    FSM_unit/rgb_out_reg[0]
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.043    12.988 r  FSM_unit/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000    12.988    rgb_next[0]
    SLICE_X46Y70         FDRE                                         r  rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.262    14.037    clk_IBUF_BUFG
    SLICE_X46Y70         FDRE                                         r  rgb_out_reg[0]/C
                         clock pessimism              0.348    14.385    
                         clock uncertainty           -0.035    14.350    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)        0.066    14.416    rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                  1.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.595%)  route 0.090ns (47.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.595     1.841    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.100     1.941 r  PS2_Interface_unit/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.090     2.031    PS2_Interface_unit/p_0_in[1]
    SLICE_X46Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.812     2.297    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[1]/C
                         clock pessimism             -0.445     1.852    
    SLICE_X46Y67         FDCE (Hold_fdce_C_D)         0.060     1.912    PS2_Interface_unit/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/last_key_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.979%)  route 0.104ns (51.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.595     1.841    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.100     1.941 r  PS2_Interface_unit/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.104     2.045    PS2_Interface_unit/p_0_in[3]
    SLICE_X47Y68         FDRE                                         r  PS2_Interface_unit/last_key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.811     2.296    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  PS2_Interface_unit/last_key_reg[3]/C
                         clock pessimism             -0.444     1.852    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.041     1.893    PS2_Interface_unit/last_key_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FSM_unit/num_life_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_unit/num_life_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.171ns (69.631%)  route 0.075ns (30.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.588     1.834    FSM_unit/clk_IBUF_BUFG
    SLICE_X44Y74         FDPE                                         r  FSM_unit/num_life_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDPE (Prop_fdpe_C_Q)         0.107     1.941 r  FSM_unit/num_life_reg[1]/Q
                         net (fo=5, routed)           0.075     2.015    FSM_unit/num_life_reg_n_0_[1]
    SLICE_X44Y74         LUT5 (Prop_lut5_I3_O)        0.064     2.079 r  FSM_unit/num_life[2]_i_1/O
                         net (fo=1, routed)           0.000     2.079    FSM_unit/num_life[2]_i_1_n_0
    SLICE_X44Y74         FDCE                                         r  FSM_unit/num_life_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.804     2.289    FSM_unit/clk_IBUF_BUFG
    SLICE_X44Y74         FDCE                                         r  FSM_unit/num_life_reg[2]/C
                         clock pessimism             -0.455     1.834    
    SLICE_X44Y74         FDCE (Hold_fdce_C_D)         0.087     1.921    FSM_unit/num_life_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/bit_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/bit_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.171ns (69.631%)  route 0.075ns (30.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.593     1.839    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X44Y69         FDCE                                         r  PS2_Interface_unit/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.107     1.946 f  PS2_Interface_unit/bit_count_reg[3]/Q
                         net (fo=6, routed)           0.075     2.020    PS2_Interface_unit/bit_count_reg[3]
    SLICE_X44Y69         LUT3 (Prop_lut3_I0_O)        0.064     2.084 r  PS2_Interface_unit/bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.084    PS2_Interface_unit/bit_count[0]_i_1_n_0
    SLICE_X44Y69         FDCE                                         r  PS2_Interface_unit/bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.810     2.295    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X44Y69         FDCE                                         r  PS2_Interface_unit/bit_count_reg[0]/C
                         clock pessimism             -0.456     1.839    
    SLICE_X44Y69         FDCE (Hold_fdce_C_D)         0.087     1.926    PS2_Interface_unit/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.612%)  route 0.098ns (49.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.536     1.782    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y129        FDRE                                         r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.100     1.882 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.098     1.979    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[5]
    SLICE_X48Y129        FDRE                                         r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.733     2.218    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y129        FDRE                                         r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism             -0.436     1.782    
    SLICE_X48Y129        FDRE (Hold_fdre_C_D)         0.038     1.820    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.118ns (25.936%)  route 0.337ns (74.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.547     1.793    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y101        FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDRE (Prop_fdre_C_Q)         0.118     1.911 r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=81, routed)          0.337     2.248    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X62Y95         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.816     2.301    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y95         FDRE                                         r  cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.247     2.054    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.032     2.086    cover_unit/cover_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 music_unit/cnt2_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_unit/cnt2_reg_rep[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.157ns (69.960%)  route 0.067ns (30.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.648     1.894    music_unit/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  music_unit/cnt2_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.091     1.985 r  music_unit/cnt2_reg_rep[8]/Q
                         net (fo=21, routed)          0.067     2.052    music_unit/cnt2[8]
    SLICE_X63Y39         LUT6 (Prop_lut6_I1_O)        0.066     2.118 r  music_unit/cnt2_rep[9]_i_1/O
                         net (fo=1, routed)           0.000     2.118    music_unit/p_0_in[9]
    SLICE_X63Y39         FDRE                                         r  music_unit/cnt2_reg_rep[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.886     2.371    music_unit/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  music_unit/cnt2_reg_rep[9]/C
                         clock pessimism             -0.477     1.894    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.060     1.954    music_unit/cnt2_reg_rep[9]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.032%)  route 0.113ns (52.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.536     1.782    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y129        FDRE                                         r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.100     1.882 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.113     1.994    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X48Y129        FDRE                                         r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.733     2.218    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y129        FDRE                                         r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.436     1.782    
    SLICE_X48Y129        FDRE (Hold_fdre_C_D)         0.040     1.822    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/last_key_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.202%)  route 0.102ns (52.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.595     1.841    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDCE (Prop_fdce_C_Q)         0.091     1.932 r  PS2_Interface_unit/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.102     2.034    PS2_Interface_unit/p_0_in[6]
    SLICE_X47Y68         FDRE                                         r  PS2_Interface_unit/last_key_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.811     2.296    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  PS2_Interface_unit/last_key_reg[6]/C
                         clock pessimism             -0.444     1.852    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.008     1.860    PS2_Interface_unit/last_key_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 PS2_Interface_unit/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.118ns (50.679%)  route 0.115ns (49.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.595     1.841    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDCE (Prop_fdce_C_Q)         0.118     1.959 r  PS2_Interface_unit/shift_reg_reg[8]/Q
                         net (fo=2, routed)           0.115     2.074    PS2_Interface_unit/p_0_in[7]
    SLICE_X47Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.812     2.297    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[7]/C
                         clock pessimism             -0.445     1.852    
    SLICE_X47Y67         FDCE (Hold_fdce_C_D)         0.044     1.896    PS2_Interface_unit/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y7   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y8   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y8   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y9   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y5   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y6   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y35  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X4Y36  background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y3   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         10.000      7.975      RAMB36_X6Y4   background_unit/background_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X45Y71  FSM_unit/num_bomb_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X45Y71  FSM_unit/num_bomb_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X44Y74  FSM_unit/num_life_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X44Y74  FSM_unit/num_life_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X40Y71  FSM_unit/timeout_reg_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         5.000       4.600      SLICE_X40Y71  FSM_unit/timeout_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X42Y72  FSM_unit/timeout_reg_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X42Y72  FSM_unit/timeout_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X42Y73  FSM_unit/timeout_reg_reg[19]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         5.000       4.600      SLICE_X42Y73  FSM_unit/timeout_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X46Y70  rgb_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X46Y70  rgb_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X46Y71  rgb_out_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X46Y71  rgb_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X46Y72  rgb_out_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X46Y72  rgb_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X46Y70  rgb_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X46Y70  rgb_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X46Y72  rgb_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X46Y72  rgb_out_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/last_key_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            judge_collision_unit/collision_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.352ns (11.186%)  route 2.795ns (88.814%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.045ns = ( 14.045 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.396     4.411    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y66         FDRE                                         r  PS2_Interface_unit/last_key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  PS2_Interface_unit/last_key_reg[7]/Q
                         net (fo=2, routed)           0.461     5.096    PS2_Interface_unit/last_key[7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.043     5.139 f  PS2_Interface_unit/enter_reg_i_2/O
                         net (fo=3, routed)           0.455     5.594    PS2_Interface_unit/enter_reg_i_2_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I1_O)        0.043     5.637 f  PS2_Interface_unit/num_life[3]_i_3/O
                         net (fo=8, routed)           0.635     6.271    FSM_unit/game_en_reg_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.043     6.314 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          1.244     7.558    judge_collision_unit/collision_reg_0
    SLICE_X36Y64         FDCE                                         f  judge_collision_unit/collision_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.270    14.045    judge_collision_unit/clk_IBUF_BUFG
    SLICE_X36Y64         FDCE                                         r  judge_collision_unit/collision_reg/C
                         clock pessimism              0.328    14.373    
                         clock uncertainty           -0.035    14.338    
    SLICE_X36Y64         FDCE (Recov_fdce_C_CLR)     -0.212    14.126    judge_collision_unit/collision_reg
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/last_key_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/ps2_clk_sync_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.352ns (11.187%)  route 2.795ns (88.813%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 14.042 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.396     4.411    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y66         FDRE                                         r  PS2_Interface_unit/last_key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  PS2_Interface_unit/last_key_reg[7]/Q
                         net (fo=2, routed)           0.461     5.096    PS2_Interface_unit/last_key[7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.043     5.139 f  PS2_Interface_unit/enter_reg_i_2/O
                         net (fo=3, routed)           0.455     5.594    PS2_Interface_unit/enter_reg_i_2_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I1_O)        0.043     5.637 f  PS2_Interface_unit/num_life[3]_i_3/O
                         net (fo=8, routed)           0.635     6.271    FSM_unit/game_en_reg_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.043     6.314 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          1.243     7.558    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X38Y66         FDCE                                         f  PS2_Interface_unit/ps2_clk_sync_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.267    14.042    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X38Y66         FDCE                                         r  PS2_Interface_unit/ps2_clk_sync_reg[0]/C
                         clock pessimism              0.328    14.370    
                         clock uncertainty           -0.035    14.335    
    SLICE_X38Y66         FDCE (Recov_fdce_C_CLR)     -0.154    14.181    PS2_Interface_unit/ps2_clk_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/last_key_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.352ns (14.220%)  route 2.123ns (85.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.396     4.411    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y66         FDRE                                         r  PS2_Interface_unit/last_key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  PS2_Interface_unit/last_key_reg[7]/Q
                         net (fo=2, routed)           0.461     5.096    PS2_Interface_unit/last_key[7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.043     5.139 f  PS2_Interface_unit/enter_reg_i_2/O
                         net (fo=3, routed)           0.455     5.594    PS2_Interface_unit/enter_reg_i_2_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I1_O)        0.043     5.637 f  PS2_Interface_unit/num_life[3]_i_3/O
                         net (fo=8, routed)           0.635     6.271    FSM_unit/game_en_reg_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.043     6.314 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.572     6.887    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X47Y67         FDCE                                         f  PS2_Interface_unit/shift_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.264    14.039    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[2]/C
                         clock pessimism              0.348    14.387    
                         clock uncertainty           -0.035    14.352    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.212    14.140    PS2_Interface_unit/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/last_key_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.352ns (14.220%)  route 2.123ns (85.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.396     4.411    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y66         FDRE                                         r  PS2_Interface_unit/last_key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  PS2_Interface_unit/last_key_reg[7]/Q
                         net (fo=2, routed)           0.461     5.096    PS2_Interface_unit/last_key[7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.043     5.139 f  PS2_Interface_unit/enter_reg_i_2/O
                         net (fo=3, routed)           0.455     5.594    PS2_Interface_unit/enter_reg_i_2_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I1_O)        0.043     5.637 f  PS2_Interface_unit/num_life[3]_i_3/O
                         net (fo=8, routed)           0.635     6.271    FSM_unit/game_en_reg_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.043     6.314 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.572     6.887    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X47Y67         FDCE                                         f  PS2_Interface_unit/shift_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.264    14.039    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[3]/C
                         clock pessimism              0.348    14.387    
                         clock uncertainty           -0.035    14.352    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.212    14.140    PS2_Interface_unit/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/last_key_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.352ns (14.220%)  route 2.123ns (85.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.396     4.411    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y66         FDRE                                         r  PS2_Interface_unit/last_key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  PS2_Interface_unit/last_key_reg[7]/Q
                         net (fo=2, routed)           0.461     5.096    PS2_Interface_unit/last_key[7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.043     5.139 f  PS2_Interface_unit/enter_reg_i_2/O
                         net (fo=3, routed)           0.455     5.594    PS2_Interface_unit/enter_reg_i_2_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I1_O)        0.043     5.637 f  PS2_Interface_unit/num_life[3]_i_3/O
                         net (fo=8, routed)           0.635     6.271    FSM_unit/game_en_reg_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.043     6.314 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.572     6.887    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X47Y67         FDCE                                         f  PS2_Interface_unit/shift_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.264    14.039    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[4]/C
                         clock pessimism              0.348    14.387    
                         clock uncertainty           -0.035    14.352    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.212    14.140    PS2_Interface_unit/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/last_key_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.352ns (14.220%)  route 2.123ns (85.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.396     4.411    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y66         FDRE                                         r  PS2_Interface_unit/last_key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  PS2_Interface_unit/last_key_reg[7]/Q
                         net (fo=2, routed)           0.461     5.096    PS2_Interface_unit/last_key[7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.043     5.139 f  PS2_Interface_unit/enter_reg_i_2/O
                         net (fo=3, routed)           0.455     5.594    PS2_Interface_unit/enter_reg_i_2_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I1_O)        0.043     5.637 f  PS2_Interface_unit/num_life[3]_i_3/O
                         net (fo=8, routed)           0.635     6.271    FSM_unit/game_en_reg_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.043     6.314 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.572     6.887    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X47Y67         FDCE                                         f  PS2_Interface_unit/shift_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.264    14.039    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[5]/C
                         clock pessimism              0.348    14.387    
                         clock uncertainty           -0.035    14.352    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.212    14.140    PS2_Interface_unit/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/last_key_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.352ns (14.220%)  route 2.123ns (85.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.396     4.411    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y66         FDRE                                         r  PS2_Interface_unit/last_key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  PS2_Interface_unit/last_key_reg[7]/Q
                         net (fo=2, routed)           0.461     5.096    PS2_Interface_unit/last_key[7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.043     5.139 f  PS2_Interface_unit/enter_reg_i_2/O
                         net (fo=3, routed)           0.455     5.594    PS2_Interface_unit/enter_reg_i_2_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I1_O)        0.043     5.637 f  PS2_Interface_unit/num_life[3]_i_3/O
                         net (fo=8, routed)           0.635     6.271    FSM_unit/game_en_reg_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.043     6.314 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.572     6.887    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X47Y67         FDCE                                         f  PS2_Interface_unit/shift_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.264    14.039    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[6]/C
                         clock pessimism              0.348    14.387    
                         clock uncertainty           -0.035    14.352    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.212    14.140    PS2_Interface_unit/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/last_key_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.352ns (14.220%)  route 2.123ns (85.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.396     4.411    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y66         FDRE                                         r  PS2_Interface_unit/last_key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  PS2_Interface_unit/last_key_reg[7]/Q
                         net (fo=2, routed)           0.461     5.096    PS2_Interface_unit/last_key[7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.043     5.139 f  PS2_Interface_unit/enter_reg_i_2/O
                         net (fo=3, routed)           0.455     5.594    PS2_Interface_unit/enter_reg_i_2_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I1_O)        0.043     5.637 f  PS2_Interface_unit/num_life[3]_i_3/O
                         net (fo=8, routed)           0.635     6.271    FSM_unit/game_en_reg_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.043     6.314 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.572     6.887    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X47Y67         FDCE                                         f  PS2_Interface_unit/shift_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.264    14.039    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[7]/C
                         clock pessimism              0.348    14.387    
                         clock uncertainty           -0.035    14.352    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.212    14.140    PS2_Interface_unit/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/last_key_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.352ns (14.220%)  route 2.123ns (85.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.396     4.411    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y66         FDRE                                         r  PS2_Interface_unit/last_key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  PS2_Interface_unit/last_key_reg[7]/Q
                         net (fo=2, routed)           0.461     5.096    PS2_Interface_unit/last_key[7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.043     5.139 f  PS2_Interface_unit/enter_reg_i_2/O
                         net (fo=3, routed)           0.455     5.594    PS2_Interface_unit/enter_reg_i_2_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I1_O)        0.043     5.637 f  PS2_Interface_unit/num_life[3]_i_3/O
                         net (fo=8, routed)           0.635     6.271    FSM_unit/game_en_reg_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.043     6.314 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.572     6.887    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X46Y67         FDCE                                         f  PS2_Interface_unit/shift_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.264    14.039    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[10]/C
                         clock pessimism              0.348    14.387    
                         clock uncertainty           -0.035    14.352    
    SLICE_X46Y67         FDCE (Recov_fdce_C_CLR)     -0.154    14.198    PS2_Interface_unit/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 PS2_Interface_unit/last_key_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.352ns (14.220%)  route 2.123ns (85.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 14.039 - 10.000 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.396     4.411    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X47Y66         FDRE                                         r  PS2_Interface_unit/last_key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.223     4.634 r  PS2_Interface_unit/last_key_reg[7]/Q
                         net (fo=2, routed)           0.461     5.096    PS2_Interface_unit/last_key[7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.043     5.139 f  PS2_Interface_unit/enter_reg_i_2/O
                         net (fo=3, routed)           0.455     5.594    PS2_Interface_unit/enter_reg_i_2_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I1_O)        0.043     5.637 f  PS2_Interface_unit/num_life[3]_i_3/O
                         net (fo=8, routed)           0.635     6.271    FSM_unit/game_en_reg_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.043     6.314 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.572     6.887    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X46Y67         FDCE                                         f  PS2_Interface_unit/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.264    14.039    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[1]/C
                         clock pessimism              0.348    14.387    
                         clock uncertainty           -0.035    14.352    
    SLICE_X46Y67         FDCE (Recov_fdce_C_CLR)     -0.154    14.198    PS2_Interface_unit/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  7.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/bit_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.457%)  route 0.375ns (74.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.589     1.835    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.100     1.935 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=44, routed)          0.186     2.120    FSM_unit/game_state__0[2]
    SLICE_X45Y72         LUT5 (Prop_lut5_I0_O)        0.028     2.148 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.189     2.338    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X44Y69         FDCE                                         f  PS2_Interface_unit/bit_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.810     2.295    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X44Y69         FDCE                                         r  PS2_Interface_unit/bit_count_reg[0]/C
                         clock pessimism             -0.444     1.851    
    SLICE_X44Y69         FDCE (Remov_fdce_C_CLR)     -0.050     1.801    PS2_Interface_unit/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/bit_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.457%)  route 0.375ns (74.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.589     1.835    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.100     1.935 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=44, routed)          0.186     2.120    FSM_unit/game_state__0[2]
    SLICE_X45Y72         LUT5 (Prop_lut5_I0_O)        0.028     2.148 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.189     2.338    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X44Y69         FDCE                                         f  PS2_Interface_unit/bit_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.810     2.295    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X44Y69         FDCE                                         r  PS2_Interface_unit/bit_count_reg[1]/C
                         clock pessimism             -0.444     1.851    
    SLICE_X44Y69         FDCE (Remov_fdce_C_CLR)     -0.050     1.801    PS2_Interface_unit/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/bit_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.457%)  route 0.375ns (74.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.589     1.835    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.100     1.935 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=44, routed)          0.186     2.120    FSM_unit/game_state__0[2]
    SLICE_X45Y72         LUT5 (Prop_lut5_I0_O)        0.028     2.148 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.189     2.338    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X44Y69         FDCE                                         f  PS2_Interface_unit/bit_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.810     2.295    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X44Y69         FDCE                                         r  PS2_Interface_unit/bit_count_reg[2]/C
                         clock pessimism             -0.444     1.851    
    SLICE_X44Y69         FDCE (Remov_fdce_C_CLR)     -0.050     1.801    PS2_Interface_unit/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/bit_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.457%)  route 0.375ns (74.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.589     1.835    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.100     1.935 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=44, routed)          0.186     2.120    FSM_unit/game_state__0[2]
    SLICE_X45Y72         LUT5 (Prop_lut5_I0_O)        0.028     2.148 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.189     2.338    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X44Y69         FDCE                                         f  PS2_Interface_unit/bit_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.810     2.295    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X44Y69         FDCE                                         r  PS2_Interface_unit/bit_count_reg[3]/C
                         clock pessimism             -0.444     1.851    
    SLICE_X44Y69         FDCE (Remov_fdce_C_CLR)     -0.050     1.801    PS2_Interface_unit/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/ps2_clk_sync_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.457%)  route 0.375ns (74.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.589     1.835    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.100     1.935 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=44, routed)          0.186     2.120    FSM_unit/game_state__0[2]
    SLICE_X45Y72         LUT5 (Prop_lut5_I0_O)        0.028     2.148 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.189     2.338    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X45Y69         FDCE                                         f  PS2_Interface_unit/ps2_clk_sync_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.810     2.295    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X45Y69         FDCE                                         r  PS2_Interface_unit/ps2_clk_sync_reg[2]/C
                         clock pessimism             -0.444     1.851    
    SLICE_X45Y69         FDCE (Remov_fdce_C_CLR)     -0.069     1.782    PS2_Interface_unit/ps2_clk_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/ps2_clk_sync_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.128ns (21.320%)  route 0.472ns (78.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.589     1.835    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.100     1.935 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=44, routed)          0.186     2.120    FSM_unit/game_state__0[2]
    SLICE_X45Y72         LUT5 (Prop_lut5_I0_O)        0.028     2.148 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.287     2.435    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X44Y66         FDCE                                         f  PS2_Interface_unit/ps2_clk_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.813     2.298    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X44Y66         FDCE                                         r  PS2_Interface_unit/ps2_clk_sync_reg[1]/C
                         clock pessimism             -0.444     1.854    
    SLICE_X44Y66         FDCE (Remov_fdce_C_CLR)     -0.050     1.804    PS2_Interface_unit/ps2_clk_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.128ns (21.337%)  route 0.472ns (78.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.589     1.835    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.100     1.935 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=44, routed)          0.186     2.120    FSM_unit/game_state__0[2]
    SLICE_X45Y72         LUT5 (Prop_lut5_I0_O)        0.028     2.148 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.286     2.435    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X46Y67         FDCE                                         f  PS2_Interface_unit/shift_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.812     2.297    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[10]/C
                         clock pessimism             -0.444     1.853    
    SLICE_X46Y67         FDCE (Remov_fdce_C_CLR)     -0.050     1.803    PS2_Interface_unit/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.128ns (21.337%)  route 0.472ns (78.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.589     1.835    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.100     1.935 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=44, routed)          0.186     2.120    FSM_unit/game_state__0[2]
    SLICE_X45Y72         LUT5 (Prop_lut5_I0_O)        0.028     2.148 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.286     2.435    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X46Y67         FDCE                                         f  PS2_Interface_unit/shift_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.812     2.297    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[1]/C
                         clock pessimism             -0.444     1.853    
    SLICE_X46Y67         FDCE (Remov_fdce_C_CLR)     -0.050     1.803    PS2_Interface_unit/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.128ns (21.337%)  route 0.472ns (78.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.589     1.835    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.100     1.935 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=44, routed)          0.186     2.120    FSM_unit/game_state__0[2]
    SLICE_X45Y72         LUT5 (Prop_lut5_I0_O)        0.028     2.148 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.286     2.435    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X46Y67         FDCE                                         f  PS2_Interface_unit/shift_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.812     2.297    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[8]/C
                         clock pessimism             -0.444     1.853    
    SLICE_X46Y67         FDCE (Remov_fdce_C_CLR)     -0.050     1.803    PS2_Interface_unit/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 FSM_unit/FSM_sequential_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_Interface_unit/shift_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.128ns (21.337%)  route 0.472ns (78.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.589     1.835    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.100     1.935 r  FSM_unit/FSM_sequential_game_state_reg[2]/Q
                         net (fo=44, routed)          0.186     2.120    FSM_unit/game_state__0[2]
    SLICE_X45Y72         LUT5 (Prop_lut5_I0_O)        0.028     2.148 f  FSM_unit/collision_i_2/O
                         net (fo=68, routed)          0.286     2.435    PS2_Interface_unit/bit_count_reg[3]_0
    SLICE_X46Y67         FDCE                                         f  PS2_Interface_unit/shift_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.812     2.297    PS2_Interface_unit/clk_IBUF_BUFG
    SLICE_X46Y67         FDCE                                         r  PS2_Interface_unit/shift_reg_reg[9]/C
                         clock pessimism             -0.444     1.853    
    SLICE_X46Y67         FDCE (Remov_fdce_C_CLR)     -0.050     1.803    PS2_Interface_unit/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.632    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW
                            (input port)
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.523ns  (logic 4.131ns (43.383%)  route 5.392ns (56.617%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW (IN)
                         net (fo=0)                   0.000     0.000    SW
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 r  SW_IBUF_inst/O
                         net (fo=1, routed)           1.965     2.735    music_unit/SW_IBUF
    SLICE_X75Y40         LUT2 (Prop_lut2_I1_O)        0.043     2.778 r  music_unit/buzzer_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.426     6.205    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.318     9.523 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     9.523    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/addr_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 5.269ns (76.328%)  route 1.634ns (23.672%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  vgac_unit/row_addr_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vgac_unit/row_addr_reg[1]/Q
                         net (fo=24, routed)          0.473     0.732    vgac_unit/row_addr[1]
    SLICE_X66Y51         LUT1 (Prop_lut1_I0_O)        0.043     0.775 r  vgac_unit/addr_reg1_i_11/O
                         net (fo=1, routed)           0.000     0.775    vgac_unit/addr_reg1_i_11_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.021 r  vgac_unit/addr_reg1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.021    vgac_unit/addr_reg1_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.075 r  vgac_unit/addr_reg1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    vgac_unit/addr_reg1_i_2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.240 r  vgac_unit/addr_reg1_i_1/O[1]
                         net (fo=3, routed)           0.350     1.590    hecatia_unit/A[10]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.961     4.551 r  hecatia_unit/addr_reg1/PCOUT[47]
                         net (fo=1, routed)           0.000     4.551    hecatia_unit/addr_reg1_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     5.628 f  hecatia_unit/addr_reg0/P[8]
                         net (fo=1, routed)           0.812     6.439    hecatia_unit/addr_reg0_n_97
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.043     6.482 r  hecatia_unit/addr_reg_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     6.482    hecatia_unit/addr_reg_reg[10]_i_4_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.738 r  hecatia_unit/addr_reg_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    hecatia_unit/addr_reg_reg[10]_i_1_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.903 r  hecatia_unit/addr_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.903    hecatia_unit/addr_reg_reg[12]_i_1_n_6
    SLICE_X54Y53         LDCE                                         r  hecatia_unit/addr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/addr_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.846ns  (logic 5.212ns (76.131%)  route 1.634ns (23.869%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 FDRE=1 LUT1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  vgac_unit/row_addr_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vgac_unit/row_addr_reg[1]/Q
                         net (fo=24, routed)          0.473     0.732    vgac_unit/row_addr[1]
    SLICE_X66Y51         LUT1 (Prop_lut1_I0_O)        0.043     0.775 r  vgac_unit/addr_reg1_i_11/O
                         net (fo=1, routed)           0.000     0.775    vgac_unit/addr_reg1_i_11_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.021 r  vgac_unit/addr_reg1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.021    vgac_unit/addr_reg1_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.075 r  vgac_unit/addr_reg1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    vgac_unit/addr_reg1_i_2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.240 r  vgac_unit/addr_reg1_i_1/O[1]
                         net (fo=3, routed)           0.350     1.590    hecatia_unit/A[10]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.961     4.551 r  hecatia_unit/addr_reg1/PCOUT[47]
                         net (fo=1, routed)           0.000     4.551    hecatia_unit/addr_reg1_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     5.628 f  hecatia_unit/addr_reg0/P[8]
                         net (fo=1, routed)           0.812     6.439    hecatia_unit/addr_reg0_n_97
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.043     6.482 r  hecatia_unit/addr_reg_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     6.482    hecatia_unit/addr_reg_reg[10]_i_4_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.738 r  hecatia_unit/addr_reg_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.738    hecatia_unit/addr_reg_reg[10]_i_1_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.846 r  hecatia_unit/addr_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.846    hecatia_unit/addr_reg_reg[12]_i_1_n_7
    SLICE_X54Y53         LDCE                                         r  hecatia_unit/addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/addr_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.790ns  (logic 5.156ns (75.934%)  route 1.634ns (24.066%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  vgac_unit/row_addr_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vgac_unit/row_addr_reg[1]/Q
                         net (fo=24, routed)          0.473     0.732    vgac_unit/row_addr[1]
    SLICE_X66Y51         LUT1 (Prop_lut1_I0_O)        0.043     0.775 r  vgac_unit/addr_reg1_i_11/O
                         net (fo=1, routed)           0.000     0.775    vgac_unit/addr_reg1_i_11_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.021 r  vgac_unit/addr_reg1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.021    vgac_unit/addr_reg1_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.075 r  vgac_unit/addr_reg1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    vgac_unit/addr_reg1_i_2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.240 r  vgac_unit/addr_reg1_i_1/O[1]
                         net (fo=3, routed)           0.350     1.590    hecatia_unit/A[10]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.961     4.551 r  hecatia_unit/addr_reg1/PCOUT[47]
                         net (fo=1, routed)           0.000     4.551    hecatia_unit/addr_reg1_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     5.628 f  hecatia_unit/addr_reg0/P[8]
                         net (fo=1, routed)           0.812     6.439    hecatia_unit/addr_reg0_n_97
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.043     6.482 r  hecatia_unit/addr_reg_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     6.482    hecatia_unit/addr_reg_reg[10]_i_4_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     6.790 r  hecatia_unit/addr_reg_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.790    hecatia_unit/addr_reg_reg[10]_i_1_n_4
    SLICE_X54Y52         LDCE                                         r  hecatia_unit/addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/addr_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.760ns  (logic 5.126ns (75.827%)  route 1.634ns (24.173%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 FDRE=1 LUT1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  vgac_unit/row_addr_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vgac_unit/row_addr_reg[1]/Q
                         net (fo=24, routed)          0.473     0.732    vgac_unit/row_addr[1]
    SLICE_X66Y51         LUT1 (Prop_lut1_I0_O)        0.043     0.775 r  vgac_unit/addr_reg1_i_11/O
                         net (fo=1, routed)           0.000     0.775    vgac_unit/addr_reg1_i_11_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.021 r  vgac_unit/addr_reg1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.021    vgac_unit/addr_reg1_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.075 r  vgac_unit/addr_reg1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    vgac_unit/addr_reg1_i_2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.240 r  vgac_unit/addr_reg1_i_1/O[1]
                         net (fo=3, routed)           0.350     1.590    hecatia_unit/A[10]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.961     4.551 r  hecatia_unit/addr_reg1/PCOUT[47]
                         net (fo=1, routed)           0.000     4.551    hecatia_unit/addr_reg1_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.077     5.628 f  hecatia_unit/addr_reg0/P[8]
                         net (fo=1, routed)           0.812     6.439    hecatia_unit/addr_reg0_n_97
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.043     6.482 r  hecatia_unit/addr_reg_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     6.482    hecatia_unit/addr_reg_reg[10]_i_4_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278     6.760 r  hecatia_unit/addr_reg_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.760    hecatia_unit/addr_reg_reg[10]_i_1_n_5
    SLICE_X54Y52         LDCE                                         r  hecatia_unit/addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/addr_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.691ns  (logic 5.065ns (75.703%)  route 1.626ns (24.297%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  vgac_unit/row_addr_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vgac_unit/row_addr_reg[1]/Q
                         net (fo=24, routed)          0.473     0.732    vgac_unit/row_addr[1]
    SLICE_X66Y51         LUT1 (Prop_lut1_I0_O)        0.043     0.775 r  vgac_unit/addr_reg1_i_11/O
                         net (fo=1, routed)           0.000     0.775    vgac_unit/addr_reg1_i_11_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.021 r  vgac_unit/addr_reg1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.021    vgac_unit/addr_reg1_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.075 r  vgac_unit/addr_reg1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    vgac_unit/addr_reg1_i_2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.240 r  vgac_unit/addr_reg1_i_1/O[1]
                         net (fo=3, routed)           0.350     1.590    hecatia_unit/A[10]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.961     4.551 r  hecatia_unit/addr_reg1/PCOUT[47]
                         net (fo=1, routed)           0.000     4.551    hecatia_unit/addr_reg1_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.077     5.628 r  hecatia_unit/addr_reg0/P[7]
                         net (fo=1, routed)           0.803     6.431    hecatia_unit/addr_reg0_n_98
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.260     6.691 r  hecatia_unit/addr_reg_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.691    hecatia_unit/addr_reg_reg[10]_i_1_n_6
    SLICE_X54Y52         LDCE                                         r  hecatia_unit/addr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/addr_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.594ns  (logic 4.968ns (75.346%)  route 1.626ns (24.654%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  vgac_unit/row_addr_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vgac_unit/row_addr_reg[1]/Q
                         net (fo=24, routed)          0.473     0.732    vgac_unit/row_addr[1]
    SLICE_X66Y51         LUT1 (Prop_lut1_I0_O)        0.043     0.775 r  vgac_unit/addr_reg1_i_11/O
                         net (fo=1, routed)           0.000     0.775    vgac_unit/addr_reg1_i_11_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.021 r  vgac_unit/addr_reg1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.021    vgac_unit/addr_reg1_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.075 r  vgac_unit/addr_reg1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    vgac_unit/addr_reg1_i_2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.240 r  vgac_unit/addr_reg1_i_1/O[1]
                         net (fo=3, routed)           0.350     1.590    hecatia_unit/A[10]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.961     4.551 r  hecatia_unit/addr_reg1/PCOUT[47]
                         net (fo=1, routed)           0.000     4.551    hecatia_unit/addr_reg1_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.077     5.628 r  hecatia_unit/addr_reg0/P[7]
                         net (fo=1, routed)           0.803     6.431    hecatia_unit/addr_reg0_n_98
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.163     6.594 r  hecatia_unit/addr_reg_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.594    hecatia_unit/addr_reg_reg[10]_i_1_n_7
    SLICE_X54Y52         LDCE                                         r  hecatia_unit/addr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/vs_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.558ns  (logic 3.537ns (53.927%)  route 3.022ns (46.073%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE                         0.000     0.000 r  vgac_unit/vs_reg/C
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  vgac_unit/vs_reg/Q
                         net (fo=1, routed)           3.022     3.281    vsync_OBUF
    M21                  OBUF (Prop_obuf_I_O)         3.278     6.558 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.558    vsync
    M21                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/addr_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.490ns  (logic 4.848ns (74.704%)  route 1.642ns (25.296%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 FDRE=1 LUT1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  vgac_unit/row_addr_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vgac_unit/row_addr_reg[1]/Q
                         net (fo=24, routed)          0.473     0.732    vgac_unit/row_addr[1]
    SLICE_X66Y51         LUT1 (Prop_lut1_I0_O)        0.043     0.775 r  vgac_unit/addr_reg1_i_11/O
                         net (fo=1, routed)           0.000     0.775    vgac_unit/addr_reg1_i_11_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.021 r  vgac_unit/addr_reg1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.021    vgac_unit/addr_reg1_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.075 r  vgac_unit/addr_reg1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    vgac_unit/addr_reg1_i_2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.240 r  vgac_unit/addr_reg1_i_1/O[1]
                         net (fo=3, routed)           0.350     1.590    hecatia_unit/A[10]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.961     4.551 r  hecatia_unit/addr_reg1/PCOUT[47]
                         net (fo=1, routed)           0.000     4.551    hecatia_unit/addr_reg1_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.077     5.628 f  hecatia_unit/addr_reg0/P[6]
                         net (fo=2, routed)           0.819     6.447    hecatia_unit/addr_reg0_n_99
    SLICE_X54Y54         LUT1 (Prop_lut1_I0_O)        0.043     6.490 r  hecatia_unit/addr_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     6.490    hecatia_unit/addr_reg_reg[6]_i_1_n_0
    SLICE_X54Y54         LDCE                                         r  hecatia_unit/addr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hecatia_unit/addr_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.432ns  (logic 4.805ns (74.703%)  route 1.627ns (25.297%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  vgac_unit/row_addr_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.259     0.259 f  vgac_unit/row_addr_reg[1]/Q
                         net (fo=24, routed)          0.473     0.732    vgac_unit/row_addr[1]
    SLICE_X66Y51         LUT1 (Prop_lut1_I0_O)        0.043     0.775 r  vgac_unit/addr_reg1_i_11/O
                         net (fo=1, routed)           0.000     0.775    vgac_unit/addr_reg1_i_11_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.021 r  vgac_unit/addr_reg1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.021    vgac_unit/addr_reg1_i_3_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.075 r  vgac_unit/addr_reg1_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.075    vgac_unit/addr_reg1_i_2_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.240 r  vgac_unit/addr_reg1_i_1/O[1]
                         net (fo=3, routed)           0.350     1.590    hecatia_unit/A[10]
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      2.961     4.551 r  hecatia_unit/addr_reg1/PCOUT[47]
                         net (fo=1, routed)           0.000     4.551    hecatia_unit/addr_reg1_n_106
    DSP48_X3Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.077     5.628 r  hecatia_unit/addr_reg0/P[1]
                         net (fo=1, routed)           0.805     6.432    hecatia_unit/addr_reg0_n_104
    SLICE_X50Y53         LDCE                                         r  hecatia_unit/addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgac_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.133ns (57.858%)  route 0.097ns (42.142%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[0]/C
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vgac_unit/h_count_reg[0]/Q
                         net (fo=10, routed)          0.097     0.197    vgac_unit/h_count_reg[0]
    SLICE_X61Y51         LUT4 (Prop_lut4_I1_O)        0.033     0.230 r  vgac_unit/addr_reg0_i_7/O
                         net (fo=5, routed)           0.000     0.230    vgac_unit/C[3]
    SLICE_X61Y51         FDRE                                         r  vgac_unit/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.157ns (68.163%)  route 0.073ns (31.837%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[7]/C
    SLICE_X65Y50         FDCE (Prop_fdce_C_Q)         0.091     0.091 r  vgac_unit/v_count_reg[7]/Q
                         net (fo=8, routed)           0.073     0.164    vgac_unit/v_count_reg_n_0_[7]
    SLICE_X65Y50         LUT6 (Prop_lut6_I4_O)        0.066     0.230 r  vgac_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.230    vgac_unit/v_count[8]_i_1_n_0
    SLICE_X65Y50         FDCE                                         r  vgac_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.157ns (66.700%)  route 0.078ns (33.300%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[8]/C
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  vgac_unit/h_count_reg[8]/Q
                         net (fo=7, routed)           0.078     0.169    vgac_unit/h_count_reg[8]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.066     0.235 r  vgac_unit/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.235    vgac_unit/p_0_in[9]
    SLICE_X60Y50         FDRE                                         r  vgac_unit/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.171%)  route 0.127ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[6]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vgac_unit/h_count_reg[6]/Q
                         net (fo=11, routed)          0.127     0.227    vgac_unit/h_count_reg[6]
    SLICE_X60Y50         LUT4 (Prop_lut4_I0_O)        0.028     0.255 r  vgac_unit/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.255    vgac_unit/p_0_in[7]
    SLICE_X60Y50         FDRE                                         r  vgac_unit/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.130ns (50.559%)  route 0.127ns (49.441%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[6]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vgac_unit/h_count_reg[6]/Q
                         net (fo=11, routed)          0.127     0.227    vgac_unit/h_count_reg[6]
    SLICE_X60Y50         LUT5 (Prop_lut5_I3_O)        0.030     0.257 r  vgac_unit/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.257    vgac_unit/p_0_in[8]
    SLICE_X60Y50         FDRE                                         r  vgac_unit/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/rdn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.491%)  route 0.131ns (50.509%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[8]/C
    SLICE_X65Y50         FDCE (Prop_fdce_C_Q)         0.100     0.100 f  vgac_unit/v_count_reg[8]/Q
                         net (fo=6, routed)           0.131     0.231    vgac_unit/v_count_reg_n_0_[8]
    SLICE_X63Y50         LUT6 (Prop_lut6_I4_O)        0.028     0.259 r  vgac_unit/rdn_i_1/O
                         net (fo=1, routed)           0.000     0.259    vgac_unit/rdn_i_1_n_0
    SLICE_X63Y50         FDRE                                         r  vgac_unit/rdn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.038%)  route 0.133ns (50.962%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[1]/C
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vgac_unit/h_count_reg[1]/Q
                         net (fo=9, routed)           0.133     0.233    vgac_unit/h_count_reg[1]
    SLICE_X60Y51         LUT6 (Prop_lut6_I3_O)        0.028     0.261 r  vgac_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.261    vgac_unit/p_0_in[5]
    SLICE_X60Y51         FDRE                                         r  vgac_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac_unit/hs_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.128ns (46.118%)  route 0.150ns (53.882%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE                         0.000     0.000 r  vgac_unit/h_count_reg[9]/C
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  vgac_unit/h_count_reg[9]/Q
                         net (fo=5, routed)           0.150     0.250    vgac_unit/h_count_reg[9]
    SLICE_X59Y50         LUT5 (Prop_lut5_I3_O)        0.028     0.278 r  vgac_unit/hs_i_1/O
                         net (fo=1, routed)           0.000     0.278    vgac_unit/h_sync
    SLICE_X59Y50         FDRE                                         r  vgac_unit/hs_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.146ns (51.493%)  route 0.138ns (48.507%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[9]/C
    SLICE_X62Y49         FDCE (Prop_fdce_C_Q)         0.118     0.118 f  vgac_unit/v_count_reg[9]/Q
                         net (fo=6, routed)           0.138     0.256    vgac_unit/v_count_reg_n_0_[9]
    SLICE_X62Y49         LUT6 (Prop_lut6_I0_O)        0.028     0.284 r  vgac_unit/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.284    vgac_unit/v_count[0]_i_1_n_0
    SLICE_X62Y49         FDCE                                         r  vgac_unit/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac_unit/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgac_unit/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.146ns (51.395%)  route 0.138ns (48.605%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDCE                         0.000     0.000 r  vgac_unit/v_count_reg[3]/C
    SLICE_X62Y49         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  vgac_unit/v_count_reg[3]/Q
                         net (fo=12, routed)          0.138     0.256    vgac_unit/v_count_reg_n_0_[3]
    SLICE_X62Y49         LUT6 (Prop_lut6_I1_O)        0.028     0.284 r  vgac_unit/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.284    vgac_unit/v_count[3]_i_1_n_0
    SLICE_X62Y49         FDCE                                         r  vgac_unit/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 music_unit/pre_set_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.330ns  (logic 4.100ns (43.947%)  route 5.230ns (56.053%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.569     4.584    music_unit/clk_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  music_unit/pre_set_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.223     4.807 r  music_unit/pre_set_reg[8]/Q
                         net (fo=89, routed)          1.490     6.297    music_unit/pre_set[8]
    SLICE_X75Y37         LUT4 (Prop_lut4_I3_O)        0.043     6.340 r  music_unit/buzzer_OBUF_inst_i_18/O
                         net (fo=1, routed)           0.000     6.340    music_unit/buzzer_OBUF_inst_i_18_n_0
    SLICE_X75Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.533 r  music_unit/buzzer_OBUF_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.533    music_unit/buzzer_OBUF_inst_i_5_n_0
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.586 r  music_unit/buzzer_OBUF_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.586    music_unit/buzzer_OBUF_inst_i_3_n_0
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     6.725 r  music_unit/buzzer_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.313     7.038    music_unit/beep
    SLICE_X75Y40         LUT2 (Prop_lut2_I0_O)        0.131     7.169 r  music_unit/buzzer_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.426    10.596    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.318    13.914 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    13.914    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.346ns  (logic 3.662ns (49.854%)  route 3.684ns (50.146%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.387     4.402    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.223     4.625 r  FSM_unit/FSM_sequential_game_state_reg[0]/Q
                         net (fo=45, routed)          0.727     5.352    FSM_unit/game_state__0[0]
    SLICE_X48Y70         LUT2 (Prop_lut2_I0_O)        0.052     5.404 r  FSM_unit/game_state_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.957     8.361    game_state_out_OBUF[0]
    AA23                 OBUF (Prop_obuf_I_O)         3.387    11.748 r  game_state_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.748    game_state_out[0]
    AA23                                                              r  game_state_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.281ns  (logic 3.648ns (50.111%)  route 3.632ns (49.889%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.387     4.402    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.223     4.625 r  FSM_unit/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.837     5.463    FSM_unit/game_state__0[1]
    SLICE_X40Y74         LUT3 (Prop_lut3_I2_O)        0.051     5.514 r  FSM_unit/game_state_out_OBUF[1]_inst_i_1/O
                         net (fo=13, routed)          2.795     8.309    game_state_out_OBUF[1]
    Y25                  OBUF (Prop_obuf_I_O)         3.374    11.683 r  game_state_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.683    game_state_out[1]
    Y25                                                               r  game_state_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.058ns  (logic 3.575ns (50.653%)  route 3.483ns (49.347%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.387     4.402    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.223     4.625 f  FSM_unit/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.828     5.453    FSM_unit/game_state__0[1]
    SLICE_X40Y70         LUT3 (Prop_lut3_I2_O)        0.043     5.496 r  FSM_unit/game_state_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.655     8.151    game_state_out_OBUF[2]
    AB26                 OBUF (Prop_obuf_I_O)         3.309    11.460 r  game_state_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.460    game_state_out[2]
    AB26                                                              r  game_state_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_unit/FSM_sequential_game_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_state_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.769ns  (logic 3.544ns (52.350%)  route 3.225ns (47.650%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.387     4.402    FSM_unit/clk_IBUF_BUFG
    SLICE_X45Y73         FDCE                                         r  FSM_unit/FSM_sequential_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.223     4.625 r  FSM_unit/FSM_sequential_game_state_reg[1]/Q
                         net (fo=67, routed)          0.533     5.158    FSM_unit/game_state__0[1]
    SLICE_X44Y72         LUT3 (Prop_lut3_I0_O)        0.043     5.201 r  FSM_unit/game_state_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.693     7.894    game_state_out_OBUF[3]
    W23                  OBUF (Prop_obuf_I_O)         3.278    11.171 r  game_state_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.171    game_state_out[3]
    W23                                                               r  game_state_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.518ns (60.761%)  route 2.272ns (39.239%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.389     4.404    clk_IBUF_BUFG
    SLICE_X46Y72         FDRE                                         r  rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.259     4.663 r  rgb_out_reg[2]/Q
                         net (fo=1, routed)           2.272     6.935    rgb_OBUF[2]
    T22                  OBUF (Prop_obuf_I_O)         3.259    10.193 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.193    rgb[2]
    T22                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.776ns  (logic 3.510ns (60.767%)  route 2.266ns (39.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.390     4.405    clk_IBUF_BUFG
    SLICE_X46Y71         FDRE                                         r  rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.259     4.664 r  rgb_out_reg[10]/Q
                         net (fo=1, routed)           2.266     6.930    rgb_OBUF[10]
    R21                  OBUF (Prop_obuf_I_O)         3.251    10.182 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.182    rgb[10]
    R21                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.704ns  (logic 3.527ns (61.836%)  route 2.177ns (38.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.389     4.404    clk_IBUF_BUFG
    SLICE_X46Y72         FDRE                                         r  rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.259     4.663 r  rgb_out_reg[9]/Q
                         net (fo=1, routed)           2.177     6.840    rgb_OBUF[9]
    N22                  OBUF (Prop_obuf_I_O)         3.268    10.109 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.109    rgb[9]
    N22                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 3.537ns (62.063%)  route 2.162ns (37.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.389     4.404    clk_IBUF_BUFG
    SLICE_X46Y72         FDRE                                         r  rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.259     4.663 r  rgb_out_reg[7]/Q
                         net (fo=1, routed)           2.162     6.825    rgb_OBUF[7]
    T25                  OBUF (Prop_obuf_I_O)         3.278    10.103 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.103    rgb[7]
    T25                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.696ns  (logic 3.524ns (61.865%)  route 2.172ns (38.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.387     4.402    clk_IBUF_BUFG
    SLICE_X46Y73         FDRE                                         r  rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.259     4.661 r  rgb_out_reg[8]/Q
                         net (fo=1, routed)           2.172     6.834    rgb_OBUF[8]
    N21                  OBUF (Prop_obuf_I_O)         3.265    10.099 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.099    rgb[8]
    N21                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 moon_unit/delay_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/delay_next_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.128ns (59.274%)  route 0.088ns (40.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.601     1.847    moon_unit/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  moon_unit/delay_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.100     1.947 f  moon_unit/delay_reg_reg[0]/Q
                         net (fo=2, routed)           0.088     2.035    moon_unit/delay_reg[0]
    SLICE_X46Y56         LUT2 (Prop_lut2_I1_O)        0.028     2.063 r  moon_unit/delay_next[0]_C_i_1/O
                         net (fo=1, routed)           0.000     2.063    moon_unit/p_3_in[0]
    SLICE_X46Y56         FDCE                                         r  moon_unit/delay_next_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_x_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.177ns (63.327%)  route 0.103ns (36.673%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.601     1.847    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=17, routed)          0.103     2.049    moon_unit/moon_x_reg_reg[7]_0[1]
    SLICE_X35Y63         LUT3 (Prop_lut3_I2_O)        0.028     2.077 r  moon_unit/moon_x_next[3]_i_7/O
                         net (fo=1, routed)           0.000     2.077    moon_unit/moon_x_next[3]_i_7_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.126 r  moon_unit/moon_x_next_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.126    moon_unit/moon_x_next_reg[3]_i_1_n_6
    SLICE_X35Y63         FDCE                                         r  moon_unit/moon_x_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_x_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_x_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.177ns (59.643%)  route 0.120ns (40.357%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.601     1.847    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y65         FDRE                                         r  moon_unit/moon_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  moon_unit/moon_x_reg_reg[9]/Q
                         net (fo=27, routed)          0.120     2.067    moon_unit/moon_x[9]
    SLICE_X35Y65         LUT3 (Prop_lut3_I2_O)        0.028     2.095 r  moon_unit/moon_x_next[9]_i_3/O
                         net (fo=1, routed)           0.000     2.095    moon_unit/moon_x_next[9]_i_3_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.144 r  moon_unit/moon_x_next_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.144    moon_unit/moon_x_next_reg[9]_i_1_n_6
    SLICE_X35Y65         FDCE                                         r  moon_unit/moon_x_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_x_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.183ns (61.053%)  route 0.117ns (38.947%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.601     1.847    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  moon_unit/moon_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  moon_unit/moon_x_reg_reg[4]/Q
                         net (fo=12, routed)          0.117     2.064    moon_unit/moon_x_reg_reg[7]_0[4]
    SLICE_X35Y64         LUT3 (Prop_lut3_I2_O)        0.028     2.092 r  moon_unit/moon_x_next[7]_i_9/O
                         net (fo=1, routed)           0.000     2.092    moon_unit/moon_x_next[7]_i_9_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.147 r  moon_unit/moon_x_next_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.147    moon_unit/moon_x_next_reg[7]_i_1_n_7
    SLICE_X35Y64         FDCE                                         r  moon_unit/moon_x_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_x_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_x_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.177ns (55.925%)  route 0.139ns (44.075%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.601     1.847    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  moon_unit/moon_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  moon_unit/moon_x_reg_reg[5]/Q
                         net (fo=11, routed)          0.139     2.086    moon_unit/moon_x_reg_reg[7]_0[5]
    SLICE_X35Y64         LUT3 (Prop_lut3_I2_O)        0.028     2.114 r  moon_unit/moon_x_next[7]_i_8/O
                         net (fo=1, routed)           0.000     2.114    moon_unit/moon_x_next[7]_i_8_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.163 r  moon_unit/moon_x_next_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.163    moon_unit/moon_x_next_reg[7]_i_1_n_6
    SLICE_X35Y64         FDCE                                         r  moon_unit/moon_x_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_x_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.177ns (53.022%)  route 0.157ns (46.978%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.601     1.847    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  moon_unit/moon_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  moon_unit/moon_x_reg_reg[3]/Q
                         net (fo=14, routed)          0.157     2.104    moon_unit/moon_x_reg_reg[7]_0[3]
    SLICE_X35Y63         LUT3 (Prop_lut3_I2_O)        0.028     2.132 r  moon_unit/moon_x_next[3]_i_5/O
                         net (fo=1, routed)           0.000     2.132    moon_unit/moon_x_next[3]_i_5_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.181 r  moon_unit/moon_x_next_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.181    moon_unit/moon_x_next_reg[3]_i_1_n_4
    SLICE_X35Y63         FDCE                                         r  moon_unit/moon_x_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_x_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.245ns (70.504%)  route 0.103ns (29.496%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.601     1.847    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  moon_unit/moon_x_reg_reg[1]/Q
                         net (fo=17, routed)          0.103     2.049    moon_unit/moon_x_reg_reg[7]_0[1]
    SLICE_X35Y63         LUT3 (Prop_lut3_I2_O)        0.028     2.077 r  moon_unit/moon_x_next[3]_i_7/O
                         net (fo=1, routed)           0.000     2.077    moon_unit/moon_x_next[3]_i_7_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.117     2.194 r  moon_unit/moon_x_next_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.194    moon_unit/moon_x_next_reg[3]_i_1_n_5
    SLICE_X35Y63         FDCE                                         r  moon_unit/moon_x_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_y_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.175ns (48.932%)  route 0.183ns (51.068%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.597     1.843    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  moon_unit/moon_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  moon_unit/moon_y_reg_reg[6]/Q
                         net (fo=15, routed)          0.183     2.125    moon_unit/Q[6]
    SLICE_X44Y62         LUT3 (Prop_lut3_I2_O)        0.028     2.153 r  moon_unit/moon_y_next[7]_i_7/O
                         net (fo=1, routed)           0.000     2.153    moon_unit/moon_y_next[7]_i_7_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.200 r  moon_unit/moon_y_next_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.200    moon_unit/moon_y_next_reg[7]_i_1_n_5
    SLICE_X44Y62         FDPE                                         r  moon_unit/moon_y_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_x_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_x_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.177ns (49.639%)  route 0.180ns (50.361%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.601     1.847    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  moon_unit/moon_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  moon_unit/moon_x_reg_reg[7]/Q
                         net (fo=34, routed)          0.180     2.126    moon_unit/moon_x_reg_reg[7]_0[7]
    SLICE_X35Y64         LUT3 (Prop_lut3_I2_O)        0.028     2.154 r  moon_unit/moon_x_next[7]_i_6/O
                         net (fo=1, routed)           0.000     2.154    moon_unit/moon_x_next[7]_i_6_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.203 r  moon_unit/moon_x_next_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.203    moon_unit/moon_x_next_reg[7]_i_1_n_4
    SLICE_X35Y64         FDPE                                         r  moon_unit/moon_x_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 moon_unit/moon_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            moon_unit/moon_x_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.245ns (67.729%)  route 0.117ns (32.271%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.601     1.847    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  moon_unit/moon_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y64         FDRE (Prop_fdre_C_Q)         0.100     1.947 r  moon_unit/moon_x_reg_reg[4]/Q
                         net (fo=12, routed)          0.117     2.064    moon_unit/moon_x_reg_reg[7]_0[4]
    SLICE_X35Y64         LUT3 (Prop_lut3_I2_O)        0.028     2.092 r  moon_unit/moon_x_next[7]_i_9/O
                         net (fo=1, routed)           0.000     2.092    moon_unit/moon_x_next[7]_i_9_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.117     2.209 r  moon_unit/moon_x_next_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.209    moon_unit/moon_x_next_reg[7]_i_1_n_5
    SLICE_X35Y64         FDPE                                         r  moon_unit/moon_x_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4002 Endpoints
Min Delay          4002 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.195ns  (logic 2.903ns (16.883%)  route 14.292ns (83.117%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 r  cover_unit/addr/P[17]
                         net (fo=172, routed)        13.148    16.008    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[14]
    SLICE_X10Y176        LUT5 (Prop_lut5_I3_O)        0.043    16.051 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.144    17.195    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/ena_array[32]
    RAMB36_X2Y37         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.103     3.878    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.033ns  (logic 2.903ns (17.044%)  route 14.130ns (82.956%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 r  cover_unit/addr/P[17]
                         net (fo=172, routed)        13.506    16.366    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/addra[14]
    SLICE_X23Y184        LUT5 (Prop_lut5_I3_O)        0.043    16.409 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__68/O
                         net (fo=1, routed)           0.624    17.033    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/ena_array[44]
    RAMB36_X1Y40         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.289     4.064    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/clka
    RAMB36_X1Y40         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.969ns  (logic 2.903ns (17.108%)  route 14.066ns (82.892%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        11.752    14.612    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addra[17]
    SLICE_X22Y125        LUT4 (Prop_lut4_I2_O)        0.043    14.655 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38/O
                         net (fo=11, routed)          2.314    16.969    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ramloop[4].ram.ram_ena
    RAMB36_X2Y42         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.232     4.007    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y42         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.858ns  (logic 2.903ns (17.220%)  route 13.955ns (82.780%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        11.752    14.612    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addra[17]
    SLICE_X22Y125        LUT4 (Prop_lut4_I2_O)        0.043    14.655 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__38/O
                         net (fo=11, routed)          2.203    16.858    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/ramloop[4].ram.ram_ena
    RAMB36_X2Y41         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.235     4.010    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X2Y41         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.846ns  (logic 2.903ns (17.233%)  route 13.943ns (82.767%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 r  cover_unit/addr/P[17]
                         net (fo=172, routed)        13.373    16.233    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/addra[14]
    SLICE_X22Y181        LUT5 (Prop_lut5_I3_O)        0.043    16.276 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__60/O
                         net (fo=1, routed)           0.570    16.846    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/ena_array[43]
    RAMB36_X1Y38         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.159     3.934    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/clka
    RAMB36_X1Y38         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.815ns  (logic 2.903ns (17.265%)  route 13.912ns (82.735%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 r  cover_unit/addr/P[17]
                         net (fo=172, routed)        13.344    16.204    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addra[14]
    SLICE_X8Y179         LUT5 (Prop_lut5_I3_O)        0.043    16.247 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__71/O
                         net (fo=1, routed)           0.568    16.815    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/ena_array[38]
    RAMB36_X0Y38         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.161     3.936    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clka
    RAMB36_X0Y38         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.757ns  (logic 2.903ns (17.324%)  route 13.854ns (82.676%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        10.590    13.450    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[17]
    SLICE_X48Y117        LUT3 (Prop_lut3_I2_O)        0.043    13.493 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=4, routed)           3.264    16.757    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ENA
    RAMB36_X1Y43         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.280     4.055    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y43         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.691ns  (logic 2.903ns (17.392%)  route 13.788ns (82.608%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 r  cover_unit/addr/P[17]
                         net (fo=172, routed)        13.300    16.160    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addra[14]
    SLICE_X23Y184        LUT5 (Prop_lut5_I3_O)        0.043    16.203 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__48/O
                         net (fo=1, routed)           0.488    16.691    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/ena_array[41]
    RAMB36_X1Y39         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.159     3.934    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/clka
    RAMB36_X1Y39         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.677ns  (logic 2.903ns (17.407%)  route 13.774ns (82.593%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 r  cover_unit/addr/P[17]
                         net (fo=172, routed)        13.383    16.243    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/addra[14]
    SLICE_X23Y184        LUT5 (Prop_lut5_I3_O)        0.043    16.286 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__67/O
                         net (fo=1, routed)           0.391    16.677    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/ena_array[36]
    RAMB36_X1Y37         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.156     3.931    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    RAMB36_X1Y37         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 cover_unit/addr/CLK
                            (rising edge-triggered cell DSP48E1)
  Destination:            success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.622ns  (logic 2.907ns (17.489%)  route 13.715ns (82.511%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y16          DSP48E1                      0.000     0.000 r  cover_unit/addr/CLK
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.860     2.860 f  cover_unit/addr/P[17]
                         net (fo=172, routed)        10.807    13.667    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt_3
    SLICE_X40Y121        LUT5 (Prop_lut5_I2_O)        0.047    13.714 r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_183_LOPT_REMAP/O
                         net (fo=1, routed)           2.907    16.622    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_96
    RAMB36_X1Y42         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         1.284     4.059    success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y42         RAMB36E1                                     r  success_unit/success_unit/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 moon_unit/delay_next_reg[12]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.118ns (60.659%)  route 0.077ns (39.341%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[12]_C/C
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  moon_unit/delay_next_reg[12]_C/Q
                         net (fo=1, routed)           0.077     0.195    moon_unit/delay_next_reg[12]_C_n_0
    SLICE_X45Y58         FDRE                                         r  moon_unit/delay_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.819     2.304    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y58         FDRE                                         r  moon_unit/delay_reg_reg[12]/C

Slack:                    inf
  Source:                 moon_unit/delay_next_reg[16]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.118ns (60.659%)  route 0.077ns (39.341%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[16]_C/C
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  moon_unit/delay_next_reg[16]_C/Q
                         net (fo=1, routed)           0.077     0.195    moon_unit/delay_next_reg[16]_C_n_0
    SLICE_X45Y59         FDRE                                         r  moon_unit/delay_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.819     2.304    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y59         FDRE                                         r  moon_unit/delay_reg_reg[16]/C

Slack:                    inf
  Source:                 moon_unit/delay_next_reg[24]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.118ns (60.349%)  route 0.078ns (39.651%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[24]_C/C
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  moon_unit/delay_next_reg[24]_C/Q
                         net (fo=1, routed)           0.078     0.196    moon_unit/delay_next_reg[24]_C_n_0
    SLICE_X45Y60         FDRE                                         r  moon_unit/delay_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.818     2.303    moon_unit/clk_IBUF_BUFG
    SLICE_X45Y60         FDRE                                         r  moon_unit/delay_reg_reg[24]/C

Slack:                    inf
  Source:                 moon_unit/delay_next_reg[11]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[11]_C/C
    SLICE_X44Y56         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  moon_unit/delay_next_reg[11]_C/Q
                         net (fo=1, routed)           0.093     0.200    moon_unit/delay_next_reg[11]_C_n_0
    SLICE_X44Y57         FDRE                                         r  moon_unit/delay_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.819     2.304    moon_unit/clk_IBUF_BUFG
    SLICE_X44Y57         FDRE                                         r  moon_unit/delay_reg_reg[11]/C

Slack:                    inf
  Source:                 moon_unit/moon_x_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/moon_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE                         0.000     0.000 r  moon_unit/moon_x_next_reg[3]/C
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/moon_x_next_reg[3]/Q
                         net (fo=1, routed)           0.107     0.207    moon_unit/moon_x_next[3]
    SLICE_X34Y63         FDRE                                         r  moon_unit/moon_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.819     2.304    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  moon_unit/moon_x_reg_reg[3]/C

Slack:                    inf
  Source:                 moon_unit/moon_x_next_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            moon_unit/moon_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDPE                         0.000     0.000 r  moon_unit/moon_x_next_reg[7]/C
    SLICE_X35Y64         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  moon_unit/moon_x_next_reg[7]/Q
                         net (fo=1, routed)           0.107     0.207    moon_unit/moon_x_next[7]
    SLICE_X34Y64         FDRE                                         r  moon_unit/moon_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.819     2.304    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  moon_unit/moon_x_reg_reg[7]/C

Slack:                    inf
  Source:                 moon_unit/moon_x_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/moon_x_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.553%)  route 0.110ns (52.447%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDCE                         0.000     0.000 r  moon_unit/moon_x_next_reg[1]/C
    SLICE_X35Y63         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/moon_x_next_reg[1]/Q
                         net (fo=1, routed)           0.110     0.210    moon_unit/moon_x_next[1]
    SLICE_X34Y63         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.819     2.304    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y63         FDRE                                         r  moon_unit/moon_x_reg_reg[1]/C

Slack:                    inf
  Source:                 moon_unit/moon_x_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/moon_x_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.553%)  route 0.110ns (52.447%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDCE                         0.000     0.000 r  moon_unit/moon_x_next_reg[4]/C
    SLICE_X35Y64         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/moon_x_next_reg[4]/Q
                         net (fo=1, routed)           0.110     0.210    moon_unit/moon_x_next[4]
    SLICE_X34Y64         FDRE                                         r  moon_unit/moon_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.819     2.304    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y64         FDRE                                         r  moon_unit/moon_x_reg_reg[4]/C

Slack:                    inf
  Source:                 moon_unit/moon_x_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/moon_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.553%)  route 0.110ns (52.447%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE                         0.000     0.000 r  moon_unit/moon_x_next_reg[9]/C
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  moon_unit/moon_x_next_reg[9]/Q
                         net (fo=1, routed)           0.110     0.210    moon_unit/moon_x_next[9]
    SLICE_X34Y65         FDRE                                         r  moon_unit/moon_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.818     2.303    moon_unit/clk_IBUF_BUFG
    SLICE_X34Y65         FDRE                                         r  moon_unit/moon_x_reg_reg[9]/C

Slack:                    inf
  Source:                 moon_unit/delay_next_reg[10]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            moon_unit/delay_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDCE                         0.000     0.000 r  moon_unit/delay_next_reg[10]_C/C
    SLICE_X44Y56         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  moon_unit/delay_next_reg[10]_C/Q
                         net (fo=1, routed)           0.096     0.214    moon_unit/delay_next_reg[10]_C_n_0
    SLICE_X44Y57         FDRE                                         r  moon_unit/delay_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=805, routed)         0.819     2.304    moon_unit/clk_IBUF_BUFG
    SLICE_X44Y57         FDRE                                         r  moon_unit/delay_reg_reg[10]/C





