<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo4\impl\gwsynthesis\tangnano20k_hdmi_labo.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_hdmi_labo4\src\tangnano20k_hdmi_labo.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Feb  8 08:43:25 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>18625</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8070</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>66</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>282</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk3_579m</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>clk3_579m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.657</td>
<td>214.740
<td>0.000</td>
<td>2.328</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.657</td>
<td>214.740
<td>0.000</td>
<td>2.328</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>9.314</td>
<td>107.370
<td>0.000</td>
<td>4.657</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>13.970</td>
<td>71.580
<td>0.000</td>
<td>6.985</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948
<td>0.000</td>
<td>11.642</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.926</td>
<td>28.632
<td>0.000</td>
<td>17.463</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948
<td>0.000</td>
<td>11.642</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>11</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>46.568</td>
<td>21.474
<td>0.000</td>
<td>23.284</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>85.896(MHz)</td>
<td>116.265(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.948(MHz)</td>
<td>85.608(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>21.474(MHz)</td>
<td>47.266(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk3_579m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk3_579m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk3_579m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.194</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_sdram/ff_wdata_1_s0/D</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-1.900</td>
<td>13.278</td>
</tr>
<tr>
<td>2</td>
<td>1.232</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_sdram/ff_wdata_3_s0/D</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-1.900</td>
<td>12.239</td>
</tr>
<tr>
<td>3</td>
<td>1.358</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1/Q</td>
<td>u_audio/ff_shift_reg_15_s0/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>3.790</td>
<td>6.424</td>
</tr>
<tr>
<td>4</td>
<td>1.517</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1/CE</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-1.900</td>
<td>11.955</td>
</tr>
<tr>
<td>5</td>
<td>1.738</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1/CE</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-1.900</td>
<td>11.734</td>
</tr>
<tr>
<td>6</td>
<td>1.760</td>
<td>u_z80/u_cz80/ir_7_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1/CE</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-1.900</td>
<td>11.712</td>
</tr>
<tr>
<td>7</td>
<td>1.772</td>
<td>ff_d_1_s1/Q</td>
<td>u_kanji_rom/ff_jis2_address_12_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>3.790</td>
<td>6.010</td>
</tr>
<tr>
<td>8</td>
<td>1.814</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_e0_5_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.859</td>
</tr>
<tr>
<td>9</td>
<td>1.850</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_5_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.822</td>
</tr>
<tr>
<td>10</td>
<td>1.865</td>
<td>ff_d_1_s1/Q</td>
<td>u_kanji_rom/ff_jis1_address_6_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>3.790</td>
<td>5.917</td>
</tr>
<tr>
<td>11</td>
<td>1.869</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_e1_5_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.803</td>
</tr>
<tr>
<td>12</td>
<td>1.891</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_0_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.782</td>
</tr>
<tr>
<td>13</td>
<td>1.891</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_4_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.782</td>
</tr>
<tr>
<td>14</td>
<td>1.971</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_0_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.701</td>
</tr>
<tr>
<td>15</td>
<td>1.971</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_4_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.701</td>
</tr>
<tr>
<td>16</td>
<td>1.998</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_0_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.674</td>
</tr>
<tr>
<td>17</td>
<td>2.001</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_5_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.672</td>
</tr>
<tr>
<td>18</td>
<td>2.028</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_e0_1_s3/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.644</td>
</tr>
<tr>
<td>19</td>
<td>2.028</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_e0_2_s3/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.644</td>
</tr>
<tr>
<td>20</td>
<td>2.057</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_1_s3/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.615</td>
</tr>
<tr>
<td>21</td>
<td>2.070</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_3_s3/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.602</td>
</tr>
<tr>
<td>22</td>
<td>2.073</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_5_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.599</td>
</tr>
<tr>
<td>23</td>
<td>2.073</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_e1_5_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.599</td>
</tr>
<tr>
<td>24</td>
<td>2.079</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_l1_5_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.594</td>
</tr>
<tr>
<td>25</td>
<td>2.085</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/Q</td>
<td>u_z80/u_cz80/u_regs/reg_e1_0_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>7.587</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.077</td>
<td>u_kanji_rom/ff_jis1_address_10_s1/Q</td>
<td>u_sdram/ff_address_10_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.025</td>
<td>u_kanji_rom/ff_kanji_rom_address_en_s0/Q</td>
<td>u_sdram/ff_address_20_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.811</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.009</td>
<td>u_exp_slot3/ff_rdata_en_s0/Q</td>
<td>ff_d_3_s1/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.827</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.009</td>
<td>u_exp_slot3/ff_rdata_en_s0/Q</td>
<td>ff_d_1_s1/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.827</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.005</td>
<td>u_kanji_rom/ff_jis2_address_8_s1/Q</td>
<td>u_sdram/ff_address_8_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.831</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.003</td>
<td>u_exp_slot3/ff_rdata_en_s0/Q</td>
<td>ff_d_7_s1/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.003</td>
<td>u_exp_slot3/ff_rdata_en_s0/Q</td>
<td>ff_d_4_s1/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.003</td>
<td>u_exp_slot3/ff_rdata_en_s0/Q</td>
<td>ff_d_0_s1/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.833</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-3.000</td>
<td>u_exp_slot3/ff_rdata_en_s0/Q</td>
<td>ff_d_6_s1/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.836</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.000</td>
<td>u_exp_slot3/ff_rdata_en_s0/Q</td>
<td>ff_d_5_s1/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.836</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.965</td>
<td>u_kanji_rom/ff_jis2_address_1_s1/Q</td>
<td>u_sdram/ff_address_1_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.871</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.954</td>
<td>u_kanji_rom/ff_jis2_address_3_s1/Q</td>
<td>u_sdram/ff_address_3_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.882</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.954</td>
<td>u_kanji_rom/ff_jis2_address_2_s1/Q</td>
<td>u_sdram/ff_address_2_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.882</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.945</td>
<td>u_kanji_rom/ff_jis1_address_11_s1/Q</td>
<td>u_sdram/ff_address_11_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.891</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.933</td>
<td>u_kanji_rom/ff_jis1_address_7_s1/Q</td>
<td>u_sdram/ff_address_7_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.928</td>
<td>u_kanji_rom/ff_jis2_address_4_s1/Q</td>
<td>u_sdram/ff_address_4_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.908</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.896</td>
<td>u_kanji_rom/ff_jis1_address_5_s1/Q</td>
<td>u_sdram/ff_address_5_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.940</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.878</td>
<td>u_exp_slot3/ff_rdata_en_s0/Q</td>
<td>ff_d_2_s1/CE</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.958</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.870</td>
<td>u_kanji_rom/ff_jis1_address_12_s1/Q</td>
<td>u_sdram/ff_address_12_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.966</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.869</td>
<td>u_kanji_rom/ff_jis2_address_6_s1/Q</td>
<td>u_sdram/ff_address_6_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.843</td>
<td>u_kanji_rom/ff_jis2_address_9_s1/Q</td>
<td>u_sdram/ff_address_9_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.993</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.841</td>
<td>u_kanji_rom/ff_jis2_address_0_s1/Q</td>
<td>u_sdram/ff_address_0_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>0.995</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.770</td>
<td>u_kanji_rom/ff_kanji_rom_address_en_s0/Q</td>
<td>u_sdram/ff_address_22_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>1.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.645</td>
<td>u_kanji_rom/ff_kanji_rom_address_en_s0/Q</td>
<td>u_sdram/ff_address_21_s0/D</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>1.191</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.613</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_esp32_conn/ff_recv_data_6_s0/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.790</td>
<td>1.223</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.931</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>-1.639</td>
<td>1.850</td>
</tr>
<tr>
<td>2</td>
<td>1.931</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>-1.639</td>
<td>1.850</td>
</tr>
<tr>
<td>3</td>
<td>1.931</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>-1.639</td>
<td>1.850</td>
</tr>
<tr>
<td>4</td>
<td>1.931</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>-1.639</td>
<td>1.850</td>
</tr>
<tr>
<td>5</td>
<td>4.252</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.657</td>
<td>-1.633</td>
<td>1.850</td>
</tr>
<tr>
<td>6</td>
<td>4.252</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.657</td>
<td>-1.633</td>
<td>1.850</td>
</tr>
<tr>
<td>7</td>
<td>4.252</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.657</td>
<td>-1.633</td>
<td>1.850</td>
</tr>
<tr>
<td>8</td>
<td>4.252</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.657</td>
<td>-1.633</td>
<td>1.850</td>
</tr>
<tr>
<td>9</td>
<td>21.281</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.850</td>
</tr>
<tr>
<td>10</td>
<td>21.281</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.850</td>
</tr>
<tr>
<td>11</td>
<td>21.281</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.850</td>
</tr>
<tr>
<td>12</td>
<td>21.281</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.850</td>
</tr>
<tr>
<td>13</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>14</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>15</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>16</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>17</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>18</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>19</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>20</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>21</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>22</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>23</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>24</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
<tr>
<td>25</td>
<td>21.391</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>23.284</td>
<td>0.000</td>
<td>1.858</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.323</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.363</td>
<td>1.228</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.323</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.363</td>
<td>1.228</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.323</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.363</td>
<td>1.228</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.323</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.363</td>
<td>1.228</td>
</tr>
<tr>
<td>5</td>
<td>1.002</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.328</td>
<td>-2.368</td>
<td>1.228</td>
</tr>
<tr>
<td>6</td>
<td>1.002</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.328</td>
<td>-2.368</td>
<td>1.228</td>
</tr>
<tr>
<td>7</td>
<td>1.002</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.328</td>
<td>-2.368</td>
<td>1.228</td>
</tr>
<tr>
<td>8</td>
<td>1.002</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.328</td>
<td>-2.368</td>
<td>1.228</td>
</tr>
<tr>
<td>9</td>
<td>1.075</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.228</td>
</tr>
<tr>
<td>10</td>
<td>1.075</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.228</td>
</tr>
<tr>
<td>11</td>
<td>1.075</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.228</td>
</tr>
<tr>
<td>12</td>
<td>1.075</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.228</td>
</tr>
<tr>
<td>13</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>14</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>15</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>16</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/PRESET</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>17</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>18</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>19</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>20</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>21</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>22</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>23</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>24</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
<tr>
<td>25</td>
<td>1.212</td>
<td>ff_reset1_n_s4/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.223</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_7_s1</td>
</tr>
<tr>
<td>2</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_5_s1</td>
</tr>
<tr>
<td>3</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_1_s1</td>
</tr>
<tr>
<td>4</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_recv_data_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_command_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_address_13_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_address_12_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_send_data_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_address_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[0][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R29C15[0][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>5.416</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[3][A]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>5.933</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R33C14[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>6.875</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>u_z80/u_cz80/n2504_s9/I1</td>
</tr>
<tr>
<td>7.328</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n2504_s9/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s18/I2</td>
</tr>
<tr>
<td>8.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s18/F</td>
</tr>
<tr>
<td>8.545</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s14/I1</td>
</tr>
<tr>
<td>9.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C13[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s14/F</td>
</tr>
<tr>
<td>9.522</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>u_z80/n279_s9/I1</td>
</tr>
<tr>
<td>10.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s9/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>u_z80/n279_s6/I0</td>
</tr>
<tr>
<td>11.489</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s6/F</td>
</tr>
<tr>
<td>12.021</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_z80/n279_s4/I0</td>
</tr>
<tr>
<td>12.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>13.024</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>d_1_s7/I2</td>
</tr>
<tr>
<td>13.541</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">d_1_s7/F</td>
</tr>
<tr>
<td>17.220</td>
<td>3.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>w_sdram_d_1_s0/I0</td>
</tr>
<tr>
<td>17.769</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" background: #97FFFF;">w_sdram_d_1_s0/F</td>
</tr>
<tr>
<td>17.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>u_sdram/ff_wdata_1_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C10[2][A]</td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.525, 34.078%; route: 8.521, 64.174%; tC2Q: 0.232, 1.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[0][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R29C15[0][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>5.416</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[3][A]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>5.933</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R33C14[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>6.875</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>u_z80/u_cz80/n2504_s9/I1</td>
</tr>
<tr>
<td>7.328</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n2504_s9/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s18/I2</td>
</tr>
<tr>
<td>8.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s18/F</td>
</tr>
<tr>
<td>8.545</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s14/I1</td>
</tr>
<tr>
<td>9.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C13[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s14/F</td>
</tr>
<tr>
<td>9.522</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>u_z80/n279_s9/I1</td>
</tr>
<tr>
<td>10.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s9/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>u_z80/n279_s6/I0</td>
</tr>
<tr>
<td>11.489</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s6/F</td>
</tr>
<tr>
<td>12.021</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_z80/n279_s4/I0</td>
</tr>
<tr>
<td>12.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>13.024</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[3][A]</td>
<td>d_3_s7/I2</td>
</tr>
<tr>
<td>13.541</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C24[3][A]</td>
<td style=" background: #97FFFF;">d_3_s7/F</td>
</tr>
<tr>
<td>16.160</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>w_sdram_d_3_s0/I0</td>
</tr>
<tr>
<td>16.730</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_d_3_s0/F</td>
</tr>
<tr>
<td>16.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_sdram/ff_wdata_3_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_3_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C11[1][A]</td>
<td>u_sdram/ff_wdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.546, 37.142%; route: 7.461, 60.962%; tC2Q: 0.232, 1.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_audio/ff_shift_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R23C16[0][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_7_s1/Q</td>
</tr>
<tr>
<td>18.966</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>n357_s3/I1</td>
</tr>
<tr>
<td>19.483</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" background: #97FFFF;">n357_s3/F</td>
</tr>
<tr>
<td>19.880</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C21[2][A]</td>
<td>n363_s/I0</td>
</tr>
<tr>
<td>20.450</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C21[2][A]</td>
<td style=" background: #97FFFF;">n363_s/COUT</td>
</tr>
<tr>
<td>20.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C21[2][B]</td>
<td>n362_s/CIN</td>
</tr>
<tr>
<td>20.485</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C21[2][B]</td>
<td style=" background: #97FFFF;">n362_s/COUT</td>
</tr>
<tr>
<td>20.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C22[0][A]</td>
<td>n361_s/CIN</td>
</tr>
<tr>
<td>20.520</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][A]</td>
<td style=" background: #97FFFF;">n361_s/COUT</td>
</tr>
<tr>
<td>20.994</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>u_audio/n98_s4/I3</td>
</tr>
<tr>
<td>21.549</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">u_audio/n98_s4/F</td>
</tr>
<tr>
<td>21.796</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td>u_audio/n98_s2/I1</td>
</tr>
<tr>
<td>22.313</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][A]</td>
<td style=" background: #97FFFF;">u_audio/n98_s2/F</td>
</tr>
<tr>
<td>24.457</td>
<td>2.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR38[A]</td>
<td style=" font-weight:bold;">u_audio/ff_shift_reg_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR38[A]</td>
<td>u_audio/ff_shift_reg_15_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_audio/ff_shift_reg_15_s0</td>
</tr>
<tr>
<td>25.815</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR38[A]</td>
<td>u_audio/ff_shift_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.790</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.229, 34.703%; route: 3.963, 61.686%; tC2Q: 0.232, 3.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[0][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R29C15[0][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>5.416</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[3][A]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>5.933</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R33C14[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>6.875</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>u_z80/u_cz80/n2504_s9/I1</td>
</tr>
<tr>
<td>7.328</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n2504_s9/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s18/I2</td>
</tr>
<tr>
<td>8.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s18/F</td>
</tr>
<tr>
<td>8.545</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s14/I1</td>
</tr>
<tr>
<td>9.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C13[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s14/F</td>
</tr>
<tr>
<td>9.522</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>u_z80/n279_s9/I1</td>
</tr>
<tr>
<td>10.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s9/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>u_z80/n279_s6/I0</td>
</tr>
<tr>
<td>11.489</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s6/F</td>
</tr>
<tr>
<td>12.021</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_z80/n279_s4/I0</td>
</tr>
<tr>
<td>12.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>13.024</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[3][A]</td>
<td>d_3_s7/I2</td>
</tr>
<tr>
<td>13.541</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C24[3][A]</td>
<td style=" background: #97FFFF;">d_3_s7/F</td>
</tr>
<tr>
<td>15.152</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s3/I1</td>
</tr>
<tr>
<td>15.722</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_2_s3/F</td>
</tr>
<tr>
<td>16.446</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C17[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.546, 38.026%; route: 7.177, 60.033%; tC2Q: 0.232, 1.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[0][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R29C15[0][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>5.416</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[3][A]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>5.933</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R33C14[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>6.875</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>u_z80/u_cz80/n2504_s9/I1</td>
</tr>
<tr>
<td>7.328</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n2504_s9/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s18/I2</td>
</tr>
<tr>
<td>8.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s18/F</td>
</tr>
<tr>
<td>8.545</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s14/I1</td>
</tr>
<tr>
<td>9.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C13[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s14/F</td>
</tr>
<tr>
<td>9.522</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>u_z80/n279_s9/I1</td>
</tr>
<tr>
<td>10.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s9/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>u_z80/n279_s6/I0</td>
</tr>
<tr>
<td>11.489</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s6/F</td>
</tr>
<tr>
<td>12.021</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_z80/n279_s4/I0</td>
</tr>
<tr>
<td>12.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>13.024</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[3][A]</td>
<td>d_3_s7/I2</td>
</tr>
<tr>
<td>13.541</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C24[3][A]</td>
<td style=" background: #97FFFF;">d_3_s7/F</td>
</tr>
<tr>
<td>14.724</td>
<td>1.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s3/I1</td>
</tr>
<tr>
<td>15.294</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_6_s3/F</td>
</tr>
<tr>
<td>16.225</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C16[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.546, 38.741%; route: 6.956, 59.282%; tC2Q: 0.232, 1.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[0][B]</td>
<td>u_z80/u_cz80/ir_7_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R29C15[0][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_7_s0/Q</td>
</tr>
<tr>
<td>5.416</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C14[3][A]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>5.933</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R33C14[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>6.875</td>
<td>0.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C10[2][B]</td>
<td>u_z80/u_cz80/n2504_s9/I1</td>
</tr>
<tr>
<td>7.328</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C10[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n2504_s9/F</td>
</tr>
<tr>
<td>8.169</td>
<td>0.841</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s18/I2</td>
</tr>
<tr>
<td>8.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C13[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s18/F</td>
</tr>
<tr>
<td>8.545</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C13[0][B]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s14/I1</td>
</tr>
<tr>
<td>9.100</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C13[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s14/F</td>
</tr>
<tr>
<td>9.522</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C10[3][B]</td>
<td>u_z80/n279_s9/I1</td>
</tr>
<tr>
<td>10.077</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C10[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s9/F</td>
</tr>
<tr>
<td>11.036</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[3][B]</td>
<td>u_z80/n279_s6/I0</td>
</tr>
<tr>
<td>11.489</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C17[3][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s6/F</td>
</tr>
<tr>
<td>12.021</td>
<td>0.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td>u_z80/n279_s4/I0</td>
</tr>
<tr>
<td>12.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>13.024</td>
<td>0.448</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[3][A]</td>
<td>d_3_s7/I2</td>
</tr>
<tr>
<td>13.541</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R24C24[3][A]</td>
<td style=" background: #97FFFF;">d_3_s7/F</td>
</tr>
<tr>
<td>14.909</td>
<td>1.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s3/I1</td>
</tr>
<tr>
<td>15.479</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C16[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_7_s3/F</td>
</tr>
<tr>
<td>16.203</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.546, 38.814%; route: 6.934, 59.205%; tC2Q: 0.232, 1.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_d_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_kanji_rom/ff_jis2_address_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>ff_d_1_s1/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td style=" font-weight:bold;">ff_d_1_s1/Q</td>
</tr>
<tr>
<td>18.418</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>d_1_s7/I1</td>
</tr>
<tr>
<td>18.789</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">d_1_s7/F</td>
</tr>
<tr>
<td>23.473</td>
<td>4.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_kanji_rom/n208_s0/I0</td>
</tr>
<tr>
<td>24.043</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">u_kanji_rom/n208_s0/F</td>
</tr>
<tr>
<td>24.043</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis2_address_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_kanji_rom/ff_jis2_address_12_s1/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_kanji_rom/ff_jis2_address_12_s1</td>
</tr>
<tr>
<td>25.815</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_kanji_rom/ff_jis2_address_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.790</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 15.657%; route: 4.837, 80.483%; tC2Q: 0.232, 3.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_e0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.422</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[2][B]</td>
<td>u_z80/u_cz80/u_regs/n354_s2/I3</td>
</tr>
<tr>
<td>47.939</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C9[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n354_s2/F</td>
</tr>
<tr>
<td>48.605</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[0][B]</td>
<td>u_z80/u_cz80/u_regs/n338_s2/I2</td>
</tr>
<tr>
<td>49.175</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C8[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n338_s2/F</td>
</tr>
<tr>
<td>49.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[0][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_e0_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_e0_5_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_e0_5_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C8[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_e0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.975, 25.132%; route: 5.652, 71.916%; tC2Q: 0.232, 2.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.622</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C9[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_7_s4/I3</td>
</tr>
<tr>
<td>48.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C9[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_ixl_7_s4/F</td>
</tr>
<tr>
<td>48.199</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C9[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_7_s6/I0</td>
</tr>
<tr>
<td>48.769</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R48C9[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_ixl_7_s6/F</td>
</tr>
<tr>
<td>49.139</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_ixl_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_5_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_ixl_5_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C9[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 25.734%; route: 5.577, 71.300%; tC2Q: 0.232, 2.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.950</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_d_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_kanji_rom/ff_jis1_address_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>ff_d_1_s1/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td style=" font-weight:bold;">ff_d_1_s1/Q</td>
</tr>
<tr>
<td>18.418</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[3][B]</td>
<td>d_1_s7/I1</td>
</tr>
<tr>
<td>18.789</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R24C24[3][B]</td>
<td style=" background: #97FFFF;">d_1_s7/F</td>
</tr>
<tr>
<td>23.380</td>
<td>4.591</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>u_kanji_rom/n96_s0/I0</td>
</tr>
<tr>
<td>23.950</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" background: #97FFFF;">u_kanji_rom/n96_s0/F</td>
</tr>
<tr>
<td>23.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis1_address_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>u_kanji_rom/ff_jis1_address_6_s1/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_kanji_rom/ff_jis1_address_6_s1</td>
</tr>
<tr>
<td>25.815</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C11[1][A]</td>
<td>u_kanji_rom/ff_jis1_address_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.790</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 15.903%; route: 4.744, 80.176%; tC2Q: 0.232, 3.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_e1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.385</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_7_s4/I3</td>
</tr>
<tr>
<td>47.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C11[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_e1_7_s4/F</td>
</tr>
<tr>
<td>47.791</td>
<td>0.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_7_s6/I0</td>
</tr>
<tr>
<td>48.361</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R48C11[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_e1_7_s6/F</td>
</tr>
<tr>
<td>49.119</td>
<td>0.758</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_e1_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_5_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_e1_5_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C8[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.829, 23.441%; route: 5.742, 73.586%; tC2Q: 0.232, 2.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.622</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C9[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_7_s4/I3</td>
</tr>
<tr>
<td>48.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C9[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_ixl_7_s4/F</td>
</tr>
<tr>
<td>48.199</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C9[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_7_s6/I0</td>
</tr>
<tr>
<td>48.769</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R48C9[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_ixl_7_s6/F</td>
</tr>
<tr>
<td>49.098</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[0][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_ixl_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_0_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_ixl_0_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C10[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 25.869%; route: 5.537, 71.150%; tC2Q: 0.232, 2.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.098</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.622</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C9[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_7_s4/I3</td>
</tr>
<tr>
<td>48.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C9[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_ixl_7_s4/F</td>
</tr>
<tr>
<td>48.199</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C9[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_7_s6/I0</td>
</tr>
<tr>
<td>48.769</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R48C9[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_ixl_7_s6/F</td>
</tr>
<tr>
<td>49.098</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_ixl_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_4_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_ixl_4_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C10[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 25.869%; route: 5.537, 71.150%; tC2Q: 0.232, 2.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.622</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C9[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_7_s4/I3</td>
</tr>
<tr>
<td>48.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C9[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_ixl_7_s4/F</td>
</tr>
<tr>
<td>48.447</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C10[0][B]</td>
<td>u_z80/u_cz80/u_regs/n359_s2/I3</td>
</tr>
<tr>
<td>49.017</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C10[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n359_s2/F</td>
</tr>
<tr>
<td>49.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[0][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_ixl_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_0_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_ixl_0_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C10[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 26.140%; route: 5.456, 70.847%; tC2Q: 0.232, 3.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.622</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C9[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_7_s4/I3</td>
</tr>
<tr>
<td>48.177</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C9[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_ixl_7_s4/F</td>
</tr>
<tr>
<td>48.447</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C10[0][A]</td>
<td>u_z80/u_cz80/u_regs/n355_s2/I0</td>
</tr>
<tr>
<td>49.017</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C10[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n355_s2/F</td>
</tr>
<tr>
<td>49.017</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_ixl_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_4_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_ixl_4_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C10[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.013, 26.140%; route: 5.456, 70.847%; tC2Q: 0.232, 3.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.145</td>
<td>0.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_7_s4/I3</td>
</tr>
<tr>
<td>47.516</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C11[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_iyl_7_s4/F</td>
</tr>
<tr>
<td>48.441</td>
<td>0.925</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td>u_z80/u_cz80/u_regs/n391_s5/I3</td>
</tr>
<tr>
<td>48.990</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n391_s5/F</td>
</tr>
<tr>
<td>48.990</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_iyl_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C11[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_0_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_iyl_0_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C11[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.808, 23.560%; route: 5.634, 73.416%; tC2Q: 0.232, 3.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.422</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[2][B]</td>
<td>u_z80/u_cz80/u_regs/n354_s2/I3</td>
</tr>
<tr>
<td>47.939</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C9[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n354_s2/F</td>
</tr>
<tr>
<td>48.439</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C9[1][A]</td>
<td>u_z80/u_cz80/u_regs/n354_s3/I2</td>
</tr>
<tr>
<td>48.988</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C9[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n354_s3/F</td>
</tr>
<tr>
<td>48.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_ixl_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C9[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_5_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_ixl_5_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C9[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 25.471%; route: 5.486, 71.505%; tC2Q: 0.232, 3.024%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_e0_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.385</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e0_7_s4/I3</td>
</tr>
<tr>
<td>47.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C9[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_e0_7_s4/F</td>
</tr>
<tr>
<td>48.590</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[2][A]</td>
<td>u_z80/u_cz80/u_regs/n342_s3/I3</td>
</tr>
<tr>
<td>48.961</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C10[2][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n342_s3/F</td>
</tr>
<tr>
<td>48.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[2][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_e0_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[2][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e0_1_s3/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_e0_1_s3</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C10[2][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e0_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.776, 23.233%; route: 5.636, 73.732%; tC2Q: 0.232, 3.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_e0_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.385</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e0_7_s4/I3</td>
</tr>
<tr>
<td>47.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C9[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_e0_7_s4/F</td>
</tr>
<tr>
<td>48.590</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[2][B]</td>
<td>u_z80/u_cz80/u_regs/n341_s3/I3</td>
</tr>
<tr>
<td>48.961</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C10[2][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n341_s3/F</td>
</tr>
<tr>
<td>48.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C10[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_e0_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[2][B]</td>
<td>u_z80/u_cz80/u_regs/reg_e0_2_s3/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_e0_2_s3</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C10[2][B]</td>
<td>u_z80/u_cz80/u_regs/reg_e0_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.776, 23.233%; route: 5.636, 73.732%; tC2Q: 0.232, 3.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.145</td>
<td>0.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C11[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_7_s4/I3</td>
</tr>
<tr>
<td>47.516</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R47C11[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_iyl_7_s4/F</td>
</tr>
<tr>
<td>48.470</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C10[0][A]</td>
<td>u_z80/u_cz80/u_regs/n390_s6/I3</td>
</tr>
<tr>
<td>48.932</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C10[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n390_s6/F</td>
</tr>
<tr>
<td>48.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C10[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_iyl_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C10[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_1_s3/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_iyl_1_s3</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C10[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.721, 22.600%; route: 5.662, 74.353%; tC2Q: 0.232, 3.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.622</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C9[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_7_s4/I3</td>
</tr>
<tr>
<td>48.192</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C9[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_ixl_7_s4/F</td>
</tr>
<tr>
<td>48.370</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[1][A]</td>
<td>u_z80/u_cz80/u_regs/n356_s3/I3</td>
</tr>
<tr>
<td>48.919</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C10[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n356_s3/F</td>
</tr>
<tr>
<td>48.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_ixl_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C10[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_3_s3/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_ixl_3_s3</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C10[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_ixl_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.007, 26.400%; route: 5.363, 70.548%; tC2Q: 0.232, 3.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.422</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[3][A]</td>
<td>u_z80/u_cz80/u_regs/n386_s2/I1</td>
</tr>
<tr>
<td>47.939</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C9[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n386_s2/F</td>
</tr>
<tr>
<td>48.367</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C8[0][A]</td>
<td>u_z80/u_cz80/u_regs/n386_s6/I2</td>
</tr>
<tr>
<td>48.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C8[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n386_s6/F</td>
</tr>
<tr>
<td>48.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_iyl_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_5_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_iyl_5_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C8[0][A]</td>
<td>u_z80/u_cz80/u_regs/reg_iyl_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 25.713%; route: 5.413, 71.234%; tC2Q: 0.232, 3.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_e1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.422</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[3][A]</td>
<td>u_z80/u_cz80/u_regs/n386_s2/I1</td>
</tr>
<tr>
<td>47.939</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C9[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n386_s2/F</td>
</tr>
<tr>
<td>48.367</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C8[1][A]</td>
<td>u_z80/u_cz80/u_regs/n370_s2/I2</td>
</tr>
<tr>
<td>48.916</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C8[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n370_s2/F</td>
</tr>
<tr>
<td>48.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_e1_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_5_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_e1_5_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C8[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 25.713%; route: 5.413, 71.234%; tC2Q: 0.232, 3.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_l1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.422</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C9[3][A]</td>
<td>u_z80/u_cz80/u_regs/n386_s2/I1</td>
</tr>
<tr>
<td>47.939</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R41C9[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n386_s2/F</td>
</tr>
<tr>
<td>48.361</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[1][A]</td>
<td>u_z80/u_cz80/u_regs/n378_s1/I1</td>
</tr>
<tr>
<td>48.910</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[1][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/n378_s1/F</td>
</tr>
<tr>
<td>48.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_l1_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_l1_5_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_l1_5_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C10[1][A]</td>
<td>u_z80/u_cz80/u_regs/reg_l1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.954, 25.732%; route: 5.408, 71.212%; tC2Q: 0.232, 3.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>50.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_esp32_conn/ff_cpu_freeze_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_z80/u_cz80/u_regs/reg_e1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>34.926</td>
<td>34.926</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>34.926</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>39.045</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.317</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>u_esp32_conn/ff_cpu_freeze_s0/CLK</td>
</tr>
<tr>
<td>41.549</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>46</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_cpu_freeze_s0/Q</td>
</tr>
<tr>
<td>44.020</td>
<td>2.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>w_cpu_enable_s1/I0</td>
</tr>
<tr>
<td>44.537</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>99</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">w_cpu_enable_s1/F</td>
</tr>
<tr>
<td>46.313</td>
<td>1.776</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C12[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_c0_7_s5/I3</td>
</tr>
<tr>
<td>46.684</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R45C12[1][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_c0_7_s5/F</td>
</tr>
<tr>
<td>47.385</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[0][B]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_7_s4/I3</td>
</tr>
<tr>
<td>47.756</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R48C11[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_e1_7_s4/F</td>
</tr>
<tr>
<td>47.791</td>
<td>0.035</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C11[3][A]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_7_s6/I0</td>
</tr>
<tr>
<td>48.361</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R48C11[3][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_regs/reg_e1_7_s6/F</td>
</tr>
<tr>
<td>48.904</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[1][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/u_regs/reg_e1_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.568</td>
<td>46.568</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.568</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>48.787</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>613</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv2/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>51.059</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C11[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_0_s1/CLK</td>
</tr>
<tr>
<td>51.024</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_z80/u_cz80/u_regs/reg_e1_0_s1</td>
</tr>
<tr>
<td>50.989</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C11[1][B]</td>
<td>u_z80/u_cz80/u_regs/reg_e1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.829, 24.107%; route: 5.526, 72.835%; tC2Q: 0.232, 3.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis1_address_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_kanji_rom/ff_jis1_address_10_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis1_address_10_s1/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>w_sdram_address_10_s6/I0</td>
</tr>
<tr>
<td>2.537</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_10_s6/F</td>
</tr>
<tr>
<td>2.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>w_sdram_address_10_s3/I1</td>
</tr>
<tr>
<td>2.589</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_10_s3/O</td>
</tr>
<tr>
<td>2.599</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>u_sdram/ff_address_10_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_10_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>u_sdram/ff_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.284, 37.431%; route: 0.273, 35.946%; tC2Q: 0.202, 26.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_kanji_rom_address_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>u_kanji_rom/ff_kanji_rom_address_en_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_kanji_rom_address_en_s0/Q</td>
</tr>
<tr>
<td>2.307</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>w_sdram_address_20_s0/I0</td>
</tr>
<tr>
<td>2.651</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_20_s0/F</td>
</tr>
<tr>
<td>2.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>u_sdram/ff_address_20_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_20_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C16[1][A]</td>
<td>u_sdram/ff_address_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 42.437%; route: 0.265, 32.643%; tC2Q: 0.202, 24.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_exp_slot3/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_d_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>u_exp_slot3/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">u_exp_slot3/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>ff_d_7_s3/I1</td>
</tr>
<tr>
<td>2.411</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">ff_d_7_s3/F</td>
</tr>
<tr>
<td>2.667</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">ff_d_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>ff_d_3_s1/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_d_3_s1</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>ff_d_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.422%; route: 0.391, 47.268%; tC2Q: 0.201, 24.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_exp_slot3/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_d_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>u_exp_slot3/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">u_exp_slot3/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>ff_d_7_s3/I1</td>
</tr>
<tr>
<td>2.411</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">ff_d_7_s3/F</td>
</tr>
<tr>
<td>2.667</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td style=" font-weight:bold;">ff_d_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>ff_d_1_s1/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_d_1_s1</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24[2][B]</td>
<td>ff_d_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.422%; route: 0.391, 47.268%; tC2Q: 0.201, 24.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis2_address_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>u_kanji_rom/ff_jis2_address_8_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis2_address_8_s1/Q</td>
</tr>
<tr>
<td>2.320</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>w_sdram_address_8_s6/I1</td>
</tr>
<tr>
<td>2.610</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_8_s6/F</td>
</tr>
<tr>
<td>2.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>w_sdram_address_8_s3/I1</td>
</tr>
<tr>
<td>2.662</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_8_s3/O</td>
</tr>
<tr>
<td>2.672</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_sdram/ff_address_8_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_8_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_sdram/ff_address_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.342, 41.142%; route: 0.287, 34.558%; tC2Q: 0.202, 24.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_exp_slot3/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_d_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>u_exp_slot3/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">u_exp_slot3/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>ff_d_7_s3/I1</td>
</tr>
<tr>
<td>2.411</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">ff_d_7_s3/F</td>
</tr>
<tr>
<td>2.674</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">ff_d_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>ff_d_7_s1/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_d_7_s1</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>ff_d_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.210%; route: 0.397, 47.662%; tC2Q: 0.201, 24.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_exp_slot3/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_d_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>u_exp_slot3/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">u_exp_slot3/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>ff_d_7_s3/I1</td>
</tr>
<tr>
<td>2.411</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">ff_d_7_s3/F</td>
</tr>
<tr>
<td>2.674</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td style=" font-weight:bold;">ff_d_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>ff_d_4_s1/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_d_4_s1</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>ff_d_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.210%; route: 0.397, 47.662%; tC2Q: 0.201, 24.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_exp_slot3/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_d_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>u_exp_slot3/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">u_exp_slot3/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>ff_d_7_s3/I1</td>
</tr>
<tr>
<td>2.411</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">ff_d_7_s3/F</td>
</tr>
<tr>
<td>2.674</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">ff_d_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>ff_d_0_s1/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_d_0_s1</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>ff_d_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.210%; route: 0.397, 47.662%; tC2Q: 0.201, 24.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_exp_slot3/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_d_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>u_exp_slot3/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">u_exp_slot3/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>ff_d_7_s3/I1</td>
</tr>
<tr>
<td>2.411</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">ff_d_7_s3/F</td>
</tr>
<tr>
<td>2.677</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" font-weight:bold;">ff_d_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>ff_d_6_s1/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_d_6_s1</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>ff_d_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.109%; route: 0.400, 47.850%; tC2Q: 0.201, 24.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_exp_slot3/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_d_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>u_exp_slot3/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">u_exp_slot3/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>ff_d_7_s3/I1</td>
</tr>
<tr>
<td>2.411</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">ff_d_7_s3/F</td>
</tr>
<tr>
<td>2.677</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td style=" font-weight:bold;">ff_d_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>ff_d_5_s1/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_d_5_s1</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>ff_d_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.109%; route: 0.400, 47.850%; tC2Q: 0.201, 24.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis2_address_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>u_kanji_rom/ff_jis2_address_1_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis2_address_1_s1/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td>w_sdram_address_1_s6/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_1_s6/F</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>w_sdram_address_1_s3/I1</td>
</tr>
<tr>
<td>2.701</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_1_s3/O</td>
</tr>
<tr>
<td>2.711</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>u_sdram/ff_address_1_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_1_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>u_sdram/ff_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.396, 45.479%; route: 0.273, 31.323%; tC2Q: 0.202, 23.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis2_address_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>u_kanji_rom/ff_jis2_address_3_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis2_address_3_s1/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td>w_sdram_address_3_s6/I1</td>
</tr>
<tr>
<td>2.661</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_3_s6/F</td>
</tr>
<tr>
<td>2.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>w_sdram_address_3_s3/I1</td>
</tr>
<tr>
<td>2.713</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_3_s3/O</td>
</tr>
<tr>
<td>2.723</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>u_sdram/ff_address_3_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_3_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>u_sdram/ff_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.284, 32.203%; route: 0.396, 44.892%; tC2Q: 0.202, 22.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis2_address_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>u_kanji_rom/ff_jis2_address_2_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis2_address_2_s1/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td>w_sdram_address_2_s6/I1</td>
</tr>
<tr>
<td>2.661</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_2_s6/F</td>
</tr>
<tr>
<td>2.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>w_sdram_address_2_s3/I1</td>
</tr>
<tr>
<td>2.713</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_2_s3/O</td>
</tr>
<tr>
<td>2.723</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>u_sdram/ff_address_2_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_2_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>u_sdram/ff_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.284, 32.201%; route: 0.396, 44.895%; tC2Q: 0.202, 22.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis1_address_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>u_kanji_rom/ff_jis1_address_11_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis1_address_11_s1/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td>w_sdram_address_11_s6/I0</td>
</tr>
<tr>
<td>2.669</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[1][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_11_s6/F</td>
</tr>
<tr>
<td>2.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>w_sdram_address_11_s3/I1</td>
</tr>
<tr>
<td>2.721</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_11_s3/O</td>
</tr>
<tr>
<td>2.731</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>u_sdram/ff_address_11_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[1][A]</td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.416, 46.703%; route: 0.273, 30.619%; tC2Q: 0.202, 22.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis1_address_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][B]</td>
<td>u_kanji_rom/ff_jis1_address_7_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C11[0][B]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis1_address_7_s1/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td>w_sdram_address_7_s6/I0</td>
</tr>
<tr>
<td>2.682</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[2][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_7_s6/F</td>
</tr>
<tr>
<td>2.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>w_sdram_address_7_s3/I1</td>
</tr>
<tr>
<td>2.734</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_7_s3/O</td>
</tr>
<tr>
<td>2.743</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>u_sdram/ff_address_7_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_7_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[2][A]</td>
<td>u_sdram/ff_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.416, 46.078%; route: 0.285, 31.548%; tC2Q: 0.202, 22.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis2_address_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>u_kanji_rom/ff_jis2_address_4_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis2_address_4_s1/Q</td>
</tr>
<tr>
<td>2.455</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td>w_sdram_address_4_s6/I1</td>
</tr>
<tr>
<td>2.687</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[1][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_4_s6/F</td>
</tr>
<tr>
<td>2.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>w_sdram_address_4_s3/I1</td>
</tr>
<tr>
<td>2.739</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_4_s3/O</td>
</tr>
<tr>
<td>2.749</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_sdram/ff_address_4_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_4_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>u_sdram/ff_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.284, 31.278%; route: 0.422, 46.475%; tC2Q: 0.202, 22.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.896</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis1_address_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>u_kanji_rom/ff_jis1_address_5_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis1_address_5_s1/Q</td>
</tr>
<tr>
<td>2.429</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td>w_sdram_address_5_s6/I0</td>
</tr>
<tr>
<td>2.719</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C11[0][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_5_s6/F</td>
</tr>
<tr>
<td>2.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>w_sdram_address_5_s3/I1</td>
</tr>
<tr>
<td>2.771</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_5_s3/O</td>
</tr>
<tr>
<td>2.781</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>u_sdram/ff_address_5_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_5_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>u_sdram/ff_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.342, 36.385%; route: 0.396, 42.125%; tC2Q: 0.202, 21.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_exp_slot3/ff_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_d_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>u_exp_slot3/ff_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>2.042</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">u_exp_slot3/ff_rdata_en_s0/Q</td>
</tr>
<tr>
<td>2.176</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>ff_d_7_s3/I1</td>
</tr>
<tr>
<td>2.411</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">ff_d_7_s3/F</td>
</tr>
<tr>
<td>2.799</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" font-weight:bold;">ff_d_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>ff_d_2_s1/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_d_2_s1</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>ff_d_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.529%; route: 0.522, 54.491%; tC2Q: 0.201, 20.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis1_address_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>u_kanji_rom/ff_jis1_address_12_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis1_address_12_s1/Q</td>
</tr>
<tr>
<td>2.455</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>w_sdram_address_12_s7/I0</td>
</tr>
<tr>
<td>2.745</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_12_s7/F</td>
</tr>
<tr>
<td>2.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>w_sdram_address_12_s3/I1</td>
</tr>
<tr>
<td>2.797</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_12_s3/O</td>
</tr>
<tr>
<td>2.807</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>u_sdram/ff_address_12_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_12_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>u_sdram/ff_address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.342, 35.404%; route: 0.422, 43.685%; tC2Q: 0.202, 20.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis2_address_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C12[0][A]</td>
<td>u_kanji_rom/ff_jis2_address_6_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C12[0][A]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis2_address_6_s1/Q</td>
</tr>
<tr>
<td>2.456</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td>w_sdram_address_6_s6/I1</td>
</tr>
<tr>
<td>2.746</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_6_s6/F</td>
</tr>
<tr>
<td>2.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>w_sdram_address_6_s3/I1</td>
</tr>
<tr>
<td>2.798</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_6_s3/O</td>
</tr>
<tr>
<td>2.808</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>u_sdram/ff_address_6_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_6_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C11[2][A]</td>
<td>u_sdram/ff_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.342, 35.361%; route: 0.423, 43.753%; tC2Q: 0.202, 20.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis2_address_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>u_kanji_rom/ff_jis2_address_9_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis2_address_9_s1/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[2][B]</td>
<td>w_sdram_address_9_s6/I1</td>
</tr>
<tr>
<td>2.771</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[2][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_9_s6/F</td>
</tr>
<tr>
<td>2.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[2][A]</td>
<td>w_sdram_address_9_s3/I1</td>
</tr>
<tr>
<td>2.823</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C10[2][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_9_s3/O</td>
</tr>
<tr>
<td>2.833</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[2][A]</td>
<td>u_sdram/ff_address_9_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_9_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[2][A]</td>
<td>u_sdram/ff_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.396, 39.890%; route: 0.395, 39.763%; tC2Q: 0.202, 20.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_jis2_address_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>u_kanji_rom/ff_jis2_address_0_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_jis2_address_0_s1/Q</td>
</tr>
<tr>
<td>2.430</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>w_sdram_address_0_s6/I1</td>
</tr>
<tr>
<td>2.774</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_0_s6/F</td>
</tr>
<tr>
<td>2.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>w_sdram_address_0_s3/I1</td>
</tr>
<tr>
<td>2.826</td>
<td>0.052</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_0_s3/O</td>
</tr>
<tr>
<td>2.836</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>u_sdram/ff_address_0_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_0_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>u_sdram/ff_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.396, 39.792%; route: 0.397, 39.911%; tC2Q: 0.202, 20.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_kanji_rom_address_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>u_kanji_rom/ff_kanji_rom_address_en_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_kanji_rom_address_en_s0/Q</td>
</tr>
<tr>
<td>2.675</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>w_sdram_address_22_s0/I0</td>
</tr>
<tr>
<td>2.907</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s0/F</td>
</tr>
<tr>
<td>2.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>u_sdram/ff_address_22_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_22_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C10[1][A]</td>
<td>u_sdram/ff_address_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 21.765%; route: 0.632, 59.285%; tC2Q: 0.202, 18.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_kanji_rom/ff_kanji_rom_address_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[2][A]</td>
<td>u_kanji_rom/ff_kanji_rom_address_en_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R15C17[2][A]</td>
<td style=" font-weight:bold;">u_kanji_rom/ff_kanji_rom_address_en_s0/Q</td>
</tr>
<tr>
<td>2.800</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>w_sdram_address_21_s0/I0</td>
</tr>
<tr>
<td>3.032</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_21_s0/F</td>
</tr>
<tr>
<td>3.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_sdram/ff_address_21_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_21_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C11[1][A]</td>
<td>u_sdram/ff_address_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 19.480%; route: 0.757, 63.559%; tC2Q: 0.202, 16.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.613</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_esp32_conn/ff_recv_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[2][A]</td>
<td style=" font-weight:bold;">u_esp32_conn/ff_recv_data_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>216</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[2][A]</td>
<td>u_esp32_conn/ff_recv_data_6_s0/CLK</td>
</tr>
<tr>
<td>5.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_esp32_conn/ff_recv_data_6_s0</td>
</tr>
<tr>
<td>5.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C11[2][A]</td>
<td>u_esp32_conn/ff_recv_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.790</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.448</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.568</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>6.533</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>6.382</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 87.460%; tC2Q: 0.232, 12.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.448</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.568</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>6.533</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>6.382</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 87.460%; tC2Q: 0.232, 12.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.448</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.568</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>6.533</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>6.382</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 87.460%; tC2Q: 0.232, 12.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.448</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.568</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>6.533</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>6.382</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 87.460%; tC2Q: 0.232, 12.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.776</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>8.855</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>8.702</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 87.460%; tC2Q: 0.232, 12.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.776</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>8.855</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>8.702</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 87.460%; tC2Q: 0.232, 12.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.776</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>8.855</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>8.702</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 87.460%; tC2Q: 0.232, 12.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.702</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.657</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.776</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.890</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>8.855</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>8.702</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 87.460%; tC2Q: 0.232, 12.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>25.732</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 87.460%; tC2Q: 0.232, 12.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>25.732</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 87.460%; tC2Q: 0.232, 12.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>25.732</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 87.460%; tC2Q: 0.232, 12.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.451</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>25.732</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.618, 87.460%; tC2Q: 0.232, 12.540%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C28[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C28[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C28[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C28[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C28[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C28[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C29[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C28[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C28[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C28[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C28[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C28[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C28[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C29[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C29[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C29[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C29[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C29[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C47[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C47[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C47[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C46[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C46[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C46[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C46[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C46[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>21.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>25.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2.601</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.833</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>4.459</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C46[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>23.613</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>25.885</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C46[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0/CLK</td>
</tr>
<tr>
<td>25.850</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C46[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.626, 87.513%; tC2Q: 0.232, 12.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.204</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>4.239</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>4.392</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.363</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.551%; tC2Q: 0.202, 16.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.204</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>4.239</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>4.392</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.363</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.551%; tC2Q: 0.202, 16.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.204</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>4.239</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>4.392</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.363</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.551%; tC2Q: 0.202, 16.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.204</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>4.239</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>4.392</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.363</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.551%; tC2Q: 0.202, 16.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.328</td>
<td>-2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.791</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.880</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>1.915</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>2.066</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.551%; tC2Q: 0.202, 16.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.328</td>
<td>-2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.791</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.880</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>1.915</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>2.066</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.551%; tC2Q: 0.202, 16.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.328</td>
<td>-2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.791</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.880</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>1.915</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>2.066</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.551%; tC2Q: 0.202, 16.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.328</td>
<td>-2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.791</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.880</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>1.915</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>2.066</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.551%; tC2Q: 0.202, 16.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.551%; tC2Q: 0.202, 16.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.551%; tC2Q: 0.202, 16.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.551%; tC2Q: 0.202, 16.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.994</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>1.994</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 83.551%; tC2Q: 0.202, 16.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C44[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C44[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C44[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C43[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C40[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C40[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/de_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C45[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/c1_d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C45[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C43[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C43[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C43[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C45[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C45[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C45[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C45[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C45[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C45[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C47[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C47[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C47[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C46[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset1_n_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][A]</td>
<td>ff_reset1_n_s4/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>210</td>
<td>R23C22[2][A]</td>
<td style=" font-weight:bold;">ff_reset1_n_s4/Q</td>
</tr>
<tr>
<td>3.064</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>2005</td>
<td>BOTTOMSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C46[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C46[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.021, 83.484%; tC2Q: 0.202, 16.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_7_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_5_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_1_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_recv_data_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_recv_data_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_recv_data_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_command_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_command_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_command_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_address_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_address_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_address_13_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_address_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_address_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_address_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_address_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_address_12_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_send_data_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_send_data_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_send_data_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_address_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_address_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_address_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2005</td>
<td>w_video_clk</td>
<td>1.931</td>
<td>2.274</td>
</tr>
<tr>
<td>1153</td>
<td>n1710_5</td>
<td>3.418</td>
<td>2.363</td>
</tr>
<tr>
<td>613</td>
<td>clk21m</td>
<td>0.194</td>
<td>2.274</td>
</tr>
<tr>
<td>516</td>
<td>n86_4</td>
<td>16.624</td>
<td>2.149</td>
</tr>
<tr>
<td>216</td>
<td>w_vdp_enable</td>
<td>16.691</td>
<td>1.784</td>
</tr>
<tr>
<td>216</td>
<td>O_sdram_clk_d</td>
<td>1.358</td>
<td>2.645</td>
</tr>
<tr>
<td>210</td>
<td>ff_reset1_n</td>
<td>11.538</td>
<td>1.618</td>
</tr>
<tr>
<td>171</td>
<td>m_nc_sel_z_6</td>
<td>17.530</td>
<td>2.457</td>
</tr>
<tr>
<td>114</td>
<td>n672_5</td>
<td>18.998</td>
<td>2.197</td>
</tr>
<tr>
<td>99</td>
<td>w_cpu_enable</td>
<td>1.814</td>
<td>1.920</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C24</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C10</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C21</td>
<td>87.50%</td>
</tr>
<tr>
<td>R40C31</td>
<td>87.50%</td>
</tr>
<tr>
<td>R44C10</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C33</td>
<td>86.11%</td>
</tr>
<tr>
<td>R45C34</td>
<td>84.72%</td>
</tr>
<tr>
<td>R40C21</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C11</td>
<td>84.72%</td>
</tr>
<tr>
<td>R30C43</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
