Logfile for Reveal Analyzer
Version: Diamond 3.12.0.240.2
Platform: Windows8 64bit
Filename: C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_debug.log
First created: Sat Apr 30 19:38:50 2022
[19:38:52] runProject on device [1. LFXP2-5E] using C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Rx.rva [UART_Rx.rvl]
[19:38:52] Connecting cableserver to run Reveal debugger....
[19:38:59] @Connect
[19:38:59] @SetSharableApplications,2,Reveal,Mico
[19:39:01] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[19:39:01] @LockCable
[19:39:01] @GetServerStatus
[19:39:01] @Read
[19:39:01] @SetTargetDevice,0
[19:39:01] Connecting core0....
[19:39:01] @ShiftIR,8,0,ER1
[19:39:01] @ShiftDR,21,0,data (select core0)
[19:39:01] @ShiftIR,8,0,ER2
[19:39:01] Configuring core0....
[19:39:01] @JumpState,RUN_TEST_IDLE
[19:39:01] @JumpState,RUN_TEST_IDLE
[19:39:01] @JumpState,RUN_TEST_IDLE
[19:39:01] @ShiftIR,8,0,NOP
[19:39:01] @JumpState,RUN_TEST_IDLE
[19:39:01] @ShiftIR,8,0,ER2
[19:39:01] @Set Odd Parity readback
[19:39:01] @Set Odd Parity
[19:39:01] @Set LA Start/Stop readback
[19:39:01] @Set LA Start/Stop 
[19:39:01] #Reveal IP Version = 1_6_042617
[19:39:01] @Get Pattern
[19:39:01] #pattern readout = a5a5
[19:39:01] pattern readout passed!
[19:39:01] @Get Tracy Signature
[19:39:01] @Get Tracy Signature
[19:39:01] #signature from core0 = 423290744
[19:39:01] signature from core0 passed!
[19:39:01] @Set Opcode Value
[19:39:01] @Set Mask Value
[19:39:01] @Set Then Num
[19:39:01] @Set NEXT THEN
[19:39:01] @Set Cnt Cntg
[19:39:01] @Set Event Count
[19:39:01] @Get BurstWrite CRC
[19:39:01] @Set Truth Tbl Addr Cnter Init
[19:39:01] @Set Truth Table Prog
[19:39:01] Configuring in burst mode....
[19:39:01] @Get BurstWrite CRC
[19:39:01] @Enable TE Trig
[19:39:01] @Enable Trig Output OR All readback
[19:39:01] @Enable Trig Output OR All
[19:39:01] @Set Pre-Trig Sample
[19:39:01] @Set Post-Trig Sample
[19:39:01] finished configuration of core0
[19:39:01] Starting all active cores....
[19:39:01] @ShiftIR,8,0,ER1
[19:39:01] @ShiftDR,21,0,data (select active cores)
[19:39:01] @ShiftIR,8,0,ER2
[19:39:01] @Set LA Start cores
[19:39:01] @UnlockCable
[19:39:01] Running all active cores....
[19:39:01] @LockCable
[19:39:01] Polling trigger memory of core0....
[19:39:01] @ShiftIR,8,0,ER1
[19:39:01] @ShiftDR,21,0,data (select core0)
[19:39:01] @ShiftIR,8,0,ER2
[19:39:01] @Get Force Trigger bit
[19:39:01] #TM_CTL_0=3
[19:39:01] @Get Trig Detected Cnt
[19:39:01] #numDetectedTriggers = 0
[19:39:01] @Get Mem Block Full Cnt
[19:39:01] #memFullCnt = 0
[19:39:01] detected 0 triggers of core0
[19:39:01] captured 0 memory blocks of core0
[19:39:01] @UnlockCable
[19:39:02] Running all active cores....
[19:39:02] @LockCable
[19:39:02] Polling trigger memory of core0....
[19:39:02] @ShiftIR,8,0,ER1
[19:39:02] @ShiftDR,21,0,data (select core0)
[19:39:02] @ShiftIR,8,0,ER2
[19:39:02] @Get Force Trigger bit
[19:39:02] #TM_CTL_0=3
[19:39:02] @Get Trig Detected Cnt
[19:39:02] #numDetectedTriggers = 0
[19:39:02] @Get Mem Block Full Cnt
[19:39:02] #memFullCnt = 0
[19:39:02] detected 0 triggers of core0
[19:39:02] captured 0 memory blocks of core0
[19:39:02] @UnlockCable
[19:39:03] Running all active cores....
[19:39:03] @LockCable
[19:39:03] Polling trigger memory of core0....
[19:39:03] @ShiftIR,8,0,ER1
[19:39:03] @ShiftDR,21,0,data (select core0)
[19:39:03] @ShiftIR,8,0,ER2
[19:39:03] @Get Force Trigger bit
[19:39:03] #TM_CTL_0=5
[19:39:03] @Get Trig Detected Cnt
[19:39:03] #numDetectedTriggers = 1
[19:39:03] @Get Mem Block Full Cnt
[19:39:03] #memFullCnt = 1
[19:39:03] Downloading trigger memory of core0....
[19:39:03] @Is LA Armed
[19:39:03] @Set LA Start/Stop readback
[19:39:03] @Set LA Start/Stop 
[19:39:03] @Set LA Start/Stop readback
[19:39:03] @Set LA Start/Stop 
[19:39:03] @Get Trig Detected Cnt
[19:39:03] #numDetectedTriggers = 1
[19:39:03] @Get Mem Block Full Cnt
[19:39:03] #memFullCnt = 1
[19:39:03] @Get Last Addr Written
[19:39:03] #lastAddrWritten = 24
[19:39:03] @Get Multiple Trig Enbl
[19:39:03] #traceWidth=8, userSelectedTriggers=1, numTrigEnable=1
[19:39:03] @Get BurstRead CRC
[19:39:03] @Set Trace Mem Cnter Init
[19:39:03] Uploading in burst mode....
[19:39:03] @ShiftDR,256,1,data (burst read)
[19:39:03] @GetTDO,data,256
[19:39:03] @Get BurstRead CRC
[19:39:03] @Get BurstRead CRC
[19:39:03] @Get Pre-Trig Sample Num
[19:39:03] @Get Post-Trig Sample Num
[19:39:03] @Get Pre-Trig Samples Captured
[19:39:03] @Get Trig Ptr
[19:39:03] #trigPtr = 0
[19:39:03] #dataSize=1, numRead=32, trace_out=32
[19:39:03] #trig0={blockPosition:0,triggerPosition:2}
[19:39:03] finished download trigger memory of core0
[19:39:03] @UnlockCable
[19:39:03] @ReleaseCablePort
[19:39:03] @Disconnect
[19:39:03] All messages logged in file C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_debug.log
[19:41:47] runProject on device [1. LFXP2-5E] using C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Rx.rva [UART_Rx.rvl]
[19:41:47] Connecting cableserver to run Reveal debugger....
[19:41:54] @Connect
[19:41:54] @SetSharableApplications,2,Reveal,Mico
[19:41:58] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[19:41:58] @LockCable
[19:41:58] @GetServerStatus
[19:41:58] @Read
[19:41:58] @SetTargetDevice,0
[19:41:58] Connecting core0....
[19:41:58] @ShiftIR,8,0,ER1
[19:41:58] @ShiftDR,21,0,data (select core0)
[19:41:58] @ShiftIR,8,0,ER2
[19:41:58] Configuring core0....
[19:41:58] @JumpState,RUN_TEST_IDLE
[19:41:58] @JumpState,RUN_TEST_IDLE
[19:41:58] @JumpState,RUN_TEST_IDLE
[19:41:58] @ShiftIR,8,0,NOP
[19:41:58] @JumpState,RUN_TEST_IDLE
[19:41:58] @ShiftIR,8,0,ER2
[19:41:58] @Set Odd Parity readback
[19:41:58] @Set Odd Parity
[19:41:58] @Set LA Start/Stop readback
[19:41:58] @Set LA Start/Stop 
[19:41:58] #Reveal IP Version = 1_6_042617
[19:41:58] @Get Pattern
[19:41:58] #pattern readout = a5a5
[19:41:58] pattern readout passed!
[19:41:58] @Get Tracy Signature
[19:41:58] @Get Tracy Signature
[19:41:58] #signature from core0 = 423290744
[19:41:58] signature from core0 passed!
[19:41:58] @Set Opcode Value
[19:41:58] @Set Mask Value
[19:41:58] @Set Then Num
[19:41:58] @Set NEXT THEN
[19:41:58] @Set Cnt Cntg
[19:41:58] @Set Event Count
[19:41:58] @Get BurstWrite CRC
[19:41:58] @Set Truth Tbl Addr Cnter Init
[19:41:58] @Set Truth Table Prog
[19:41:58] Configuring in burst mode....
[19:41:58] @Get BurstWrite CRC
[19:41:58] @Enable TE Trig
[19:41:58] @Enable Trig Output OR All readback
[19:41:58] @Enable Trig Output OR All
[19:41:58] @Set Pre-Trig Sample
[19:41:58] @Set Post-Trig Sample
[19:41:58] finished configuration of core0
[19:41:58] Starting all active cores....
[19:41:58] @ShiftIR,8,0,ER1
[19:41:58] @ShiftDR,21,0,data (select active cores)
[19:41:58] @ShiftIR,8,0,ER2
[19:41:58] @Set LA Start cores
[19:41:58] @UnlockCable
[19:41:58] Running all active cores....
[19:41:58] @LockCable
[19:41:58] Polling trigger memory of core0....
[19:41:58] @ShiftIR,8,0,ER1
[19:41:58] @ShiftDR,21,0,data (select core0)
[19:41:58] @ShiftIR,8,0,ER2
[19:41:58] @Get Force Trigger bit
[19:41:58] #TM_CTL_0=3
[19:41:58] @Get Trig Detected Cnt
[19:41:58] #numDetectedTriggers = 0
[19:41:58] @Get Mem Block Full Cnt
[19:41:58] #memFullCnt = 0
[19:41:58] detected 0 triggers of core0
[19:41:58] captured 0 memory blocks of core0
[19:41:58] @UnlockCable
[19:41:59] Running all active cores....
[19:41:59] @LockCable
[19:41:59] Polling trigger memory of core0....
[19:41:59] @ShiftIR,8,0,ER1
[19:41:59] @ShiftDR,21,0,data (select core0)
[19:41:59] @ShiftIR,8,0,ER2
[19:41:59] @Get Force Trigger bit
[19:41:59] #TM_CTL_0=3
[19:41:59] @Get Trig Detected Cnt
[19:41:59] #numDetectedTriggers = 0
[19:41:59] @Get Mem Block Full Cnt
[19:41:59] #memFullCnt = 0
[19:41:59] detected 0 triggers of core0
[19:41:59] captured 0 memory blocks of core0
[19:41:59] @UnlockCable
[19:42:00] Running all active cores....
[19:42:00] @LockCable
[19:42:00] Polling trigger memory of core0....
[19:42:00] @ShiftIR,8,0,ER1
[19:42:00] @ShiftDR,21,0,data (select core0)
[19:42:00] @ShiftIR,8,0,ER2
[19:42:00] @Get Force Trigger bit
[19:42:00] #TM_CTL_0=3
[19:42:00] @Get Trig Detected Cnt
[19:42:00] #numDetectedTriggers = 0
[19:42:00] @Get Mem Block Full Cnt
[19:42:00] #memFullCnt = 0
[19:42:00] detected 0 triggers of core0
[19:42:00] captured 0 memory blocks of core0
[19:42:00] @UnlockCable
[19:42:01] Running all active cores....
[19:42:01] @LockCable
[19:42:01] Polling trigger memory of core0....
[19:42:01] @ShiftIR,8,0,ER1
[19:42:01] @ShiftDR,21,0,data (select core0)
[19:42:01] @ShiftIR,8,0,ER2
[19:42:01] @Get Force Trigger bit
[19:42:01] #TM_CTL_0=3
[19:42:01] @Get Trig Detected Cnt
[19:42:01] #numDetectedTriggers = 0
[19:42:01] @Get Mem Block Full Cnt
[19:42:01] #memFullCnt = 0
[19:42:01] detected 0 triggers of core0
[19:42:01] captured 0 memory blocks of core0
[19:42:01] @UnlockCable
[19:42:02] Running all active cores....
[19:42:02] @LockCable
[19:42:02] Polling trigger memory of core0....
[19:42:02] @ShiftIR,8,0,ER1
[19:42:02] @ShiftDR,21,0,data (select core0)
[19:42:02] @ShiftIR,8,0,ER2
[19:42:02] @Get Force Trigger bit
[19:42:02] #TM_CTL_0=3
[19:42:02] @Get Trig Detected Cnt
[19:42:02] #numDetectedTriggers = 0
[19:42:02] @Get Mem Block Full Cnt
[19:42:02] #memFullCnt = 0
[19:42:02] detected 0 triggers of core0
[19:42:02] captured 0 memory blocks of core0
[19:42:02] @UnlockCable
[19:42:03] Running all active cores....
[19:42:03] @LockCable
[19:42:03] Polling trigger memory of core0....
[19:42:03] @ShiftIR,8,0,ER1
[19:42:03] @ShiftDR,21,0,data (select core0)
[19:42:03] @ShiftIR,8,0,ER2
[19:42:03] @Get Force Trigger bit
[19:42:03] #TM_CTL_0=3
[19:42:03] @Get Trig Detected Cnt
[19:42:03] #numDetectedTriggers = 0
[19:42:03] @Get Mem Block Full Cnt
[19:42:03] #memFullCnt = 0
[19:42:03] detected 0 triggers of core0
[19:42:03] captured 0 memory blocks of core0
[19:42:03] @UnlockCable
[19:42:04] Running all active cores....
[19:42:04] @LockCable
[19:42:04] Polling trigger memory of core0....
[19:42:04] @ShiftIR,8,0,ER1
[19:42:04] @ShiftDR,21,0,data (select core0)
[19:42:04] @ShiftIR,8,0,ER2
[19:42:04] @Get Force Trigger bit
[19:42:04] #TM_CTL_0=3
[19:42:04] @Get Trig Detected Cnt
[19:42:04] #numDetectedTriggers = 0
[19:42:04] @Get Mem Block Full Cnt
[19:42:04] #memFullCnt = 0
[19:42:04] detected 0 triggers of core0
[19:42:04] captured 0 memory blocks of core0
[19:42:04] @UnlockCable
[19:42:05] Running all active cores....
[19:42:05] @LockCable
[19:42:05] Polling trigger memory of core0....
[19:42:05] @ShiftIR,8,0,ER1
[19:42:05] @ShiftDR,21,0,data (select core0)
[19:42:05] @ShiftIR,8,0,ER2
[19:42:05] @Get Force Trigger bit
[19:42:05] #TM_CTL_0=3
[19:42:05] @Get Trig Detected Cnt
[19:42:05] #numDetectedTriggers = 0
[19:42:05] @Get Mem Block Full Cnt
[19:42:05] #memFullCnt = 0
[19:42:05] detected 0 triggers of core0
[19:42:05] captured 0 memory blocks of core0
[19:42:05] @UnlockCable
[19:42:06] Running all active cores....
[19:42:06] @LockCable
[19:42:06] Polling trigger memory of core0....
[19:42:06] @ShiftIR,8,0,ER1
[19:42:06] @ShiftDR,21,0,data (select core0)
[19:42:06] @ShiftIR,8,0,ER2
[19:42:06] @Get Force Trigger bit
[19:42:06] #TM_CTL_0=3
[19:42:06] @Get Trig Detected Cnt
[19:42:06] #numDetectedTriggers = 0
[19:42:06] @Get Mem Block Full Cnt
[19:42:06] #memFullCnt = 0
[19:42:06] detected 0 triggers of core0
[19:42:06] captured 0 memory blocks of core0
[19:42:06] @UnlockCable
[19:42:07] Running all active cores....
[19:42:07] @LockCable
[19:42:07] Polling trigger memory of core0....
[19:42:07] @ShiftIR,8,0,ER1
[19:42:07] @ShiftDR,21,0,data (select core0)
[19:42:07] @ShiftIR,8,0,ER2
[19:42:07] @Get Force Trigger bit
[19:42:07] #TM_CTL_0=3
[19:42:07] @Get Trig Detected Cnt
[19:42:07] #numDetectedTriggers = 0
[19:42:07] @Get Mem Block Full Cnt
[19:42:07] #memFullCnt = 0
[19:42:07] detected 0 triggers of core0
[19:42:07] captured 0 memory blocks of core0
[19:42:07] @UnlockCable
[19:42:08] Running all active cores....
[19:42:08] @LockCable
[19:42:08] Polling trigger memory of core0....
[19:42:08] @ShiftIR,8,0,ER1
[19:42:08] @ShiftDR,21,0,data (select core0)
[19:42:08] @ShiftIR,8,0,ER2
[19:42:08] @Get Force Trigger bit
[19:42:08] #TM_CTL_0=3
[19:42:08] @Get Trig Detected Cnt
[19:42:08] #numDetectedTriggers = 0
[19:42:08] @Get Mem Block Full Cnt
[19:42:08] #memFullCnt = 0
[19:42:08] detected 0 triggers of core0
[19:42:08] captured 0 memory blocks of core0
[19:42:08] @UnlockCable
[19:42:09] Running all active cores....
[19:42:09] @LockCable
[19:42:09] Polling trigger memory of core0....
[19:42:09] @ShiftIR,8,0,ER1
[19:42:09] @ShiftDR,21,0,data (select core0)
[19:42:09] @ShiftIR,8,0,ER2
[19:42:09] @Get Force Trigger bit
[19:42:09] #TM_CTL_0=3
[19:42:09] @Get Trig Detected Cnt
[19:42:09] #numDetectedTriggers = 0
[19:42:09] @Get Mem Block Full Cnt
[19:42:09] #memFullCnt = 0
[19:42:09] detected 0 triggers of core0
[19:42:09] captured 0 memory blocks of core0
[19:42:09] @UnlockCable
[19:42:10] Running all active cores....
[19:42:10] @LockCable
[19:42:10] Polling trigger memory of core0....
[19:42:10] @ShiftIR,8,0,ER1
[19:42:10] @ShiftDR,21,0,data (select core0)
[19:42:10] @ShiftIR,8,0,ER2
[19:42:10] @Get Force Trigger bit
[19:42:10] #TM_CTL_0=5
[19:42:10] @Get Trig Detected Cnt
[19:42:10] #numDetectedTriggers = 1
[19:42:10] @Get Mem Block Full Cnt
[19:42:10] #memFullCnt = 1
[19:42:10] Downloading trigger memory of core0....
[19:42:10] @Is LA Armed
[19:42:10] @Set LA Start/Stop readback
[19:42:10] @Set LA Start/Stop 
[19:42:10] @Set LA Start/Stop readback
[19:42:10] @Set LA Start/Stop 
[19:42:10] @Get Trig Detected Cnt
[19:42:10] #numDetectedTriggers = 1
[19:42:10] @Get Mem Block Full Cnt
[19:42:10] #memFullCnt = 1
[19:42:10] @Get Last Addr Written
[19:42:10] #lastAddrWritten = 12
[19:42:10] @Get Multiple Trig Enbl
[19:42:10] #traceWidth=8, userSelectedTriggers=1, numTrigEnable=1
[19:42:10] @Get BurstRead CRC
[19:42:10] @Set Trace Mem Cnter Init
[19:42:10] Uploading in burst mode....
[19:42:10] @ShiftDR,256,1,data (burst read)
[19:42:10] @GetTDO,data,256
[19:42:10] @Get BurstRead CRC
[19:42:10] @Get BurstRead CRC
[19:42:10] @Get Pre-Trig Sample Num
[19:42:10] @Get Post-Trig Sample Num
[19:42:10] @Get Pre-Trig Samples Captured
[19:42:10] @Get Trig Ptr
[19:42:10] #trigPtr = 20
[19:42:10] #dataSize=1, numRead=32, trace_out=32
[19:42:10] #trig0={blockPosition:0,triggerPosition:2}
[19:42:10] finished download trigger memory of core0
[19:42:10] @UnlockCable
[19:42:10] @ReleaseCablePort
[19:42:10] @Disconnect
[19:42:10] All messages logged in file C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_debug.log
[19:42:35] runProject on device [1. LFXP2-5E] using C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Rx.rva [UART_Rx.rvl]
[19:42:35] Connecting cableserver to run Reveal debugger....
[19:42:35] @Connect
[19:42:35] @SetSharableApplications,2,Reveal,Mico
[19:42:36] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[19:42:36] @LockCable
[19:42:36] @GetServerStatus
[19:42:36] @Read
[19:42:36] @SetTargetDevice,0
[19:42:36] Connecting core0....
[19:42:36] @ShiftIR,8,0,ER1
[19:42:36] @ShiftDR,21,0,data (select core0)
[19:42:36] @ShiftIR,8,0,ER2
[19:42:36] Configuring core0....
[19:42:36] @JumpState,RUN_TEST_IDLE
[19:42:36] @JumpState,RUN_TEST_IDLE
[19:42:36] @JumpState,RUN_TEST_IDLE
[19:42:36] @ShiftIR,8,0,NOP
[19:42:36] @JumpState,RUN_TEST_IDLE
[19:42:36] @ShiftIR,8,0,ER2
[19:42:36] @Set Odd Parity readback
[19:42:36] @Set Odd Parity
[19:42:36] @Set LA Start/Stop readback
[19:42:36] @Set LA Start/Stop 
[19:42:36] #Reveal IP Version = 1_6_042617
[19:42:36] @Get Pattern
[19:42:36] #pattern readout = a5a5
[19:42:36] pattern readout passed!
[19:42:36] @Get Tracy Signature
[19:42:36] @Get Tracy Signature
[19:42:36] #signature from core0 = 423290744
[19:42:36] signature from core0 passed!
[19:42:36] @Set Opcode Value
[19:42:36] @Set Mask Value
[19:42:36] @Set Then Num
[19:42:36] @Set NEXT THEN
[19:42:36] @Set Cnt Cntg
[19:42:36] @Set Event Count
[19:42:36] @Get BurstWrite CRC
[19:42:36] @Set Truth Tbl Addr Cnter Init
[19:42:36] @Set Truth Table Prog
[19:42:36] Configuring in burst mode....
[19:42:36] @Get BurstWrite CRC
[19:42:36] @Enable TE Trig
[19:42:36] @Enable Trig Output OR All readback
[19:42:36] @Enable Trig Output OR All
[19:42:36] @Set Pre-Trig Sample
[19:42:36] @Set Post-Trig Sample
[19:42:36] finished configuration of core0
[19:42:36] Starting all active cores....
[19:42:36] @ShiftIR,8,0,ER1
[19:42:36] @ShiftDR,21,0,data (select active cores)
[19:42:36] @ShiftIR,8,0,ER2
[19:42:36] @Set LA Start cores
[19:42:36] @UnlockCable
[19:42:36] Running all active cores....
[19:42:36] @LockCable
[19:42:36] Polling trigger memory of core0....
[19:42:36] @ShiftIR,8,0,ER1
[19:42:36] @ShiftDR,21,0,data (select core0)
[19:42:36] @ShiftIR,8,0,ER2
[19:42:36] @Get Force Trigger bit
[19:42:36] #TM_CTL_0=3
[19:42:36] @Get Trig Detected Cnt
[19:42:36] #numDetectedTriggers = 0
[19:42:36] @Get Mem Block Full Cnt
[19:42:36] #memFullCnt = 0
[19:42:36] detected 0 triggers of core0
[19:42:36] captured 0 memory blocks of core0
[19:42:36] @UnlockCable
[19:42:37] Running all active cores....
[19:42:37] @LockCable
[19:42:37] Polling trigger memory of core0....
[19:42:37] @ShiftIR,8,0,ER1
[19:42:37] @ShiftDR,21,0,data (select core0)
[19:42:37] @ShiftIR,8,0,ER2
[19:42:37] @Get Force Trigger bit
[19:42:37] #TM_CTL_0=3
[19:42:37] @Get Trig Detected Cnt
[19:42:37] #numDetectedTriggers = 0
[19:42:37] @Get Mem Block Full Cnt
[19:42:37] #memFullCnt = 0
[19:42:37] detected 0 triggers of core0
[19:42:37] captured 0 memory blocks of core0
[19:42:37] @UnlockCable
[19:42:38] Running all active cores....
[19:42:38] @LockCable
[19:42:38] Polling trigger memory of core0....
[19:42:38] @ShiftIR,8,0,ER1
[19:42:38] @ShiftDR,21,0,data (select core0)
[19:42:38] @ShiftIR,8,0,ER2
[19:42:38] @Get Force Trigger bit
[19:42:38] #TM_CTL_0=3
[19:42:38] @Get Trig Detected Cnt
[19:42:38] #numDetectedTriggers = 0
[19:42:38] @Get Mem Block Full Cnt
[19:42:38] #memFullCnt = 0
[19:42:38] detected 0 triggers of core0
[19:42:38] captured 0 memory blocks of core0
[19:42:38] @UnlockCable
[19:42:39] Running all active cores....
[19:42:39] @LockCable
[19:42:39] Polling trigger memory of core0....
[19:42:39] @ShiftIR,8,0,ER1
[19:42:39] @ShiftDR,21,0,data (select core0)
[19:42:39] @ShiftIR,8,0,ER2
[19:42:39] @Get Force Trigger bit
[19:42:39] #TM_CTL_0=3
[19:42:39] @Get Trig Detected Cnt
[19:42:39] #numDetectedTriggers = 0
[19:42:39] @Get Mem Block Full Cnt
[19:42:39] #memFullCnt = 0
[19:42:39] detected 0 triggers of core0
[19:42:39] captured 0 memory blocks of core0
[19:42:39] @UnlockCable
[19:42:40] Running all active cores....
[19:42:40] @LockCable
[19:42:40] Polling trigger memory of core0....
[19:42:40] @ShiftIR,8,0,ER1
[19:42:40] @ShiftDR,21,0,data (select core0)
[19:42:40] @ShiftIR,8,0,ER2
[19:42:40] @Get Force Trigger bit
[19:42:40] #TM_CTL_0=3
[19:42:40] @Get Trig Detected Cnt
[19:42:40] #numDetectedTriggers = 0
[19:42:40] @Get Mem Block Full Cnt
[19:42:40] #memFullCnt = 0
[19:42:40] detected 0 triggers of core0
[19:42:40] captured 0 memory blocks of core0
[19:42:40] @UnlockCable
[19:42:41] Running all active cores....
[19:42:41] @LockCable
[19:42:41] Polling trigger memory of core0....
[19:42:41] @ShiftIR,8,0,ER1
[19:42:41] @ShiftDR,21,0,data (select core0)
[19:42:41] @ShiftIR,8,0,ER2
[19:42:41] @Get Force Trigger bit
[19:42:41] #TM_CTL_0=5
[19:42:41] @Get Trig Detected Cnt
[19:42:41] #numDetectedTriggers = 1
[19:42:41] @Get Mem Block Full Cnt
[19:42:41] #memFullCnt = 1
[19:42:41] Downloading trigger memory of core0....
[19:42:41] @Is LA Armed
[19:42:41] @Set LA Start/Stop readback
[19:42:41] @Set LA Start/Stop 
[19:42:41] @Set LA Start/Stop readback
[19:42:41] @Set LA Start/Stop 
[19:42:41] @Get Trig Detected Cnt
[19:42:41] #numDetectedTriggers = 1
[19:42:41] @Get Mem Block Full Cnt
[19:42:41] #memFullCnt = 1
[19:42:41] @Get Last Addr Written
[19:42:41] #lastAddrWritten = 5
[19:42:41] @Get Multiple Trig Enbl
[19:42:41] #traceWidth=8, userSelectedTriggers=1, numTrigEnable=1
[19:42:41] @Get BurstRead CRC
[19:42:41] @Set Trace Mem Cnter Init
[19:42:41] Uploading in burst mode....
[19:42:41] @ShiftDR,256,1,data (burst read)
[19:42:41] @GetTDO,data,256
[19:42:41] @Get BurstRead CRC
[19:42:41] @Get BurstRead CRC
[19:42:41] @Get Pre-Trig Sample Num
[19:42:41] @Get Post-Trig Sample Num
[19:42:41] @Get Pre-Trig Samples Captured
[19:42:41] @Get Trig Ptr
[19:42:41] #trigPtr = 13
[19:42:41] #dataSize=1, numRead=32, trace_out=32
[19:42:41] #trig0={blockPosition:0,triggerPosition:2}
[19:42:41] finished download trigger memory of core0
[19:42:41] @UnlockCable
[19:42:41] @ReleaseCablePort
[19:42:41] @Disconnect
[19:42:41] All messages logged in file C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_debug.log
[19:43:33] runProject on device [1. LFXP2-5E] using C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Rx.rva [UART_Rx.rvl]
[19:43:33] Connecting cableserver to run Reveal debugger....
[19:43:33] @Connect
[19:43:33] @SetSharableApplications,2,Reveal,Mico
[19:43:34] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[19:43:34] @LockCable
[19:43:34] @GetServerStatus
[19:43:34] @Read
[19:43:34] @SetTargetDevice,0
[19:43:34] Connecting core0....
[19:43:34] @ShiftIR,8,0,ER1
[19:43:34] @ShiftDR,21,0,data (select core0)
[19:43:34] @ShiftIR,8,0,ER2
[19:43:34] Configuring core0....
[19:43:34] @JumpState,RUN_TEST_IDLE
[19:43:34] @JumpState,RUN_TEST_IDLE
[19:43:34] @JumpState,RUN_TEST_IDLE
[19:43:34] @ShiftIR,8,0,NOP
[19:43:34] @JumpState,RUN_TEST_IDLE
[19:43:34] @ShiftIR,8,0,ER2
[19:43:34] @Set Odd Parity readback
[19:43:34] @Set Odd Parity
[19:43:34] @Set LA Start/Stop readback
[19:43:34] @Set LA Start/Stop 
[19:43:34] #Reveal IP Version = 1_6_042617
[19:43:34] @Get Pattern
[19:43:34] #pattern readout = a5a5
[19:43:34] pattern readout passed!
[19:43:34] @Get Tracy Signature
[19:43:34] @Get Tracy Signature
[19:43:34] #signature from core0 = 423290744
[19:43:34] signature from core0 passed!
[19:43:34] @Set Opcode Value
[19:43:34] @Set Mask Value
[19:43:34] @Set Then Num
[19:43:34] @Set NEXT THEN
[19:43:34] @Set Cnt Cntg
[19:43:34] @Set Event Count
[19:43:34] @Get BurstWrite CRC
[19:43:34] @Set Truth Tbl Addr Cnter Init
[19:43:34] @Set Truth Table Prog
[19:43:34] Configuring in burst mode....
[19:43:34] @Get BurstWrite CRC
[19:43:34] @Enable TE Trig
[19:43:34] @Enable Trig Output OR All readback
[19:43:34] @Enable Trig Output OR All
[19:43:34] @Set Pre-Trig Sample
[19:43:34] @Set Post-Trig Sample
[19:43:34] finished configuration of core0
[19:43:34] Starting all active cores....
[19:43:34] @ShiftIR,8,0,ER1
[19:43:34] @ShiftDR,21,0,data (select active cores)
[19:43:34] @ShiftIR,8,0,ER2
[19:43:34] @Set LA Start cores
[19:43:34] @UnlockCable
[19:43:34] Running all active cores....
[19:43:34] @LockCable
[19:43:34] Polling trigger memory of core0....
[19:43:34] @ShiftIR,8,0,ER1
[19:43:34] @ShiftDR,21,0,data (select core0)
[19:43:34] @ShiftIR,8,0,ER2
[19:43:34] @Get Force Trigger bit
[19:43:34] #TM_CTL_0=3
[19:43:34] @Get Trig Detected Cnt
[19:43:34] #numDetectedTriggers = 0
[19:43:34] @Get Mem Block Full Cnt
[19:43:34] #memFullCnt = 0
[19:43:34] detected 0 triggers of core0
[19:43:34] captured 0 memory blocks of core0
[19:43:34] @UnlockCable
[19:43:35] Running all active cores....
[19:43:35] @LockCable
[19:43:35] Polling trigger memory of core0....
[19:43:35] @ShiftIR,8,0,ER1
[19:43:35] @ShiftDR,21,0,data (select core0)
[19:43:35] @ShiftIR,8,0,ER2
[19:43:35] @Get Force Trigger bit
[19:43:35] #TM_CTL_0=3
[19:43:35] @Get Trig Detected Cnt
[19:43:35] #numDetectedTriggers = 0
[19:43:35] @Get Mem Block Full Cnt
[19:43:35] #memFullCnt = 0
[19:43:35] detected 0 triggers of core0
[19:43:35] captured 0 memory blocks of core0
[19:43:35] @UnlockCable
[19:43:36] Running all active cores....
[19:43:36] @LockCable
[19:43:36] Polling trigger memory of core0....
[19:43:36] @ShiftIR,8,0,ER1
[19:43:36] @ShiftDR,21,0,data (select core0)
[19:43:36] @ShiftIR,8,0,ER2
[19:43:36] @Get Force Trigger bit
[19:43:36] #TM_CTL_0=3
[19:43:36] @Get Trig Detected Cnt
[19:43:36] #numDetectedTriggers = 0
[19:43:36] @Get Mem Block Full Cnt
[19:43:36] #memFullCnt = 0
[19:43:36] detected 0 triggers of core0
[19:43:36] captured 0 memory blocks of core0
[19:43:36] @UnlockCable
[19:43:37] Running all active cores....
[19:43:37] @LockCable
[19:43:37] Polling trigger memory of core0....
[19:43:37] @ShiftIR,8,0,ER1
[19:43:37] @ShiftDR,21,0,data (select core0)
[19:43:37] @ShiftIR,8,0,ER2
[19:43:37] @Get Force Trigger bit
[19:43:37] #TM_CTL_0=3
[19:43:37] @Get Trig Detected Cnt
[19:43:37] #numDetectedTriggers = 0
[19:43:37] @Get Mem Block Full Cnt
[19:43:37] #memFullCnt = 0
[19:43:37] detected 0 triggers of core0
[19:43:37] captured 0 memory blocks of core0
[19:43:37] @UnlockCable
[19:43:38] Running all active cores....
[19:43:38] @LockCable
[19:43:38] Polling trigger memory of core0....
[19:43:38] @ShiftIR,8,0,ER1
[19:43:38] @ShiftDR,21,0,data (select core0)
[19:43:38] @ShiftIR,8,0,ER2
[19:43:38] @Get Force Trigger bit
[19:43:38] #TM_CTL_0=3
[19:43:38] @Get Trig Detected Cnt
[19:43:38] #numDetectedTriggers = 0
[19:43:38] @Get Mem Block Full Cnt
[19:43:38] #memFullCnt = 0
[19:43:38] detected 0 triggers of core0
[19:43:38] captured 0 memory blocks of core0
[19:43:38] @UnlockCable
[19:43:39] Running all active cores....
[19:43:39] @LockCable
[19:43:39] Polling trigger memory of core0....
[19:43:39] @ShiftIR,8,0,ER1
[19:43:39] @ShiftDR,21,0,data (select core0)
[19:43:39] @ShiftIR,8,0,ER2
[19:43:39] @Get Force Trigger bit
[19:43:39] #TM_CTL_0=5
[19:43:39] @Get Trig Detected Cnt
[19:43:39] #numDetectedTriggers = 1
[19:43:39] @Get Mem Block Full Cnt
[19:43:39] #memFullCnt = 1
[19:43:39] Downloading trigger memory of core0....
[19:43:39] @Is LA Armed
[19:43:39] @Set LA Start/Stop readback
[19:43:39] @Set LA Start/Stop 
[19:43:39] @Set LA Start/Stop readback
[19:43:39] @Set LA Start/Stop 
[19:43:39] @Get Trig Detected Cnt
[19:43:39] #numDetectedTriggers = 1
[19:43:39] @Get Mem Block Full Cnt
[19:43:39] #memFullCnt = 1
[19:43:39] @Get Last Addr Written
[19:43:39] #lastAddrWritten = 30
[19:43:39] @Get Multiple Trig Enbl
[19:43:39] #traceWidth=8, userSelectedTriggers=1, numTrigEnable=1
[19:43:40] @Get BurstRead CRC
[19:43:40] @Set Trace Mem Cnter Init
[19:43:40] Uploading in burst mode....
[19:43:40] @ShiftDR,256,1,data (burst read)
[19:43:40] @GetTDO,data,256
[19:43:40] @Get BurstRead CRC
[19:43:40] @Get BurstRead CRC
[19:43:40] @Get Pre-Trig Sample Num
[19:43:40] @Get Post-Trig Sample Num
[19:43:40] @Get Pre-Trig Samples Captured
[19:43:40] @Get Trig Ptr
[19:43:40] #trigPtr = 6
[19:43:40] #dataSize=1, numRead=32, trace_out=32
[19:43:40] #trig0={blockPosition:0,triggerPosition:2}
[19:43:40] finished download trigger memory of core0
[19:43:40] @UnlockCable
[19:43:40] @ReleaseCablePort
[19:43:40] @Disconnect
[19:43:40] All messages logged in file C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_debug.log
[19:43:48] runProject on device [1. LFXP2-5E] using C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Rx.rva [UART_Rx.rvl]
[19:43:48] Connecting cableserver to run Reveal debugger....
[19:43:48] @Connect
[19:43:48] @SetSharableApplications,2,Reveal,Mico
[19:43:49] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[19:43:49] @LockCable
[19:43:49] @GetServerStatus
[19:43:49] @Read
[19:43:49] @SetTargetDevice,0
[19:43:49] Connecting core0....
[19:43:49] @ShiftIR,8,0,ER1
[19:43:49] @ShiftDR,21,0,data (select core0)
[19:43:49] @ShiftIR,8,0,ER2
[19:43:49] Configuring core0....
[19:43:49] @JumpState,RUN_TEST_IDLE
[19:43:49] @JumpState,RUN_TEST_IDLE
[19:43:49] @JumpState,RUN_TEST_IDLE
[19:43:49] @ShiftIR,8,0,NOP
[19:43:49] @JumpState,RUN_TEST_IDLE
[19:43:49] @ShiftIR,8,0,ER2
[19:43:49] @Set Odd Parity readback
[19:43:49] @Set Odd Parity
[19:43:49] @Set LA Start/Stop readback
[19:43:49] @Set LA Start/Stop 
[19:43:49] #Reveal IP Version = 1_6_042617
[19:43:49] @Get Pattern
[19:43:49] #pattern readout = a5a5
[19:43:49] pattern readout passed!
[19:43:49] @Get Tracy Signature
[19:43:49] @Get Tracy Signature
[19:43:49] #signature from core0 = 423290744
[19:43:49] signature from core0 passed!
[19:43:49] @Set Opcode Value
[19:43:49] @Set Mask Value
[19:43:49] @Set Then Num
[19:43:49] @Set NEXT THEN
[19:43:49] @Set Cnt Cntg
[19:43:49] @Set Event Count
[19:43:49] @Get BurstWrite CRC
[19:43:49] @Set Truth Tbl Addr Cnter Init
[19:43:49] @Set Truth Table Prog
[19:43:49] Configuring in burst mode....
[19:43:49] @Get BurstWrite CRC
[19:43:49] @Enable TE Trig
[19:43:49] @Enable Trig Output OR All readback
[19:43:49] @Enable Trig Output OR All
[19:43:49] @Set Pre-Trig Sample
[19:43:49] @Set Post-Trig Sample
[19:43:49] finished configuration of core0
[19:43:49] Starting all active cores....
[19:43:49] @ShiftIR,8,0,ER1
[19:43:49] @ShiftDR,21,0,data (select active cores)
[19:43:49] @ShiftIR,8,0,ER2
[19:43:49] @Set LA Start cores
[19:43:49] @UnlockCable
[19:43:49] Running all active cores....
[19:43:49] @LockCable
[19:43:49] Polling trigger memory of core0....
[19:43:49] @ShiftIR,8,0,ER1
[19:43:49] @ShiftDR,21,0,data (select core0)
[19:43:49] @ShiftIR,8,0,ER2
[19:43:49] @Get Force Trigger bit
[19:43:49] #TM_CTL_0=3
[19:43:49] @Get Trig Detected Cnt
[19:43:49] #numDetectedTriggers = 0
[19:43:49] @Get Mem Block Full Cnt
[19:43:49] #memFullCnt = 0
[19:43:49] detected 0 triggers of core0
[19:43:49] captured 0 memory blocks of core0
[19:43:49] @UnlockCable
[19:43:50] Running all active cores....
[19:43:50] @LockCable
[19:43:50] Polling trigger memory of core0....
[19:43:50] @ShiftIR,8,0,ER1
[19:43:50] @ShiftDR,21,0,data (select core0)
[19:43:50] @ShiftIR,8,0,ER2
[19:43:50] @Get Force Trigger bit
[19:43:50] #TM_CTL_0=3
[19:43:50] @Get Trig Detected Cnt
[19:43:50] #numDetectedTriggers = 0
[19:43:50] @Get Mem Block Full Cnt
[19:43:50] #memFullCnt = 0
[19:43:50] detected 0 triggers of core0
[19:43:50] captured 0 memory blocks of core0
[19:43:50] @UnlockCable
[19:43:51] Running all active cores....
[19:43:51] @LockCable
[19:43:51] Polling trigger memory of core0....
[19:43:51] @ShiftIR,8,0,ER1
[19:43:51] @ShiftDR,21,0,data (select core0)
[19:43:51] @ShiftIR,8,0,ER2
[19:43:51] @Get Force Trigger bit
[19:43:51] #TM_CTL_0=5
[19:43:51] @Get Trig Detected Cnt
[19:43:51] #numDetectedTriggers = 1
[19:43:51] @Get Mem Block Full Cnt
[19:43:51] #memFullCnt = 1
[19:43:51] Downloading trigger memory of core0....
[19:43:51] @Is LA Armed
[19:43:51] @Set LA Start/Stop readback
[19:43:51] @Set LA Start/Stop 
[19:43:51] @Set LA Start/Stop readback
[19:43:52] @Set LA Start/Stop 
[19:43:52] @Get Trig Detected Cnt
[19:43:52] #numDetectedTriggers = 1
[19:43:52] @Get Mem Block Full Cnt
[19:43:52] #memFullCnt = 1
[19:43:52] @Get Last Addr Written
[19:43:52] #lastAddrWritten = 5
[19:43:52] @Get Multiple Trig Enbl
[19:43:52] #traceWidth=8, userSelectedTriggers=1, numTrigEnable=1
[19:43:52] @Get BurstRead CRC
[19:43:52] @Set Trace Mem Cnter Init
[19:43:52] Uploading in burst mode....
[19:43:52] @ShiftDR,256,1,data (burst read)
[19:43:52] @GetTDO,data,256
[19:43:52] @Get BurstRead CRC
[19:43:52] @Get BurstRead CRC
[19:43:52] @Get Pre-Trig Sample Num
[19:43:52] @Get Post-Trig Sample Num
[19:43:52] @Get Pre-Trig Samples Captured
[19:43:52] @Get Trig Ptr
[19:43:52] #trigPtr = 13
[19:43:52] #dataSize=1, numRead=32, trace_out=32
[19:43:52] #trig0={blockPosition:0,triggerPosition:2}
[19:43:52] finished download trigger memory of core0
[19:43:52] @UnlockCable
[19:43:52] @ReleaseCablePort
[19:43:52] @Disconnect
[19:43:52] All messages logged in file C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_debug.log
[19:44:32] runProject on device [1. LFXP2-5E] using C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Rx.rva [UART_Rx.rvl]
[19:44:32] Connecting cableserver to run Reveal debugger....
[19:44:32] @Connect
[19:44:32] @SetSharableApplications,2,Reveal,Mico
[19:44:33] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[19:44:33] @LockCable
[19:44:33] @GetServerStatus
[19:44:33] @Read
[19:44:33] @SetTargetDevice,0
[19:44:33] Connecting core0....
[19:44:33] @ShiftIR,8,0,ER1
[19:44:33] @ShiftDR,21,0,data (select core0)
[19:44:33] @ShiftIR,8,0,ER2
[19:44:33] Configuring core0....
[19:44:33] @JumpState,RUN_TEST_IDLE
[19:44:33] @JumpState,RUN_TEST_IDLE
[19:44:33] @JumpState,RUN_TEST_IDLE
[19:44:33] @ShiftIR,8,0,NOP
[19:44:33] @JumpState,RUN_TEST_IDLE
[19:44:33] @ShiftIR,8,0,ER2
[19:44:33] @Set Odd Parity readback
[19:44:33] @Set Odd Parity
[19:44:33] @Set LA Start/Stop readback
[19:44:33] @Set LA Start/Stop 
[19:44:33] #Reveal IP Version = 1_6_042617
[19:44:33] @Get Pattern
[19:44:33] #pattern readout = a5a5
[19:44:33] pattern readout passed!
[19:44:33] @Get Tracy Signature
[19:44:33] @Get Tracy Signature
[19:44:33] #signature from core0 = 423290744
[19:44:33] signature from core0 passed!
[19:44:33] @Set Opcode Value
[19:44:33] @Set Mask Value
[19:44:33] @Set Then Num
[19:44:33] @Set NEXT THEN
[19:44:33] @Set Cnt Cntg
[19:44:33] @Set Event Count
[19:44:33] @Get BurstWrite CRC
[19:44:33] @Set Truth Tbl Addr Cnter Init
[19:44:33] @Set Truth Table Prog
[19:44:33] Configuring in burst mode....
[19:44:33] @Get BurstWrite CRC
[19:44:33] @Enable TE Trig
[19:44:33] @Enable Trig Output OR All readback
[19:44:33] @Enable Trig Output OR All
[19:44:33] @Set Pre-Trig Sample
[19:44:33] @Set Post-Trig Sample
[19:44:33] finished configuration of core0
[19:44:33] Starting all active cores....
[19:44:33] @ShiftIR,8,0,ER1
[19:44:33] @ShiftDR,21,0,data (select active cores)
[19:44:33] @ShiftIR,8,0,ER2
[19:44:33] @Set LA Start cores
[19:44:33] @UnlockCable
[19:44:33] Running all active cores....
[19:44:33] @LockCable
[19:44:33] Polling trigger memory of core0....
[19:44:33] @ShiftIR,8,0,ER1
[19:44:33] @ShiftDR,21,0,data (select core0)
[19:44:33] @ShiftIR,8,0,ER2
[19:44:33] @Get Force Trigger bit
[19:44:33] #TM_CTL_0=3
[19:44:33] @Get Trig Detected Cnt
[19:44:33] #numDetectedTriggers = 0
[19:44:33] @Get Mem Block Full Cnt
[19:44:33] #memFullCnt = 0
[19:44:33] detected 0 triggers of core0
[19:44:33] captured 0 memory blocks of core0
[19:44:33] @UnlockCable
[19:44:34] Running all active cores....
[19:44:34] @LockCable
[19:44:34] Polling trigger memory of core0....
[19:44:34] @ShiftIR,8,0,ER1
[19:44:34] @ShiftDR,21,0,data (select core0)
[19:44:34] @ShiftIR,8,0,ER2
[19:44:34] @Get Force Trigger bit
[19:44:34] #TM_CTL_0=3
[19:44:34] @Get Trig Detected Cnt
[19:44:34] #numDetectedTriggers = 0
[19:44:34] @Get Mem Block Full Cnt
[19:44:34] #memFullCnt = 0
[19:44:34] detected 0 triggers of core0
[19:44:34] captured 0 memory blocks of core0
[19:44:34] @UnlockCable
[19:44:35] Running all active cores....
[19:44:35] @LockCable
[19:44:35] Polling trigger memory of core0....
[19:44:35] @ShiftIR,8,0,ER1
[19:44:35] @ShiftDR,21,0,data (select core0)
[19:44:35] @ShiftIR,8,0,ER2
[19:44:35] @Get Force Trigger bit
[19:44:35] #TM_CTL_0=3
[19:44:35] @Get Trig Detected Cnt
[19:44:35] #numDetectedTriggers = 0
[19:44:35] @Get Mem Block Full Cnt
[19:44:35] #memFullCnt = 0
[19:44:35] detected 0 triggers of core0
[19:44:35] captured 0 memory blocks of core0
[19:44:35] @UnlockCable
[19:44:36] Running all active cores....
[19:44:36] @LockCable
[19:44:36] Polling trigger memory of core0....
[19:44:36] @ShiftIR,8,0,ER1
[19:44:36] @ShiftDR,21,0,data (select core0)
[19:44:36] @ShiftIR,8,0,ER2
[19:44:36] @Get Force Trigger bit
[19:44:36] #TM_CTL_0=3
[19:44:36] @Get Trig Detected Cnt
[19:44:36] #numDetectedTriggers = 0
[19:44:36] @Get Mem Block Full Cnt
[19:44:36] #memFullCnt = 0
[19:44:36] detected 0 triggers of core0
[19:44:36] captured 0 memory blocks of core0
[19:44:36] @UnlockCable
[19:44:37] Running all active cores....
[19:44:37] @LockCable
[19:44:37] Polling trigger memory of core0....
[19:44:37] @ShiftIR,8,0,ER1
[19:44:37] @ShiftDR,21,0,data (select core0)
[19:44:37] @ShiftIR,8,0,ER2
[19:44:37] @Get Force Trigger bit
[19:44:37] #TM_CTL_0=3
[19:44:37] @Get Trig Detected Cnt
[19:44:37] #numDetectedTriggers = 0
[19:44:37] @Get Mem Block Full Cnt
[19:44:37] #memFullCnt = 0
[19:44:37] detected 0 triggers of core0
[19:44:37] captured 0 memory blocks of core0
[19:44:37] @UnlockCable
[19:44:38] Running all active cores....
[19:44:38] @LockCable
[19:44:38] Polling trigger memory of core0....
[19:44:38] @ShiftIR,8,0,ER1
[19:44:38] @ShiftDR,21,0,data (select core0)
[19:44:38] @ShiftIR,8,0,ER2
[19:44:38] @Get Force Trigger bit
[19:44:38] #TM_CTL_0=3
[19:44:38] @Get Trig Detected Cnt
[19:44:38] #numDetectedTriggers = 0
[19:44:38] @Get Mem Block Full Cnt
[19:44:38] #memFullCnt = 0
[19:44:38] detected 0 triggers of core0
[19:44:38] captured 0 memory blocks of core0
[19:44:38] @UnlockCable
[19:44:39] Running all active cores....
[19:44:39] @LockCable
[19:44:39] Polling trigger memory of core0....
[19:44:39] @ShiftIR,8,0,ER1
[19:44:39] @ShiftDR,21,0,data (select core0)
[19:44:39] @ShiftIR,8,0,ER2
[19:44:39] @Get Force Trigger bit
[19:44:39] #TM_CTL_0=3
[19:44:39] @Get Trig Detected Cnt
[19:44:39] #numDetectedTriggers = 0
[19:44:39] @Get Mem Block Full Cnt
[19:44:39] #memFullCnt = 0
[19:44:39] detected 0 triggers of core0
[19:44:39] captured 0 memory blocks of core0
[19:44:39] @UnlockCable
[19:44:40] Running all active cores....
[19:44:40] @LockCable
[19:44:40] Polling trigger memory of core0....
[19:44:40] @ShiftIR,8,0,ER1
[19:44:40] @ShiftDR,21,0,data (select core0)
[19:44:40] @ShiftIR,8,0,ER2
[19:44:40] @Get Force Trigger bit
[19:44:40] #TM_CTL_0=3
[19:44:40] @Get Trig Detected Cnt
[19:44:40] #numDetectedTriggers = 0
[19:44:40] @Get Mem Block Full Cnt
[19:44:40] #memFullCnt = 0
[19:44:40] detected 0 triggers of core0
[19:44:40] captured 0 memory blocks of core0
[19:44:40] @UnlockCable
[19:44:41] Running all active cores....
[19:44:41] @LockCable
[19:44:41] Polling trigger memory of core0....
[19:44:41] @ShiftIR,8,0,ER1
[19:44:41] @ShiftDR,21,0,data (select core0)
[19:44:41] @ShiftIR,8,0,ER2
[19:44:41] @Get Force Trigger bit
[19:44:41] #TM_CTL_0=3
[19:44:41] @Get Trig Detected Cnt
[19:44:41] #numDetectedTriggers = 0
[19:44:41] @Get Mem Block Full Cnt
[19:44:41] #memFullCnt = 0
[19:44:41] detected 0 triggers of core0
[19:44:41] captured 0 memory blocks of core0
[19:44:41] @UnlockCable
[19:44:42] Running all active cores....
[19:44:42] @LockCable
[19:44:42] Polling trigger memory of core0....
[19:44:42] @ShiftIR,8,0,ER1
[19:44:42] @ShiftDR,21,0,data (select core0)
[19:44:42] @ShiftIR,8,0,ER2
[19:44:42] @Get Force Trigger bit
[19:44:42] #TM_CTL_0=5
[19:44:42] @Get Trig Detected Cnt
[19:44:42] #numDetectedTriggers = 1
[19:44:42] @Get Mem Block Full Cnt
[19:44:42] #memFullCnt = 1
[19:44:42] Downloading trigger memory of core0....
[19:44:42] @Is LA Armed
[19:44:42] @Set LA Start/Stop readback
[19:44:42] @Set LA Start/Stop 
[19:44:42] @Set LA Start/Stop readback
[19:44:42] @Set LA Start/Stop 
[19:44:42] @Get Trig Detected Cnt
[19:44:42] #numDetectedTriggers = 1
[19:44:42] @Get Mem Block Full Cnt
[19:44:42] #memFullCnt = 1
[19:44:42] @Get Last Addr Written
[19:44:42] #lastAddrWritten = 24
[19:44:42] @Get Multiple Trig Enbl
[19:44:42] #traceWidth=8, userSelectedTriggers=1, numTrigEnable=1
[19:44:42] @Get BurstRead CRC
[19:44:42] @Set Trace Mem Cnter Init
[19:44:42] Uploading in burst mode....
[19:44:42] @ShiftDR,256,1,data (burst read)
[19:44:42] @GetTDO,data,256
[19:44:42] @Get BurstRead CRC
[19:44:42] @Get BurstRead CRC
[19:44:42] @Get Pre-Trig Sample Num
[19:44:42] @Get Post-Trig Sample Num
[19:44:42] @Get Pre-Trig Samples Captured
[19:44:42] @Get Trig Ptr
[19:44:42] #trigPtr = 0
[19:44:42] #dataSize=1, numRead=32, trace_out=32
[19:44:42] #trig0={blockPosition:0,triggerPosition:2}
[19:44:42] finished download trigger memory of core0
[19:44:42] @UnlockCable
[19:44:42] @ReleaseCablePort
[19:44:42] @Disconnect
[19:44:42] All messages logged in file C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_debug.log
[19:45:58] runProject on device [1. LFXP2-5E] using C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Rx.rva [UART_Rx.rvl]
[19:45:58] Connecting cableserver to run Reveal debugger....
[19:45:58] @Connect
[19:45:58] @SetSharableApplications,2,Reveal,Mico
[19:45:59] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[19:45:59] @LockCable
[19:45:59] @GetServerStatus
[19:45:59] @Read
[19:45:59] @SetTargetDevice,0
[19:45:59] Connecting core0....
[19:45:59] @ShiftIR,8,0,ER1
[19:45:59] @ShiftDR,21,0,data (select core0)
[19:45:59] @ShiftIR,8,0,ER2
[19:45:59] Configuring core0....
[19:45:59] @JumpState,RUN_TEST_IDLE
[19:45:59] @JumpState,RUN_TEST_IDLE
[19:45:59] @JumpState,RUN_TEST_IDLE
[19:45:59] @ShiftIR,8,0,NOP
[19:45:59] @JumpState,RUN_TEST_IDLE
[19:45:59] @ShiftIR,8,0,ER2
[19:45:59] @Set Odd Parity readback
[19:45:59] @Set Odd Parity
[19:45:59] @Set LA Start/Stop readback
[19:45:59] @Set LA Start/Stop 
[19:45:59] #Reveal IP Version = 1_6_042617
[19:45:59] @Get Pattern
[19:45:59] #pattern readout = a5a5
[19:45:59] pattern readout passed!
[19:45:59] @Get Tracy Signature
[19:45:59] @Get Tracy Signature
[19:45:59] #signature from core0 = 423290744
[19:45:59] signature from core0 passed!
[19:45:59] @Set Opcode Value
[19:45:59] @Set Mask Value
[19:45:59] @Set Then Num
[19:45:59] @Set NEXT THEN
[19:45:59] @Set Cnt Cntg
[19:45:59] @Set Event Count
[19:45:59] @Get BurstWrite CRC
[19:45:59] @Set Truth Tbl Addr Cnter Init
[19:45:59] @Set Truth Table Prog
[19:45:59] Configuring in burst mode....
[19:45:59] @Get BurstWrite CRC
[19:46:00] @Enable TE Trig
[19:46:00] @Enable Trig Output OR All readback
[19:46:00] @Enable Trig Output OR All
[19:46:00] @Set Pre-Trig Sample
[19:46:00] @Set Post-Trig Sample
[19:46:00] finished configuration of core0
[19:46:00] Starting all active cores....
[19:46:00] @ShiftIR,8,0,ER1
[19:46:00] @ShiftDR,21,0,data (select active cores)
[19:46:00] @ShiftIR,8,0,ER2
[19:46:00] @Set LA Start cores
[19:46:00] @UnlockCable
[19:46:00] Running all active cores....
[19:46:00] @LockCable
[19:46:00] Polling trigger memory of core0....
[19:46:00] @ShiftIR,8,0,ER1
[19:46:00] @ShiftDR,21,0,data (select core0)
[19:46:00] @ShiftIR,8,0,ER2
[19:46:00] @Get Force Trigger bit
[19:46:00] #TM_CTL_0=3
[19:46:00] @Get Trig Detected Cnt
[19:46:00] #numDetectedTriggers = 0
[19:46:00] @Get Mem Block Full Cnt
[19:46:00] #memFullCnt = 0
[19:46:00] detected 0 triggers of core0
[19:46:00] captured 0 memory blocks of core0
[19:46:00] @UnlockCable
[19:46:01] Running all active cores....
[19:46:01] @LockCable
[19:46:01] Polling trigger memory of core0....
[19:46:01] @ShiftIR,8,0,ER1
[19:46:01] @ShiftDR,21,0,data (select core0)
[19:46:01] @ShiftIR,8,0,ER2
[19:46:01] @Get Force Trigger bit
[19:46:01] #TM_CTL_0=3
[19:46:01] @Get Trig Detected Cnt
[19:46:01] #numDetectedTriggers = 0
[19:46:01] @Get Mem Block Full Cnt
[19:46:01] #memFullCnt = 0
[19:46:01] detected 0 triggers of core0
[19:46:01] captured 0 memory blocks of core0
[19:46:01] @UnlockCable
[19:46:02] Running all active cores....
[19:46:02] @LockCable
[19:46:02] Polling trigger memory of core0....
[19:46:02] @ShiftIR,8,0,ER1
[19:46:02] @ShiftDR,21,0,data (select core0)
[19:46:02] @ShiftIR,8,0,ER2
[19:46:02] @Get Force Trigger bit
[19:46:02] #TM_CTL_0=3
[19:46:02] @Get Trig Detected Cnt
[19:46:02] #numDetectedTriggers = 0
[19:46:02] @Get Mem Block Full Cnt
[19:46:02] #memFullCnt = 0
[19:46:02] detected 0 triggers of core0
[19:46:02] captured 0 memory blocks of core0
[19:46:02] @UnlockCable
[19:46:03] Running all active cores....
[19:46:03] @LockCable
[19:46:03] Polling trigger memory of core0....
[19:46:03] @ShiftIR,8,0,ER1
[19:46:03] @ShiftDR,21,0,data (select core0)
[19:46:03] @ShiftIR,8,0,ER2
[19:46:03] @Get Force Trigger bit
[19:46:03] #TM_CTL_0=3
[19:46:03] @Get Trig Detected Cnt
[19:46:03] #numDetectedTriggers = 0
[19:46:03] @Get Mem Block Full Cnt
[19:46:03] #memFullCnt = 0
[19:46:03] detected 0 triggers of core0
[19:46:03] captured 0 memory blocks of core0
[19:46:03] @UnlockCable
[19:46:04] Running all active cores....
[19:46:04] @LockCable
[19:46:04] Polling trigger memory of core0....
[19:46:04] @ShiftIR,8,0,ER1
[19:46:04] @ShiftDR,21,0,data (select core0)
[19:46:04] @ShiftIR,8,0,ER2
[19:46:04] @Get Force Trigger bit
[19:46:04] #TM_CTL_0=3
[19:46:04] @Get Trig Detected Cnt
[19:46:04] #numDetectedTriggers = 0
[19:46:04] @Get Mem Block Full Cnt
[19:46:04] #memFullCnt = 0
[19:46:04] detected 0 triggers of core0
[19:46:04] captured 0 memory blocks of core0
[19:46:04] @UnlockCable
[19:46:05] Running all active cores....
[19:46:05] @LockCable
[19:46:05] Polling trigger memory of core0....
[19:46:05] @ShiftIR,8,0,ER1
[19:46:05] @ShiftDR,21,0,data (select core0)
[19:46:05] @ShiftIR,8,0,ER2
[19:46:05] @Get Force Trigger bit
[19:46:05] #TM_CTL_0=3
[19:46:05] @Get Trig Detected Cnt
[19:46:05] #numDetectedTriggers = 0
[19:46:05] @Get Mem Block Full Cnt
[19:46:05] #memFullCnt = 0
[19:46:05] detected 0 triggers of core0
[19:46:05] captured 0 memory blocks of core0
[19:46:05] @UnlockCable
[19:46:06] Running all active cores....
[19:46:06] @LockCable
[19:46:06] Polling trigger memory of core0....
[19:46:06] @ShiftIR,8,0,ER1
[19:46:06] @ShiftDR,21,0,data (select core0)
[19:46:06] @ShiftIR,8,0,ER2
[19:46:06] @Get Force Trigger bit
[19:46:06] #TM_CTL_0=3
[19:46:06] @Get Trig Detected Cnt
[19:46:06] #numDetectedTriggers = 0
[19:46:06] @Get Mem Block Full Cnt
[19:46:06] #memFullCnt = 0
[19:46:06] detected 0 triggers of core0
[19:46:06] captured 0 memory blocks of core0
[19:46:06] @UnlockCable
[19:46:07] Running all active cores....
[19:46:07] @LockCable
[19:46:07] Polling trigger memory of core0....
[19:46:07] @ShiftIR,8,0,ER1
[19:46:07] @ShiftDR,21,0,data (select core0)
[19:46:07] @ShiftIR,8,0,ER2
[19:46:07] @Get Force Trigger bit
[19:46:07] #TM_CTL_0=5
[19:46:07] @Get Trig Detected Cnt
[19:46:07] #numDetectedTriggers = 1
[19:46:07] @Get Mem Block Full Cnt
[19:46:07] #memFullCnt = 1
[19:46:07] Downloading trigger memory of core0....
[19:46:07] @Is LA Armed
[19:46:07] @Set LA Start/Stop readback
[19:46:07] @Set LA Start/Stop 
[19:46:07] @Set LA Start/Stop readback
[19:46:07] @Set LA Start/Stop 
[19:46:07] @Get Trig Detected Cnt
[19:46:07] #numDetectedTriggers = 1
[19:46:07] @Get Mem Block Full Cnt
[19:46:07] #memFullCnt = 1
[19:46:07] @Get Last Addr Written
[19:46:07] #lastAddrWritten = 28
[19:46:07] @Get Multiple Trig Enbl
[19:46:07] #traceWidth=8, userSelectedTriggers=1, numTrigEnable=1
[19:46:07] @Get BurstRead CRC
[19:46:07] @Set Trace Mem Cnter Init
[19:46:07] Uploading in burst mode....
[19:46:07] @ShiftDR,256,1,data (burst read)
[19:46:07] @GetTDO,data,256
[19:46:07] @Get BurstRead CRC
[19:46:07] @Get BurstRead CRC
[19:46:07] @Get Pre-Trig Sample Num
[19:46:07] @Get Post-Trig Sample Num
[19:46:07] @Get Pre-Trig Samples Captured
[19:46:07] @Get Trig Ptr
[19:46:07] #trigPtr = 4
[19:46:07] #dataSize=1, numRead=32, trace_out=32
[19:46:07] #trig0={blockPosition:0,triggerPosition:2}
[19:46:07] finished download trigger memory of core0
[19:46:07] @UnlockCable
[19:46:07] @ReleaseCablePort
[19:46:07] @Disconnect
[19:46:07] All messages logged in file C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_debug.log
[19:55:47] runProject on device [1. LFXP2-5E] using C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/UART_Rx.rva [UART_Rx.rvl]
[19:55:47] Connecting cableserver to run Reveal debugger....
[19:55:47] @Connect
[19:55:47] @SetSharableApplications,2,Reveal,Mico
[19:55:48] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[19:55:48] @LockCable
[19:55:48] @GetServerStatus
[19:55:48] @Read
[19:55:48] @SetTargetDevice,0
[19:55:48] Connecting core0....
[19:55:48] @ShiftIR,8,0,ER1
[19:55:48] @ShiftDR,21,0,data (select core0)
[19:55:48] @ShiftIR,8,0,ER2
[19:55:48] Configuring core0....
[19:55:48] @JumpState,RUN_TEST_IDLE
[19:55:48] @JumpState,RUN_TEST_IDLE
[19:55:48] @JumpState,RUN_TEST_IDLE
[19:55:48] @ShiftIR,8,0,NOP
[19:55:48] @JumpState,RUN_TEST_IDLE
[19:55:48] @ShiftIR,8,0,ER2
[19:55:48] @Set Odd Parity readback
[19:55:48] @Set Odd Parity
[19:55:48] @Set LA Start/Stop readback
[19:55:48] @Set LA Start/Stop 
[19:55:48] #Reveal IP Version = 1_6_042617
[19:55:48] @Get Pattern
[19:55:48] #pattern readout = a5a5
[19:55:48] pattern readout passed!
[19:55:48] @Get Tracy Signature
[19:55:48] @Get Tracy Signature
[19:55:48] #signature from core0 = 423290744
[19:55:48] signature from core0 passed!
[19:55:48] @Set Opcode Value
[19:55:48] @Set Mask Value
[19:55:48] @Set Then Num
[19:55:48] @Set NEXT THEN
[19:55:48] @Set Cnt Cntg
[19:55:48] @Set Event Count
[19:55:48] @Get BurstWrite CRC
[19:55:48] @Set Truth Tbl Addr Cnter Init
[19:55:48] @Set Truth Table Prog
[19:55:48] Configuring in burst mode....
[19:55:48] @Get BurstWrite CRC
[19:55:48] @Enable TE Trig
[19:55:48] @Enable Trig Output OR All readback
[19:55:48] @Enable Trig Output OR All
[19:55:48] @Set Pre-Trig Sample
[19:55:48] @Set Post-Trig Sample
[19:55:48] finished configuration of core0
[19:55:48] Starting all active cores....
[19:55:48] @ShiftIR,8,0,ER1
[19:55:48] @ShiftDR,21,0,data (select active cores)
[19:55:48] @ShiftIR,8,0,ER2
[19:55:48] @Set LA Start cores
[19:55:48] @UnlockCable
[19:55:48] Running all active cores....
[19:55:48] @LockCable
[19:55:48] Polling trigger memory of core0....
[19:55:48] @ShiftIR,8,0,ER1
[19:55:48] @ShiftDR,21,0,data (select core0)
[19:55:48] @ShiftIR,8,0,ER2
[19:55:48] @Get Force Trigger bit
[19:55:48] #TM_CTL_0=3
[19:55:48] @Get Trig Detected Cnt
[19:55:48] #numDetectedTriggers = 0
[19:55:48] @Get Mem Block Full Cnt
[19:55:48] #memFullCnt = 0
[19:55:48] detected 0 triggers of core0
[19:55:48] captured 0 memory blocks of core0
[19:55:48] @UnlockCable
[19:55:49] Running all active cores....
[19:55:49] @LockCable
[19:55:49] Polling trigger memory of core0....
[19:55:49] @ShiftIR,8,0,ER1
[19:55:49] @ShiftDR,21,0,data (select core0)
[19:55:49] @ShiftIR,8,0,ER2
[19:55:49] @Get Force Trigger bit
[19:55:49] #TM_CTL_0=3
[19:55:49] @Get Trig Detected Cnt
[19:55:49] #numDetectedTriggers = 0
[19:55:49] @Get Mem Block Full Cnt
[19:55:49] #memFullCnt = 0
[19:55:49] detected 0 triggers of core0
[19:55:49] captured 0 memory blocks of core0
[19:55:49] @UnlockCable
[19:55:50] Running all active cores....
[19:55:50] @LockCable
[19:55:50] Polling trigger memory of core0....
[19:55:50] @ShiftIR,8,0,ER1
[19:55:50] @ShiftDR,21,0,data (select core0)
[19:55:50] @ShiftIR,8,0,ER2
[19:55:50] @Get Force Trigger bit
[19:55:50] #TM_CTL_0=3
[19:55:50] @Get Trig Detected Cnt
[19:55:50] #numDetectedTriggers = 0
[19:55:50] @Get Mem Block Full Cnt
[19:55:50] #memFullCnt = 0
[19:55:50] detected 0 triggers of core0
[19:55:50] captured 0 memory blocks of core0
[19:55:50] @UnlockCable
[19:55:51] Running all active cores....
[19:55:51] @LockCable
[19:55:51] Polling trigger memory of core0....
[19:55:51] @ShiftIR,8,0,ER1
[19:55:51] @ShiftDR,21,0,data (select core0)
[19:55:51] @ShiftIR,8,0,ER2
[19:55:51] @Get Force Trigger bit
[19:55:51] #TM_CTL_0=3
[19:55:51] @Get Trig Detected Cnt
[19:55:51] #numDetectedTriggers = 0
[19:55:51] @Get Mem Block Full Cnt
[19:55:51] #memFullCnt = 0
[19:55:51] detected 0 triggers of core0
[19:55:51] captured 0 memory blocks of core0
[19:55:51] @UnlockCable
[19:55:52] Running all active cores....
[19:55:52] @LockCable
[19:55:52] Polling trigger memory of core0....
[19:55:52] @ShiftIR,8,0,ER1
[19:55:52] @ShiftDR,21,0,data (select core0)
[19:55:52] @ShiftIR,8,0,ER2
[19:55:52] @Get Force Trigger bit
[19:55:52] #TM_CTL_0=3
[19:55:52] @Get Trig Detected Cnt
[19:55:52] #numDetectedTriggers = 0
[19:55:52] @Get Mem Block Full Cnt
[19:55:52] #memFullCnt = 0
[19:55:52] detected 0 triggers of core0
[19:55:52] captured 0 memory blocks of core0
[19:55:52] @UnlockCable
[19:55:53] Running all active cores....
[19:55:53] @LockCable
[19:55:53] Polling trigger memory of core0....
[19:55:53] @ShiftIR,8,0,ER1
[19:55:53] @ShiftDR,21,0,data (select core0)
[19:55:53] @ShiftIR,8,0,ER2
[19:55:53] @Get Force Trigger bit
[19:55:53] #TM_CTL_0=5
[19:55:53] @Get Trig Detected Cnt
[19:55:53] #numDetectedTriggers = 1
[19:55:53] @Get Mem Block Full Cnt
[19:55:53] #memFullCnt = 1
[19:55:53] Downloading trigger memory of core0....
[19:55:53] @Is LA Armed
[19:55:53] @Set LA Start/Stop readback
[19:55:53] @Set LA Start/Stop 
[19:55:53] @Set LA Start/Stop readback
[19:55:53] @Set LA Start/Stop 
[19:55:53] @Get Trig Detected Cnt
[19:55:53] #numDetectedTriggers = 1
[19:55:53] @Get Mem Block Full Cnt
[19:55:53] #memFullCnt = 1
[19:55:53] @Get Last Addr Written
[19:55:53] #lastAddrWritten = 20
[19:55:53] @Get Multiple Trig Enbl
[19:55:53] #traceWidth=8, userSelectedTriggers=1, numTrigEnable=1
[19:55:53] @Get BurstRead CRC
[19:55:53] @Set Trace Mem Cnter Init
[19:55:53] Uploading in burst mode....
[19:55:53] @ShiftDR,256,1,data (burst read)
[19:55:53] @GetTDO,data,256
[19:55:53] @Get BurstRead CRC
[19:55:53] @Get BurstRead CRC
[19:55:53] @Get Pre-Trig Sample Num
[19:55:53] @Get Post-Trig Sample Num
[19:55:53] @Get Pre-Trig Samples Captured
[19:55:53] @Get Trig Ptr
[19:55:53] #trigPtr = 28
[19:55:53] #dataSize=1, numRead=32, trace_out=32
[19:55:53] #trig0={blockPosition:0,triggerPosition:2}
[19:55:53] finished download trigger memory of core0
[19:55:53] @UnlockCable
[19:55:53] @ReleaseCablePort
[19:55:53] @Disconnect
[19:55:53] All messages logged in file C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/impl1/reveal_debug.log
