{
    "info": {
        "name": "MS_CLK_RST",
        "description": "All digital Clock and Reset Manager.",
        "repo": "https://github.com/shalan/MS_CLK_RST",
        "owner": "Mohamed Shalan",
        "license": "APACHE 2.0",
        "author": "Mohamed Shalan",
        "email": "mshalan@aucegypt.edu",
        "version": "v1.0.0",
        "date": "1-1-2020",
        "category": "1",
        "tags": [
            "clock",
            "reset",
            "low power",
            "frequency scaling"
        ],
        "bus": [
            "generic"
        ],
        "type": "soft",
        "status": "verified",
        "cell_count": "730",
        "width": "0.0",
        "height": "0.0",
        "technology": "n/a",
        "clock_freq_mhz": "10",
        "supply_voltage": [
            "n/a"
        ]
    },
    "regs": [
        {
            "name": "mux_ctrl",
            "size": "3",
            "mode": "rw",
            "init": "0",
            "fields": [
                {
                    "name": "sel_mux0",
                    "from": "0",
                    "size": "1",
                    "port": "sel_mux0"
                },
                {
                    "name": "sel_mux1",
                    "from": "1",
                    "size": "1",
                    "port": "sel_mux1"
                },
                {
                    "name": "sel_mux2",
                    "from": "2",
                    "size": "1",
                    "port": "sel_mux2"
                }
            ]
        },
        {
            "name": "clk_div",
            "size": "2",
            "mode": "rw",
            "init": "0",
            "fields": [
                {
                    "name": "clk_div",
                    "from": "0",
                    "size": "2",
                    "port": "clk_div"
                }
            ]
        },
        {
            "name": "rosc_div",
            "size": "2",
            "mode": "rw",
            "init": "0",
            "fields": [
                {
                    "name": "rosc_div",
                    "from": "0",
                    "size": "2",
                    "port": "sel_rosc"
                }
            ]
        }
    ],
    "interface": [
        {
            "name": "xclk0",
            "port": "xclk0",
            "dir": "input",
            "size": "1"
        },
        {
            "name": "xclk1",
            "port": "xclk1",
            "dir": "input",
            "size": "1"
        },
        {
            "name": "clk",
            "port": "clk",
            "dir": "output",
            "size": "1"
        },
        {
            "name": "por_n",
            "port": "por_n",
            "dir": "output",
            "size": "1"
        },
        {
            "name": "rst_n",
            "port": "rst_n",
            "dir": "output",
            "size": "1"
        }
    ],   
    "ports":[
      {"name": "xclk0", "size": "1", "dir":"input"},
      {"name": "xclk1", "size": "1", "dir":"input"},
      {"name": "xrst_n", "size": "1", "dir":"input"},
      {"name": "sel_mux0", "size": "1", "dir":"input"},
      {"name": "sel_mux1", "size": "1", "dir":"input"},
      {"name": "sel_mux2", "size": "1", "dir":"input"},
      {"name": "sel_rosc", "size": "2", "dir":"input"},
      {"name": "clk_div", "size": "2", "dir":"input"},
      {"name": "zero", "size": "1", "dir":"input"},
      {"name": "one", "size": "1", "dir":"input"},
      {"name": "por_fb_in", "size": "1", "dir":"input"},
      {"name": "por_fb_out", "size": "1", "dir":"output"},
      {"name": "clk", "size": "1", "dir":"output"},
      {"name": "rst_n", "size": "1", "dir":"output"},
      {"name": "por_n", "size": "1", "dir":"output"}
    ]
}
