// Seed: 1129763442
module module_0;
  id_1 :
  assert property (@(posedge 1) 1)
  else $display;
  assign id_1 = 1;
  assign module_1.type_20 = 0;
  wire id_3;
  wire id_4;
  wand id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input wand id_2,
    input wire id_3,
    input uwire id_4
    , id_38,
    input wor id_5,
    input wor id_6,
    output tri id_7,
    input wire id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wire id_11,
    input tri id_12,
    input tri0 id_13,
    input tri id_14,
    output uwire id_15,
    input tri1 id_16,
    input supply1 id_17,
    input uwire id_18,
    input tri0 id_19,
    input wor id_20,
    input tri1 id_21,
    output supply1 id_22,
    input uwire id_23,
    output wor id_24,
    input wor id_25,
    input wand id_26,
    input supply1 id_27,
    input wor id_28,
    input supply1 id_29,
    input tri0 id_30,
    output wor id_31,
    output tri0 id_32,
    input wire id_33,
    input wire id_34,
    output wire id_35,
    input wire id_36
);
  timeprecision 1ps;
  module_0 modCall_1 ();
endmodule
