<html>
<head>

<style>
p {color : black; font-family:courier; font-size: 80%;}
body {line-height: 100%; font-family:courier;}
.tlc_func {color : blue; font-weight: bold; font-size:120%;}
.tlc_if {color: green;}.tlc_assign {color: green;}.tlc_each {color: green;}.tlc_foreach {color: green;}.tlc_endif {color: green;}.tlc_switch {color: green;}.tlc_case {color: green;}.tlc_return {color: green;}.tlc_elseif {color: green;}.tlc_else {color: green;}.tlc_assert {color: green;}.tlc_function {color: green;}.tlc_endfunction {color: green;}.tlc_generatefile {color: green;}.tlc_includepath {color: green;}.tlc_include {color: green;}.tlc_sprintf {color: green;}.tlc_while {color: green;}.tlc_endwhile {color: green;}.tlc_default {color: green;}.tlc_createrecord {color: green;}.tlc_mergerecord {color: green;}.tlc_language {color: green;}.tlc_roll {color: green;}.tlc_endroll {color: green;}.tlc_with {color: green;}
.tlc_bifunc {color: brown;}
</style>

</head>
<body>
%% File : <a href="https://foool.github.io/r2020a/toolbox/rtw/targets/common/examples/ADC_driver_example/ADC_examp.html">ADC_examp.tlc</a>
 <br>%%
 <br>%%   
 <br>%% Copyright 2002-2010 The MathWorks, Inc.
 <br>%%
 <br>%% Description: 
 <br>%%   Simulink Coder example device driver for HC12 ADC.
 <br>%%
 <br><span class="tlc_implements">%implements</span>  ADC_examp "C"
 <br>%%   SFcnParamSettings.
 <br>%%   ATDBank         -- scalar
 <br>%%   Channels        -- vector
 <br>%%   Use10BitRes     -- scalar 
 <br>%%   LeftJustify     -- scalar 
 <br>&nbsp; <br>&nbsp; <br>%% Function: Start ==========================================================
 <br>%%
 <br>%% Purpose:
 <br>%%      Analog to Digital Converter initialization code.
 <br>%%
 <br><span class="tlc_function">%function</span> <a id="Start" class="tlc_func">Start</a>(block, system) Output
 <br>&nbsp;&nbsp;/* S-Function "ADC_examp" initialization Block: %&lt;Name&gt; */
 <br>&nbsp;&nbsp;%% Select ATD Bank 0 or Bank 1
 <br>&nbsp;&nbsp;<span class="tlc_assign">%assign</span> atdBank = <span class="tlc_bifunc">CAST</span>( "Number",SFcnParamSettings.ATDBank)
 <br>&nbsp;&nbsp;&nbsp; <br>&nbsp;&nbsp;/* ATDxCTL2 register bits: 
 <br>&nbsp;&nbsp;&nbsp;* [ ADPU AFFC AWAI ETRIGLE ETRGP ETRGE ASCIE ASCIF ] 
 <br>&nbsp;&nbsp;&nbsp;*     1 Normal
 <br>&nbsp;&nbsp;&nbsp;*          0  Any access to result reg will clears all flags  
 <br>&nbsp;&nbsp;&nbsp;*               0 Power down during wait mode 
 <br>&nbsp;&nbsp;&nbsp;*                     0  High level
 <br>&nbsp;&nbsp;&nbsp;*                            0 Rising edge
 <br>&nbsp;&nbsp;&nbsp;*                                   0 Disable external trigger
 <br>&nbsp;&nbsp;&nbsp;*                                        0 Disable sequence complete interrupts
 <br>&nbsp;&nbsp;&nbsp;*                                               0 (This bit read only) 
 <br>&nbsp;&nbsp;&nbsp;*  Example: ATD0CTL2 = 0x80;
 <br>&nbsp;&nbsp;&nbsp;*/
 <br>&nbsp;&nbsp;&nbsp;&nbsp; <br>&nbsp;&nbsp;&nbsp;ATD%&lt;atdBank&gt;CTL2 = 0x80;  
 <br>&nbsp;&nbsp; <br>&nbsp;&nbsp;/* ATD0CTL3 register bits: 
 <br>&nbsp;&nbsp;&nbsp;* [ b7  S8C  S4C  S2C  S1C  FIFO  FRZ1  FRZ0 ] 
 <br>&nbsp;&nbsp;&nbsp;*    0 (this bit read only)
 <br>&nbsp;&nbsp;&nbsp;*        0  see Table 3-3 ATD_10B16C Block User Guide  
 <br>&nbsp;&nbsp;&nbsp;*             0   see Table 3-3
 <br>&nbsp;&nbsp;&nbsp;*                  0  see Table 3-3
 <br>&nbsp;&nbsp;&nbsp;*                       0  see Table 3-3
 <br>&nbsp;&nbsp;&nbsp;*                             0 non-Fifo mode 
 <br>&nbsp;&nbsp;&nbsp;*                                  0  Finish conversion, then freeze
 <br>&nbsp;&nbsp;&nbsp;*                                         0 (combined with above line)
 <br>&nbsp;&nbsp;&nbsp;*  Example: ATD0CTL3 = 0x00;
 <br>&nbsp;&nbsp;&nbsp;*/
 <br>&nbsp; <br>&nbsp;&nbsp;&nbsp;ATD%&lt;atdBank&gt;CTL3 = 0x00;
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <br>&nbsp;&nbsp;/* ATD0CTL4 register bits: 
 <br>&nbsp;&nbsp;&nbsp;* [ SRES8  SMP1  SMP0  PRS4  PRS3  PRS2  PRS1  PRS0 ] 
 <br>&nbsp;&nbsp;&nbsp;*    1 ATD resolution select set to 8-bits
 <br>&nbsp;&nbsp;&nbsp;*           0  Sample time select for conversions  
 <br>&nbsp;&nbsp;&nbsp;*                  0 (combined with above)  
 <br>&nbsp;&nbsp;&nbsp;*                        0  Default divide by 12
 <br>&nbsp;&nbsp;&nbsp;*                              0 (combined with above) 
 <br>&nbsp;&nbsp;&nbsp;*                                    1  (combined with above) 
 <br>&nbsp;&nbsp;&nbsp;*                                          0  (combined with above) 
 <br>&nbsp;&nbsp;&nbsp;*                                               1 (combined with above) 
 <br>&nbsp;&nbsp;&nbsp;*  Example: ATD0CTL4 = 0x85;
 <br>&nbsp;&nbsp;&nbsp;*/     
 <br>&nbsp; <br>&nbsp;&nbsp;&nbsp;ATD%&lt;atdBank&gt;CTL4 = 0x85;
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <br>&nbsp;&nbsp;/* ATD0CTL5 register bits: 
 <br>&nbsp;&nbsp;&nbsp;* [ DJM  DSGN  SCAN  MULT  CD  CC  CB  CA ] 
 <br>&nbsp;&nbsp;&nbsp;*    1 Right justified data in result registers
 <br>&nbsp;&nbsp;&nbsp;*          0 Signed data representation in result registers  
 <br>&nbsp;&nbsp;&nbsp;*                1 Use continuous conversion   
 <br>&nbsp;&nbsp;&nbsp;*                      0 Sample multiple channels at a time
 <br>&nbsp;&nbsp;&nbsp;*                           x  For channel selection
 <br>&nbsp;&nbsp;&nbsp;*                               x  same as above 
 <br>&nbsp;&nbsp;&nbsp;*                                   x  same as above 
 <br>&nbsp;&nbsp;&nbsp;*                                      x  same as above  
 <br>&nbsp;&nbsp;&nbsp;*
 <br>&nbsp;&nbsp;&nbsp;* Example: ATD0CTL5 = 0xA0     initiates a right justified
 <br>&nbsp;&nbsp;&nbsp;*                              conversion for channel 0
 <br>&nbsp;&nbsp;&nbsp;*
 <br>&nbsp;&nbsp;&nbsp;* Writing to ATDxCTL5 initiates a conversion on the channel
 <br>&nbsp;&nbsp;&nbsp;* specified by the lower nibble (e.g. bits CD,CC,CB,CA)
 <br>&nbsp;&nbsp;&nbsp;* Therefore, write to ATDxCTL5 in the model step function.
 <br>&nbsp;&nbsp;&nbsp;*
 <br>&nbsp;&nbsp;&nbsp;*/     
 <br>&nbsp;&nbsp;&nbsp; <br><span class="tlc_endfunction">%endfunction</span>
 <br>&nbsp; <br>&nbsp; <br>%% Function: Outputs ==========================================================
 <br>%%
 <br>%% Purpose:
 <br>%%      Code generation rules for mdlOutputs function.
 <br>%%
 <br><span class="tlc_function">%function</span> <a id="Outputs" class="tlc_func">Outputs</a>(block, system) Output
 <br>&nbsp;&nbsp;/* S-Function "ADC_examp" Block: %&lt;Name&gt; */
 <br>&nbsp;&nbsp;%%
 <br>&nbsp;&nbsp;%% Determine ATD bank: bank 0 or bank 1
 <br>&nbsp;&nbsp;<span class="tlc_assign">%assign</span> atdBank = <span class="tlc_bifunc">CAST</span>( "Number",SFcnParamSettings.ATDBank)
 <br>&nbsp;&nbsp;%%
 <br>&nbsp;&nbsp;<span class="tlc_assign">%assign</span> nPars = <span class="tlc_bifunc">SIZE</span>(SFcnParamSettings.Channels,1)
 <br>&nbsp;&nbsp;<span class="tlc_assign">%assign</span> nextChannel = 0 
 <br>&nbsp;&nbsp;/* Start conversions on selected ADC channels */       
 <br>&nbsp;&nbsp;<span class="tlc_foreach">%foreach</span> idx=nPars                                   
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="tlc_assign">%assign</span> channelIdx = <span class="tlc_bifunc">CAST</span>("Number",SFcnParamSettings.Channels[idx])
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ATD%&lt;atdBank&gt;CTL5 = 0x8%&lt;channelIdx&gt;;            
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;while (CCF%&lt;channelIdx&gt;_%&lt;atdBank&gt; & 0) { 
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* Wait for Conversion Complete Flag (CCFx)
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;* for a conversion on this channel. 
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;*/     
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} 
 <br>&nbsp; <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="tlc_assign">%assign</span> y = <a href="https://foool.github.io/r2020a/rtw/c/tlc/lib/blkiolib.html#LibBlockOutputSignal">LibBlockOutputSignal</a>(0, "", "", %&lt;nextChannel&gt;)  
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="tlc_assign">%assign</span> Use10BitResolution = <span class="tlc_bifunc">CAST</span>("Number",SFcnParamSettings.Use10BitRes)
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="tlc_assign">%assign</span> LeftJustify        = <span class="tlc_bifunc">CAST</span>("Number",SFcnParamSettings.LeftJustify)
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="tlc_if">%if</span> (%&lt;Use10BitResolution&gt;)
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* 10-bit resolution */
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="tlc_if">%if</span> (%&lt;LeftJustify&gt;)   
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* Left-justified ADC result */   
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;%&lt;y&gt; = (uint16_T) ATD%&lt;atdBank&gt;DR%&lt;channelIdx&gt; << 6;
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="tlc_else">%else</span>   
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* Right-justified ADC result */    
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;%&lt;y&gt; = (uint16_T) ATD%&lt;atdBank&gt;DR%&lt;channelIdx&gt;;  
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="tlc_endif">%endif</span>   
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="tlc_else">%else</span>
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;/* 8-bit resolution */
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;%&lt;y&gt; = (uint8_T) ATD%&lt;atdBank&gt;DR%&lt;channelIdx&gt;;
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="tlc_endif">%endif</span>   
 <br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="tlc_assign">%assign</span> nextChannel = nextChannel+1
 <br>&nbsp;&nbsp;<span class="tlc_endforeach">%endforeach</span>                                          
 <br>&nbsp;&nbsp;&nbsp; <br><span class="tlc_endfunction">%endfunction</span>
 <br>&nbsp; <br>%% [EOF] <a href="https://foool.github.io/r2020a/toolbox/rtw/targets/common/examples/ADC_driver_example/ADC_examp.html">ADC_examp.tlc</a>
 <br></body></html>