// Seed: 1652767397
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  logic [7:0][-1] id_3;
  parameter id_4 = -1;
  assign id_1 = id_4;
  always_ff if (1) $signed(55);
  ;
  logic id_5;
  ;
  logic id_6;
endmodule
module module_1 #(
    parameter id_12 = 32'd66,
    parameter id_9  = 32'd52
) (
    output tri0 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output supply0 id_3,
    output wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wire id_7,
    input supply1 id_8,
    input supply1 _id_9,
    output wor id_10,
    output tri id_11,
    input uwire _id_12,
    output wand id_13["" : id_9][id_12 : 1]
);
  wire id_15;
  ;
  nor primCall (id_11, id_7, id_6, id_15, id_5, id_8, id_1);
  module_0 modCall_1 (id_15);
endmodule
