Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Nov 19 11:33:10 2021
| Host         : alveo0 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -hierarchical -hierarchical_percentages -hierarchical_depth 3 -file out_report_utilization_depth_3_perc
| Design       : pfm_top_wrapper
| Device       : xcu250figd2104-2L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------+----------------------------------------------+----------------+--------------+----------------+----------------+--------------+--------------+----------------+-------------+------------+-----------+------------+
|                 Instance                 |                    Module                    |  PR Attribute  | Total PPLOCs |   Total LUTs   |   Logic LUTs   |    LUTRAMs   |     SRLs     |       FFs      |    RAMB36   |   RAMB18   |    URAM   | DSP Blocks |
+------------------------------------------+----------------------------------------------+----------------+--------------+----------------+----------------+--------------+--------------+----------------+-------------+------------+-----------+------------+
| pfm_top_wrapper                          |                                        (top) |              - |          678 | 393535(22.79%) | 350095(20.27%) | 19187(2.43%) | 24253(3.07%) | 572626(16.58%) | 544(20.24%) | 237(4.41%) | 75(5.86%) | 508(4.13%) |
|   (pfm_top_wrapper)                      |                                        (top) |              - |            - |       0(0.00%) |       0(0.00%) |     0(0.00%) |     0(0.00%) |       0(0.00%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|   pfm_top_i                              |                                      pfm_top |              - |            - | 393535(22.79%) | 350095(20.27%) | 19187(2.43%) | 24253(3.07%) | 572626(16.58%) | 544(20.24%) | 237(4.41%) | 75(5.86%) | 508(4.13%) |
|     dynamic_region                       |                                  pfm_dynamic | Reconfigurable |          678 | 289423(18.95%) | 252470(16.53%) | 14366(2.08%) | 22587(3.27%) | 411767(13.48%) | 384(16.67%) | 227(4.93%) | 75(0.00%) | 504(4.38%) |
|       (dynamic_region)                   |                                  pfm_dynamic | Reconfigurable |            - |     414(0.03%) |     414(0.03%) |     0(0.00%) |     0(0.00%) |       0(0.00%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       System_DPA                         |            pfm_dynamic_System_DPA_imp_NCWU00 | Reconfigurable |            - |   11438(0.75%) |    9886(0.65%) |  1496(0.22%) |    56(0.01%) |   23709(0.78%) |   16(0.69%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       debug_bridge_xsdbm                 |             pfm_dynamic_debug_bridge_xsdbm_0 | Reconfigurable |            - |     351(0.02%) |     319(0.02%) |    32(0.01%) |     0(0.00%) |     653(0.02%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       interrupt_concat                   |     pfm_dynamic_interrupt_concat_imp_1SXQM3I | Reconfigurable |            - |       0(0.00%) |       0(0.00%) |     0(0.00%) |     0(0.00%) |       0(0.00%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       logic_reset_op                     |                 pfm_dynamic_logic_reset_op_0 | Reconfigurable |            - |       0(0.00%) |       0(0.00%) |     0(0.00%) |     0(0.00%) |       0(0.00%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       memory_subsystem                   |               pfm_dynamic_memory_subsystem_0 | Reconfigurable |            - |  114866(7.52%) |   98830(6.47%) |  8838(1.28%) |  7198(1.04%) |  153446(5.02%) | 298(12.93%) |  15(0.33%) |  0(0.00%) |  12(0.10%) |
|       slr0                               |                 pfm_dynamic_slr0_imp_1Q3M93Z | Reconfigurable |            - |    2192(0.14%) |    1417(0.09%) |   736(0.11%) |    39(0.01%) |    7260(0.24%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       slr1                               |                  pfm_dynamic_slr1_imp_IZT2WG | Reconfigurable |            - |    2125(0.14%) |    1286(0.08%) |   736(0.11%) |   103(0.01%) |    6646(0.22%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       slr2                               |                  pfm_dynamic_slr2_imp_EEMOLC | Reconfigurable |            - |    2138(0.14%) |    1303(0.09%) |   736(0.11%) |    99(0.01%) |    6593(0.22%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       slr3                               |                 pfm_dynamic_slr3_imp_1AP68A7 | Reconfigurable |            - |    1849(0.12%) |    1072(0.07%) |   736(0.11%) |    41(0.01%) |    6086(0.20%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       vadd_1                             |                         pfm_dynamic_vadd_1_0 | Reconfigurable |            - | 154071(10.09%) |  137964(9.03%) |  1056(0.15%) | 15051(2.18%) |  207374(6.79%) |   70(3.04%) | 212(4.60%) | 75(0.00%) | 492(4.27%) |
|     static_region                        |                    static_region_imp_1TEKTPK |         Static |            - | 104112(52.14%) |  97625(48.89%) |  4821(4.85%) |  1666(1.68%) | 160859(40.28%) | 160(41.67%) |  10(1.30%) |  0(0.00%) |   4(0.52%) |
|       axi_ctrl_tdm_regslice_slr1_to_slr0 | pfm_top_axi_ctrl_tdm_regslice_slr1_to_slr0_0 |         Static |            - |     139(0.07%) |     139(0.07%) |     0(0.00%) |     0(0.00%) |     596(0.15%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       axi_mb_regslice_slr0_to_slr1       |       pfm_top_axi_mb_regslice_slr0_to_slr1_0 |         Static |            - |     330(0.17%) |     192(0.10%) |     0(0.00%) |   138(0.14%) |     234(0.06%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       axi_mgmt_tdm_regslice_slr1_to_slr0 | pfm_top_axi_mgmt_tdm_regslice_slr1_to_slr0_0 |         Static |            - |     409(0.20%) |     409(0.20%) |     0(0.00%) |     0(0.00%) |     697(0.17%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       axi_mgmt_tdm_regslice_slr2_to_slr1 | pfm_top_axi_mgmt_tdm_regslice_slr2_to_slr1_0 |         Static |            - |     151(0.08%) |     151(0.08%) |     0(0.00%) |     0(0.00%) |     639(0.16%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       axi_user_tdm_regslice_slr1_to_slr0 | pfm_top_axi_user_tdm_regslice_slr1_to_slr0_0 |         Static |            - |     149(0.07%) |     149(0.07%) |     0(0.00%) |     0(0.00%) |     643(0.16%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       axi_user_tdm_regslice_slr2_to_slr1 | pfm_top_axi_user_tdm_regslice_slr2_to_slr1_0 |         Static |            - |     151(0.08%) |     151(0.08%) |     0(0.00%) |     0(0.00%) |     639(0.16%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       axis_regslice_cc                   |                   pfm_top_axis_regslice_cc_0 |         Static |            - |     464(0.23%) |     464(0.23%) |     0(0.00%) |     0(0.00%) |    2683(0.67%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       axis_regslice_cq                   |                   pfm_top_axis_regslice_cq_0 |         Static |            - |     415(0.21%) |     415(0.21%) |     0(0.00%) |     0(0.00%) |    2382(0.60%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       axis_regslice_rc                   |                   pfm_top_axis_regslice_rc_0 |         Static |            - |     506(0.25%) |     506(0.25%) |     0(0.00%) |     0(0.00%) |    2932(0.73%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       axis_regslice_rq                   |                   pfm_top_axis_regslice_rq_0 |         Static |            - |     437(0.22%) |     437(0.22%) |     0(0.00%) |     0(0.00%) |    2499(0.63%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       c1_sys_bugf                        |                        pfm_top_c1_sys_bugf_0 |         Static |            - |       0(0.00%) |       0(0.00%) |     0(0.00%) |     0(0.00%) |       0(0.00%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       c1_sys_ds_buf                      |                      pfm_top_c1_sys_ds_buf_0 |         Static |            - |       0(0.00%) |       0(0.00%) |     0(0.00%) |     0(0.00%) |       0(0.00%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       ddr_tdm_regslice_slr1_to_slr0      |      pfm_top_ddr_tdm_regslice_slr1_to_slr0_0 |         Static |            - |    1025(0.51%) |    1025(0.51%) |     0(0.00%) |     0(0.00%) |    5770(1.44%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       ddr_tdm_regslice_slr2_to_slr1      |      pfm_top_ddr_tdm_regslice_slr2_to_slr1_0 |         Static |            - |    1025(0.51%) |    1025(0.51%) |     0(0.00%) |     0(0.00%) |    5796(1.45%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       ddr_tdm_regslice_slr2_to_slr3      |      pfm_top_ddr_tdm_regslice_slr2_to_slr3_0 |         Static |            - |    1157(0.58%) |    1157(0.58%) |     0(0.00%) |     0(0.00%) |    5592(1.40%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       dma_aresetn_fanout                 |                dma_aresetn_fanout_imp_8R81I8 |         Static |            - |      48(0.02%) |      44(0.02%) |     0(0.00%) |     4(0.01%) |     130(0.03%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       dma_pcie                           |                           pfm_top_dma_pcie_0 |         Static |            - |  45794(22.93%) |  42097(21.08%) |  3693(3.72%) |     4(0.01%) |   38663(9.68%) |  83(21.61%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       interrupt_concat                   |                  interrupt_concat_imp_1LOWF8 |         Static |            - |       4(0.01%) |       4(0.01%) |     0(0.00%) |     0(0.00%) |       0(0.00%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       iob_static                         |                         pfm_top_iob_static_0 |         Static |            - |       0(0.00%) |       0(0.00%) |     0(0.00%) |     0(0.00%) |       0(0.00%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       slr0                               |                              slr0_imp_ILJCSE |         Static |            - |  20232(10.13%) |   18957(9.49%) |   808(0.81%) |   467(0.47%) |   31601(7.91%) |  52(13.54%) |   4(0.52%) |  0(0.00%) |   4(0.52%) |
|       slr1                               |                             slr1_imp_13V5O80 |         Static |            - |  21644(10.84%) |  20329(10.18%) |   320(0.32%) |   995(1.00%) |  40308(10.09%) |   25(6.51%) |   6(0.78%) |  0(0.00%) |   0(0.00%) |
|       slr2                               |                               slr2_imp_BC2KJ |         Static |            - |    9485(4.75%) |    9428(4.72%) |     0(0.00%) |    57(0.06%) |   16667(4.17%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       slr3                               |                             slr3_imp_1L10IOT |         Static |            - |     576(0.29%) |     575(0.29%) |     0(0.00%) |     1(0.01%) |    2388(0.60%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
|       util_vector_logic_0                |                pfm_top_util_vector_logic_0_2 |         Static |            - |       0(0.00%) |       0(0.00%) |     0(0.00%) |     0(0.00%) |       0(0.00%) |    0(0.00%) |   0(0.00%) |  0(0.00%) |   0(0.00%) |
+------------------------------------------+----------------------------------------------+----------------+--------------+----------------+----------------+--------------+--------------+----------------+-------------+------------+-----------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining.
  The percentages are calculated based on static or reconfigurable regions where the instances belong


