
	.version 1.4
	.target sm_10, map_f64_to_f32
	// compiled with /home/cxh/local/cuda-5.5/open64/lib//be
	// nvopencc 4.0 built on 2011-05-12

	//-----------------------------------------------------------
	// Compiling /tmp/tmpxft_00005815_00000000-7_main.cpp3.i (/tmp/ccBI#.BKoTlm)
	//-----------------------------------------------------------

	//-----------------------------------------------------------
	// Options:
	//-----------------------------------------------------------
	//  Target:ptx, ISA:sm_10, Endian:little, Pointer Size:64
	//  -O3	(Optimization level)
	//  -g0	(Debug level)
	//  -m2	(Report advisories)
	//-----------------------------------------------------------

	.file	1	"<command-line>"
	.file	2	"/tmp/tmpxft_00005815_00000000-6_main.cudafe2.gpu"
	.file	3	"/usr/lib/x86_64-linux-gnu/gcc/x86_64-linux-gnu/4.4.5/include/stddef.h"
	.file	4	"/usr/local/cuda/include/crt/device_runtime.h"
	.file	5	"/usr/local/cuda/include/host_defines.h"
	.file	6	"/usr/local/cuda/include/builtin_types.h"
	.file	7	"/usr/local/cuda/include/device_types.h"
	.file	8	"/usr/local/cuda/include/driver_types.h"
	.file	9	"/usr/local/cuda/include/surface_types.h"
	.file	10	"/usr/local/cuda/include/texture_types.h"
	.file	11	"/usr/local/cuda/include/vector_types.h"
	.file	12	"/usr/local/cuda/include/device_launch_parameters.h"
	.file	13	"/usr/local/cuda/include/crt/storage_class.h"
	.file	14	"/usr/include/bits/types.h"
	.file	15	"/usr/include/time.h"
	.file	16	"kernels.cu"
	.file	17	"/usr/local/cuda/include/common_functions.h"
	.file	18	"/usr/local/cuda/include/math_functions.h"
	.file	19	"/usr/local/cuda/include/math_constants.h"
	.file	20	"/usr/local/cuda/include/device_functions.h"
	.file	21	"/usr/local/cuda/include/sm_11_atomic_functions.h"
	.file	22	"/usr/local/cuda/include/sm_12_atomic_functions.h"
	.file	23	"/usr/local/cuda/include/sm_13_double_functions.h"
	.file	24	"/usr/local/cuda/include/sm_20_atomic_functions.h"
	.file	25	"/usr/local/cuda/include/sm_20_intrinsics.h"
	.file	26	"/usr/local/cuda/include/surface_functions.h"
	.file	27	"/usr/local/cuda/include/texture_fetch_functions.h"
	.file	28	"/usr/local/cuda/include/math_functions_dbl_ptx1.h"


	.entry _Z12naive_kernelffPfS_iii (
		.param .f32 __cudaparm__Z12naive_kernelffPfS_iii_c0,
		.param .f32 __cudaparm__Z12naive_kernelffPfS_iii_c1,
		.param .u64 __cudaparm__Z12naive_kernelffPfS_iii_A0,
		.param .u64 __cudaparm__Z12naive_kernelffPfS_iii_Anext,
		.param .s32 __cudaparm__Z12naive_kernelffPfS_iii_nx,
		.param .s32 __cudaparm__Z12naive_kernelffPfS_iii_ny,
		.param .s32 __cudaparm__Z12naive_kernelffPfS_iii_nz)
	{
	.reg .u32 %r<30>;
	.reg .u64 %rd<20>;
	.reg .f32 %f<19>;
	.reg .pred %p<3>;
	.loc	16	2	0
$LDWbegin__Z12naive_kernelffPfS_iii:
	cvt.s32.u16 	%r1, %tid.x;
	mov.u32 	%r2, 0;
	setp.le.s32 	%p1, %r1, %r2;
	@%p1 bra 	$Lt_0_1026;
	.loc	16	8	0
	cvt.u32.u16 	%r3, %ctaid.y;
	add.s32 	%r4, %r3, 1;
	ld.param.s32 	%r5, [__cudaparm__Z12naive_kernelffPfS_iii_ny];
	mul.lo.s32 	%r6, %r4, %r5;
	cvt.u32.u16 	%r7, %ctaid.x;
	add.s32 	%r8, %r6, %r7;
	add.s32 	%r9, %r8, 1;
	ld.param.s32 	%r10, [__cudaparm__Z12naive_kernelffPfS_iii_nx];
	mul.lo.s32 	%r11, %r9, %r10;
	add.s32 	%r12, %r1, %r11;
	cvt.s64.s32 	%rd1, %r12;
	mul.wide.s32 	%rd2, %r12, 4;
	ld.param.u64 	%rd3, [__cudaparm__Z12naive_kernelffPfS_iii_A0];
	add.u64 	%rd4, %rd2, %rd3;
	ld.global.f32 	%f1, [%rd4+0];
	ld.param.f32 	%f2, [__cudaparm__Z12naive_kernelffPfS_iii_c0];
	mul.f32 	%f3, %f1, %f2;
	ld.param.f32 	%f4, [__cudaparm__Z12naive_kernelffPfS_iii_c1];
	ld.global.f32 	%f5, [%rd4+-4];
	ld.global.f32 	%f6, [%rd4+4];
	mul.lo.s32 	%r13, %r8, %r10;
	add.s32 	%r14, %r1, %r13;
	cvt.s64.s32 	%rd5, %r14;
	mul.wide.s32 	%rd6, %r14, 4;
	add.u64 	%rd7, %rd3, %rd6;
	ld.global.f32 	%f7, [%rd7+0];
	add.s32 	%r15, %r8, 2;
	mul.lo.s32 	%r16, %r10, %r15;
	add.s32 	%r17, %r1, %r16;
	cvt.s64.s32 	%rd8, %r17;
	mul.wide.s32 	%rd9, %r17, 4;
	add.u64 	%rd10, %rd3, %rd9;
	ld.global.f32 	%f8, [%rd10+0];
	mul.lo.s32 	%r18, %r5, %r3;
	add.s32 	%r19, %r7, %r18;
	add.s32 	%r20, %r19, 1;
	mul.lo.s32 	%r21, %r10, %r20;
	add.s32 	%r22, %r1, %r21;
	cvt.s64.s32 	%rd11, %r22;
	mul.wide.s32 	%rd12, %r22, 4;
	add.u64 	%rd13, %rd3, %rd12;
	ld.global.f32 	%f9, [%rd13+0];
	add.s32 	%r23, %r3, 2;
	mul.lo.s32 	%r24, %r5, %r23;
	add.s32 	%r25, %r7, %r24;
	add.s32 	%r26, %r25, 1;
	mul.lo.s32 	%r27, %r10, %r26;
	add.s32 	%r28, %r1, %r27;
	cvt.s64.s32 	%rd14, %r28;
	mul.wide.s32 	%rd15, %r28, 4;
	add.u64 	%rd16, %rd3, %rd15;
	ld.global.f32 	%f10, [%rd16+0];
	add.f32 	%f11, %f9, %f10;
	add.f32 	%f12, %f8, %f11;
	add.f32 	%f13, %f7, %f12;
	add.f32 	%f14, %f6, %f13;
	add.f32 	%f15, %f5, %f14;
	mul.f32 	%f16, %f4, %f15;
	sub.f32 	%f17, %f16, %f3;
	ld.param.u64 	%rd17, [__cudaparm__Z12naive_kernelffPfS_iii_Anext];
	add.u64 	%rd18, %rd17, %rd2;
	st.global.f32 	[%rd18+0], %f17;
$Lt_0_1026:
	.loc	16	17	0
	exit;
$LDWend__Z12naive_kernelffPfS_iii:
	} // _Z12naive_kernelffPfS_iii
	.extern	.shared .align 4 .b8 sh_A0[];

	.entry _Z9tiled_oldffPfS_iii (
		.param .f32 __cudaparm__Z9tiled_oldffPfS_iii_c0,
		.param .f32 __cudaparm__Z9tiled_oldffPfS_iii_c1,
		.param .u64 __cudaparm__Z9tiled_oldffPfS_iii_A0,
		.param .u64 __cudaparm__Z9tiled_oldffPfS_iii_Anext,
		.param .s32 __cudaparm__Z9tiled_oldffPfS_iii_nx,
		.param .s32 __cudaparm__Z9tiled_oldffPfS_iii_ny,
		.param .s32 __cudaparm__Z9tiled_oldffPfS_iii_nz)
	{
	.reg .u32 %r<81>;
	.reg .u64 %rd<36>;
	.reg .f32 %f<21>;
	.reg .pred %p<9>;
	.loc	16	19	0
$LDWbegin__Z9tiled_oldffPfS_iii:
	mov.u64 	%rd1, sh_A0;
	.loc	16	31	0
	cvt.s32.u16 	%r1, %tid.y;
	cvt.u32.u16 	%r2, %ntid.x;
	mul.lo.u32 	%r3, %r1, %r2;
	cvt.s32.u16 	%r4, %tid.z;
	mul.lo.u32 	%r5, %r4, %r2;
	cvt.u32.u16 	%r6, %ntid.y;
	mul.lo.u32 	%r7, %r5, %r6;
	cvt.s32.u16 	%r8, %tid.x;
	add.u32 	%r9, %r3, %r7;
	add.u32 	%r10, %r8, %r9;
	cvt.s64.s32 	%rd2, %r10;
	mul.wide.s32 	%rd3, %r10, 4;
	add.u64 	%rd4, %rd1, %rd3;
	mov.f32 	%f1, 0f00000000;     	// 0
	st.shared.f32 	[%rd4+0], %f1;
	.loc	16	32	0
	ib.sync 	3;
	.loc	16	43	0
	cvt.u32.u16 	%r11, %ntid.z;
	cvt.s32.u16 	%r12, %ctaid.z;
	mul.lo.u32 	%r13, %r12, %r11;
	cvt.s32.u16 	%r14, %ctaid.y;
	mul.lo.u32 	%r15, %r14, %r6;
	cvt.s32.u16 	%r16, %ctaid.x;
	mul.lo.u32 	%r17, %r16, %r2;
	add.u32 	%r18, %r4, %r13;
	add.u32 	%r19, %r1, %r15;
	add.u32 	%r20, %r8, %r17;
	ld.param.s32 	%r21, [__cudaparm__Z9tiled_oldffPfS_iii_ny];
	mul.lo.s32 	%r22, %r21, %r18;
	add.s32 	%r23, %r22, %r19;
	ld.param.s32 	%r24, [__cudaparm__Z9tiled_oldffPfS_iii_nx];
	mul.lo.s32 	%r25, %r23, %r24;
	add.s32 	%r26, %r20, %r25;
	cvt.s64.s32 	%rd5, %r26;
	mul.wide.s32 	%rd6, %r26, 4;
	ld.param.u64 	%rd7, [__cudaparm__Z9tiled_oldffPfS_iii_A0];
	add.u64 	%rd8, %rd6, %rd7;
	ld.global.f32 	%f2, [%rd8+0];
	st.shared.f32 	[%rd4+0], %f2;
	.loc	16	44	0
	ib.sync 	3;
	ld.param.s32 	%r27, [__cudaparm__Z9tiled_oldffPfS_iii_nz];
	sub.s32 	%r28, %r27, 1;
	set.lt.u32.s32 	%r29, %r18, %r28;
	neg.s32 	%r30, %r29;
	sub.s32 	%r31, %r21, 1;
	set.lt.u32.s32 	%r32, %r19, %r31;
	neg.s32 	%r33, %r32;
	and.b32 	%r34, %r30, %r33;
	mov.s32 	%r35, 0;
	set.gt.u32.s32 	%r36, %r18, %r35;
	neg.s32 	%r37, %r36;
	sub.s32 	%r38, %r24, 1;
	set.lt.u32.s32 	%r39, %r20, %r38;
	neg.s32 	%r40, %r39;
	and.b32 	%r41, %r37, %r40;
	mov.s32 	%r42, 0;
	set.gt.u32.s32 	%r43, %r19, %r42;
	neg.s32 	%r44, %r43;
	mov.s32 	%r45, 0;
	set.gt.u32.s32 	%r46, %r20, %r45;
	neg.s32 	%r47, %r46;
	and.b32 	%r48, %r44, %r47;
	and.b32 	%r49, %r41, %r48;
	and.b32 	%r50, %r34, %r49;
	mov.u32 	%r51, 0;
	setp.eq.s32 	%p1, %r50, %r51;
	@%p1 bra 	$Lt_1_7426;
	mov.u32 	%r52, 0;
	setp.ne.s32 	%p2, %r8, %r52;
	@%p2 bra 	$Lt_1_8194;
	.loc	16	48	0
	ld.global.f32 	%f3, [%rd8+-4];
	bra.uni 	$Lt_1_7938;
$Lt_1_8194:
	.loc	16	49	0
	ld.shared.f32 	%f3, [%rd4+-4];
$Lt_1_7938:
	sub.u32 	%r53, %r2, 1;
	setp.ne.u32 	%p3, %r8, %r53;
	@%p3 bra 	$Lt_1_8706;
	.loc	16	50	0
	ld.global.f32 	%f4, [%rd8+4];
	bra.uni 	$Lt_1_8450;
$Lt_1_8706:
	.loc	16	51	0
	ld.shared.f32 	%f4, [%rd4+4];
$Lt_1_8450:
	mov.u32 	%r54, 0;
	setp.ne.s32 	%p4, %r1, %r54;
	@%p4 bra 	$Lt_1_9218;
	.loc	16	52	0
	sub.s32 	%r55, %r23, 1;
	mul.lo.s32 	%r56, %r24, %r55;
	add.s32 	%r57, %r20, %r56;
	cvt.s64.s32 	%rd9, %r57;
	mul.wide.s32 	%rd10, %r57, 4;
	add.u64 	%rd11, %rd7, %rd10;
	ld.global.f32 	%f5, [%rd11+0];
	bra.uni 	$Lt_1_8962;
$Lt_1_9218:
	.loc	16	53	0
	sub.u32 	%r58, %r10, %r2;
	cvt.u64.u32 	%rd12, %r58;
	mul.wide.u32 	%rd13, %r58, 4;
	add.u64 	%rd14, %rd1, %rd13;
	ld.shared.f32 	%f5, [%rd14+0];
$Lt_1_8962:
	sub.u32 	%r59, %r6, 1;
	setp.ne.u32 	%p5, %r1, %r59;
	@%p5 bra 	$Lt_1_9730;
	.loc	16	54	0
	add.s32 	%r60, %r23, 1;
	mul.lo.s32 	%r61, %r24, %r60;
	add.s32 	%r62, %r20, %r61;
	cvt.s64.s32 	%rd15, %r62;
	mul.wide.s32 	%rd16, %r62, 4;
	add.u64 	%rd17, %rd7, %rd16;
	ld.global.f32 	%f6, [%rd17+0];
	bra.uni 	$Lt_1_9474;
$Lt_1_9730:
	.loc	16	55	0
	add.u32 	%r63, %r10, %r2;
	cvt.u64.u32 	%rd18, %r63;
	mul.wide.u32 	%rd19, %r63, 4;
	add.u64 	%rd20, %rd1, %rd19;
	ld.shared.f32 	%f6, [%rd20+0];
$Lt_1_9474:
	mov.u32 	%r64, 0;
	setp.ne.s32 	%p6, %r4, %r64;
	@%p6 bra 	$Lt_1_10242;
	.loc	16	56	0
	sub.s32 	%r65, %r18, 1;
	mul.lo.s32 	%r66, %r21, %r65;
	add.s32 	%r67, %r19, %r66;
	mul.lo.s32 	%r68, %r24, %r67;
	add.s32 	%r69, %r20, %r68;
	cvt.s64.s32 	%rd21, %r69;
	mul.wide.s32 	%rd22, %r69, 4;
	add.u64 	%rd23, %rd7, %rd22;
	ld.global.f32 	%f7, [%rd23+0];
	bra.uni 	$Lt_1_9986;
$Lt_1_10242:
	.loc	16	57	0
	mul.lo.u32 	%r70, %r6, %r2;
	sub.u32 	%r71, %r10, %r70;
	cvt.u64.u32 	%rd24, %r71;
	mul.wide.u32 	%rd25, %r71, 4;
	add.u64 	%rd26, %rd1, %rd25;
	ld.shared.f32 	%f7, [%rd26+0];
$Lt_1_9986:
	sub.u32 	%r72, %r11, 1;
	setp.ne.u32 	%p7, %r4, %r72;
	@%p7 bra 	$Lt_1_10754;
	.loc	16	58	0
	add.s32 	%r73, %r18, 1;
	mul.lo.s32 	%r74, %r21, %r73;
	add.s32 	%r75, %r19, %r74;
	mul.lo.s32 	%r76, %r24, %r75;
	add.s32 	%r77, %r20, %r76;
	cvt.s64.s32 	%rd27, %r77;
	mul.wide.s32 	%rd28, %r77, 4;
	add.u64 	%rd29, %rd7, %rd28;
	ld.global.f32 	%f8, [%rd29+0];
	bra.uni 	$Lt_1_10498;
$Lt_1_10754:
	.loc	16	59	0
	mul.lo.u32 	%r78, %r6, %r2;
	add.u32 	%r79, %r10, %r78;
	cvt.u64.u32 	%rd30, %r79;
	mul.wide.u32 	%rd31, %r79, 4;
	add.u64 	%rd32, %rd1, %rd31;
	ld.shared.f32 	%f8, [%rd32+0];
$Lt_1_10498:
	.loc	16	60	0
	ld.shared.f32 	%f9, [%rd4+0];
	ld.param.f32 	%f10, [__cudaparm__Z9tiled_oldffPfS_iii_c0];
	mul.f32 	%f11, %f9, %f10;
	ld.param.f32 	%f12, [__cudaparm__Z9tiled_oldffPfS_iii_c1];
	add.f32 	%f13, %f5, %f6;
	add.f32 	%f14, %f3, %f13;
	add.f32 	%f15, %f4, %f14;
	add.f32 	%f16, %f8, %f15;
	add.f32 	%f17, %f7, %f16;
	mul.f32 	%f18, %f12, %f17;
	sub.f32 	%f19, %f18, %f11;
	ld.param.u64 	%rd33, [__cudaparm__Z9tiled_oldffPfS_iii_Anext];
	add.u64 	%rd34, %rd33, %rd6;
	st.global.f32 	[%rd34+0], %f19;
$Lt_1_7426:
	.loc	16	63	0
	exit;
$LDWend__Z9tiled_oldffPfS_iii:
	} // _Z9tiled_oldffPfS_iii

	.entry _Z9tiled_newffPfS_iii (
		.param .f32 __cudaparm__Z9tiled_newffPfS_iii_c0,
		.param .f32 __cudaparm__Z9tiled_newffPfS_iii_c1,
		.param .u64 __cudaparm__Z9tiled_newffPfS_iii_A0,
		.param .u64 __cudaparm__Z9tiled_newffPfS_iii_Anext,
		.param .s32 __cudaparm__Z9tiled_newffPfS_iii_nx,
		.param .s32 __cudaparm__Z9tiled_newffPfS_iii_ny,
		.param .s32 __cudaparm__Z9tiled_newffPfS_iii_nz)
	{
	.reg .u32 %r<67>;
	.reg .u64 %rd<28>;
	.reg .f32 %f<23>;
	.reg .pred %p<16>;
	.loc	16	65	0
$LDWbegin__Z9tiled_newffPfS_iii:
	mov.u64 	%rd1, sh_A0;
	.loc	16	78	0
	cvt.s32.u16 	%r1, %tid.y;
	cvt.u32.u16 	%r2, %ntid.x;
	mul.lo.u32 	%r3, %r1, %r2;
	cvt.s32.u16 	%r4, %tid.z;
	mul.lo.u32 	%r5, %r4, %r2;
	cvt.u32.u16 	%r6, %ntid.y;
	mul.lo.u32 	%r7, %r5, %r6;
	cvt.s32.u16 	%r8, %tid.x;
	add.u32 	%r9, %r3, %r7;
	add.u32 	%r10, %r8, %r9;
	cvt.s64.s32 	%rd2, %r10;
	mul.wide.s32 	%rd3, %r10, 4;
	add.u64 	%rd4, %rd3, %rd1;
	mov.f32 	%f1, 0f00000000;     	// 0
	st.shared.f32 	[%rd4+0], %f1;
	.loc	16	79	0
	mul.lo.u32 	%r11, %r6, %r2;
	cvt.u32.u16 	%r12, %ntid.z;
	mul.lo.u32 	%r13, %r11, %r12;
	cvt.u64.u32 	%rd5, %r13;
	mul.wide.u32 	%rd6, %r13, 4;
	add.u64 	%rd7, %rd1, %rd6;
	add.u64 	%rd8, %rd7, %rd3;
	mov.f32 	%f2, 0f00000000;     	// 0
	st.shared.f32 	[%rd8+0], %f2;
	.loc	16	80	0
	bar.sync 	0;
	.loc	16	91	0
	cvt.s32.u16 	%r14, %ctaid.z;
	mul.lo.u32 	%r15, %r14, %r12;
	cvt.s32.u16 	%r16, %ctaid.y;
	mul.lo.u32 	%r17, %r16, %r6;
	cvt.s32.u16 	%r18, %ctaid.x;
	mul.lo.u32 	%r19, %r18, %r2;
	add.u32 	%r20, %r4, %r15;
	add.u32 	%r21, %r1, %r17;
	add.u32 	%r22, %r8, %r19;
	ld.param.s32 	%r23, [__cudaparm__Z9tiled_newffPfS_iii_ny];
	mul.lo.s32 	%r24, %r23, %r20;
	add.s32 	%r25, %r24, %r21;
	ld.param.s32 	%r26, [__cudaparm__Z9tiled_newffPfS_iii_nx];
	mul.lo.s32 	%r27, %r25, %r26;
	add.s32 	%r28, %r22, %r27;
	cvt.s64.s32 	%rd9, %r28;
	mul.wide.s32 	%rd10, %r28, 4;
	ld.param.u64 	%rd11, [__cudaparm__Z9tiled_newffPfS_iii_A0];
	add.u64 	%rd12, %rd11, %rd10;
	ld.global.f32 	%f3, [%rd12+0];
	st.shared.f32 	[%rd4+0], %f3;
	.loc	16	92	0
	bar.sync 	0;
	mov.s32 	%r29, 0;
	setp.eq.s32 	%p1, %r8, %r29;
	selp.s32 	%r30, 1, 0, %p1;
	sub.u32 	%r31, %r2, 1;
	setp.eq.u32 	%p2, %r8, %r31;
	selp.s32 	%r32, 1, 0, %p2;
	mov.s32 	%r33, 0;
	setp.eq.s32 	%p3, %r1, %r33;
	selp.s32 	%r34, 1, 0, %p3;
	sub.u32 	%r35, %r6, 1;
	setp.eq.u32 	%p4, %r1, %r35;
	selp.s32 	%r36, 1, 0, %p4;
	mov.s32 	%r37, 0;
	setp.eq.s32 	%p5, %r4, %r37;
	selp.s32 	%r38, 1, 0, %p5;
	sub.u32 	%r39, %r12, 1;
	setp.eq.u32 	%p6, %r4, %r39;
	selp.s32 	%r40, 1, 0, %p6;
	ld.param.s32 	%r41, [__cudaparm__Z9tiled_newffPfS_iii_nz];
	sub.s32 	%r42, %r41, 1;
	sub.s32 	%r43, %r23, 1;
	sub.s32 	%r44, %r26, 1;
	setp.gt.s32 	%p7, %r42, %r20;
	mov.s32 	%r45, 0;
	setp.gt.s32 	%p8, %r20, %r45;
	setp.gt.s32 	%p9, %r43, %r21;
	mov.s32 	%r46, 0;
	setp.gt.s32 	%p10, %r21, %r46;
	setp.gt.s32 	%p11, %r44, %r22;
	mov.s32 	%r47, 0;
	setp.gt.s32 	%p12, %r22, %r47;
	selp.s32 	%r48, 1, 0, %p7;
	selp.s32 	%r49, 1, 0, %p8;
	selp.s32 	%r50, 1, 0, %p9;
	selp.s32 	%r51, 1, 0, %p10;
	selp.s32 	%r52, 1, 0, %p11;
	selp.s32 	%r53, 1, 0, %p12;
	and.b32 	%r54, %r51, %r53;
	and.b32 	%r55, %r49, %r54;
	and.b32 	%r56, %r52, %r55;
	and.b32 	%r57, %r50, %r56;
	and.b32 	%r58, %r48, %r57;
	mov.s32 	%r59, 0;
$Lt_2_8962:
 //<loop> Loop body line 92, nesting depth: 1, iterations: 100
	mov.u32 	%r60, 0;
	setp.eq.s32 	%p13, %r58, %r60;
	@%p13 bra 	$Lt_2_9218;
	@!%p1 bra 	$Lt_2_9986;
	mov.f32 	%f4, 0f3f800000;     	// 1
	bra.uni 	$Lt_2_9730;
$Lt_2_9986:
	.loc	16	98	0
	ld.shared.f32 	%f4, [%rd4+-4];
$Lt_2_9730:
	@!%p2 bra 	$Lt_2_10498;
	mov.f32 	%f5, 0f3f800000;     	// 1
	bra.uni 	$Lt_2_10242;
$Lt_2_10498:
	.loc	16	100	0
	ld.shared.f32 	%f5, [%rd4+4];
$Lt_2_10242:
	@!%p3 bra 	$Lt_2_11010;
	mov.f32 	%f6, 0f3f800000;     	// 1
	bra.uni 	$Lt_2_10754;
$Lt_2_11010:
	.loc	16	102	0
	sub.u32 	%r61, %r10, %r2;
	cvt.u64.u32 	%rd13, %r61;
	mul.wide.u32 	%rd14, %r61, 4;
	add.u64 	%rd15, %rd1, %rd14;
	ld.shared.f32 	%f6, [%rd15+0];
$Lt_2_10754:
	@!%p4 bra 	$Lt_2_11522;
	mov.f32 	%f7, 0f3f800000;     	// 1
	bra.uni 	$Lt_2_11266;
$Lt_2_11522:
	.loc	16	104	0
	add.u32 	%r62, %r10, %r2;
	cvt.u64.u32 	%rd16, %r62;
	mul.wide.u32 	%rd17, %r62, 4;
	add.u64 	%rd18, %rd1, %rd17;
	ld.shared.f32 	%f7, [%rd18+0];
$Lt_2_11266:
	@!%p5 bra 	$Lt_2_12034;
	mov.f32 	%f8, 0f3f800000;     	// 1
	bra.uni 	$Lt_2_11778;
$Lt_2_12034:
	.loc	16	106	0
	sub.u32 	%r63, %r10, %r11;
	cvt.u64.u32 	%rd19, %r63;
	mul.wide.u32 	%rd20, %r63, 4;
	add.u64 	%rd21, %rd1, %rd20;
	ld.shared.f32 	%f8, [%rd21+0];
$Lt_2_11778:
	@!%p6 bra 	$Lt_2_12546;
	mov.f32 	%f9, 0f3f800000;     	// 1
	bra.uni 	$Lt_2_12290;
$Lt_2_12546:
	.loc	16	108	0
	add.u32 	%r64, %r11, %r10;
	cvt.u64.u32 	%rd22, %r64;
	mul.wide.u32 	%rd23, %r64, 4;
	add.u64 	%rd24, %rd1, %rd23;
	ld.shared.f32 	%f9, [%rd24+0];
$Lt_2_12290:
	.loc	16	110	0
	ld.shared.f32 	%f10, [%rd4+0];
	ld.param.f32 	%f11, [__cudaparm__Z9tiled_newffPfS_iii_c0];
	mul.f32 	%f12, %f10, %f11;
	ld.param.f32 	%f13, [__cudaparm__Z9tiled_newffPfS_iii_c1];
	add.f32 	%f14, %f7, %f6;
	add.f32 	%f15, %f4, %f14;
	add.f32 	%f16, %f5, %f15;
	add.f32 	%f17, %f9, %f16;
	add.f32 	%f18, %f8, %f17;
	mul.f32 	%f19, %f13, %f18;
	sub.f32 	%f20, %f19, %f12;
	st.shared.f32 	[%rd8+0], %f20;
$Lt_2_9218:
	.loc	16	112	0
	bar.sync 	0;
	add.s32 	%r59, %r59, 1;
	mov.u32 	%r65, 100;
	setp.ne.s32 	%p14, %r59, %r65;
	@%p14 bra 	$Lt_2_8962;
	.loc	16	114	0
	ld.shared.f32 	%f21, [%rd8+0];
	ld.param.u64 	%rd25, [__cudaparm__Z9tiled_newffPfS_iii_Anext];
	add.u64 	%rd26, %rd25, %rd10;
	st.global.f32 	[%rd26+0], %f21;
	.loc	16	116	0
	exit;
$LDWend__Z9tiled_newffPfS_iii:
	} // _Z9tiled_newffPfS_iii

	.entry _Z11block2D_oldffPfS_iii (
		.param .f32 __cudaparm__Z11block2D_oldffPfS_iii_c0,
		.param .f32 __cudaparm__Z11block2D_oldffPfS_iii_c1,
		.param .u64 __cudaparm__Z11block2D_oldffPfS_iii_A0,
		.param .u64 __cudaparm__Z11block2D_oldffPfS_iii_Anext,
		.param .s32 __cudaparm__Z11block2D_oldffPfS_iii_nx,
		.param .s32 __cudaparm__Z11block2D_oldffPfS_iii_ny,
		.param .s32 __cudaparm__Z11block2D_oldffPfS_iii_nz)
	{
	.reg .u32 %r<65>;
	.reg .u64 %rd<32>;
	.reg .f32 %f<21>;
	.reg .pred %p<13>;
	.loc	16	118	0
$LDWbegin__Z11block2D_oldffPfS_iii:
	mov.u64 	%rd1, sh_A0;
	.loc	16	123	0
	cvt.u32.u16 	%r1, %tid.y;
	cvt.u32.u16 	%r2, %ntid.x;
	cvt.u32.u16 	%r3, %tid.x;
	mul.lo.u32 	%r4, %r1, %r2;
	add.u32 	%r5, %r3, %r4;
	cvt.s64.s32 	%rd2, %r5;
	mul.wide.s32 	%rd3, %r5, 4;
	add.u64 	%rd4, %rd1, %rd3;
	mov.f32 	%f1, 0f00000000;     	// 0
	st.shared.f32 	[%rd4+0], %f1;
	.loc	16	124	0
	bar.sync 	0;
	ld.param.s32 	%r6, [__cudaparm__Z11block2D_oldffPfS_iii_nz];
	sub.s32 	%r7, %r6, 1;
	mov.u32 	%r8, 1;
	setp.le.s32 	%p1, %r7, %r8;
	@%p1 bra 	$Lt_3_6402;
	cvt.u32.u16 	%r9, %ctaid.x;
	mul.lo.u32 	%r10, %r9, %r2;
	add.u32 	%r11, %r10, %r3;
	cvt.u32.u16 	%r12, %ntid.y;
	cvt.u32.u16 	%r13, %ctaid.y;
	mul.lo.u32 	%r14, %r13, %r12;
	add.u32 	%r15, %r14, %r1;
	mov.u32 	%r16, 0;
	setp.eq.u32 	%p2, %r3, %r16;
	selp.s32 	%r17, 1, 0, %p2;
	sub.u32 	%r18, %r2, 1;
	setp.eq.u32 	%p3, %r18, %r3;
	selp.s32 	%r19, 1, 0, %p3;
	mov.u32 	%r20, 0;
	setp.eq.u32 	%p4, %r1, %r20;
	selp.s32 	%r21, 1, 0, %p4;
	sub.u32 	%r22, %r12, 1;
	setp.eq.u32 	%p5, %r22, %r1;
	selp.s32 	%r23, 1, 0, %p5;
	ld.param.s32 	%r6, [__cudaparm__Z11block2D_oldffPfS_iii_nz];
	sub.s32 	%r24, %r6, 2;
	ld.param.s32 	%r25, [__cudaparm__Z11block2D_oldffPfS_iii_ny];
	sub.s32 	%r26, %r25, 1;
	ld.param.s32 	%r27, [__cudaparm__Z11block2D_oldffPfS_iii_nx];
	sub.s32 	%r28, %r27, 1;
	setp.gt.s32 	%p6, %r28, %r11;
	mov.s32 	%r29, 0;
	setp.gt.s32 	%p7, %r11, %r29;
	add.s32 	%r30, %r25, %r15;
	setp.gt.s32 	%p8, %r26, %r15;
	mov.s32 	%r31, 0;
	setp.gt.s32 	%p9, %r15, %r31;
	selp.s32 	%r32, 1, 0, %p6;
	selp.s32 	%r33, 1, 0, %p7;
	selp.s32 	%r34, 1, 0, %p8;
	selp.s32 	%r35, 1, 0, %p9;
	and.b32 	%r36, %r33, %r35;
	and.b32 	%r37, %r32, %r36;
	mul.lo.s32 	%r38, %r30, %r27;
	add.s32 	%r39, %r11, %r38;
	cvt.s64.s32 	%rd5, %r39;
	mul.wide.s32 	%rd6, %r39, 4;
	mul.lo.s32 	%r40, %r25, %r27;
	cvt.s64.s32 	%rd7, %r40;
	mul.wide.s32 	%rd8, %r40, 4;
	and.b32 	%r41, %r34, %r37;
	ld.param.u64 	%rd9, [__cudaparm__Z11block2D_oldffPfS_iii_A0];
	mov.s32 	%r42, 1;
	mov.s32 	%r43, %r24;
$Lt_3_6914:
 //<loop> Loop body line 124, nesting depth: 1, estimated iterations: unknown
	.loc	16	133	0
	add.u64 	%rd10, %rd6, %rd9;
	ld.global.f32 	%f2, [%rd10+0];
	st.shared.f32 	[%rd4+0], %f2;
	.loc	16	134	0
	bar.sync 	0;
	mov.u32 	%r44, 0;
	setp.eq.s32 	%p10, %r41, %r44;
	@%p10 bra 	$Lt_3_7170;
	@!%p2 bra 	$Lt_3_7938;
	.loc	16	138	0
	ld.global.f32 	%f3, [%rd10+-4];
	bra.uni 	$Lt_3_7682;
$Lt_3_7938:
	.loc	16	139	0
	ld.shared.f32 	%f3, [%rd4+-4];
$Lt_3_7682:
	@!%p3 bra 	$Lt_3_8450;
	.loc	16	140	0
	ld.global.f32 	%f4, [%rd10+4];
	bra.uni 	$Lt_3_8194;
$Lt_3_8450:
	.loc	16	141	0
	ld.shared.f32 	%f4, [%rd4+4];
$Lt_3_8194:
	@!%p4 bra 	$Lt_3_8962;
	.loc	16	142	0
	sub.s32 	%r45, %r30, 1;
	mul.lo.s32 	%r46, %r27, %r45;
	add.s32 	%r47, %r11, %r46;
	cvt.s64.s32 	%rd11, %r47;
	mul.wide.s32 	%rd12, %r47, 4;
	add.u64 	%rd13, %rd9, %rd12;
	ld.global.f32 	%f5, [%rd13+0];
	bra.uni 	$Lt_3_8706;
$Lt_3_8962:
	.loc	16	143	0
	sub.u32 	%r48, %r5, %r2;
	cvt.u64.u32 	%rd14, %r48;
	mul.wide.u32 	%rd15, %r48, 4;
	add.u64 	%rd16, %rd1, %rd15;
	ld.shared.f32 	%f5, [%rd16+0];
$Lt_3_8706:
	@!%p5 bra 	$Lt_3_9474;
	.loc	16	144	0
	add.s32 	%r49, %r30, 1;
	mul.lo.s32 	%r50, %r27, %r49;
	add.s32 	%r51, %r11, %r50;
	cvt.s64.s32 	%rd17, %r51;
	mul.wide.s32 	%rd18, %r51, 4;
	add.u64 	%rd19, %rd9, %rd18;
	ld.global.f32 	%f6, [%rd19+0];
	bra.uni 	$Lt_3_9218;
$Lt_3_9474:
	.loc	16	145	0
	add.u32 	%r52, %r5, %r2;
	cvt.u64.u32 	%rd20, %r52;
	mul.wide.u32 	%rd21, %r52, 4;
	add.u64 	%rd22, %rd1, %rd21;
	ld.shared.f32 	%f6, [%rd22+0];
$Lt_3_9218:
	.loc	16	146	0
	ld.shared.f32 	%f7, [%rd4+0];
	ld.param.f32 	%f8, [__cudaparm__Z11block2D_oldffPfS_iii_c0];
	mul.f32 	%f9, %f7, %f8;
	ld.param.f32 	%f10, [__cudaparm__Z11block2D_oldffPfS_iii_c1];
	sub.s32 	%r53, %r42, 1;
	mul.lo.s32 	%r54, %r25, %r53;
	add.s32 	%r55, %r15, %r54;
	mul.lo.s32 	%r56, %r27, %r55;
	add.s32 	%r57, %r11, %r56;
	cvt.s64.s32 	%rd23, %r57;
	mul.wide.s32 	%rd24, %r57, 4;
	add.u64 	%rd25, %rd9, %rd24;
	ld.global.f32 	%f11, [%rd25+0];
	add.s32 	%r58, %r42, 1;
	mul.lo.s32 	%r59, %r25, %r58;
	add.s32 	%r60, %r15, %r59;
	mul.lo.s32 	%r61, %r27, %r60;
	add.s32 	%r62, %r11, %r61;
	cvt.s64.s32 	%rd26, %r62;
	mul.wide.s32 	%rd27, %r62, 4;
	add.u64 	%rd28, %rd9, %rd27;
	ld.global.f32 	%f12, [%rd28+0];
	add.f32 	%f13, %f11, %f12;
	add.f32 	%f14, %f3, %f4;
	add.f32 	%f15, %f6, %f14;
	add.f32 	%f16, %f5, %f15;
	add.f32 	%f17, %f13, %f16;
	mul.f32 	%f18, %f10, %f17;
	sub.f32 	%f19, %f18, %f9;
	ld.param.u64 	%rd29, [__cudaparm__Z11block2D_oldffPfS_iii_Anext];
	add.u64 	%rd30, %rd29, %rd6;
	st.global.f32 	[%rd30+0], %f19;
$Lt_3_7170:
	.loc	16	148	0
	bar.sync 	0;
	add.s32 	%r63, %r42, 1;
	mov.s32 	%r42, %r63;
	add.s32 	%r30, %r30, %r25;
	add.u64 	%rd6, %rd6, %rd8;
	setp.ne.s32 	%p11, %r7, %r63;
	@%p11 bra 	$Lt_3_6914;
$Lt_3_6402:
	.loc	16	150	0
	exit;
$LDWend__Z11block2D_oldffPfS_iii:
	} // _Z11block2D_oldffPfS_iii

	.entry _Z11block2D_newffPfS_iii (
		.param .f32 __cudaparm__Z11block2D_newffPfS_iii_c0,
		.param .f32 __cudaparm__Z11block2D_newffPfS_iii_c1,
		.param .u64 __cudaparm__Z11block2D_newffPfS_iii_A0,
		.param .u64 __cudaparm__Z11block2D_newffPfS_iii_Anext,
		.param .s32 __cudaparm__Z11block2D_newffPfS_iii_nx,
		.param .s32 __cudaparm__Z11block2D_newffPfS_iii_ny,
		.param .s32 __cudaparm__Z11block2D_newffPfS_iii_nz)
	{
	.reg .u32 %r<62>;
	.reg .u64 %rd<29>;
	.reg .f32 %f<22>;
	.reg .pred %p<14>;
	.loc	16	152	0
$LDWbegin__Z11block2D_newffPfS_iii:
	mov.u64 	%rd1, sh_A0;
	.loc	16	158	0
	cvt.u32.u16 	%r1, %tid.y;
	cvt.u32.u16 	%r2, %ntid.x;
	cvt.u32.u16 	%r3, %tid.x;
	mul.lo.u32 	%r4, %r1, %r2;
	add.u32 	%r5, %r3, %r4;
	cvt.s64.s32 	%rd2, %r5;
	mul.wide.s32 	%rd3, %r5, 4;
	add.u64 	%rd4, %rd3, %rd1;
	mov.f32 	%f1, 0f00000000;     	// 0
	st.shared.f32 	[%rd4+0], %f1;
	.loc	16	159	0
	cvt.u32.u16 	%r6, %ntid.y;
	mul.lo.u32 	%r7, %r6, %r2;
	cvt.u64.u32 	%rd5, %r7;
	mul.wide.u32 	%rd6, %r7, 4;
	add.u64 	%rd7, %rd1, %rd6;
	mov.f32 	%f2, 0f00000000;     	// 0
	add.u64 	%rd8, %rd3, %rd7;
	st.shared.f32 	[%rd8+0], %f2;
	.loc	16	160	0
	bar.sync 	0;
	cvt.u32.u16 	%r8, %ctaid.x;
	mul.lo.u32 	%r9, %r8, %r2;
	add.u32 	%r10, %r9, %r3;
	cvt.u32.u16 	%r11, %ctaid.y;
	mul.lo.u32 	%r12, %r11, %r6;
	add.u32 	%r13, %r12, %r1;
	ld.param.s32 	%r14, [__cudaparm__Z11block2D_newffPfS_iii_ny];
	sub.s32 	%r15, %r14, 1;
	ld.param.s32 	%r16, [__cudaparm__Z11block2D_newffPfS_iii_nx];
	sub.s32 	%r17, %r16, 1;
	setp.gt.s32 	%p1, %r17, %r10;
	mov.s32 	%r18, 0;
	setp.gt.s32 	%p2, %r10, %r18;
	setp.gt.s32 	%p3, %r15, %r13;
	mov.s32 	%r19, 0;
	setp.gt.s32 	%p4, %r13, %r19;
	selp.s32 	%r20, 1, 0, %p1;
	selp.s32 	%r21, 1, 0, %p2;
	selp.s32 	%r22, 1, 0, %p3;
	selp.s32 	%r23, 1, 0, %p4;
	and.b32 	%r24, %r21, %r23;
	and.b32 	%r25, %r20, %r24;
	and.b32 	%r26, %r22, %r25;
	mov.u32 	%r27, 0;
	setp.eq.u32 	%p5, %r3, %r27;
	selp.s32 	%r28, 1, 0, %p5;
	sub.u32 	%r29, %r2, 1;
	setp.eq.u32 	%p6, %r29, %r3;
	selp.s32 	%r30, 1, 0, %p6;
	mov.u32 	%r31, 0;
	setp.eq.u32 	%p7, %r1, %r31;
	selp.s32 	%r32, 1, 0, %p7;
	sub.u32 	%r33, %r6, 1;
	setp.eq.u32 	%p8, %r33, %r1;
	selp.s32 	%r34, 1, 0, %p8;
	ld.param.s32 	%r35, [__cudaparm__Z11block2D_newffPfS_iii_nz];
	sub.s32 	%r36, %r35, 1;
	mov.s32 	%r37, 1;
	setp.gt.s32 	%p9, %r36, %r37;
	mov.s32 	%r38, 0;
$Lt_4_7938:
 //<loop> Loop body line 160, nesting depth: 1, iterations: 100
	@!%p9 bra 	$Lt_4_8194;
	sub.s32 	%r39, %r35, 2;
	add.s32 	%r40, %r14, %r13;
	mul.lo.s32 	%r41, %r40, %r16;
	add.s32 	%r42, %r10, %r41;
	cvt.s64.s32 	%rd9, %r42;
	mul.wide.s32 	%rd10, %r42, 4;
	mul.lo.s32 	%r43, %r16, %r14;
	cvt.s64.s32 	%rd11, %r43;
	mul.wide.s32 	%rd12, %r43, 4;
	ld.param.u64 	%rd13, [__cudaparm__Z11block2D_newffPfS_iii_A0];
	mov.s32 	%r44, 1;
	mov.s32 	%r45, %r39;
$Lt_4_8706:
 //<loop> Loop body line 160, nesting depth: 2, estimated iterations: unknown
	.loc	16	170	0
	add.u64 	%rd14, %rd10, %rd13;
	ld.global.f32 	%f3, [%rd14+0];
	st.shared.f32 	[%rd4+0], %f3;
	.loc	16	171	0
	bar.sync 	0;
	mov.u32 	%r46, 0;
	setp.eq.s32 	%p10, %r26, %r46;
	@%p10 bra 	$Lt_4_8962;
	@!%p5 bra 	$Lt_4_9730;
	mov.f32 	%f4, 0f3f800000;     	// 1
	bra.uni 	$Lt_4_9474;
$Lt_4_9730:
	.loc	16	176	0
	ld.shared.f32 	%f4, [%rd4+-4];
$Lt_4_9474:
	@!%p6 bra 	$Lt_4_10242;
	mov.f32 	%f5, 0f3f800000;     	// 1
	bra.uni 	$Lt_4_9986;
$Lt_4_10242:
	.loc	16	178	0
	ld.shared.f32 	%f5, [%rd4+4];
$Lt_4_9986:
	@!%p7 bra 	$Lt_4_10754;
	mov.f32 	%f6, 0f3f800000;     	// 1
	bra.uni 	$Lt_4_10498;
$Lt_4_10754:
	.loc	16	180	0
	sub.u32 	%r47, %r5, %r2;
	cvt.u64.u32 	%rd15, %r47;
	mul.wide.u32 	%rd16, %r47, 4;
	add.u64 	%rd17, %rd1, %rd16;
	ld.shared.f32 	%f6, [%rd17+0];
$Lt_4_10498:
	@!%p8 bra 	$Lt_4_11266;
	mov.f32 	%f7, 0f3f800000;     	// 1
	bra.uni 	$Lt_4_11010;
$Lt_4_11266:
	.loc	16	182	0
	add.u32 	%r48, %r5, %r2;
	cvt.u64.u32 	%rd18, %r48;
	mul.wide.u32 	%rd19, %r48, 4;
	add.u64 	%rd20, %rd1, %rd19;
	ld.shared.f32 	%f7, [%rd20+0];
$Lt_4_11010:
	.loc	16	183	0
	ld.shared.f32 	%f8, [%rd4+0];
	ld.param.f32 	%f9, [__cudaparm__Z11block2D_newffPfS_iii_c0];
	mul.f32 	%f10, %f8, %f9;
	ld.param.f32 	%f11, [__cudaparm__Z11block2D_newffPfS_iii_c1];
	sub.s32 	%r49, %r44, 1;
	mul.lo.s32 	%r50, %r14, %r49;
	add.s32 	%r51, %r13, %r50;
	mul.lo.s32 	%r52, %r16, %r51;
	add.s32 	%r53, %r10, %r52;
	cvt.s64.s32 	%rd21, %r53;
	mul.wide.s32 	%rd22, %r53, 4;
	add.u64 	%rd23, %rd13, %rd22;
	ld.global.f32 	%f12, [%rd23+0];
	add.s32 	%r54, %r44, 1;
	mul.lo.s32 	%r55, %r14, %r54;
	add.s32 	%r56, %r13, %r55;
	mul.lo.s32 	%r57, %r16, %r56;
	add.s32 	%r58, %r10, %r57;
	cvt.s64.s32 	%rd24, %r58;
	mul.wide.s32 	%rd25, %r58, 4;
	add.u64 	%rd26, %rd13, %rd25;
	ld.global.f32 	%f13, [%rd26+0];
	add.f32 	%f14, %f12, %f13;
	add.f32 	%f15, %f5, %f4;
	add.f32 	%f16, %f6, %f15;
	add.f32 	%f17, %f7, %f16;
	add.f32 	%f18, %f14, %f17;
	mul.f32 	%f19, %f11, %f18;
	sub.f32 	%f20, %f19, %f10;
	add.u64 	%rd27, %rd7, %rd10;
	st.shared.f32 	[%rd27+0], %f20;
$Lt_4_8962:
	.loc	16	185	0
	bar.sync 	0;
	add.s32 	%r59, %r44, 1;
	mov.s32 	%r44, %r59;
	add.u64 	%rd10, %rd10, %rd12;
	setp.ne.s32 	%p11, %r36, %r59;
	@%p11 bra 	$Lt_4_8706;
$Lt_4_8194:
	add.s32 	%r38, %r38, 1;
	mov.u32 	%r60, 100;
	setp.ne.s32 	%p12, %r38, %r60;
	@%p12 bra 	$Lt_4_7938;
	.loc	16	188	0
	exit;
$LDWend__Z11block2D_newffPfS_iii:
	} // _Z11block2D_newffPfS_iii


