{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592702187843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592702187843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 09:16:27 2020 " "Processing started: Sun Jun 21 09:16:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592702187843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592702187843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dled_17990425 -c dled_17990425 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dled_17990425 -c dled_17990425" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592702187843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1592702188190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt100k.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt100k.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt100k " "Found entity 1: cnt100k" {  } { { "cnt100k.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt100k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702188244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702188244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dled_17990425.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dled_17990425.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dled_17990425 " "Found entity 1: dled_17990425" {  } { { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702188244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702188244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702188244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702188244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanled.v 1 1 " "Found 1 design units, including 1 entities, in source file scanled.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanled " "Found entity 1: scanled" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702188244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702188244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c12345678.v 2 2 " "Found 2 design units, including 2 entities, in source file c12345678.v" { { "Info" "ISGN_ENTITY_NAME" "1 C12345678_lpm_constant_v19 " "Found entity 1: C12345678_lpm_constant_v19" {  } { { "C12345678.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/C12345678.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702188250 ""} { "Info" "ISGN_ENTITY_NAME" "2 C12345678 " "Found entity 2: C12345678" {  } { { "C12345678.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/C12345678.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702188250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702188250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702188252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702188252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dled_17990425 " "Elaborating entity \"dled_17990425\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592702188297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanled scanled:inst5 " "Elaborating entity \"scanled\" for hierarchy \"scanled:inst5\"" {  } { { "dled_17990425.bdf" "inst5" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 344 344 512 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188300 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "dsel scanled.v(5) " "Verilog HDL warning at scanled.v(5): the port and data declarations for array port \"dsel\" do not specify the same range for each dimension" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 5 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Quartus II" 0 -1 1592702188307 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "dsel scanled.v(8) " "HDL warning at scanled.v(8): see declaration for object \"dsel\"" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 8 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592702188307 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(13) " "Verilog HDL Always Construct warning at scanled.v(13): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702188307 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(14) " "Verilog HDL Always Construct warning at scanled.v(14): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702188307 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(15) " "Verilog HDL Always Construct warning at scanled.v(15): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702188307 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(16) " "Verilog HDL Always Construct warning at scanled.v(16): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702188307 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(17) " "Verilog HDL Always Construct warning at scanled.v(17): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702188307 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(18) " "Verilog HDL Always Construct warning at scanled.v(18): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702188307 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(19) " "Verilog HDL Always Construct warning at scanled.v(19): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702188307 "|dled_17990425|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(20) " "Verilog HDL Always Construct warning at scanled.v(20): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/scanled.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1592702188308 "|dled_17990425|scanled:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C12345678 C12345678:inst3 " "Elaborating entity \"C12345678\" for hierarchy \"C12345678:inst3\"" {  } { { "dled_17990425.bdf" "inst3" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 376 152 264 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C12345678_lpm_constant_v19 C12345678:inst3\|C12345678_lpm_constant_v19:C12345678_lpm_constant_v19_component " "Elaborating entity \"C12345678_lpm_constant_v19\" for hierarchy \"C12345678:inst3\|C12345678_lpm_constant_v19:C12345678_lpm_constant_v19_component\"" {  } { { "C12345678.v" "C12345678_lpm_constant_v19_component" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/C12345678.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 cnt8:inst1 " "Elaborating entity \"cnt8\" for hierarchy \"cnt8:inst1\"" {  } { { "dled_17990425.bdf" "inst1" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 288 144 288 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnt8:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnt8:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt8.v" "LPM_COUNTER_component" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt8.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt8:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnt8:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt8.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt8.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592702188351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt8:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnt8:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188352 ""}  } { { "cnt8.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt8.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1592702188352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ph " "Found entity 1: cntr_9ph" {  } { { "db/cntr_9ph.tdf" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/db/cntr_9ph.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702188422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702188422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9ph cnt8:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_9ph:auto_generated " "Elaborating entity \"cntr_9ph\" for hierarchy \"cnt8:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_9ph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt100k cnt100k:inst " "Elaborating entity \"cnt100k\" for hierarchy \"cnt100k:inst\"" {  } { { "dled_17990425.bdf" "inst" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 160 344 488 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnt100k:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"cnt100k:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt100k.v" "LPM_COUNTER_component" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt100k.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt100k:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnt100k:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "cnt100k.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt100k.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592702188433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt100k:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"cnt100k:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 100000 " "Parameter \"lpm_modulus\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188433 ""}  } { { "cnt100k.v" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/cnt100k.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1592702188433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dcj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dcj " "Found entity 1: cntr_dcj" {  } { { "db/cntr_dcj.tdf" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/db/cntr_dcj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702188494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702188494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dcj cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated " "Elaborating entity \"cntr_dcj\" for hierarchy \"cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eic " "Found entity 1: cmpr_eic" {  } { { "db/cmpr_eic.tdf" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/db/cmpr_eic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592702188566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592702188566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eic cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|cmpr_eic:cmpr1 " "Elaborating entity \"cmpr_eic\" for hierarchy \"cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|cmpr_eic:cmpr1\"" {  } { { "db/cntr_dcj.tdf" "cmpr1" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/db/cntr_dcj.tdf" 119 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:inst4 " "Elaborating entity \"decode\" for hierarchy \"decode:inst4\"" {  } { { "dled_17990425.bdf" "inst4" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 400 552 720 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592702188566 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 432 848 1024 448 "seg\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1592702189073 "|dled_17990425|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1592702189073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1592702189217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592702189458 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592702189458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592702189490 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592702189490 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592702189490 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592702189490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592702189520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 09:16:29 2020 " "Processing ended: Sun Jun 21 09:16:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592702189520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592702189520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592702189520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592702189520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592702191389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592702191389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 09:16:30 2020 " "Processing started: Sun Jun 21 09:16:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592702191389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592702191389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dled_17990425 -c dled_17990425 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dled_17990425 -c dled_17990425" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592702191393 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1592702191470 ""}
{ "Info" "0" "" "Project  = dled_17990425" {  } {  } 0 0 "Project  = dled_17990425" 0 0 "Fitter" 0 0 1592702191471 ""}
{ "Info" "0" "" "Revision = dled_17990425" {  } {  } 0 0 "Revision = dled_17990425" 0 0 "Fitter" 0 0 1592702191471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1592702191543 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dled_17990425 EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"dled_17990425\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592702191566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592702191646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592702191646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592702191646 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592702191717 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592702191954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592702191954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1592702191954 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592702191954 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592702191959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592702191959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592702191959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592702191959 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1592702191959 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592702191959 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592702191960 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[7\] " "Pin dig\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig[7] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 368 552 728 384 "dig" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[6\] " "Pin dig\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig[6] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 368 552 728 384 "dig" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[5\] " "Pin dig\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig[5] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 368 552 728 384 "dig" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[4\] " "Pin dig\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig[4] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 368 552 728 384 "dig" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[3\] " "Pin dig\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig[3] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 368 552 728 384 "dig" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[2\] " "Pin dig\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig[2] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 368 552 728 384 "dig" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[1\] " "Pin dig\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig[1] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 368 552 728 384 "dig" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dig\[0\] " "Pin dig\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dig[0] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 368 552 728 384 "dig" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[7\] " "Pin seg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[7] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 432 848 1024 448 "seg" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[6\] " "Pin seg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[6] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 432 848 1024 448 "seg" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[5\] " "Pin seg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[5] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 432 848 1024 448 "seg" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[4\] " "Pin seg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[4] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 432 848 1024 448 "seg" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[3\] " "Pin seg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[3] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 432 848 1024 448 "seg" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[2\] " "Pin seg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[2] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 432 848 1024 448 "seg" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[1\] " "Pin seg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[1] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 432 848 1024 448 "seg" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg\[0\] " "Pin seg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { seg[0] } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 432 848 1024 448 "seg" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK48M " "Pin CLK48M not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLK48M } } } { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 184 -16 152 200 "CLK48M" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK48M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1592702192328 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1592702192328 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dled_17990425.sdc " "Synopsys Design Constraints File file not found: 'dled_17990425.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1592702192549 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1592702192549 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1592702192551 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1592702192551 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1592702192551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK48M~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK48M~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592702192561 ""}  } { { "dled_17990425.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_006_dled_20200621/dled_17990425.bdf" { { 184 -16 152 200 "CLK48M" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK48M~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592702192561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\]  " "Automatically promoted node cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1592702192561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_comb_bita16 " "Destination node cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_comb_bita16" {  } { { "db/cntr_dcj.tdf" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/db/cntr_dcj.tdf" 113 2 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt100k:inst|lpm_counter:LPM_COUNTER_component|cntr_dcj:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592702192561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|cmpr_eic:cmpr1\|aneb_result_wire\[0\]~0 " "Destination node cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|cmpr_eic:cmpr1\|aneb_result_wire\[0\]~0" {  } { { "db/cmpr_eic.tdf" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/db/cmpr_eic.tdf" 30 18 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt100k:inst|lpm_counter:LPM_COUNTER_component|cntr_dcj:auto_generated|cmpr_eic:cmpr1|aneb_result_wire[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1592702192561 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1592702192561 ""}  } { { "db/cntr_dcj.tdf" "" { Text "D:/Code/QuartusProjects/eda_006_dled_20200621/db/cntr_dcj.tdf" 118 17 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt100k:inst|lpm_counter:LPM_COUNTER_component|cntr_dcj:auto_generated|counter_reg_bit[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592702192561 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592702192861 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592702192862 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592702192862 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592702192863 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592702192864 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592702192864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592702192864 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592702192864 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592702192865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1592702192865 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592702192865 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1592702192865 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1592702192865 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1592702192865 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592702192865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592702192865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592702192865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592702192865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592702192865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592702192865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592702192865 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1592702192865 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1592702192865 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1592702192865 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592702192888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592702193757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592702193810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592702193816 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592702194307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592702194307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592702194590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/Code/QuartusProjects/eda_006_dled_20200621/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1592702195047 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592702195047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592702195336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1592702195336 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592702195336 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1592702195340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592702195403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592702195569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592702195616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592702195789 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592702196175 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/QuartusProjects/eda_006_dled_20200621/output_files/dled_17990425.fit.smsg " "Generated suppressed messages file D:/Code/QuartusProjects/eda_006_dled_20200621/output_files/dled_17990425.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592702196653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5193 " "Peak virtual memory: 5193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592702196996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 09:16:36 2020 " "Processing ended: Sun Jun 21 09:16:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592702196996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592702196996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592702196996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592702196996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592702198571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592702198571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 09:16:38 2020 " "Processing started: Sun Jun 21 09:16:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592702198571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592702198571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dled_17990425 -c dled_17990425 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dled_17990425 -c dled_17990425" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592702198571 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1592702199226 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592702199242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592702199506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 09:16:39 2020 " "Processing ended: Sun Jun 21 09:16:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592702199506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592702199506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592702199506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592702199506 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592702200129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592702201548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592702201548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 09:16:41 2020 " "Processing started: Sun Jun 21 09:16:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592702201548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592702201548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dled_17990425 -c dled_17990425 " "Command: quartus_sta dled_17990425 -c dled_17990425" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592702201548 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1592702201630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1592702201812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592702201812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592702201880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1592702201880 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dled_17990425.sdc " "Synopsys Design Constraints File file not found: 'dled_17990425.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1592702202179 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1592702202180 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] " "create_clock -period 1.000 -name cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202182 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK48M CLK48M " "create_clock -period 1.000 -name CLK48M CLK48M" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202182 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202182 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1592702202309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202311 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1592702202313 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1592702202319 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592702202338 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592702202338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.128 " "Worst-case setup slack is -4.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.128             -67.160 CLK48M  " "   -4.128             -67.160 CLK48M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.934              -1.874 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\]  " "   -0.934              -1.874 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592702202340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.820 " "Worst-case hold slack is -1.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.820              -1.820 CLK48M  " "   -1.820              -1.820 CLK48M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\]  " "    0.626               0.000 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592702202343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592702202345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592702202346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.279 CLK48M  " "   -3.000             -28.279 CLK48M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -4.461 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592702202350 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1592702202403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1592702202452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1592702202777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202824 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592702202832 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592702202832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.691 " "Worst-case setup slack is -3.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.691             -59.835 CLK48M  " "   -3.691             -59.835 CLK48M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.762              -1.390 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\]  " "   -0.762              -1.390 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592702202833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.651 " "Worst-case hold slack is -1.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.651              -1.651 CLK48M  " "   -1.651              -1.651 CLK48M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\]  " "    0.569               0.000 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592702202837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592702202839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592702202843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.279 CLK48M  " "   -3.000             -28.279 CLK48M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -4.461 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702202847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592702202847 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1592702202898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1592702203093 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1592702203093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.196 " "Worst-case setup slack is -1.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.196             -18.908 CLK48M  " "   -1.196             -18.908 CLK48M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\]  " "    0.193               0.000 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592702203097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.895 " "Worst-case hold slack is -0.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895              -1.960 CLK48M  " "   -0.895              -1.960 CLK48M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\]  " "    0.257               0.000 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592702203102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592702203105 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1592702203105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.105 CLK48M  " "   -3.000             -21.105 CLK48M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\]  " "   -1.000              -3.000 cnt100k:inst\|lpm_counter:LPM_COUNTER_component\|cntr_dcj:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1592702203113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1592702203113 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1592702203549 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1592702203549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592702203611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 09:16:43 2020 " "Processing ended: Sun Jun 21 09:16:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592702203611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592702203611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592702203611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592702203611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592702205336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592702205336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 21 09:16:45 2020 " "Processing started: Sun Jun 21 09:16:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592702205336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592702205336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off dled_17990425 -c dled_17990425 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off dled_17990425 -c dled_17990425" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592702205336 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dled_17990425_8_1200mv_85c_slow.vo D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim// simulation " "Generated file dled_17990425_8_1200mv_85c_slow.vo in folder \"D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592702205726 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dled_17990425_8_1200mv_0c_slow.vo D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim// simulation " "Generated file dled_17990425_8_1200mv_0c_slow.vo in folder \"D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592702205755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dled_17990425_min_1200mv_0c_fast.vo D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim// simulation " "Generated file dled_17990425_min_1200mv_0c_fast.vo in folder \"D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592702205786 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dled_17990425.vo D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim// simulation " "Generated file dled_17990425.vo in folder \"D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592702205816 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dled_17990425_8_1200mv_85c_v_slow.sdo D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim// simulation " "Generated file dled_17990425_8_1200mv_85c_v_slow.sdo in folder \"D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592702205834 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dled_17990425_8_1200mv_0c_v_slow.sdo D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim// simulation " "Generated file dled_17990425_8_1200mv_0c_v_slow.sdo in folder \"D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592702205856 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dled_17990425_min_1200mv_0c_v_fast.sdo D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim// simulation " "Generated file dled_17990425_min_1200mv_0c_v_fast.sdo in folder \"D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592702205885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "dled_17990425_v.sdo D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim// simulation " "Generated file dled_17990425_v.sdo in folder \"D:/Code/QuartusProjects/eda_006_dled_20200621/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1592702205905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4581 " "Peak virtual memory: 4581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592702205971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 21 09:16:45 2020 " "Processing ended: Sun Jun 21 09:16:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592702205971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592702205971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592702205971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592702205971 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592702206578 ""}
