<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_aecf830508d23262985d43a7b64360cb.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPUDisassembler.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPUDisassembler_8h_source.html">Disassembler/AMDGPUDisassembler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUMCTargetDesc_8h_source.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUTargetInfo_8h_source.html">TargetInfo/AMDGPUTargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUBaseInfo_8h_source.html">Utils/AMDGPUBaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DisassemblerTypes_8h_source.html">llvm-c/DisassemblerTypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BinaryFormat_2ELF_8h_source.html">llvm/BinaryFormat/ELF.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCContext_8h_source.html">llvm/MC/MCContext.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCDecoderOps_8h_source.html">llvm/MC/MCDecoderOps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCExpr_8h_source.html">llvm/MC/MCExpr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInstrDesc_8h_source.html">llvm/MC/MCInstrDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCRegisterInfo_8h_source.html">llvm/MC/MCRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCSubtargetInfo_8h_source.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegistry_8h_source.html">llvm/MC/TargetRegistry.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDHSAKernelDescriptor_8h_source.html">llvm/Support/AMDHSAKernelDescriptor.h</a>&quot;</code><br />
<code>#include &quot;AMDGPUGenDisassemblerTables.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUDisassembler.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUDisassembler_8cpp__incl.png" border="0" usemap="#lib_2Target_2AMDGPU_2Disassembler_2AMDGPUDisassembler_8cpp" alt=""/></div>
</div>
</div>
<p><a href="AMDGPUDisassembler_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structVOPModifiers.html">VOPModifiers</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;amdgpu-disassembler&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac8b18da22658e7589a0286322114803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a></td></tr>
<tr class="separator:aac8b18da22658e7589a0286322114803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec291717f10788ac7009575db1dc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#afec291717f10788ac7009575db1dc651">DECODE_OPERAND</a>(StaticDecoderName,  DecoderName)</td></tr>
<tr class="separator:afec291717f10788ac7009575db1dc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4aff7bd0c86d4158d48058d67825ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a6f4aff7bd0c86d4158d48058d67825ba">DECODE_OPERAND_REG_8</a>(RegClass)</td></tr>
<tr class="separator:a6f4aff7bd0c86d4158d48058d67825ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36efcd12c7aade02f99937d563a9dd16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(<a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>,  EncSize,  OpWidth,  EncImm,  MandatoryLiteral,  ImmWidth)</td></tr>
<tr class="separator:a36efcd12c7aade02f99937d563a9dd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a33e20626a398a086dc8f51c676b75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a9a33e20626a398a086dc8f51c676b75e">DECODE_OPERAND_REG_7</a>(RegClass,  OpWidth)&#160;&#160;&#160;<a class="el" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(Decode##RegClass##RegisterClass, 7, OpWidth, Imm, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, 0)</td></tr>
<tr class="separator:a9a33e20626a398a086dc8f51c676b75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8fc7b088cfeb40f4e061818fab02ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a5f8fc7b088cfeb40f4e061818fab02ef">DECODE_OPERAND_REG_AV10</a>(RegClass,  OpWidth)</td></tr>
<tr class="separator:a5f8fc7b088cfeb40f4e061818fab02ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de2c349c33c98f305d5e196f9b32ca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a2de2c349c33c98f305d5e196f9b32ca0">DECODE_OPERAND_SRC_REG_9</a>(RegClass,  OpWidth)&#160;&#160;&#160;<a class="el" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(decodeOperand_##RegClass, 9, OpWidth, Imm, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, 0)</td></tr>
<tr class="separator:a2de2c349c33c98f305d5e196f9b32ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d23e7c296104cf0a366261ad0bfda7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#aa9d23e7c296104cf0a366261ad0bfda7">DECODE_OPERAND_SRC_REG_A9</a>(RegClass,  OpWidth)&#160;&#160;&#160;<a class="el" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(decodeOperand_##RegClass, 9, OpWidth, Imm | 512, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, 0)</td></tr>
<tr class="separator:aa9d23e7c296104cf0a366261ad0bfda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7191e87d3108de2861f96a13c355ae11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a7191e87d3108de2861f96a13c355ae11">DECODE_SRC_OPERAND_REG_AV10</a>(RegClass,  OpWidth)&#160;&#160;&#160;<a class="el" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(decodeOperand_##RegClass, 10, OpWidth, Imm, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, 0)</td></tr>
<tr class="separator:a7191e87d3108de2861f96a13c355ae11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedccc8b402b003b384bc9b6789d771fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#aedccc8b402b003b384bc9b6789d771fb">DECODE_OPERAND_SRC_REG_OR_IMM_9</a>(RegClass,  OpWidth,  ImmWidth)</td></tr>
<tr class="separator:aedccc8b402b003b384bc9b6789d771fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e91c372fb3937885039c217d152e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#ac1e91c372fb3937885039c217d152e27">DECODE_OPERAND_SRC_REG_OR_IMM_A9</a>(RegClass,  OpWidth,  ImmWidth)</td></tr>
<tr class="separator:ac1e91c372fb3937885039c217d152e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a658d4c7f67f294cfb131751afa77b15e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a658d4c7f67f294cfb131751afa77b15e">DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9</a>(RegClass,  OpWidth,  ImmWidth)</td></tr>
<tr class="separator:a658d4c7f67f294cfb131751afa77b15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7e4c42994334246aaea74d14f0f08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(DecName)&#160;&#160;&#160;<a class="el" href="AMDGPUDisassembler_8cpp.html#afec291717f10788ac7009575db1dc651">DECODE_OPERAND</a>(decodeSDWA##DecName, decodeSDWA##DecName)</td></tr>
<tr class="separator:a5d7e4c42994334246aaea74d14f0f08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b14fc850e8e58263a51cd89e7d6c838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(DIRECTIVE,  MASK)</td></tr>
<tr class="separator:a7b14fc850e8e58263a51cd89e7d6c838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b14fc850e8e58263a51cd89e7d6c838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a7b14fc850e8e58263a51cd89e7d6c838">PRINT_DIRECTIVE</a>(DIRECTIVE,  MASK)</td></tr>
<tr class="separator:a7b14fc850e8e58263a51cd89e7d6c838"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:af93d373e6e95b58feb6c1fdf50a0e396"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#af93d373e6e95b58feb6c1fdf50a0e396">DecodeStatus</a> = <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></td></tr>
<tr class="separator:af93d373e6e95b58feb6c1fdf50a0e396"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a9fafc367cabbdce17ed971f70373c7c9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Opnd)</td></tr>
<tr class="separator:a9fafc367cabbdce17ed971f70373c7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c0a22d457ccc212829d0a052685264"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Op, <a class="el" href="classuint16__t.html">uint16_t</a> NameIdx)</td></tr>
<tr class="separator:a39c0a22d457ccc212829d0a052685264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e32ab135e65a17d3e8b13a59278addc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a0e32ab135e65a17d3e8b13a59278addc">decodeSoppBrTarget</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder)</td></tr>
<tr class="separator:a0e32ab135e65a17d3e8b13a59278addc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ec63c03889b569a9f8ea9cc55e8f61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a29ec63c03889b569a9f8ea9cc55e8f61">decodeSMEMOffset</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder)</td></tr>
<tr class="separator:a29ec63c03889b569a9f8ea9cc55e8f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52fe682480e5a4022a50ddb9b03b80a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#ad52fe682480e5a4022a50ddb9b03b80a">decodeBoolReg</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Val, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder)</td></tr>
<tr class="separator:ad52fe682480e5a4022a50ddb9b03b80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83cc097bcdb120c1008b9b9c49929424"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a83cc097bcdb120c1008b9b9c49929424">decodeOperand_f32kimm</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder)</td></tr>
<tr class="separator:a83cc097bcdb120c1008b9b9c49929424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0420acf30f44c6d340ddaace9da7c61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#af0420acf30f44c6d340ddaace9da7c61">decodeOperand_f16kimm</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder)</td></tr>
<tr class="separator:af0420acf30f44c6d340ddaace9da7c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9fa71823613012495803a4be21971d3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#ac9fa71823613012495803a4be21971d3">decodeOperandVOPDDstY</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Val, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> void *Decoder)</td></tr>
<tr class="separator:ac9fa71823613012495803a4be21971d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67245482e0fb8189af448dfed2bc154a"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a67245482e0fb8189af448dfed2bc154a">IsAGPROperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> OpIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a67245482e0fb8189af448dfed2bc154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac87a44315c1ccfc410f9058e351c5c61"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#ac87a44315c1ccfc410f9058e351c5c61">decodeOperand_AVLdSt_Any</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm, <a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a> Opw, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder)</td></tr>
<tr class="separator:ac87a44315c1ccfc410f9058e351c5c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e1f339f67ec493d7fdba3b0e948215"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a99e1f339f67ec493d7fdba3b0e948215">DecodeAVLdSt_32RegisterClass</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder)</td></tr>
<tr class="separator:a99e1f339f67ec493d7fdba3b0e948215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1177dc95777b09efc5fea1f0721ccc5e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a1177dc95777b09efc5fea1f0721ccc5e">DecodeAVLdSt_64RegisterClass</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder)</td></tr>
<tr class="separator:a1177dc95777b09efc5fea1f0721ccc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225ef2f542832c56224a9dd91acf09cb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a225ef2f542832c56224a9dd91acf09cb">DecodeAVLdSt_96RegisterClass</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder)</td></tr>
<tr class="separator:a225ef2f542832c56224a9dd91acf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3926f6f267bf43376a19e5e3c88bb0c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#ad3926f6f267bf43376a19e5e3c88bb0c">DecodeAVLdSt_128RegisterClass</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder)</td></tr>
<tr class="separator:ad3926f6f267bf43376a19e5e3c88bb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a0338891adf05216f5235e1994458c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a40a0338891adf05216f5235e1994458c">DecodeAVLdSt_160RegisterClass</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder)</td></tr>
<tr class="separator:a40a0338891adf05216f5235e1994458c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff8a7b712c8ea0bb1275e621119e498"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:aaff8a7b712c8ea0bb1275e621119e498"><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="classT.html">T</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">eatBytes</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint8_t &gt; &amp;Bytes)</td></tr>
<tr class="separator:aaff8a7b712c8ea0bb1275e621119e498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434621cd1f8f1c0240a47b65ba19ea9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a434621cd1f8f1c0240a47b65ba19ea9b">eat12Bytes</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint8_t &gt; &amp;Bytes)</td></tr>
<tr class="separator:a434621cd1f8f1c0240a47b65ba19ea9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0783d4535728d968806d2e8ec9603f2f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a0783d4535728d968806d2e8ec9603f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0670115d0e8597ec2618045c1076d811"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="structVOPModifiers.html">VOPModifiers</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a0670115d0e8597ec2618045c1076d811">collectVOPModifiers</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, bool IsVOP3P=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="separator:a0670115d0e8597ec2618045c1076d811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96eff11e4ce91e92cfaa3e59f7600100"><td class="memItemLeft" align="right" valign="top">static int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm)</td></tr>
<tr class="separator:a96eff11e4ce91e92cfaa3e59f7600100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb457499c6b9db87a068c5ae53ba32e"><td class="memItemLeft" align="right" valign="top">static int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm)</td></tr>
<tr class="separator:aadb457499c6b9db87a068c5ae53ba32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a733fd121f182d84bb73da74b0829d459"><td class="memItemLeft" align="right" valign="top">static int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm)</td></tr>
<tr class="separator:a733fd121f182d84bb73da74b0829d459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39bfdc97f34af6446c366c8c7edcf8d7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a39bfdc97f34af6446c366c8c7edcf8d7">createAMDGPUSymbolizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;, <a class="el" href="group__LLVMCDisassembler.html#gaa8eb7ea1e53fd6e7a11b6aa4749c6e60">LLVMOpInfoCallback</a>, <a class="el" href="group__LLVMCDisassembler.html#ga947514ae4041aae0971efe3cadc64fe1">LLVMSymbolLookupCallback</a>, void *DisInfo, <a class="el" href="classllvm_1_1MCContext.html">MCContext</a> *Ctx, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MCRelocationInfo.html">MCRelocationInfo</a> &gt; &amp;&amp;RelInfo)</td></tr>
<tr class="separator:a39bfdc97f34af6446c366c8c7edcf8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9beaeb3001bca4240f45d9438e120ac9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#a9beaeb3001bca4240f45d9438e120ac9">createAMDGPUDisassembler</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Target.html">Target</a> &amp;<a class="el" href="classT.html">T</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx)</td></tr>
<tr class="separator:a9beaeb3001bca4240f45d9438e120ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf297f3f63ca3282686b6b725d3ca818"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUDisassembler_8cpp.html#abf297f3f63ca3282686b6b725d3ca818">LLVMInitializeAMDGPUDisassembler</a> ()</td></tr>
<tr class="separator:abf297f3f63ca3282686b6b725d3ca818"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains definition for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> ISA disassembler </p>

<p class="definition">Definition in file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;amdgpu-disassembler&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00039">39</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="afec291717f10788ac7009575db1dc651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec291717f10788ac7009575db1dc651">&#9670;&nbsp;</a></span>DECODE_OPERAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DECODE_OPERAND</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">StaticDecoderName, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DecoderName&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> StaticDecoderName(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,            \</div>
<div class="line">                                        <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <span class="comment">/*Addr*/</span>,                     \</div>
<div class="line">                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {       \</div>
<div class="line">    auto DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);              \</div>
<div class="line">    return <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;DecoderName(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));                           \</div>
<div class="line">  }</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00110">110</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="a9a33e20626a398a086dc8f51c676b75e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a33e20626a398a086dc8f51c676b75e">&#9670;&nbsp;</a></span>DECODE_OPERAND_REG_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DECODE_OPERAND_REG_7</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegClass, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpWidth&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(Decode##RegClass##RegisterClass, 7, OpWidth, Imm, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00143">143</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="a6f4aff7bd0c86d4158d48058d67825ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4aff7bd0c86d4158d48058d67825ba">&#9670;&nbsp;</a></span>DECODE_OPERAND_REG_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DECODE_OPERAND_REG_8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegClass</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Decode##RegClass##RegisterClass(                         \</div>
<div class="line">      <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <span class="comment">/*Addr*/</span>,                           \</div>
<div class="line">      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {                                         \</div>
<div class="line">    assert(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &lt; (1 &lt;&lt; 8) &amp;&amp; <span class="stringliteral">&quot;8-bit encoding&quot;</span>);                                \</div>
<div class="line">    auto DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);              \</div>
<div class="line">    return <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(                                                         \</div>
<div class="line">        Inst, DAsm-&gt;createRegOperand(AMDGPU::RegClass##RegClassID, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>));      \</div>
<div class="line">  }</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00120">120</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="a5f8fc7b088cfeb40f4e061818fab02ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8fc7b088cfeb40f4e061818fab02ef">&#9670;&nbsp;</a></span>DECODE_OPERAND_REG_AV10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DECODE_OPERAND_REG_AV10</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegClass, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpWidth&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(Decode##RegClass##RegisterClass, 10, OpWidth,                   \</div>
<div class="line">               <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> | <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a1aabc86fcadc004d8e7a79e485174649">AMDGPU::EncValues::IS_VGPR</a>, <span class="keyword">false</span>, 0)</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00150">150</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="a2de2c349c33c98f305d5e196f9b32ca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de2c349c33c98f305d5e196f9b32ca0">&#9670;&nbsp;</a></span>DECODE_OPERAND_SRC_REG_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DECODE_OPERAND_SRC_REG_9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegClass, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpWidth&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(decodeOperand_##RegClass, 9, OpWidth, Imm, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00155">155</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="aa9d23e7c296104cf0a366261ad0bfda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d23e7c296104cf0a366261ad0bfda7">&#9670;&nbsp;</a></span>DECODE_OPERAND_SRC_REG_A9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DECODE_OPERAND_SRC_REG_A9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegClass, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpWidth&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(decodeOperand_##RegClass, 9, OpWidth, Imm | 512, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00161">161</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="aedccc8b402b003b384bc9b6789d771fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedccc8b402b003b384bc9b6789d771fb">&#9670;&nbsp;</a></span>DECODE_OPERAND_SRC_REG_OR_IMM_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DECODE_OPERAND_SRC_REG_OR_IMM_9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegClass, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpWidth, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ImmWidth&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(decodeOperand_##RegClass##_Imm##ImmWidth, 9, OpWidth, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,      \</div>
<div class="line">               <span class="keyword">false</span>, ImmWidth)</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00174">174</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="ac1e91c372fb3937885039c217d152e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1e91c372fb3937885039c217d152e27">&#9670;&nbsp;</a></span>DECODE_OPERAND_SRC_REG_OR_IMM_A9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DECODE_OPERAND_SRC_REG_OR_IMM_A9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegClass, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpWidth, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ImmWidth&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(decodeOperand_##RegClass##_Imm##ImmWidth, 9, OpWidth,           \</div>
<div class="line">               <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> | 512, <span class="keyword">false</span>, ImmWidth)</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00180">180</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="a658d4c7f67f294cfb131751afa77b15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a658d4c7f67f294cfb131751afa77b15e">&#9670;&nbsp;</a></span>DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DECODE_OPERAND_SRC_REG_OR_IMM_DEFERRED_9</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegClass, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpWidth, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ImmWidth&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(decodeOperand_##RegClass##_Deferred##_Imm##ImmWidth, 9,         \</div>
<div class="line">               OpWidth, <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <span class="keyword">true</span>, ImmWidth)</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00184">184</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="a5d7e4c42994334246aaea74d14f0f08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d7e4c42994334246aaea74d14f0f08c">&#9670;&nbsp;</a></span>DECODE_SDWA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DECODE_SDWA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DecName</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="AMDGPUDisassembler_8cpp.html#afec291717f10788ac7009575db1dc651">DECODE_OPERAND</a>(decodeSDWA##DecName, decodeSDWA##DecName)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00368">368</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="a7191e87d3108de2861f96a13c355ae11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7191e87d3108de2861f96a13c355ae11">&#9670;&nbsp;</a></span>DECODE_SRC_OPERAND_REG_AV10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DECODE_SRC_OPERAND_REG_AV10</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegClass, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpWidth&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a>(decodeOperand_##RegClass, 10, OpWidth, Imm, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00166">166</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="a36efcd12c7aade02f99937d563a9dd16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36efcd12c7aade02f99937d563a9dd16">&#9670;&nbsp;</a></span>DECODE_SrcOp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DECODE_SrcOp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">EncSize, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">OpWidth, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">EncImm, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">MandatoryLiteral, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ImmWidth&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <span class="comment">/*Addr*/</span>,      \</div>
<div class="line">                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *Decoder) {                    \</div>
<div class="line">    assert(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> &lt; (1 &lt;&lt; EncSize) &amp;&amp; #EncSize <span class="stringliteral">&quot;-bit encoding&quot;</span>);                  \</div>
<div class="line">    auto DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a> *<span class="keyword">&gt;</span>(Decoder);              \</div>
<div class="line">    return <a class="code" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst,                                                    \</div>
<div class="line">                      DAsm-&gt;decodeSrcOp(AMDGPUDisassembler::OpWidth, EncImm,   \</div>
<div class="line">                                        MandatoryLiteral, ImmWidth));          \</div>
<div class="line">  }</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00130">130</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="a7b14fc850e8e58263a51cd89e7d6c838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b14fc850e8e58263a51cd89e7d6c838">&#9670;&nbsp;</a></span>PRINT_DIRECTIVE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRINT_DIRECTIVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DIRECTIVE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">MASK&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">do</span> {                                                                         \</div>
<div class="line">    KdStream &lt;&lt; Indent &lt;&lt; DIRECTIVE <span class="stringliteral">&quot; &quot;</span>                                        \</div>
<div class="line">             &lt;&lt; ((FourByteBuffer &amp; MASK) &gt;&gt; (MASK##_SHIFT)) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;           \</div>
<div class="line">  } <span class="keywordflow">while</span> (0)</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01631">1631</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="a7b14fc850e8e58263a51cd89e7d6c838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b14fc850e8e58263a51cd89e7d6c838">&#9670;&nbsp;</a></span>PRINT_DIRECTIVE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRINT_DIRECTIVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DIRECTIVE, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">MASK&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <span class="keywordflow">do</span> {                                                                         \</div>
<div class="line">    KdStream &lt;&lt; Indent &lt;&lt; DIRECTIVE <span class="stringliteral">&quot; &quot;</span>                                        \</div>
<div class="line">             &lt;&lt; ((TwoByteBuffer &amp; MASK) &gt;&gt; (MASK##_SHIFT)) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;            \</div>
<div class="line">  } <span class="keywordflow">while</span> (0)</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01631">1631</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<a id="aac8b18da22658e7589a0286322114803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac8b18da22658e7589a0286322114803">&#9670;&nbsp;</a></span>SGPR_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SGPR_MAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  (<a class="code" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">isGFX10Plus</a>() ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479ae87eb5c85a286658f237431faaac2302">AMDGPU::EncValues::SGPR_MAX_GFX10</a>                           \</div>
<div class="line">                 : <a class="code" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aac64fcf3822af6f3bf43f3ce984a77d8">AMDGPU::EncValues::SGPR_MAX_SI</a>)</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00041">41</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="af93d373e6e95b58feb6c1fdf50a0e396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93d373e6e95b58feb6c1fdf50a0e396">&#9670;&nbsp;</a></span>DecodeStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> =  <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00045">45</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a9fafc367cabbdce17ed971f70373c7c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fafc367cabbdce17ed971f70373c7c9">&#9670;&nbsp;</a></span>addOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> addOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Opnd</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00059">59</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInst_8h_source.html#l00210">llvm::MCInst::addOperand()</a>, <a class="el" href="MCDisassembler_8h_source.html#l00104">llvm::MCDisassembler::Fail</a>, <a class="el" href="MCInst_8h_source.html#l00060">llvm::MCOperand::isValid()</a>, and <a class="el" href="MCDisassembler_8h_source.html#l00106">llvm::MCDisassembler::Success</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00854">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00104">decodeBoolReg()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00299">decodeOperand_AVLdSt_Any()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00272">decodeOperand_f16kimm()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00265">decodeOperand_f32kimm()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00279">decodeOperandVOPDDstY()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00092">decodeSMEMOffset()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00077">decodeSoppBrTarget()</a>.</p>

</div>
</div>
<a id="a0670115d0e8597ec2618045c1076d811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0670115d0e8597ec2618045c1076d811">&#9670;&nbsp;</a></span>collectVOPModifiers()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="structVOPModifiers.html">VOPModifiers</a> collectVOPModifiers </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsVOP3P</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00745">745</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00234">llvm::SISrcMods::DST_OP_SEL</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="SIDefines_8h_source.html#l00228">llvm::SISrcMods::NEG</a>, <a class="el" href="SIDefines_8h_source.html#l00231">llvm::SISrcMods::NEG_HI</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00739">VOPModifiers::NegHi</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00738">VOPModifiers::NegLo</a>, <a class="el" href="SIDefines_8h_source.html#l00232">llvm::SISrcMods::OP_SEL_0</a>, <a class="el" href="SIDefines_8h_source.html#l00233">llvm::SISrcMods::OP_SEL_1</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00736">VOPModifiers::OpSel</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00737">VOPModifiers::OpSelHi</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00803">llvm::AMDGPUDisassembler::convertDPP8Inst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00836">llvm::AMDGPUDisassembler::convertVOP3DPPInst()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00991">llvm::AMDGPUDisassembler::convertVOP3PDPPInst()</a>.</p>

</div>
</div>
<a id="a9beaeb3001bca4240f45d9438e120ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9beaeb3001bca4240f45d9438e120ac9">&#9670;&nbsp;</a></span>createAMDGPUDisassembler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>* createAMDGPUDisassembler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Target.html">Target</a> &amp;&#160;</td>
          <td class="paramname"><em>T</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCContext.html">MCContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Ctx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l02041">2041</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00047">llvm::AMDGPUDisassembler::AMDGPUDisassembler()</a>, and <a class="el" href="MCDisassembler_8h_source.html#l00197">llvm::MCDisassembler::STI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l02047">LLVMInitializeAMDGPUDisassembler()</a>.</p>

</div>
</div>
<a id="a39bfdc97f34af6446c366c8c7edcf8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39bfdc97f34af6446c366c8c7edcf8d7">&#9670;&nbsp;</a></span>createAMDGPUSymbolizer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a>* createAMDGPUSymbolizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__LLVMCDisassembler.html#gaa8eb7ea1e53fd6e7a11b6aa4749c6e60">LLVMOpInfoCallback</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__LLVMCDisassembler.html#ga947514ae4041aae0971efe3cadc64fe1">LLVMSymbolLookupCallback</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>DisInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCContext.html">MCContext</a> *&#160;</td>
          <td class="paramname"><em>Ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MCRelocationInfo.html">MCRelocationInfo</a> &gt; &amp;&amp;&#160;</td>
          <td class="paramname"><em>RelInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l02032">2032</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00546">move</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l02047">LLVMInitializeAMDGPUDisassembler()</a>.</p>

</div>
</div>
<a id="ad3926f6f267bf43376a19e5e3c88bb0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3926f6f267bf43376a19e5e3c88bb0c">&#9670;&nbsp;</a></span>DecodeAVLdSt_128RegisterClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeAVLdSt_128RegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00355">355</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00299">decodeOperand_AVLdSt_Any()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00173">llvm::AMDGPUDisassembler::OPW128</a>.</p>

</div>
</div>
<a id="a40a0338891adf05216f5235e1994458c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40a0338891adf05216f5235e1994458c">&#9670;&nbsp;</a></span>DecodeAVLdSt_160RegisterClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeAVLdSt_160RegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00362">362</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00299">decodeOperand_AVLdSt_Any()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00174">llvm::AMDGPUDisassembler::OPW160</a>.</p>

</div>
</div>
<a id="a99e1f339f67ec493d7fdba3b0e948215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e1f339f67ec493d7fdba3b0e948215">&#9670;&nbsp;</a></span>DecodeAVLdSt_32RegisterClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeAVLdSt_32RegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00334">334</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00299">decodeOperand_AVLdSt_Any()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00170">llvm::AMDGPUDisassembler::OPW32</a>.</p>

</div>
</div>
<a id="a1177dc95777b09efc5fea1f0721ccc5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1177dc95777b09efc5fea1f0721ccc5e">&#9670;&nbsp;</a></span>DecodeAVLdSt_64RegisterClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeAVLdSt_64RegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00341">341</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00299">decodeOperand_AVLdSt_Any()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00171">llvm::AMDGPUDisassembler::OPW64</a>.</p>

</div>
</div>
<a id="a225ef2f542832c56224a9dd91acf09cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a225ef2f542832c56224a9dd91acf09cb">&#9670;&nbsp;</a></span>DecodeAVLdSt_96RegisterClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeAVLdSt_96RegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00348">348</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00299">decodeOperand_AVLdSt_Any()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="AMDGPUDisassembler_8h_source.html#l00172">llvm::AMDGPUDisassembler::OPW96</a>.</p>

</div>
</div>
<a id="ad52fe682480e5a4022a50ddb9b03b80a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52fe682480e5a4022a50ddb9b03b80a">&#9670;&nbsp;</a></span>decodeBoolReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> decodeBoolReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00104">104</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00059">addOperand()</a>.</p>

</div>
</div>
<a id="ac87a44315c1ccfc410f9058e351c5c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac87a44315c1ccfc410f9058e351c5c61">&#9670;&nbsp;</a></span>decodeOperand_AVLdSt_Any()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> decodeOperand_AVLdSt_Any </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">AMDGPUDisassembler::OpWidthTy</a>&#160;</td>
          <td class="paramname"><em>Opw</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00299">299</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00059">addOperand()</a>, <a class="el" href="SIDefines_8h_source.html#l00060">llvm::SIInstrFlags::DS</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MCInst_8h_source.html#l00208">llvm::MCInst::getNumOperands()</a>, <a class="el" href="MCInst_8h_source.html#l00198">llvm::MCInst::getOpcode()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00285">IsAGPROperand()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00635">TSFlags</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00355">DecodeAVLdSt_128RegisterClass()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00362">DecodeAVLdSt_160RegisterClass()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00334">DecodeAVLdSt_32RegisterClass()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00341">DecodeAVLdSt_64RegisterClass()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00348">DecodeAVLdSt_96RegisterClass()</a>.</p>

</div>
</div>
<a id="af0420acf30f44c6d340ddaace9da7c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0420acf30f44c6d340ddaace9da7c61">&#9670;&nbsp;</a></span>decodeOperand_f16kimm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> decodeOperand_f16kimm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00272">272</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00059">addOperand()</a>, and <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>.</p>

</div>
</div>
<a id="a83cc097bcdb120c1008b9b9c49929424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83cc097bcdb120c1008b9b9c49929424">&#9670;&nbsp;</a></span>decodeOperand_f32kimm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> decodeOperand_f32kimm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00265">265</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00059">addOperand()</a>, and <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>.</p>

</div>
</div>
<a id="ac9fa71823613012495803a4be21971d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9fa71823613012495803a4be21971d3">&#9670;&nbsp;</a></span>decodeOperandVOPDDstY()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> decodeOperandVOPDDstY </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00279">279</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00059">addOperand()</a>.</p>

</div>
</div>
<a id="a29ec63c03889b569a9f8ea9cc55e8f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ec63c03889b569a9f8ea9cc55e8f61">&#9670;&nbsp;</a></span>decodeSMEMOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> decodeSMEMOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00092">92</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00059">addOperand()</a>, <a class="el" href="MCInst_8h_source.html#l00141">llvm::MCOperand::createImm()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

</div>
</div>
<a id="a0e32ab135e65a17d3e8b13a59278addc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e32ab135e65a17d3e8b13a59278addc">&#9670;&nbsp;</a></span>decodeSoppBrTarget()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> decodeSoppBrTarget </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00077">77</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00059">addOperand()</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00079">Addr</a>, <a class="el" href="MCInst_8h_source.html#l00141">llvm::MCOperand::createImm()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="APInt_8cpp_source.html#l00946">llvm::APInt::sext()</a>, and <a class="el" href="MCDisassembler_8h_source.html#l00106">llvm::MCDisassembler::Success</a>.</p>

</div>
</div>
<a id="a434621cd1f8f1c0240a47b65ba19ea9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434621cd1f8f1c0240a47b65ba19ea9b">&#9670;&nbsp;</a></span>eat12Bytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1DecoderUInt128.html">DecoderUInt128</a> eat12Bytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint8_t &gt; &amp;&#160;</td>
          <td class="paramname"><em>Bytes</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00388">388</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00160">llvm::ArrayRef&lt; T &gt;::data()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="ArrayRef_8h_source.html#l00193">llvm::ArrayRef&lt; T &gt;::slice()</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00412">llvm::AMDGPUDisassembler::getInstruction()</a>.</p>

</div>
</div>
<a id="aaff8a7b712c8ea0bb1275e621119e498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff8a7b712c8ea0bb1275e621119e498">&#9670;&nbsp;</a></span>eatBytes()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classT.html">T</a> eatBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; uint8_t &gt; &amp;&#160;</td>
          <td class="paramname"><em>Bytes</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00381">381</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ArrayRef_8h_source.html#l00160">llvm::ArrayRef&lt; T &gt;::data()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00193">llvm::ArrayRef&lt; T &gt;::slice()</a>.</p>

</div>
</div>
<a id="a733fd121f182d84bb73da74b0829d459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a733fd121f182d84bb73da74b0829d459">&#9670;&nbsp;</a></span>getInlineImmVal16()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int64_t getInlineImmVal16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01229">1229</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01254">llvm::AMDGPUDisassembler::decodeFPImmed()</a>.</p>

</div>
</div>
<a id="a96eff11e4ce91e92cfaa3e59f7600100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96eff11e4ce91e92cfaa3e59f7600100">&#9670;&nbsp;</a></span>getInlineImmVal32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int64_t getInlineImmVal32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01179">1179</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a9d56f6c541a0ab888755f9bc198b8eca">f()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01254">llvm::AMDGPUDisassembler::decodeFPImmed()</a>.</p>

</div>
</div>
<a id="aadb457499c6b9db87a068c5ae53ba32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb457499c6b9db87a068c5ae53ba32e">&#9670;&nbsp;</a></span>getInlineImmVal64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int64_t getInlineImmVal64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01204">1204</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01254">llvm::AMDGPUDisassembler::decodeFPImmed()</a>.</p>

</div>
</div>
<a id="a39c0a22d457ccc212829d0a052685264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39c0a22d457ccc212829d0a052685264">&#9670;&nbsp;</a></span>insertNamedMCOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> insertNamedMCOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>NameIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00066">66</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00803">llvm::AMDGPUDisassembler::convertDPP8Inst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00693">llvm::AMDGPUDisassembler::convertEXPInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01041">llvm::AMDGPUDisassembler::convertFMAanyK()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00794">llvm::AMDGPUDisassembler::convertMacDPPInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00715">llvm::AMDGPUDisassembler::convertSDWAInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00703">llvm::AMDGPUDisassembler::convertVINTERPInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00836">llvm::AMDGPUDisassembler::convertVOP3DPPInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00991">llvm::AMDGPUDisassembler::convertVOP3PDPPInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01021">llvm::AMDGPUDisassembler::convertVOPCDPPInst()</a>, and <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00412">llvm::AMDGPUDisassembler::getInstruction()</a>.</p>

</div>
</div>
<a id="a67245482e0fb8189af448dfed2bc154a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67245482e0fb8189af448dfed2bc154a">&#9670;&nbsp;</a></span>IsAGPROperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool IsAGPROperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>OpIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00285">285</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCInst_8h_source.html#l00206">llvm::MCInst::getOperand()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00299">decodeOperand_AVLdSt_Any()</a>.</p>

</div>
</div>
<a id="a0783d4535728d968806d2e8ec9603f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0783d4535728d968806d2e8ec9603f2f">&#9670;&nbsp;</a></span>isValidDPP8()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isValidDPP8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00402">402</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SIDefines_8h_source.html#l00860">llvm::AMDGPU::DPP::DPP8_FI_0</a>, <a class="el" href="SIDefines_8h_source.html#l00861">llvm::AMDGPU::DPP::DPP8_FI_1</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00803">llvm::AMDGPUDisassembler::convertDPP8Inst()</a>.</p>

</div>
</div>
<a id="abf297f3f63ca3282686b6b725d3ca818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf297f3f63ca3282686b6b725d3ca818">&#9670;&nbsp;</a></span>LLVMInitializeAMDGPUDisassembler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> void LLVMInitializeAMDGPUDisassembler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l02047">2047</a> of file <a class="el" href="AMDGPUDisassembler_8cpp_source.html">AMDGPUDisassembler.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l02041">createAMDGPUDisassembler()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l02032">createAMDGPUSymbolizer()</a>, <a class="el" href="AMDGPUTargetInfo_8cpp_source.html#l00025">llvm::getTheGCNTarget()</a>, <a class="el" href="TargetRegistry_8h_source.html#l00972">llvm::TargetRegistry::RegisterMCDisassembler()</a>, and <a class="el" href="TargetRegistry_8h_source.html#l01070">llvm::TargetRegistry::RegisterMCSymbolizer()</a>.</p>

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479a1aabc86fcadc004d8e7a79e485174649"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479a1aabc86fcadc004d8e7a79e485174649">llvm::AMDGPU::EncValues::IS_VGPR</a></div><div class="ttdeci">@ IS_VGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00303">SIDefines.h:303</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a36efcd12c7aade02f99937d563a9dd16"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a36efcd12c7aade02f99937d563a9dd16">DECODE_SrcOp</a></div><div class="ttdeci">#define DECODE_SrcOp(Name, EncSize, OpWidth, EncImm, MandatoryLiteral, ImmWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00130">AMDGPUDisassembler.cpp:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479ae87eb5c85a286658f237431faaac2302"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479ae87eb5c85a286658f237431faaac2302">llvm::AMDGPU::EncValues::SGPR_MAX_GFX10</a></div><div class="ttdeci">@ SGPR_MAX_GFX10</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00290">SIDefines.h:290</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html">llvm::AMDGPUDisassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00090">AMDGPUDisassembler.h:90</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00103">MCDisassembler.h:103</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab07da835cd8eddcfffcfb4192dff59a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">llvm::AMDGPU::isGFX10Plus</a></div><div class="ttdeci">bool isGFX10Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01982">AMDGPUBaseInfo.cpp:1982</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00079">MCDisassembler.h:79</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a9fafc367cabbdce17ed971f70373c7c9"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a></div><div class="ttdeci">static MCDisassembler::DecodeStatus addOperand(MCInst &amp;Inst, const MCOperand &amp;Opnd)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00059">AMDGPUDisassembler.cpp:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1GraphProgram_html_a0ad4685976f8c4d4a697a53fbe05d10b"><div class="ttname"><a href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">llvm::GraphProgram::Name</a></div><div class="ttdeci">Name</div><div class="ttdef"><b>Definition:</b> <a href="GraphWriter_8h_source.html#l00050">GraphWriter.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_a249b16436556fb79134f68b66283a479aac64fcf3822af6f3bf43f3ce984a77d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#a249b16436556fb79134f68b66283a479aac64fcf3822af6f3bf43f3ce984a77d8">llvm::AMDGPU::EncValues::SGPR_MAX_SI</a></div><div class="ttdeci">@ SGPR_MAX_SI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00289">SIDefines.h:289</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
