m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter/simulation/modelsim
vn_bit_counter
Z1 !s110 1544881834
!i10b 1
!s100 VKH5GTGR;R]fM3?>dX@N]1
IMYES725mH6`GWL7L`T=gI3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1544881760
8D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter/n_bit_counter.v
FD:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter/n_bit_counter.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1544881834.000000
!s107 D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter/n_bit_counter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter|D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter/n_bit_counter.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter
Z6 tCvgOpt 0
vn_bit_counter_vlg_tst
R1
!i10b 1
!s100 C58`A^HH9c`GFJY;7a^kP0
ITP5[a9X2HX4jhLXnClS5d1
R2
R0
w1544881752
8D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter/simulation/modelsim/n_bit_counter.vt
FD:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter/simulation/modelsim/n_bit_counter.vt
L0 28
R3
r1
!s85 0
31
R4
!s107 D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter/simulation/modelsim/n_bit_counter.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter/simulation/modelsim|D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter/simulation/modelsim/n_bit_counter.vt|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/MyWorkSpace/CodeProject/FPGA/MyVerilogHDL/n_bit_counter/simulation/modelsim
R6
