
Test007-Servo-Door.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b60  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c8  08008d00  08008d00  00018d00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091c8  080091c8  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080091c8  080091c8  000191c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091d0  080091d0  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091d0  080091d0  000191d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080091d4  080091d4  000191d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080091d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  200001d8  080093ac  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000474  080093ac  00020474  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d41c  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e35  00000000  00000000  0002d663  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cb0  00000000  00000000  0002f498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009e6  00000000  00000000  00030148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001721f  00000000  00000000  00030b2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e37f  00000000  00000000  00047d4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000900a6  00000000  00000000  000560cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004b38  00000000  00000000  000e6174  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000eacac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008ce8 	.word	0x08008ce8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08008ce8 	.word	0x08008ce8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
double dist = 0.0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin) {
 800100a:	88fb      	ldrh	r3, [r7, #6]
 800100c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001010:	d12b      	bne.n	800106a <HAL_GPIO_EXTI_Callback+0x6a>
	case Echo_Pin:
		if(HAL_GPIO_ReadPin(Echo_GPIO_Port, GPIO_Pin)) {
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	4619      	mov	r1, r3
 8001016:	481a      	ldr	r0, [pc, #104]	; (8001080 <HAL_GPIO_EXTI_Callback+0x80>)
 8001018:	f001 f91a 	bl	8002250 <HAL_GPIO_ReadPin>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d004      	beq.n	800102c <HAL_GPIO_EXTI_Callback+0x2c>
			htim2.Instance->CNT = 0;
 8001022:	4b18      	ldr	r3, [pc, #96]	; (8001084 <HAL_GPIO_EXTI_Callback+0x84>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	2200      	movs	r2, #0
 8001028:	625a      	str	r2, [r3, #36]	; 0x24
			}
			else {
				dist = htim2.Instance->CNT * 0.17;
			}
		}
		break;
 800102a:	e01d      	b.n	8001068 <HAL_GPIO_EXTI_Callback+0x68>
			if(htim2.Instance->CNT > 60000) {
 800102c:	4b15      	ldr	r3, [pc, #84]	; (8001084 <HAL_GPIO_EXTI_Callback+0x84>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001032:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001036:	4293      	cmp	r3, r2
 8001038:	d906      	bls.n	8001048 <HAL_GPIO_EXTI_Callback+0x48>
				dist = -1;
 800103a:	4913      	ldr	r1, [pc, #76]	; (8001088 <HAL_GPIO_EXTI_Callback+0x88>)
 800103c:	f04f 0200 	mov.w	r2, #0
 8001040:	4b12      	ldr	r3, [pc, #72]	; (800108c <HAL_GPIO_EXTI_Callback+0x8c>)
 8001042:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8001046:	e00f      	b.n	8001068 <HAL_GPIO_EXTI_Callback+0x68>
				dist = htim2.Instance->CNT * 0.17;
 8001048:	4b0e      	ldr	r3, [pc, #56]	; (8001084 <HAL_GPIO_EXTI_Callback+0x84>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff fa60 	bl	8000514 <__aeabi_ui2d>
 8001054:	a308      	add	r3, pc, #32	; (adr r3, 8001078 <HAL_GPIO_EXTI_Callback+0x78>)
 8001056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800105a:	f7ff fad5 	bl	8000608 <__aeabi_dmul>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	4909      	ldr	r1, [pc, #36]	; (8001088 <HAL_GPIO_EXTI_Callback+0x88>)
 8001064:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8001068:	bf00      	nop
	}
}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	f3af 8000 	nop.w
 8001078:	5c28f5c3 	.word	0x5c28f5c3
 800107c:	3fc5c28f 	.word	0x3fc5c28f
 8001080:	40020000 	.word	0x40020000
 8001084:	2000023c 	.word	0x2000023c
 8001088:	20000318 	.word	0x20000318
 800108c:	bff00000 	.word	0xbff00000

08001090 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001094:	f000 fdb0 	bl	8001bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001098:	f000 f84a 	bl	8001130 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800109c:	f000 fa40 	bl	8001520 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010a0:	f000 fa14 	bl	80014cc <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80010a4:	f000 f99a 	bl	80013dc <MX_TIM3_Init>
  MX_TIM1_Init();
 80010a8:	f000 f8ac 	bl	8001204 <MX_TIM1_Init>
  MX_TIM2_Init();
 80010ac:	f000 f94a 	bl	8001344 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  ProgramStart("Motor Control - Door (Using Servo)");
 80010b0:	4818      	ldr	r0, [pc, #96]	; (8001114 <main+0x84>)
 80010b2:	f000 faf7 	bl	80016a4 <ProgramStart>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80010b6:	2100      	movs	r1, #0
 80010b8:	4817      	ldr	r0, [pc, #92]	; (8001118 <main+0x88>)
 80010ba:	f001 feaf 	bl	8002e1c <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim2);
 80010be:	4817      	ldr	r0, [pc, #92]	; (800111c <main+0x8c>)
 80010c0:	f001 fdf8 	bl	8002cb4 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80010c4:	2104      	movs	r1, #4
 80010c6:	4816      	ldr	r0, [pc, #88]	; (8001120 <main+0x90>)
 80010c8:	f001 fea8 	bl	8002e1c <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  htim1.Instance->CCR1 = 10;
 80010cc:	4b12      	ldr	r3, [pc, #72]	; (8001118 <main+0x88>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	220a      	movs	r2, #10
 80010d2:	635a      	str	r2, [r3, #52]	; 0x34
  while (1)
  {
	  printf("Distance: %f\r\n", dist);
 80010d4:	4b13      	ldr	r3, [pc, #76]	; (8001124 <main+0x94>)
 80010d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010da:	4813      	ldr	r0, [pc, #76]	; (8001128 <main+0x98>)
 80010dc:	f004 f84a 	bl	8005174 <iprintf>
	  if(dist < 500)	htim3.Instance->CCR2 = 1000;
 80010e0:	4b10      	ldr	r3, [pc, #64]	; (8001124 <main+0x94>)
 80010e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010e6:	f04f 0200 	mov.w	r2, #0
 80010ea:	4b10      	ldr	r3, [pc, #64]	; (800112c <main+0x9c>)
 80010ec:	f7ff fcfe 	bl	8000aec <__aeabi_dcmplt>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d005      	beq.n	8001102 <main+0x72>
 80010f6:	4b0a      	ldr	r3, [pc, #40]	; (8001120 <main+0x90>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010fe:	639a      	str	r2, [r3, #56]	; 0x38
 8001100:	e004      	b.n	800110c <main+0x7c>
	  else				htim3.Instance->CCR2 = 5000;
 8001102:	4b07      	ldr	r3, [pc, #28]	; (8001120 <main+0x90>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f241 3288 	movw	r2, #5000	; 0x1388
 800110a:	639a      	str	r2, [r3, #56]	; 0x38
	  HAL_Delay(20);
 800110c:	2014      	movs	r0, #20
 800110e:	f000 fde5 	bl	8001cdc <HAL_Delay>
  {
 8001112:	e7df      	b.n	80010d4 <main+0x44>
 8001114:	08008d00 	.word	0x08008d00
 8001118:	200001f4 	.word	0x200001f4
 800111c:	2000023c 	.word	0x2000023c
 8001120:	20000284 	.word	0x20000284
 8001124:	20000318 	.word	0x20000318
 8001128:	08008d24 	.word	0x08008d24
 800112c:	407f4000 	.word	0x407f4000

08001130 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b094      	sub	sp, #80	; 0x50
 8001134:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001136:	f107 0320 	add.w	r3, r7, #32
 800113a:	2230      	movs	r2, #48	; 0x30
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f004 fa2c 	bl	800559c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001144:	f107 030c 	add.w	r3, r7, #12
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001154:	2300      	movs	r3, #0
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	4b28      	ldr	r3, [pc, #160]	; (80011fc <SystemClock_Config+0xcc>)
 800115a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115c:	4a27      	ldr	r2, [pc, #156]	; (80011fc <SystemClock_Config+0xcc>)
 800115e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001162:	6413      	str	r3, [r2, #64]	; 0x40
 8001164:	4b25      	ldr	r3, [pc, #148]	; (80011fc <SystemClock_Config+0xcc>)
 8001166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800116c:	60bb      	str	r3, [r7, #8]
 800116e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001170:	2300      	movs	r3, #0
 8001172:	607b      	str	r3, [r7, #4]
 8001174:	4b22      	ldr	r3, [pc, #136]	; (8001200 <SystemClock_Config+0xd0>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a21      	ldr	r2, [pc, #132]	; (8001200 <SystemClock_Config+0xd0>)
 800117a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800117e:	6013      	str	r3, [r2, #0]
 8001180:	4b1f      	ldr	r3, [pc, #124]	; (8001200 <SystemClock_Config+0xd0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001188:	607b      	str	r3, [r7, #4]
 800118a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800118c:	2302      	movs	r3, #2
 800118e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001190:	2301      	movs	r3, #1
 8001192:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001194:	2310      	movs	r3, #16
 8001196:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001198:	2302      	movs	r3, #2
 800119a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800119c:	2300      	movs	r3, #0
 800119e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80011a0:	2310      	movs	r3, #16
 80011a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011a4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011a8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011aa:	2304      	movs	r3, #4
 80011ac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011ae:	2304      	movs	r3, #4
 80011b0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011b2:	f107 0320 	add.w	r3, r7, #32
 80011b6:	4618      	mov	r0, r3
 80011b8:	f001 f894 	bl	80022e4 <HAL_RCC_OscConfig>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80011c2:	f000 fa31 	bl	8001628 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011c6:	230f      	movs	r3, #15
 80011c8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ca:	2302      	movs	r3, #2
 80011cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ce:	2300      	movs	r3, #0
 80011d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011d8:	2300      	movs	r3, #0
 80011da:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011dc:	f107 030c 	add.w	r3, r7, #12
 80011e0:	2102      	movs	r1, #2
 80011e2:	4618      	mov	r0, r3
 80011e4:	f001 faf6 	bl	80027d4 <HAL_RCC_ClockConfig>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011ee:	f000 fa1b 	bl	8001628 <Error_Handler>
  }
}
 80011f2:	bf00      	nop
 80011f4:	3750      	adds	r7, #80	; 0x50
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40023800 	.word	0x40023800
 8001200:	40007000 	.word	0x40007000

08001204 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b096      	sub	sp, #88	; 0x58
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800120a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001218:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001222:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	609a      	str	r2, [r3, #8]
 800122e:	60da      	str	r2, [r3, #12]
 8001230:	611a      	str	r2, [r3, #16]
 8001232:	615a      	str	r2, [r3, #20]
 8001234:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001236:	1d3b      	adds	r3, r7, #4
 8001238:	2220      	movs	r2, #32
 800123a:	2100      	movs	r1, #0
 800123c:	4618      	mov	r0, r3
 800123e:	f004 f9ad 	bl	800559c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001242:	4b3e      	ldr	r3, [pc, #248]	; (800133c <MX_TIM1_Init+0x138>)
 8001244:	4a3e      	ldr	r2, [pc, #248]	; (8001340 <MX_TIM1_Init+0x13c>)
 8001246:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8001248:	4b3c      	ldr	r3, [pc, #240]	; (800133c <MX_TIM1_Init+0x138>)
 800124a:	2253      	movs	r2, #83	; 0x53
 800124c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124e:	4b3b      	ldr	r3, [pc, #236]	; (800133c <MX_TIM1_Init+0x138>)
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60000-1;
 8001254:	4b39      	ldr	r3, [pc, #228]	; (800133c <MX_TIM1_Init+0x138>)
 8001256:	f64e 225f 	movw	r2, #59999	; 0xea5f
 800125a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800125c:	4b37      	ldr	r3, [pc, #220]	; (800133c <MX_TIM1_Init+0x138>)
 800125e:	2200      	movs	r2, #0
 8001260:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001262:	4b36      	ldr	r3, [pc, #216]	; (800133c <MX_TIM1_Init+0x138>)
 8001264:	2200      	movs	r2, #0
 8001266:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001268:	4b34      	ldr	r3, [pc, #208]	; (800133c <MX_TIM1_Init+0x138>)
 800126a:	2200      	movs	r2, #0
 800126c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800126e:	4833      	ldr	r0, [pc, #204]	; (800133c <MX_TIM1_Init+0x138>)
 8001270:	f001 fcd0 	bl	8002c14 <HAL_TIM_Base_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800127a:	f000 f9d5 	bl	8001628 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800127e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001282:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001284:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001288:	4619      	mov	r1, r3
 800128a:	482c      	ldr	r0, [pc, #176]	; (800133c <MX_TIM1_Init+0x138>)
 800128c:	f001 ff38 	bl	8003100 <HAL_TIM_ConfigClockSource>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001296:	f000 f9c7 	bl	8001628 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800129a:	4828      	ldr	r0, [pc, #160]	; (800133c <MX_TIM1_Init+0x138>)
 800129c:	f001 fd64 	bl	8002d68 <HAL_TIM_PWM_Init>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80012a6:	f000 f9bf 	bl	8001628 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012aa:	2300      	movs	r3, #0
 80012ac:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ae:	2300      	movs	r3, #0
 80012b0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012b6:	4619      	mov	r1, r3
 80012b8:	4820      	ldr	r0, [pc, #128]	; (800133c <MX_TIM1_Init+0x138>)
 80012ba:	f002 fac1 	bl	8003840 <HAL_TIMEx_MasterConfigSynchronization>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80012c4:	f000 f9b0 	bl	8001628 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012c8:	2360      	movs	r3, #96	; 0x60
 80012ca:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012d0:	2300      	movs	r3, #0
 80012d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012d4:	2300      	movs	r3, #0
 80012d6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012d8:	2300      	movs	r3, #0
 80012da:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012dc:	2300      	movs	r3, #0
 80012de:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012e0:	2300      	movs	r3, #0
 80012e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e8:	2200      	movs	r2, #0
 80012ea:	4619      	mov	r1, r3
 80012ec:	4813      	ldr	r0, [pc, #76]	; (800133c <MX_TIM1_Init+0x138>)
 80012ee:	f001 fe45 	bl	8002f7c <HAL_TIM_PWM_ConfigChannel>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80012f8:	f000 f996 	bl	8001628 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012fc:	2300      	movs	r3, #0
 80012fe:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001300:	2300      	movs	r3, #0
 8001302:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001304:	2300      	movs	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001308:	2300      	movs	r3, #0
 800130a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001310:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001314:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001316:	2300      	movs	r3, #0
 8001318:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	4619      	mov	r1, r3
 800131e:	4807      	ldr	r0, [pc, #28]	; (800133c <MX_TIM1_Init+0x138>)
 8001320:	f002 fafc 	bl	800391c <HAL_TIMEx_ConfigBreakDeadTime>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 800132a:	f000 f97d 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800132e:	4803      	ldr	r0, [pc, #12]	; (800133c <MX_TIM1_Init+0x138>)
 8001330:	f000 fa84 	bl	800183c <HAL_TIM_MspPostInit>

}
 8001334:	bf00      	nop
 8001336:	3758      	adds	r7, #88	; 0x58
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	200001f4 	.word	0x200001f4
 8001340:	40010000 	.word	0x40010000

08001344 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800134a:	f107 0308 	add.w	r3, r7, #8
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001358:	463b      	mov	r3, r7
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001360:	4b1d      	ldr	r3, [pc, #116]	; (80013d8 <MX_TIM2_Init+0x94>)
 8001362:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001366:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001368:	4b1b      	ldr	r3, [pc, #108]	; (80013d8 <MX_TIM2_Init+0x94>)
 800136a:	2253      	movs	r2, #83	; 0x53
 800136c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800136e:	4b1a      	ldr	r3, [pc, #104]	; (80013d8 <MX_TIM2_Init+0x94>)
 8001370:	2200      	movs	r2, #0
 8001372:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001374:	4b18      	ldr	r3, [pc, #96]	; (80013d8 <MX_TIM2_Init+0x94>)
 8001376:	f04f 32ff 	mov.w	r2, #4294967295
 800137a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800137c:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <MX_TIM2_Init+0x94>)
 800137e:	2200      	movs	r2, #0
 8001380:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001382:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <MX_TIM2_Init+0x94>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001388:	4813      	ldr	r0, [pc, #76]	; (80013d8 <MX_TIM2_Init+0x94>)
 800138a:	f001 fc43 	bl	8002c14 <HAL_TIM_Base_Init>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001394:	f000 f948 	bl	8001628 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001398:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800139c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800139e:	f107 0308 	add.w	r3, r7, #8
 80013a2:	4619      	mov	r1, r3
 80013a4:	480c      	ldr	r0, [pc, #48]	; (80013d8 <MX_TIM2_Init+0x94>)
 80013a6:	f001 feab 	bl	8003100 <HAL_TIM_ConfigClockSource>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013b0:	f000 f93a 	bl	8001628 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013b4:	2300      	movs	r3, #0
 80013b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013b8:	2300      	movs	r3, #0
 80013ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013bc:	463b      	mov	r3, r7
 80013be:	4619      	mov	r1, r3
 80013c0:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_TIM2_Init+0x94>)
 80013c2:	f002 fa3d 	bl	8003840 <HAL_TIMEx_MasterConfigSynchronization>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013cc:	f000 f92c 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013d0:	bf00      	nop
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	2000023c 	.word	0x2000023c

080013dc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08e      	sub	sp, #56	; 0x38
 80013e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	605a      	str	r2, [r3, #4]
 80013ec:	609a      	str	r2, [r3, #8]
 80013ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f0:	f107 0320 	add.w	r3, r7, #32
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013fa:	1d3b      	adds	r3, r7, #4
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
 8001408:	615a      	str	r2, [r3, #20]
 800140a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800140c:	4b2d      	ldr	r3, [pc, #180]	; (80014c4 <MX_TIM3_Init+0xe8>)
 800140e:	4a2e      	ldr	r2, [pc, #184]	; (80014c8 <MX_TIM3_Init+0xec>)
 8001410:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42-1;
 8001412:	4b2c      	ldr	r3, [pc, #176]	; (80014c4 <MX_TIM3_Init+0xe8>)
 8001414:	2229      	movs	r2, #41	; 0x29
 8001416:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001418:	4b2a      	ldr	r3, [pc, #168]	; (80014c4 <MX_TIM3_Init+0xe8>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 40000-1;
 800141e:	4b29      	ldr	r3, [pc, #164]	; (80014c4 <MX_TIM3_Init+0xe8>)
 8001420:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8001424:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001426:	4b27      	ldr	r3, [pc, #156]	; (80014c4 <MX_TIM3_Init+0xe8>)
 8001428:	2200      	movs	r2, #0
 800142a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800142c:	4b25      	ldr	r3, [pc, #148]	; (80014c4 <MX_TIM3_Init+0xe8>)
 800142e:	2200      	movs	r2, #0
 8001430:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001432:	4824      	ldr	r0, [pc, #144]	; (80014c4 <MX_TIM3_Init+0xe8>)
 8001434:	f001 fbee 	bl	8002c14 <HAL_TIM_Base_Init>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800143e:	f000 f8f3 	bl	8001628 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001442:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001446:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001448:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800144c:	4619      	mov	r1, r3
 800144e:	481d      	ldr	r0, [pc, #116]	; (80014c4 <MX_TIM3_Init+0xe8>)
 8001450:	f001 fe56 	bl	8003100 <HAL_TIM_ConfigClockSource>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800145a:	f000 f8e5 	bl	8001628 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800145e:	4819      	ldr	r0, [pc, #100]	; (80014c4 <MX_TIM3_Init+0xe8>)
 8001460:	f001 fc82 	bl	8002d68 <HAL_TIM_PWM_Init>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800146a:	f000 f8dd 	bl	8001628 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800146e:	2300      	movs	r3, #0
 8001470:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001472:	2300      	movs	r3, #0
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001476:	f107 0320 	add.w	r3, r7, #32
 800147a:	4619      	mov	r1, r3
 800147c:	4811      	ldr	r0, [pc, #68]	; (80014c4 <MX_TIM3_Init+0xe8>)
 800147e:	f002 f9df 	bl	8003840 <HAL_TIMEx_MasterConfigSynchronization>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001488:	f000 f8ce 	bl	8001628 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800148c:	2360      	movs	r3, #96	; 0x60
 800148e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1000;
 8001490:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001494:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001496:	2300      	movs	r3, #0
 8001498:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800149e:	1d3b      	adds	r3, r7, #4
 80014a0:	2204      	movs	r2, #4
 80014a2:	4619      	mov	r1, r3
 80014a4:	4807      	ldr	r0, [pc, #28]	; (80014c4 <MX_TIM3_Init+0xe8>)
 80014a6:	f001 fd69 	bl	8002f7c <HAL_TIM_PWM_ConfigChannel>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80014b0:	f000 f8ba 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014b4:	4803      	ldr	r0, [pc, #12]	; (80014c4 <MX_TIM3_Init+0xe8>)
 80014b6:	f000 f9c1 	bl	800183c <HAL_TIM_MspPostInit>

}
 80014ba:	bf00      	nop
 80014bc:	3738      	adds	r7, #56	; 0x38
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20000284 	.word	0x20000284
 80014c8:	40000400 	.word	0x40000400

080014cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014d0:	4b11      	ldr	r3, [pc, #68]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014d2:	4a12      	ldr	r2, [pc, #72]	; (800151c <MX_USART2_UART_Init+0x50>)
 80014d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80014d6:	4b10      	ldr	r3, [pc, #64]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014de:	4b0e      	ldr	r3, [pc, #56]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014e4:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ea:	4b0b      	ldr	r3, [pc, #44]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014f0:	4b09      	ldr	r3, [pc, #36]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014f2:	220c      	movs	r2, #12
 80014f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014f6:	4b08      	ldr	r3, [pc, #32]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014fc:	4b06      	ldr	r3, [pc, #24]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 80014fe:	2200      	movs	r2, #0
 8001500:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001502:	4805      	ldr	r0, [pc, #20]	; (8001518 <MX_USART2_UART_Init+0x4c>)
 8001504:	f002 fa5c 	bl	80039c0 <HAL_UART_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800150e:	f000 f88b 	bl	8001628 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	200002cc 	.word	0x200002cc
 800151c:	40004400 	.word	0x40004400

08001520 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b08a      	sub	sp, #40	; 0x28
 8001524:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001526:	f107 0314 	add.w	r3, r7, #20
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]
 8001534:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	4b38      	ldr	r3, [pc, #224]	; (800161c <MX_GPIO_Init+0xfc>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	4a37      	ldr	r2, [pc, #220]	; (800161c <MX_GPIO_Init+0xfc>)
 8001540:	f043 0304 	orr.w	r3, r3, #4
 8001544:	6313      	str	r3, [r2, #48]	; 0x30
 8001546:	4b35      	ldr	r3, [pc, #212]	; (800161c <MX_GPIO_Init+0xfc>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	f003 0304 	and.w	r3, r3, #4
 800154e:	613b      	str	r3, [r7, #16]
 8001550:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	4b31      	ldr	r3, [pc, #196]	; (800161c <MX_GPIO_Init+0xfc>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4a30      	ldr	r2, [pc, #192]	; (800161c <MX_GPIO_Init+0xfc>)
 800155c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4b2e      	ldr	r3, [pc, #184]	; (800161c <MX_GPIO_Init+0xfc>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800156e:	2300      	movs	r3, #0
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	4b2a      	ldr	r3, [pc, #168]	; (800161c <MX_GPIO_Init+0xfc>)
 8001574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001576:	4a29      	ldr	r2, [pc, #164]	; (800161c <MX_GPIO_Init+0xfc>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6313      	str	r3, [r2, #48]	; 0x30
 800157e:	4b27      	ldr	r3, [pc, #156]	; (800161c <MX_GPIO_Init+0xfc>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	60bb      	str	r3, [r7, #8]
 8001588:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	4b23      	ldr	r3, [pc, #140]	; (800161c <MX_GPIO_Init+0xfc>)
 8001590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001592:	4a22      	ldr	r2, [pc, #136]	; (800161c <MX_GPIO_Init+0xfc>)
 8001594:	f043 0302 	orr.w	r3, r3, #2
 8001598:	6313      	str	r3, [r2, #48]	; 0x30
 800159a:	4b20      	ldr	r3, [pc, #128]	; (800161c <MX_GPIO_Init+0xfc>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	f003 0302 	and.w	r3, r3, #2
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2120      	movs	r1, #32
 80015aa:	481d      	ldr	r0, [pc, #116]	; (8001620 <MX_GPIO_Init+0x100>)
 80015ac:	f000 fe68 	bl	8002280 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015b6:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80015ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	4619      	mov	r1, r3
 80015c6:	4817      	ldr	r0, [pc, #92]	; (8001624 <MX_GPIO_Init+0x104>)
 80015c8:	f000 fcbe 	bl	8001f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80015cc:	2320      	movs	r3, #32
 80015ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d0:	2301      	movs	r3, #1
 80015d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d8:	2300      	movs	r3, #0
 80015da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	4619      	mov	r1, r3
 80015e2:	480f      	ldr	r0, [pc, #60]	; (8001620 <MX_GPIO_Init+0x100>)
 80015e4:	f000 fcb0 	bl	8001f48 <HAL_GPIO_Init>

  /*Configure GPIO pin : Echo_Pin */
  GPIO_InitStruct.Pin = Echo_Pin;
 80015e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80015ee:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80015f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	4619      	mov	r1, r3
 80015fe:	4808      	ldr	r0, [pc, #32]	; (8001620 <MX_GPIO_Init+0x100>)
 8001600:	f000 fca2 	bl	8001f48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001604:	2200      	movs	r2, #0
 8001606:	2100      	movs	r1, #0
 8001608:	2017      	movs	r0, #23
 800160a:	f000 fc66 	bl	8001eda <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800160e:	2017      	movs	r0, #23
 8001610:	f000 fc7f 	bl	8001f12 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001614:	bf00      	nop
 8001616:	3728      	adds	r7, #40	; 0x28
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40023800 	.word	0x40023800
 8001620:	40020000 	.word	0x40020000
 8001624:	40020800 	.word	0x40020800

08001628 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800162c:	b672      	cpsid	i
}
 800162e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001630:	e7fe      	b.n	8001630 <Error_Handler+0x8>
	...

08001634 <__io_getchar>:
//#include "C:\Users\user\STM32Cube\Repository\STM32Cube_FW_F4_V1.28.1\Drivers\STM32F4xx_HAL_Driver\inc\stm32f4xx_hal_i2c.h"
extern UART_HandleTypeDef huart2;


int __io_getchar(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
   char ch;
   //     while  
   while(HAL_UART_Receive(&huart2, &ch, 1, 10) != HAL_OK);
 800163a:	bf00      	nop
 800163c:	1df9      	adds	r1, r7, #7
 800163e:	230a      	movs	r3, #10
 8001640:	2201      	movs	r2, #1
 8001642:	480d      	ldr	r0, [pc, #52]	; (8001678 <__io_getchar+0x44>)
 8001644:	f002 fa97 	bl	8003b76 <HAL_UART_Receive>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d1f6      	bne.n	800163c <__io_getchar+0x8>
   HAL_UART_Transmit(&huart2, &ch, 1, 10); // echo: Serial      
 800164e:	1df9      	adds	r1, r7, #7
 8001650:	230a      	movs	r3, #10
 8001652:	2201      	movs	r2, #1
 8001654:	4808      	ldr	r0, [pc, #32]	; (8001678 <__io_getchar+0x44>)
 8001656:	f002 fa03 	bl	8003a60 <HAL_UART_Transmit>
   if(ch == '\r') HAL_UART_Transmit(&huart2, "\n", 1, 10);
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	2b0d      	cmp	r3, #13
 800165e:	d105      	bne.n	800166c <__io_getchar+0x38>
 8001660:	230a      	movs	r3, #10
 8001662:	2201      	movs	r2, #1
 8001664:	4905      	ldr	r1, [pc, #20]	; (800167c <__io_getchar+0x48>)
 8001666:	4804      	ldr	r0, [pc, #16]	; (8001678 <__io_getchar+0x44>)
 8001668:	f002 f9fa 	bl	8003a60 <HAL_UART_Transmit>
   return ch;
 800166c:	79fb      	ldrb	r3, [r7, #7]
}
 800166e:	4618      	mov	r0, r3
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	200002cc 	.word	0x200002cc
 800167c:	08008d34 	.word	0x08008d34

08001680 <__io_putchar>:
int __io_putchar(int ch) // Lowest output Function
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
   HAL_UART_Transmit(&huart2, &ch, 1, 10); // timeout: 10ms
 8001688:	1d39      	adds	r1, r7, #4
 800168a:	230a      	movs	r3, #10
 800168c:	2201      	movs	r2, #1
 800168e:	4804      	ldr	r0, [pc, #16]	; (80016a0 <__io_putchar+0x20>)
 8001690:	f002 f9e6 	bl	8003a60 <HAL_UART_Transmit>
   return ch;
 8001694:	687b      	ldr	r3, [r7, #4]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3708      	adds	r7, #8
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	200002cc 	.word	0x200002cc

080016a4 <ProgramStart>:
void ProgramStart(char *str)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
   //printf("\033[2J\033[0;0H"); // printf("\033[2J"); :  Clear
   cls();
 80016ac:	f000 f830 	bl	8001710 <cls>
   Cursor(0,0);
 80016b0:	2100      	movs	r1, #0
 80016b2:	2000      	movs	r0, #0
 80016b4:	f000 f836 	bl	8001724 <Cursor>
   printf("Program Name - %s\r\n", str);
 80016b8:	6879      	ldr	r1, [r7, #4]
 80016ba:	480a      	ldr	r0, [pc, #40]	; (80016e4 <ProgramStart+0x40>)
 80016bc:	f003 fd5a 	bl	8005174 <iprintf>
   printf("Press Blue-button(B1) to Start ...\r\n");
 80016c0:	4809      	ldr	r0, [pc, #36]	; (80016e8 <ProgramStart+0x44>)
 80016c2:	f003 fdbd 	bl	8005240 <puts>
   StandBy();
 80016c6:	f000 f813 	bl	80016f0 <StandBy>
   setvbuf(stdin, NULL, _IONBF, 0);
 80016ca:	4b08      	ldr	r3, [pc, #32]	; (80016ec <ProgramStart+0x48>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	6858      	ldr	r0, [r3, #4]
 80016d0:	2300      	movs	r3, #0
 80016d2:	2202      	movs	r2, #2
 80016d4:	2100      	movs	r1, #0
 80016d6:	f003 fdbb 	bl	8005250 <setvbuf>
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	08008d38 	.word	0x08008d38
 80016e8:	08008d4c 	.word	0x08008d4c
 80016ec:	20000064 	.word	0x20000064

080016f0 <StandBy>:

void StandBy()
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
   while(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin));
 80016f4:	bf00      	nop
 80016f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016fa:	4804      	ldr	r0, [pc, #16]	; (800170c <StandBy+0x1c>)
 80016fc:	f000 fda8 	bl	8002250 <HAL_GPIO_ReadPin>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1f7      	bne.n	80016f6 <StandBy+0x6>
}
 8001706:	bf00      	nop
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40020800 	.word	0x40020800

08001710 <cls>:

void cls() //  clear
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
   printf("\033[2J");
 8001714:	4802      	ldr	r0, [pc, #8]	; (8001720 <cls+0x10>)
 8001716:	f003 fd2d 	bl	8005174 <iprintf>
}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	08008d70 	.word	0x08008d70

08001724 <Cursor>:

void Cursor(int x, int y)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b088      	sub	sp, #32
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
   char buf[20];
   sprintf(buf, "\033[%d;%dH", y,x);
 800172e:	f107 000c 	add.w	r0, r7, #12
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	683a      	ldr	r2, [r7, #0]
 8001736:	4906      	ldr	r1, [pc, #24]	; (8001750 <Cursor+0x2c>)
 8001738:	f003 fe38 	bl	80053ac <siprintf>
   puts(buf);
 800173c:	f107 030c 	add.w	r3, r7, #12
 8001740:	4618      	mov	r0, r3
 8001742:	f003 fd7d 	bl	8005240 <puts>
}
 8001746:	bf00      	nop
 8001748:	3720      	adds	r7, #32
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	08008d78 	.word	0x08008d78

08001754 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	607b      	str	r3, [r7, #4]
 800175e:	4b10      	ldr	r3, [pc, #64]	; (80017a0 <HAL_MspInit+0x4c>)
 8001760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001762:	4a0f      	ldr	r2, [pc, #60]	; (80017a0 <HAL_MspInit+0x4c>)
 8001764:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001768:	6453      	str	r3, [r2, #68]	; 0x44
 800176a:	4b0d      	ldr	r3, [pc, #52]	; (80017a0 <HAL_MspInit+0x4c>)
 800176c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001772:	607b      	str	r3, [r7, #4]
 8001774:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	603b      	str	r3, [r7, #0]
 800177a:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <HAL_MspInit+0x4c>)
 800177c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800177e:	4a08      	ldr	r2, [pc, #32]	; (80017a0 <HAL_MspInit+0x4c>)
 8001780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001784:	6413      	str	r3, [r2, #64]	; 0x40
 8001786:	4b06      	ldr	r3, [pc, #24]	; (80017a0 <HAL_MspInit+0x4c>)
 8001788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800178e:	603b      	str	r3, [r7, #0]
 8001790:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001792:	2007      	movs	r0, #7
 8001794:	f000 fb96 	bl	8001ec4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001798:	bf00      	nop
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40023800 	.word	0x40023800

080017a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b087      	sub	sp, #28
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a1f      	ldr	r2, [pc, #124]	; (8001830 <HAL_TIM_Base_MspInit+0x8c>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d10e      	bne.n	80017d4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	617b      	str	r3, [r7, #20]
 80017ba:	4b1e      	ldr	r3, [pc, #120]	; (8001834 <HAL_TIM_Base_MspInit+0x90>)
 80017bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017be:	4a1d      	ldr	r2, [pc, #116]	; (8001834 <HAL_TIM_Base_MspInit+0x90>)
 80017c0:	f043 0301 	orr.w	r3, r3, #1
 80017c4:	6453      	str	r3, [r2, #68]	; 0x44
 80017c6:	4b1b      	ldr	r3, [pc, #108]	; (8001834 <HAL_TIM_Base_MspInit+0x90>)
 80017c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ca:	f003 0301 	and.w	r3, r3, #1
 80017ce:	617b      	str	r3, [r7, #20]
 80017d0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80017d2:	e026      	b.n	8001822 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017dc:	d10e      	bne.n	80017fc <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	613b      	str	r3, [r7, #16]
 80017e2:	4b14      	ldr	r3, [pc, #80]	; (8001834 <HAL_TIM_Base_MspInit+0x90>)
 80017e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e6:	4a13      	ldr	r2, [pc, #76]	; (8001834 <HAL_TIM_Base_MspInit+0x90>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	6413      	str	r3, [r2, #64]	; 0x40
 80017ee:	4b11      	ldr	r3, [pc, #68]	; (8001834 <HAL_TIM_Base_MspInit+0x90>)
 80017f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	613b      	str	r3, [r7, #16]
 80017f8:	693b      	ldr	r3, [r7, #16]
}
 80017fa:	e012      	b.n	8001822 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM3)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a0d      	ldr	r2, [pc, #52]	; (8001838 <HAL_TIM_Base_MspInit+0x94>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d10d      	bne.n	8001822 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <HAL_TIM_Base_MspInit+0x90>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	4a09      	ldr	r2, [pc, #36]	; (8001834 <HAL_TIM_Base_MspInit+0x90>)
 8001810:	f043 0302 	orr.w	r3, r3, #2
 8001814:	6413      	str	r3, [r2, #64]	; 0x40
 8001816:	4b07      	ldr	r3, [pc, #28]	; (8001834 <HAL_TIM_Base_MspInit+0x90>)
 8001818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181a:	f003 0302 	and.w	r3, r3, #2
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
}
 8001822:	bf00      	nop
 8001824:	371c      	adds	r7, #28
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40010000 	.word	0x40010000
 8001834:	40023800 	.word	0x40023800
 8001838:	40000400 	.word	0x40000400

0800183c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08a      	sub	sp, #40	; 0x28
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 0314 	add.w	r3, r7, #20
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a24      	ldr	r2, [pc, #144]	; (80018ec <HAL_TIM_MspPostInit+0xb0>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d11f      	bne.n	800189e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	4b23      	ldr	r3, [pc, #140]	; (80018f0 <HAL_TIM_MspPostInit+0xb4>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	4a22      	ldr	r2, [pc, #136]	; (80018f0 <HAL_TIM_MspPostInit+0xb4>)
 8001868:	f043 0301 	orr.w	r3, r3, #1
 800186c:	6313      	str	r3, [r2, #48]	; 0x30
 800186e:	4b20      	ldr	r3, [pc, #128]	; (80018f0 <HAL_TIM_MspPostInit+0xb4>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = Trig_Pin;
 800187a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800187e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001880:	2302      	movs	r3, #2
 8001882:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001884:	2300      	movs	r3, #0
 8001886:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001888:	2300      	movs	r3, #0
 800188a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800188c:	2301      	movs	r3, #1
 800188e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	4619      	mov	r1, r3
 8001896:	4817      	ldr	r0, [pc, #92]	; (80018f4 <HAL_TIM_MspPostInit+0xb8>)
 8001898:	f000 fb56 	bl	8001f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800189c:	e022      	b.n	80018e4 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a15      	ldr	r2, [pc, #84]	; (80018f8 <HAL_TIM_MspPostInit+0xbc>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d11d      	bne.n	80018e4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018a8:	2300      	movs	r3, #0
 80018aa:	60fb      	str	r3, [r7, #12]
 80018ac:	4b10      	ldr	r3, [pc, #64]	; (80018f0 <HAL_TIM_MspPostInit+0xb4>)
 80018ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b0:	4a0f      	ldr	r2, [pc, #60]	; (80018f0 <HAL_TIM_MspPostInit+0xb4>)
 80018b2:	f043 0304 	orr.w	r3, r3, #4
 80018b6:	6313      	str	r3, [r2, #48]	; 0x30
 80018b8:	4b0d      	ldr	r3, [pc, #52]	; (80018f0 <HAL_TIM_MspPostInit+0xb4>)
 80018ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018bc:	f003 0304 	and.w	r3, r3, #4
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Door_Pin;
 80018c4:	2380      	movs	r3, #128	; 0x80
 80018c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c8:	2302      	movs	r3, #2
 80018ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d0:	2300      	movs	r3, #0
 80018d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018d4:	2302      	movs	r3, #2
 80018d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Door_GPIO_Port, &GPIO_InitStruct);
 80018d8:	f107 0314 	add.w	r3, r7, #20
 80018dc:	4619      	mov	r1, r3
 80018de:	4807      	ldr	r0, [pc, #28]	; (80018fc <HAL_TIM_MspPostInit+0xc0>)
 80018e0:	f000 fb32 	bl	8001f48 <HAL_GPIO_Init>
}
 80018e4:	bf00      	nop
 80018e6:	3728      	adds	r7, #40	; 0x28
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40010000 	.word	0x40010000
 80018f0:	40023800 	.word	0x40023800
 80018f4:	40020000 	.word	0x40020000
 80018f8:	40000400 	.word	0x40000400
 80018fc:	40020800 	.word	0x40020800

08001900 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b08a      	sub	sp, #40	; 0x28
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001908:	f107 0314 	add.w	r3, r7, #20
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a19      	ldr	r2, [pc, #100]	; (8001984 <HAL_UART_MspInit+0x84>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d12b      	bne.n	800197a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	613b      	str	r3, [r7, #16]
 8001926:	4b18      	ldr	r3, [pc, #96]	; (8001988 <HAL_UART_MspInit+0x88>)
 8001928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192a:	4a17      	ldr	r2, [pc, #92]	; (8001988 <HAL_UART_MspInit+0x88>)
 800192c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001930:	6413      	str	r3, [r2, #64]	; 0x40
 8001932:	4b15      	ldr	r3, [pc, #84]	; (8001988 <HAL_UART_MspInit+0x88>)
 8001934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193a:	613b      	str	r3, [r7, #16]
 800193c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	4b11      	ldr	r3, [pc, #68]	; (8001988 <HAL_UART_MspInit+0x88>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	4a10      	ldr	r2, [pc, #64]	; (8001988 <HAL_UART_MspInit+0x88>)
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	6313      	str	r3, [r2, #48]	; 0x30
 800194e:	4b0e      	ldr	r3, [pc, #56]	; (8001988 <HAL_UART_MspInit+0x88>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	60fb      	str	r3, [r7, #12]
 8001958:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800195a:	230c      	movs	r3, #12
 800195c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195e:	2302      	movs	r3, #2
 8001960:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001966:	2303      	movs	r3, #3
 8001968:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800196a:	2307      	movs	r3, #7
 800196c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196e:	f107 0314 	add.w	r3, r7, #20
 8001972:	4619      	mov	r1, r3
 8001974:	4805      	ldr	r0, [pc, #20]	; (800198c <HAL_UART_MspInit+0x8c>)
 8001976:	f000 fae7 	bl	8001f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800197a:	bf00      	nop
 800197c:	3728      	adds	r7, #40	; 0x28
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40004400 	.word	0x40004400
 8001988:	40023800 	.word	0x40023800
 800198c:	40020000 	.word	0x40020000

08001990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001994:	e7fe      	b.n	8001994 <NMI_Handler+0x4>

08001996 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001996:	b480      	push	{r7}
 8001998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800199a:	e7fe      	b.n	800199a <HardFault_Handler+0x4>

0800199c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019a0:	e7fe      	b.n	80019a0 <MemManage_Handler+0x4>

080019a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019a6:	e7fe      	b.n	80019a6 <BusFault_Handler+0x4>

080019a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019ac:	e7fe      	b.n	80019ac <UsageFault_Handler+0x4>

080019ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019ae:	b480      	push	{r7}
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019c0:	bf00      	nop
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr

080019ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ca:	b480      	push	{r7}
 80019cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019ce:	bf00      	nop
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019dc:	f000 f95e 	bl	8001c9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Echo_Pin);
 80019e8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80019ec:	f000 fc62 	bl	80022b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  return 1;
 80019f8:	2301      	movs	r3, #1
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <_kill>:

int _kill(int pid, int sig)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a0e:	f003 fe17 	bl	8005640 <__errno>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2216      	movs	r2, #22
 8001a16:	601a      	str	r2, [r3, #0]
  return -1;
 8001a18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <_exit>:

void _exit (int status)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ffe7 	bl	8001a04 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a36:	e7fe      	b.n	8001a36 <_exit+0x12>

08001a38 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a44:	2300      	movs	r3, #0
 8001a46:	617b      	str	r3, [r7, #20]
 8001a48:	e00a      	b.n	8001a60 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a4a:	f7ff fdf3 	bl	8001634 <__io_getchar>
 8001a4e:	4601      	mov	r1, r0
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	1c5a      	adds	r2, r3, #1
 8001a54:	60ba      	str	r2, [r7, #8]
 8001a56:	b2ca      	uxtb	r2, r1
 8001a58:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	617b      	str	r3, [r7, #20]
 8001a60:	697a      	ldr	r2, [r7, #20]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	dbf0      	blt.n	8001a4a <_read+0x12>
  }

  return len;
 8001a68:	687b      	ldr	r3, [r7, #4]
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3718      	adds	r7, #24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b086      	sub	sp, #24
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	60f8      	str	r0, [r7, #12]
 8001a7a:	60b9      	str	r1, [r7, #8]
 8001a7c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a7e:	2300      	movs	r3, #0
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	e009      	b.n	8001a98 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	1c5a      	adds	r2, r3, #1
 8001a88:	60ba      	str	r2, [r7, #8]
 8001a8a:	781b      	ldrb	r3, [r3, #0]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff fdf7 	bl	8001680 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	3301      	adds	r3, #1
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	697a      	ldr	r2, [r7, #20]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	dbf1      	blt.n	8001a84 <_write+0x12>
  }
  return len;
 8001aa0:	687b      	ldr	r3, [r7, #4]
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	3718      	adds	r7, #24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <_close>:

int _close(int file)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	b083      	sub	sp, #12
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ab2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	370c      	adds	r7, #12
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b083      	sub	sp, #12
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
 8001aca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ad2:	605a      	str	r2, [r3, #4]
  return 0;
 8001ad4:	2300      	movs	r3, #0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <_isatty>:

int _isatty(int file)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	b083      	sub	sp, #12
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001aea:	2301      	movs	r3, #1
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b04:	2300      	movs	r3, #0
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3714      	adds	r7, #20
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
	...

08001b14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b086      	sub	sp, #24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b1c:	4a14      	ldr	r2, [pc, #80]	; (8001b70 <_sbrk+0x5c>)
 8001b1e:	4b15      	ldr	r3, [pc, #84]	; (8001b74 <_sbrk+0x60>)
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b28:	4b13      	ldr	r3, [pc, #76]	; (8001b78 <_sbrk+0x64>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d102      	bne.n	8001b36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b30:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <_sbrk+0x64>)
 8001b32:	4a12      	ldr	r2, [pc, #72]	; (8001b7c <_sbrk+0x68>)
 8001b34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b36:	4b10      	ldr	r3, [pc, #64]	; (8001b78 <_sbrk+0x64>)
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d207      	bcs.n	8001b54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b44:	f003 fd7c 	bl	8005640 <__errno>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	220c      	movs	r2, #12
 8001b4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b52:	e009      	b.n	8001b68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b54:	4b08      	ldr	r3, [pc, #32]	; (8001b78 <_sbrk+0x64>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b5a:	4b07      	ldr	r3, [pc, #28]	; (8001b78 <_sbrk+0x64>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	4a05      	ldr	r2, [pc, #20]	; (8001b78 <_sbrk+0x64>)
 8001b64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b66:	68fb      	ldr	r3, [r7, #12]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3718      	adds	r7, #24
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	20020000 	.word	0x20020000
 8001b74:	00000400 	.word	0x00000400
 8001b78:	20000320 	.word	0x20000320
 8001b7c:	20000478 	.word	0x20000478

08001b80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b84:	4b06      	ldr	r3, [pc, #24]	; (8001ba0 <SystemInit+0x20>)
 8001b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b8a:	4a05      	ldr	r2, [pc, #20]	; (8001ba0 <SystemInit+0x20>)
 8001b8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9c:	4770      	bx	lr
 8001b9e:	bf00      	nop
 8001ba0:	e000ed00 	.word	0xe000ed00

08001ba4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ba4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bdc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ba8:	f7ff ffea 	bl	8001b80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bac:	480c      	ldr	r0, [pc, #48]	; (8001be0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bae:	490d      	ldr	r1, [pc, #52]	; (8001be4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bb0:	4a0d      	ldr	r2, [pc, #52]	; (8001be8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bb4:	e002      	b.n	8001bbc <LoopCopyDataInit>

08001bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bba:	3304      	adds	r3, #4

08001bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bc0:	d3f9      	bcc.n	8001bb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bc2:	4a0a      	ldr	r2, [pc, #40]	; (8001bec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bc4:	4c0a      	ldr	r4, [pc, #40]	; (8001bf0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc8:	e001      	b.n	8001bce <LoopFillZerobss>

08001bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bcc:	3204      	adds	r2, #4

08001bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bd0:	d3fb      	bcc.n	8001bca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bd2:	f003 fd3b 	bl	800564c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bd6:	f7ff fa5b 	bl	8001090 <main>
  bx  lr    
 8001bda:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001bdc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001be0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001be4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001be8:	080091d8 	.word	0x080091d8
  ldr r2, =_sbss
 8001bec:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001bf0:	20000474 	.word	0x20000474

08001bf4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bf4:	e7fe      	b.n	8001bf4 <ADC_IRQHandler>
	...

08001bf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bfc:	4b0e      	ldr	r3, [pc, #56]	; (8001c38 <HAL_Init+0x40>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a0d      	ldr	r2, [pc, #52]	; (8001c38 <HAL_Init+0x40>)
 8001c02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c08:	4b0b      	ldr	r3, [pc, #44]	; (8001c38 <HAL_Init+0x40>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a0a      	ldr	r2, [pc, #40]	; (8001c38 <HAL_Init+0x40>)
 8001c0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c14:	4b08      	ldr	r3, [pc, #32]	; (8001c38 <HAL_Init+0x40>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a07      	ldr	r2, [pc, #28]	; (8001c38 <HAL_Init+0x40>)
 8001c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c20:	2003      	movs	r0, #3
 8001c22:	f000 f94f 	bl	8001ec4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c26:	2000      	movs	r0, #0
 8001c28:	f000 f808 	bl	8001c3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c2c:	f7ff fd92 	bl	8001754 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40023c00 	.word	0x40023c00

08001c3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_InitTick+0x54>)
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	4b12      	ldr	r3, [pc, #72]	; (8001c94 <HAL_InitTick+0x58>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f000 f967 	bl	8001f2e <HAL_SYSTICK_Config>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c66:	2301      	movs	r3, #1
 8001c68:	e00e      	b.n	8001c88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2b0f      	cmp	r3, #15
 8001c6e:	d80a      	bhi.n	8001c86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c70:	2200      	movs	r2, #0
 8001c72:	6879      	ldr	r1, [r7, #4]
 8001c74:	f04f 30ff 	mov.w	r0, #4294967295
 8001c78:	f000 f92f 	bl	8001eda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c7c:	4a06      	ldr	r2, [pc, #24]	; (8001c98 <HAL_InitTick+0x5c>)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c82:	2300      	movs	r3, #0
 8001c84:	e000      	b.n	8001c88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3708      	adds	r7, #8
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000000 	.word	0x20000000
 8001c94:	20000008 	.word	0x20000008
 8001c98:	20000004 	.word	0x20000004

08001c9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ca0:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <HAL_IncTick+0x20>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4b06      	ldr	r3, [pc, #24]	; (8001cc0 <HAL_IncTick+0x24>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4413      	add	r3, r2
 8001cac:	4a04      	ldr	r2, [pc, #16]	; (8001cc0 <HAL_IncTick+0x24>)
 8001cae:	6013      	str	r3, [r2, #0]
}
 8001cb0:	bf00      	nop
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	20000008 	.word	0x20000008
 8001cc0:	20000324 	.word	0x20000324

08001cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc8:	4b03      	ldr	r3, [pc, #12]	; (8001cd8 <HAL_GetTick+0x14>)
 8001cca:	681b      	ldr	r3, [r3, #0]
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	20000324 	.word	0x20000324

08001cdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b084      	sub	sp, #16
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ce4:	f7ff ffee 	bl	8001cc4 <HAL_GetTick>
 8001ce8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cf4:	d005      	beq.n	8001d02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cf6:	4b0a      	ldr	r3, [pc, #40]	; (8001d20 <HAL_Delay+0x44>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	4413      	add	r3, r2
 8001d00:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001d02:	bf00      	nop
 8001d04:	f7ff ffde 	bl	8001cc4 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d8f7      	bhi.n	8001d04 <HAL_Delay+0x28>
  {
  }
}
 8001d14:	bf00      	nop
 8001d16:	bf00      	nop
 8001d18:	3710      	adds	r7, #16
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000008 	.word	0x20000008

08001d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f003 0307 	and.w	r3, r3, #7
 8001d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d34:	4b0c      	ldr	r3, [pc, #48]	; (8001d68 <__NVIC_SetPriorityGrouping+0x44>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d3a:	68ba      	ldr	r2, [r7, #8]
 8001d3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d40:	4013      	ands	r3, r2
 8001d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d56:	4a04      	ldr	r2, [pc, #16]	; (8001d68 <__NVIC_SetPriorityGrouping+0x44>)
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	60d3      	str	r3, [r2, #12]
}
 8001d5c:	bf00      	nop
 8001d5e:	3714      	adds	r7, #20
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d70:	4b04      	ldr	r3, [pc, #16]	; (8001d84 <__NVIC_GetPriorityGrouping+0x18>)
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	0a1b      	lsrs	r3, r3, #8
 8001d76:	f003 0307 	and.w	r3, r3, #7
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	db0b      	blt.n	8001db2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d9a:	79fb      	ldrb	r3, [r7, #7]
 8001d9c:	f003 021f 	and.w	r2, r3, #31
 8001da0:	4907      	ldr	r1, [pc, #28]	; (8001dc0 <__NVIC_EnableIRQ+0x38>)
 8001da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da6:	095b      	lsrs	r3, r3, #5
 8001da8:	2001      	movs	r0, #1
 8001daa:	fa00 f202 	lsl.w	r2, r0, r2
 8001dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001db2:	bf00      	nop
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	e000e100 	.word	0xe000e100

08001dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	6039      	str	r1, [r7, #0]
 8001dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	db0a      	blt.n	8001dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	490c      	ldr	r1, [pc, #48]	; (8001e10 <__NVIC_SetPriority+0x4c>)
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	0112      	lsls	r2, r2, #4
 8001de4:	b2d2      	uxtb	r2, r2
 8001de6:	440b      	add	r3, r1
 8001de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dec:	e00a      	b.n	8001e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	b2da      	uxtb	r2, r3
 8001df2:	4908      	ldr	r1, [pc, #32]	; (8001e14 <__NVIC_SetPriority+0x50>)
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	f003 030f 	and.w	r3, r3, #15
 8001dfa:	3b04      	subs	r3, #4
 8001dfc:	0112      	lsls	r2, r2, #4
 8001dfe:	b2d2      	uxtb	r2, r2
 8001e00:	440b      	add	r3, r1
 8001e02:	761a      	strb	r2, [r3, #24]
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr
 8001e10:	e000e100 	.word	0xe000e100
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b089      	sub	sp, #36	; 0x24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	60f8      	str	r0, [r7, #12]
 8001e20:	60b9      	str	r1, [r7, #8]
 8001e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	f003 0307 	and.w	r3, r3, #7
 8001e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f1c3 0307 	rsb	r3, r3, #7
 8001e32:	2b04      	cmp	r3, #4
 8001e34:	bf28      	it	cs
 8001e36:	2304      	movcs	r3, #4
 8001e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	3304      	adds	r3, #4
 8001e3e:	2b06      	cmp	r3, #6
 8001e40:	d902      	bls.n	8001e48 <NVIC_EncodePriority+0x30>
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	3b03      	subs	r3, #3
 8001e46:	e000      	b.n	8001e4a <NVIC_EncodePriority+0x32>
 8001e48:	2300      	movs	r3, #0
 8001e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e50:	69bb      	ldr	r3, [r7, #24]
 8001e52:	fa02 f303 	lsl.w	r3, r2, r3
 8001e56:	43da      	mvns	r2, r3
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	401a      	ands	r2, r3
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e60:	f04f 31ff 	mov.w	r1, #4294967295
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	fa01 f303 	lsl.w	r3, r1, r3
 8001e6a:	43d9      	mvns	r1, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e70:	4313      	orrs	r3, r2
         );
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3724      	adds	r7, #36	; 0x24
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
	...

08001e80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e90:	d301      	bcc.n	8001e96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e92:	2301      	movs	r3, #1
 8001e94:	e00f      	b.n	8001eb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e96:	4a0a      	ldr	r2, [pc, #40]	; (8001ec0 <SysTick_Config+0x40>)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	3b01      	subs	r3, #1
 8001e9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e9e:	210f      	movs	r1, #15
 8001ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea4:	f7ff ff8e 	bl	8001dc4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ea8:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <SysTick_Config+0x40>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eae:	4b04      	ldr	r3, [pc, #16]	; (8001ec0 <SysTick_Config+0x40>)
 8001eb0:	2207      	movs	r2, #7
 8001eb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001eb4:	2300      	movs	r3, #0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	e000e010 	.word	0xe000e010

08001ec4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	f7ff ff29 	bl	8001d24 <__NVIC_SetPriorityGrouping>
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b086      	sub	sp, #24
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	60b9      	str	r1, [r7, #8]
 8001ee4:	607a      	str	r2, [r7, #4]
 8001ee6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001eec:	f7ff ff3e 	bl	8001d6c <__NVIC_GetPriorityGrouping>
 8001ef0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	68b9      	ldr	r1, [r7, #8]
 8001ef6:	6978      	ldr	r0, [r7, #20]
 8001ef8:	f7ff ff8e 	bl	8001e18 <NVIC_EncodePriority>
 8001efc:	4602      	mov	r2, r0
 8001efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f02:	4611      	mov	r1, r2
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff ff5d 	bl	8001dc4 <__NVIC_SetPriority>
}
 8001f0a:	bf00      	nop
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	4603      	mov	r3, r0
 8001f1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff31 	bl	8001d88 <__NVIC_EnableIRQ>
}
 8001f26:	bf00      	nop
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b082      	sub	sp, #8
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f36:	6878      	ldr	r0, [r7, #4]
 8001f38:	f7ff ffa2 	bl	8001e80 <SysTick_Config>
 8001f3c:	4603      	mov	r3, r0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3708      	adds	r7, #8
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
	...

08001f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b089      	sub	sp, #36	; 0x24
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f56:	2300      	movs	r3, #0
 8001f58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f5e:	2300      	movs	r3, #0
 8001f60:	61fb      	str	r3, [r7, #28]
 8001f62:	e159      	b.n	8002218 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f64:	2201      	movs	r2, #1
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	697a      	ldr	r2, [r7, #20]
 8001f74:	4013      	ands	r3, r2
 8001f76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	429a      	cmp	r2, r3
 8001f7e:	f040 8148 	bne.w	8002212 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f003 0303 	and.w	r3, r3, #3
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d005      	beq.n	8001f9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d130      	bne.n	8001ffc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	2203      	movs	r2, #3
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	43db      	mvns	r3, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	68da      	ldr	r2, [r3, #12]
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	091b      	lsrs	r3, r3, #4
 8001fe6:	f003 0201 	and.w	r2, r3, #1
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f003 0303 	and.w	r3, r3, #3
 8002004:	2b03      	cmp	r3, #3
 8002006:	d017      	beq.n	8002038 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	005b      	lsls	r3, r3, #1
 8002012:	2203      	movs	r2, #3
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	43db      	mvns	r3, r3
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	4013      	ands	r3, r2
 800201e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	005b      	lsls	r3, r3, #1
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	4313      	orrs	r3, r2
 8002030:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f003 0303 	and.w	r3, r3, #3
 8002040:	2b02      	cmp	r3, #2
 8002042:	d123      	bne.n	800208c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	08da      	lsrs	r2, r3, #3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3208      	adds	r2, #8
 800204c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002050:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	f003 0307 	and.w	r3, r3, #7
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	220f      	movs	r2, #15
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	43db      	mvns	r3, r3
 8002062:	69ba      	ldr	r2, [r7, #24]
 8002064:	4013      	ands	r3, r2
 8002066:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	691a      	ldr	r2, [r3, #16]
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	4313      	orrs	r3, r2
 800207c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	08da      	lsrs	r2, r3, #3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	3208      	adds	r2, #8
 8002086:	69b9      	ldr	r1, [r7, #24]
 8002088:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	2203      	movs	r2, #3
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	43db      	mvns	r3, r3
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	4013      	ands	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	f003 0203 	and.w	r2, r3, #3
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	005b      	lsls	r3, r3, #1
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	f000 80a2 	beq.w	8002212 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	4b57      	ldr	r3, [pc, #348]	; (8002230 <HAL_GPIO_Init+0x2e8>)
 80020d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d6:	4a56      	ldr	r2, [pc, #344]	; (8002230 <HAL_GPIO_Init+0x2e8>)
 80020d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020dc:	6453      	str	r3, [r2, #68]	; 0x44
 80020de:	4b54      	ldr	r3, [pc, #336]	; (8002230 <HAL_GPIO_Init+0x2e8>)
 80020e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020ea:	4a52      	ldr	r2, [pc, #328]	; (8002234 <HAL_GPIO_Init+0x2ec>)
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	089b      	lsrs	r3, r3, #2
 80020f0:	3302      	adds	r3, #2
 80020f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	f003 0303 	and.w	r3, r3, #3
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	220f      	movs	r2, #15
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	43db      	mvns	r3, r3
 8002108:	69ba      	ldr	r2, [r7, #24]
 800210a:	4013      	ands	r3, r2
 800210c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a49      	ldr	r2, [pc, #292]	; (8002238 <HAL_GPIO_Init+0x2f0>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d019      	beq.n	800214a <HAL_GPIO_Init+0x202>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a48      	ldr	r2, [pc, #288]	; (800223c <HAL_GPIO_Init+0x2f4>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d013      	beq.n	8002146 <HAL_GPIO_Init+0x1fe>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a47      	ldr	r2, [pc, #284]	; (8002240 <HAL_GPIO_Init+0x2f8>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d00d      	beq.n	8002142 <HAL_GPIO_Init+0x1fa>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a46      	ldr	r2, [pc, #280]	; (8002244 <HAL_GPIO_Init+0x2fc>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d007      	beq.n	800213e <HAL_GPIO_Init+0x1f6>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a45      	ldr	r2, [pc, #276]	; (8002248 <HAL_GPIO_Init+0x300>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d101      	bne.n	800213a <HAL_GPIO_Init+0x1f2>
 8002136:	2304      	movs	r3, #4
 8002138:	e008      	b.n	800214c <HAL_GPIO_Init+0x204>
 800213a:	2307      	movs	r3, #7
 800213c:	e006      	b.n	800214c <HAL_GPIO_Init+0x204>
 800213e:	2303      	movs	r3, #3
 8002140:	e004      	b.n	800214c <HAL_GPIO_Init+0x204>
 8002142:	2302      	movs	r3, #2
 8002144:	e002      	b.n	800214c <HAL_GPIO_Init+0x204>
 8002146:	2301      	movs	r3, #1
 8002148:	e000      	b.n	800214c <HAL_GPIO_Init+0x204>
 800214a:	2300      	movs	r3, #0
 800214c:	69fa      	ldr	r2, [r7, #28]
 800214e:	f002 0203 	and.w	r2, r2, #3
 8002152:	0092      	lsls	r2, r2, #2
 8002154:	4093      	lsls	r3, r2
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	4313      	orrs	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800215c:	4935      	ldr	r1, [pc, #212]	; (8002234 <HAL_GPIO_Init+0x2ec>)
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	089b      	lsrs	r3, r3, #2
 8002162:	3302      	adds	r3, #2
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800216a:	4b38      	ldr	r3, [pc, #224]	; (800224c <HAL_GPIO_Init+0x304>)
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	43db      	mvns	r3, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4013      	ands	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d003      	beq.n	800218e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	4313      	orrs	r3, r2
 800218c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800218e:	4a2f      	ldr	r2, [pc, #188]	; (800224c <HAL_GPIO_Init+0x304>)
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002194:	4b2d      	ldr	r3, [pc, #180]	; (800224c <HAL_GPIO_Init+0x304>)
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	43db      	mvns	r3, r3
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	4013      	ands	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d003      	beq.n	80021b8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	4313      	orrs	r3, r2
 80021b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021b8:	4a24      	ldr	r2, [pc, #144]	; (800224c <HAL_GPIO_Init+0x304>)
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021be:	4b23      	ldr	r3, [pc, #140]	; (800224c <HAL_GPIO_Init+0x304>)
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	43db      	mvns	r3, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4013      	ands	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021e2:	4a1a      	ldr	r2, [pc, #104]	; (800224c <HAL_GPIO_Init+0x304>)
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021e8:	4b18      	ldr	r3, [pc, #96]	; (800224c <HAL_GPIO_Init+0x304>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	43db      	mvns	r3, r3
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	4013      	ands	r3, r2
 80021f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d003      	beq.n	800220c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	4313      	orrs	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800220c:	4a0f      	ldr	r2, [pc, #60]	; (800224c <HAL_GPIO_Init+0x304>)
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	3301      	adds	r3, #1
 8002216:	61fb      	str	r3, [r7, #28]
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	2b0f      	cmp	r3, #15
 800221c:	f67f aea2 	bls.w	8001f64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002220:	bf00      	nop
 8002222:	bf00      	nop
 8002224:	3724      	adds	r7, #36	; 0x24
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	40023800 	.word	0x40023800
 8002234:	40013800 	.word	0x40013800
 8002238:	40020000 	.word	0x40020000
 800223c:	40020400 	.word	0x40020400
 8002240:	40020800 	.word	0x40020800
 8002244:	40020c00 	.word	0x40020c00
 8002248:	40021000 	.word	0x40021000
 800224c:	40013c00 	.word	0x40013c00

08002250 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002250:	b480      	push	{r7}
 8002252:	b085      	sub	sp, #20
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	460b      	mov	r3, r1
 800225a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	691a      	ldr	r2, [r3, #16]
 8002260:	887b      	ldrh	r3, [r7, #2]
 8002262:	4013      	ands	r3, r2
 8002264:	2b00      	cmp	r3, #0
 8002266:	d002      	beq.n	800226e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002268:	2301      	movs	r3, #1
 800226a:	73fb      	strb	r3, [r7, #15]
 800226c:	e001      	b.n	8002272 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800226e:	2300      	movs	r3, #0
 8002270:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002272:	7bfb      	ldrb	r3, [r7, #15]
}
 8002274:	4618      	mov	r0, r3
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002280:	b480      	push	{r7}
 8002282:	b083      	sub	sp, #12
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	460b      	mov	r3, r1
 800228a:	807b      	strh	r3, [r7, #2]
 800228c:	4613      	mov	r3, r2
 800228e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002290:	787b      	ldrb	r3, [r7, #1]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d003      	beq.n	800229e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002296:	887a      	ldrh	r2, [r7, #2]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800229c:	e003      	b.n	80022a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800229e:	887b      	ldrh	r3, [r7, #2]
 80022a0:	041a      	lsls	r2, r3, #16
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	619a      	str	r2, [r3, #24]
}
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
	...

080022b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80022be:	4b08      	ldr	r3, [pc, #32]	; (80022e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022c0:	695a      	ldr	r2, [r3, #20]
 80022c2:	88fb      	ldrh	r3, [r7, #6]
 80022c4:	4013      	ands	r3, r2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d006      	beq.n	80022d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80022ca:	4a05      	ldr	r2, [pc, #20]	; (80022e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022cc:	88fb      	ldrh	r3, [r7, #6]
 80022ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80022d0:	88fb      	ldrh	r3, [r7, #6]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7fe fe94 	bl	8001000 <HAL_GPIO_EXTI_Callback>
  }
}
 80022d8:	bf00      	nop
 80022da:	3708      	adds	r7, #8
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40013c00 	.word	0x40013c00

080022e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b086      	sub	sp, #24
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d101      	bne.n	80022f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e267      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d075      	beq.n	80023ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002302:	4b88      	ldr	r3, [pc, #544]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f003 030c 	and.w	r3, r3, #12
 800230a:	2b04      	cmp	r3, #4
 800230c:	d00c      	beq.n	8002328 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800230e:	4b85      	ldr	r3, [pc, #532]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002316:	2b08      	cmp	r3, #8
 8002318:	d112      	bne.n	8002340 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800231a:	4b82      	ldr	r3, [pc, #520]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002322:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002326:	d10b      	bne.n	8002340 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002328:	4b7e      	ldr	r3, [pc, #504]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d05b      	beq.n	80023ec <HAL_RCC_OscConfig+0x108>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d157      	bne.n	80023ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e242      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002348:	d106      	bne.n	8002358 <HAL_RCC_OscConfig+0x74>
 800234a:	4b76      	ldr	r3, [pc, #472]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a75      	ldr	r2, [pc, #468]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002354:	6013      	str	r3, [r2, #0]
 8002356:	e01d      	b.n	8002394 <HAL_RCC_OscConfig+0xb0>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002360:	d10c      	bne.n	800237c <HAL_RCC_OscConfig+0x98>
 8002362:	4b70      	ldr	r3, [pc, #448]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a6f      	ldr	r2, [pc, #444]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002368:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	4b6d      	ldr	r3, [pc, #436]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a6c      	ldr	r2, [pc, #432]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002374:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002378:	6013      	str	r3, [r2, #0]
 800237a:	e00b      	b.n	8002394 <HAL_RCC_OscConfig+0xb0>
 800237c:	4b69      	ldr	r3, [pc, #420]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a68      	ldr	r2, [pc, #416]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002382:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002386:	6013      	str	r3, [r2, #0]
 8002388:	4b66      	ldr	r3, [pc, #408]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a65      	ldr	r2, [pc, #404]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 800238e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002392:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d013      	beq.n	80023c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800239c:	f7ff fc92 	bl	8001cc4 <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023a4:	f7ff fc8e 	bl	8001cc4 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b64      	cmp	r3, #100	; 0x64
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e207      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023b6:	4b5b      	ldr	r3, [pc, #364]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d0f0      	beq.n	80023a4 <HAL_RCC_OscConfig+0xc0>
 80023c2:	e014      	b.n	80023ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c4:	f7ff fc7e 	bl	8001cc4 <HAL_GetTick>
 80023c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023cc:	f7ff fc7a 	bl	8001cc4 <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b64      	cmp	r3, #100	; 0x64
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e1f3      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023de:	4b51      	ldr	r3, [pc, #324]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f0      	bne.n	80023cc <HAL_RCC_OscConfig+0xe8>
 80023ea:	e000      	b.n	80023ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0302 	and.w	r3, r3, #2
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d063      	beq.n	80024c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80023fa:	4b4a      	ldr	r3, [pc, #296]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f003 030c 	and.w	r3, r3, #12
 8002402:	2b00      	cmp	r3, #0
 8002404:	d00b      	beq.n	800241e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002406:	4b47      	ldr	r3, [pc, #284]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800240e:	2b08      	cmp	r3, #8
 8002410:	d11c      	bne.n	800244c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002412:	4b44      	ldr	r3, [pc, #272]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d116      	bne.n	800244c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800241e:	4b41      	ldr	r3, [pc, #260]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d005      	beq.n	8002436 <HAL_RCC_OscConfig+0x152>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	2b01      	cmp	r3, #1
 8002430:	d001      	beq.n	8002436 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e1c7      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002436:	4b3b      	ldr	r3, [pc, #236]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	691b      	ldr	r3, [r3, #16]
 8002442:	00db      	lsls	r3, r3, #3
 8002444:	4937      	ldr	r1, [pc, #220]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002446:	4313      	orrs	r3, r2
 8002448:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800244a:	e03a      	b.n	80024c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d020      	beq.n	8002496 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002454:	4b34      	ldr	r3, [pc, #208]	; (8002528 <HAL_RCC_OscConfig+0x244>)
 8002456:	2201      	movs	r2, #1
 8002458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800245a:	f7ff fc33 	bl	8001cc4 <HAL_GetTick>
 800245e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002460:	e008      	b.n	8002474 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002462:	f7ff fc2f 	bl	8001cc4 <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	2b02      	cmp	r3, #2
 800246e:	d901      	bls.n	8002474 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e1a8      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002474:	4b2b      	ldr	r3, [pc, #172]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d0f0      	beq.n	8002462 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002480:	4b28      	ldr	r3, [pc, #160]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	00db      	lsls	r3, r3, #3
 800248e:	4925      	ldr	r1, [pc, #148]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 8002490:	4313      	orrs	r3, r2
 8002492:	600b      	str	r3, [r1, #0]
 8002494:	e015      	b.n	80024c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002496:	4b24      	ldr	r3, [pc, #144]	; (8002528 <HAL_RCC_OscConfig+0x244>)
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800249c:	f7ff fc12 	bl	8001cc4 <HAL_GetTick>
 80024a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024a2:	e008      	b.n	80024b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024a4:	f7ff fc0e 	bl	8001cc4 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e187      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024b6:	4b1b      	ldr	r3, [pc, #108]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d1f0      	bne.n	80024a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0308 	and.w	r3, r3, #8
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d036      	beq.n	800253c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d016      	beq.n	8002504 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024d6:	4b15      	ldr	r3, [pc, #84]	; (800252c <HAL_RCC_OscConfig+0x248>)
 80024d8:	2201      	movs	r2, #1
 80024da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024dc:	f7ff fbf2 	bl	8001cc4 <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024e2:	e008      	b.n	80024f6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024e4:	f7ff fbee 	bl	8001cc4 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d901      	bls.n	80024f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80024f2:	2303      	movs	r3, #3
 80024f4:	e167      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024f6:	4b0b      	ldr	r3, [pc, #44]	; (8002524 <HAL_RCC_OscConfig+0x240>)
 80024f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d0f0      	beq.n	80024e4 <HAL_RCC_OscConfig+0x200>
 8002502:	e01b      	b.n	800253c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002504:	4b09      	ldr	r3, [pc, #36]	; (800252c <HAL_RCC_OscConfig+0x248>)
 8002506:	2200      	movs	r2, #0
 8002508:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800250a:	f7ff fbdb 	bl	8001cc4 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002510:	e00e      	b.n	8002530 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002512:	f7ff fbd7 	bl	8001cc4 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d907      	bls.n	8002530 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e150      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
 8002524:	40023800 	.word	0x40023800
 8002528:	42470000 	.word	0x42470000
 800252c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002530:	4b88      	ldr	r3, [pc, #544]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002532:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1ea      	bne.n	8002512 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0304 	and.w	r3, r3, #4
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 8097 	beq.w	8002678 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800254a:	2300      	movs	r3, #0
 800254c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800254e:	4b81      	ldr	r3, [pc, #516]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10f      	bne.n	800257a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	4b7d      	ldr	r3, [pc, #500]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	4a7c      	ldr	r2, [pc, #496]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002568:	6413      	str	r3, [r2, #64]	; 0x40
 800256a:	4b7a      	ldr	r3, [pc, #488]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002576:	2301      	movs	r3, #1
 8002578:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800257a:	4b77      	ldr	r3, [pc, #476]	; (8002758 <HAL_RCC_OscConfig+0x474>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002582:	2b00      	cmp	r3, #0
 8002584:	d118      	bne.n	80025b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002586:	4b74      	ldr	r3, [pc, #464]	; (8002758 <HAL_RCC_OscConfig+0x474>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a73      	ldr	r2, [pc, #460]	; (8002758 <HAL_RCC_OscConfig+0x474>)
 800258c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002590:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002592:	f7ff fb97 	bl	8001cc4 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002598:	e008      	b.n	80025ac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800259a:	f7ff fb93 	bl	8001cc4 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e10c      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ac:	4b6a      	ldr	r3, [pc, #424]	; (8002758 <HAL_RCC_OscConfig+0x474>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d0f0      	beq.n	800259a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d106      	bne.n	80025ce <HAL_RCC_OscConfig+0x2ea>
 80025c0:	4b64      	ldr	r3, [pc, #400]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c4:	4a63      	ldr	r2, [pc, #396]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025c6:	f043 0301 	orr.w	r3, r3, #1
 80025ca:	6713      	str	r3, [r2, #112]	; 0x70
 80025cc:	e01c      	b.n	8002608 <HAL_RCC_OscConfig+0x324>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	2b05      	cmp	r3, #5
 80025d4:	d10c      	bne.n	80025f0 <HAL_RCC_OscConfig+0x30c>
 80025d6:	4b5f      	ldr	r3, [pc, #380]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025da:	4a5e      	ldr	r2, [pc, #376]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025dc:	f043 0304 	orr.w	r3, r3, #4
 80025e0:	6713      	str	r3, [r2, #112]	; 0x70
 80025e2:	4b5c      	ldr	r3, [pc, #368]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e6:	4a5b      	ldr	r2, [pc, #364]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025e8:	f043 0301 	orr.w	r3, r3, #1
 80025ec:	6713      	str	r3, [r2, #112]	; 0x70
 80025ee:	e00b      	b.n	8002608 <HAL_RCC_OscConfig+0x324>
 80025f0:	4b58      	ldr	r3, [pc, #352]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f4:	4a57      	ldr	r2, [pc, #348]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025f6:	f023 0301 	bic.w	r3, r3, #1
 80025fa:	6713      	str	r3, [r2, #112]	; 0x70
 80025fc:	4b55      	ldr	r3, [pc, #340]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80025fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002600:	4a54      	ldr	r2, [pc, #336]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002602:	f023 0304 	bic.w	r3, r3, #4
 8002606:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d015      	beq.n	800263c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002610:	f7ff fb58 	bl	8001cc4 <HAL_GetTick>
 8002614:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002616:	e00a      	b.n	800262e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002618:	f7ff fb54 	bl	8001cc4 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	f241 3288 	movw	r2, #5000	; 0x1388
 8002626:	4293      	cmp	r3, r2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e0cb      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800262e:	4b49      	ldr	r3, [pc, #292]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d0ee      	beq.n	8002618 <HAL_RCC_OscConfig+0x334>
 800263a:	e014      	b.n	8002666 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800263c:	f7ff fb42 	bl	8001cc4 <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002642:	e00a      	b.n	800265a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002644:	f7ff fb3e 	bl	8001cc4 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002652:	4293      	cmp	r3, r2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e0b5      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800265a:	4b3e      	ldr	r3, [pc, #248]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 800265c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800265e:	f003 0302 	and.w	r3, r3, #2
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1ee      	bne.n	8002644 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002666:	7dfb      	ldrb	r3, [r7, #23]
 8002668:	2b01      	cmp	r3, #1
 800266a:	d105      	bne.n	8002678 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800266c:	4b39      	ldr	r3, [pc, #228]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 800266e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002670:	4a38      	ldr	r2, [pc, #224]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002672:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002676:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	2b00      	cmp	r3, #0
 800267e:	f000 80a1 	beq.w	80027c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002682:	4b34      	ldr	r3, [pc, #208]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f003 030c 	and.w	r3, r3, #12
 800268a:	2b08      	cmp	r3, #8
 800268c:	d05c      	beq.n	8002748 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	2b02      	cmp	r3, #2
 8002694:	d141      	bne.n	800271a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002696:	4b31      	ldr	r3, [pc, #196]	; (800275c <HAL_RCC_OscConfig+0x478>)
 8002698:	2200      	movs	r2, #0
 800269a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269c:	f7ff fb12 	bl	8001cc4 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026a4:	f7ff fb0e 	bl	8001cc4 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e087      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026b6:	4b27      	ldr	r3, [pc, #156]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f0      	bne.n	80026a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	69da      	ldr	r2, [r3, #28]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	431a      	orrs	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d0:	019b      	lsls	r3, r3, #6
 80026d2:	431a      	orrs	r2, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d8:	085b      	lsrs	r3, r3, #1
 80026da:	3b01      	subs	r3, #1
 80026dc:	041b      	lsls	r3, r3, #16
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e4:	061b      	lsls	r3, r3, #24
 80026e6:	491b      	ldr	r1, [pc, #108]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 80026e8:	4313      	orrs	r3, r2
 80026ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026ec:	4b1b      	ldr	r3, [pc, #108]	; (800275c <HAL_RCC_OscConfig+0x478>)
 80026ee:	2201      	movs	r2, #1
 80026f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f2:	f7ff fae7 	bl	8001cc4 <HAL_GetTick>
 80026f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026f8:	e008      	b.n	800270c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026fa:	f7ff fae3 	bl	8001cc4 <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	2b02      	cmp	r3, #2
 8002706:	d901      	bls.n	800270c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e05c      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800270c:	4b11      	ldr	r3, [pc, #68]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d0f0      	beq.n	80026fa <HAL_RCC_OscConfig+0x416>
 8002718:	e054      	b.n	80027c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800271a:	4b10      	ldr	r3, [pc, #64]	; (800275c <HAL_RCC_OscConfig+0x478>)
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002720:	f7ff fad0 	bl	8001cc4 <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002728:	f7ff facc 	bl	8001cc4 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e045      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800273a:	4b06      	ldr	r3, [pc, #24]	; (8002754 <HAL_RCC_OscConfig+0x470>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1f0      	bne.n	8002728 <HAL_RCC_OscConfig+0x444>
 8002746:	e03d      	b.n	80027c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d107      	bne.n	8002760 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e038      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
 8002754:	40023800 	.word	0x40023800
 8002758:	40007000 	.word	0x40007000
 800275c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002760:	4b1b      	ldr	r3, [pc, #108]	; (80027d0 <HAL_RCC_OscConfig+0x4ec>)
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d028      	beq.n	80027c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002778:	429a      	cmp	r2, r3
 800277a:	d121      	bne.n	80027c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002786:	429a      	cmp	r2, r3
 8002788:	d11a      	bne.n	80027c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002790:	4013      	ands	r3, r2
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002796:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002798:	4293      	cmp	r3, r2
 800279a:	d111      	bne.n	80027c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a6:	085b      	lsrs	r3, r3, #1
 80027a8:	3b01      	subs	r3, #1
 80027aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d107      	bne.n	80027c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027bc:	429a      	cmp	r2, r3
 80027be:	d001      	beq.n	80027c4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e000      	b.n	80027c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3718      	adds	r7, #24
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	40023800 	.word	0x40023800

080027d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d101      	bne.n	80027e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e0cc      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027e8:	4b68      	ldr	r3, [pc, #416]	; (800298c <HAL_RCC_ClockConfig+0x1b8>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d90c      	bls.n	8002810 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f6:	4b65      	ldr	r3, [pc, #404]	; (800298c <HAL_RCC_ClockConfig+0x1b8>)
 80027f8:	683a      	ldr	r2, [r7, #0]
 80027fa:	b2d2      	uxtb	r2, r2
 80027fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027fe:	4b63      	ldr	r3, [pc, #396]	; (800298c <HAL_RCC_ClockConfig+0x1b8>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 0307 	and.w	r3, r3, #7
 8002806:	683a      	ldr	r2, [r7, #0]
 8002808:	429a      	cmp	r2, r3
 800280a:	d001      	beq.n	8002810 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e0b8      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d020      	beq.n	800285e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0304 	and.w	r3, r3, #4
 8002824:	2b00      	cmp	r3, #0
 8002826:	d005      	beq.n	8002834 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002828:	4b59      	ldr	r3, [pc, #356]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	4a58      	ldr	r2, [pc, #352]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 800282e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002832:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0308 	and.w	r3, r3, #8
 800283c:	2b00      	cmp	r3, #0
 800283e:	d005      	beq.n	800284c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002840:	4b53      	ldr	r3, [pc, #332]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	4a52      	ldr	r2, [pc, #328]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002846:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800284a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800284c:	4b50      	ldr	r3, [pc, #320]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	494d      	ldr	r1, [pc, #308]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 800285a:	4313      	orrs	r3, r2
 800285c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0301 	and.w	r3, r3, #1
 8002866:	2b00      	cmp	r3, #0
 8002868:	d044      	beq.n	80028f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	2b01      	cmp	r3, #1
 8002870:	d107      	bne.n	8002882 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002872:	4b47      	ldr	r3, [pc, #284]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d119      	bne.n	80028b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e07f      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	2b02      	cmp	r3, #2
 8002888:	d003      	beq.n	8002892 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800288e:	2b03      	cmp	r3, #3
 8002890:	d107      	bne.n	80028a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002892:	4b3f      	ldr	r3, [pc, #252]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d109      	bne.n	80028b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e06f      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a2:	4b3b      	ldr	r3, [pc, #236]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d101      	bne.n	80028b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e067      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028b2:	4b37      	ldr	r3, [pc, #220]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f023 0203 	bic.w	r2, r3, #3
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	4934      	ldr	r1, [pc, #208]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 80028c0:	4313      	orrs	r3, r2
 80028c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028c4:	f7ff f9fe 	bl	8001cc4 <HAL_GetTick>
 80028c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028ca:	e00a      	b.n	80028e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028cc:	f7ff f9fa 	bl	8001cc4 <HAL_GetTick>
 80028d0:	4602      	mov	r2, r0
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	1ad3      	subs	r3, r2, r3
 80028d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80028da:	4293      	cmp	r3, r2
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e04f      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028e2:	4b2b      	ldr	r3, [pc, #172]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f003 020c 	and.w	r2, r3, #12
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d1eb      	bne.n	80028cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028f4:	4b25      	ldr	r3, [pc, #148]	; (800298c <HAL_RCC_ClockConfig+0x1b8>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f003 0307 	and.w	r3, r3, #7
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d20c      	bcs.n	800291c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002902:	4b22      	ldr	r3, [pc, #136]	; (800298c <HAL_RCC_ClockConfig+0x1b8>)
 8002904:	683a      	ldr	r2, [r7, #0]
 8002906:	b2d2      	uxtb	r2, r2
 8002908:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800290a:	4b20      	ldr	r3, [pc, #128]	; (800298c <HAL_RCC_ClockConfig+0x1b8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f003 0307 	and.w	r3, r3, #7
 8002912:	683a      	ldr	r2, [r7, #0]
 8002914:	429a      	cmp	r2, r3
 8002916:	d001      	beq.n	800291c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e032      	b.n	8002982 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f003 0304 	and.w	r3, r3, #4
 8002924:	2b00      	cmp	r3, #0
 8002926:	d008      	beq.n	800293a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002928:	4b19      	ldr	r3, [pc, #100]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	4916      	ldr	r1, [pc, #88]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002936:	4313      	orrs	r3, r2
 8002938:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0308 	and.w	r3, r3, #8
 8002942:	2b00      	cmp	r3, #0
 8002944:	d009      	beq.n	800295a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002946:	4b12      	ldr	r3, [pc, #72]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	691b      	ldr	r3, [r3, #16]
 8002952:	00db      	lsls	r3, r3, #3
 8002954:	490e      	ldr	r1, [pc, #56]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002956:	4313      	orrs	r3, r2
 8002958:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800295a:	f000 f821 	bl	80029a0 <HAL_RCC_GetSysClockFreq>
 800295e:	4602      	mov	r2, r0
 8002960:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <HAL_RCC_ClockConfig+0x1bc>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	091b      	lsrs	r3, r3, #4
 8002966:	f003 030f 	and.w	r3, r3, #15
 800296a:	490a      	ldr	r1, [pc, #40]	; (8002994 <HAL_RCC_ClockConfig+0x1c0>)
 800296c:	5ccb      	ldrb	r3, [r1, r3]
 800296e:	fa22 f303 	lsr.w	r3, r2, r3
 8002972:	4a09      	ldr	r2, [pc, #36]	; (8002998 <HAL_RCC_ClockConfig+0x1c4>)
 8002974:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002976:	4b09      	ldr	r3, [pc, #36]	; (800299c <HAL_RCC_ClockConfig+0x1c8>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4618      	mov	r0, r3
 800297c:	f7ff f95e 	bl	8001c3c <HAL_InitTick>

  return HAL_OK;
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	3710      	adds	r7, #16
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	40023c00 	.word	0x40023c00
 8002990:	40023800 	.word	0x40023800
 8002994:	08008d84 	.word	0x08008d84
 8002998:	20000000 	.word	0x20000000
 800299c:	20000004 	.word	0x20000004

080029a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029a4:	b094      	sub	sp, #80	; 0x50
 80029a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80029a8:	2300      	movs	r3, #0
 80029aa:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 80029ac:	2300      	movs	r3, #0
 80029ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 80029b0:	2300      	movs	r3, #0
 80029b2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80029b4:	2300      	movs	r3, #0
 80029b6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029b8:	4b79      	ldr	r3, [pc, #484]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f003 030c 	and.w	r3, r3, #12
 80029c0:	2b08      	cmp	r3, #8
 80029c2:	d00d      	beq.n	80029e0 <HAL_RCC_GetSysClockFreq+0x40>
 80029c4:	2b08      	cmp	r3, #8
 80029c6:	f200 80e1 	bhi.w	8002b8c <HAL_RCC_GetSysClockFreq+0x1ec>
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d002      	beq.n	80029d4 <HAL_RCC_GetSysClockFreq+0x34>
 80029ce:	2b04      	cmp	r3, #4
 80029d0:	d003      	beq.n	80029da <HAL_RCC_GetSysClockFreq+0x3a>
 80029d2:	e0db      	b.n	8002b8c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80029d4:	4b73      	ldr	r3, [pc, #460]	; (8002ba4 <HAL_RCC_GetSysClockFreq+0x204>)
 80029d6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80029d8:	e0db      	b.n	8002b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80029da:	4b73      	ldr	r3, [pc, #460]	; (8002ba8 <HAL_RCC_GetSysClockFreq+0x208>)
 80029dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80029de:	e0d8      	b.n	8002b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029e0:	4b6f      	ldr	r3, [pc, #444]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80029e8:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80029ea:	4b6d      	ldr	r3, [pc, #436]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d063      	beq.n	8002abe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029f6:	4b6a      	ldr	r3, [pc, #424]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	099b      	lsrs	r3, r3, #6
 80029fc:	2200      	movs	r2, #0
 80029fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8002a00:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a08:	633b      	str	r3, [r7, #48]	; 0x30
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	637b      	str	r3, [r7, #52]	; 0x34
 8002a0e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002a12:	4622      	mov	r2, r4
 8002a14:	462b      	mov	r3, r5
 8002a16:	f04f 0000 	mov.w	r0, #0
 8002a1a:	f04f 0100 	mov.w	r1, #0
 8002a1e:	0159      	lsls	r1, r3, #5
 8002a20:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a24:	0150      	lsls	r0, r2, #5
 8002a26:	4602      	mov	r2, r0
 8002a28:	460b      	mov	r3, r1
 8002a2a:	4621      	mov	r1, r4
 8002a2c:	1a51      	subs	r1, r2, r1
 8002a2e:	6139      	str	r1, [r7, #16]
 8002a30:	4629      	mov	r1, r5
 8002a32:	eb63 0301 	sbc.w	r3, r3, r1
 8002a36:	617b      	str	r3, [r7, #20]
 8002a38:	f04f 0200 	mov.w	r2, #0
 8002a3c:	f04f 0300 	mov.w	r3, #0
 8002a40:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a44:	4659      	mov	r1, fp
 8002a46:	018b      	lsls	r3, r1, #6
 8002a48:	4651      	mov	r1, sl
 8002a4a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a4e:	4651      	mov	r1, sl
 8002a50:	018a      	lsls	r2, r1, #6
 8002a52:	4651      	mov	r1, sl
 8002a54:	ebb2 0801 	subs.w	r8, r2, r1
 8002a58:	4659      	mov	r1, fp
 8002a5a:	eb63 0901 	sbc.w	r9, r3, r1
 8002a5e:	f04f 0200 	mov.w	r2, #0
 8002a62:	f04f 0300 	mov.w	r3, #0
 8002a66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a72:	4690      	mov	r8, r2
 8002a74:	4699      	mov	r9, r3
 8002a76:	4623      	mov	r3, r4
 8002a78:	eb18 0303 	adds.w	r3, r8, r3
 8002a7c:	60bb      	str	r3, [r7, #8]
 8002a7e:	462b      	mov	r3, r5
 8002a80:	eb49 0303 	adc.w	r3, r9, r3
 8002a84:	60fb      	str	r3, [r7, #12]
 8002a86:	f04f 0200 	mov.w	r2, #0
 8002a8a:	f04f 0300 	mov.w	r3, #0
 8002a8e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a92:	4629      	mov	r1, r5
 8002a94:	024b      	lsls	r3, r1, #9
 8002a96:	4621      	mov	r1, r4
 8002a98:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a9c:	4621      	mov	r1, r4
 8002a9e:	024a      	lsls	r2, r1, #9
 8002aa0:	4610      	mov	r0, r2
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aaa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002aac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002ab0:	f7fe f8f2 	bl	8000c98 <__aeabi_uldivmod>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	4613      	mov	r3, r2
 8002aba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002abc:	e058      	b.n	8002b70 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002abe:	4b38      	ldr	r3, [pc, #224]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	099b      	lsrs	r3, r3, #6
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	4611      	mov	r1, r2
 8002aca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002ace:	623b      	str	r3, [r7, #32]
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ad4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ad8:	4642      	mov	r2, r8
 8002ada:	464b      	mov	r3, r9
 8002adc:	f04f 0000 	mov.w	r0, #0
 8002ae0:	f04f 0100 	mov.w	r1, #0
 8002ae4:	0159      	lsls	r1, r3, #5
 8002ae6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002aea:	0150      	lsls	r0, r2, #5
 8002aec:	4602      	mov	r2, r0
 8002aee:	460b      	mov	r3, r1
 8002af0:	4641      	mov	r1, r8
 8002af2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002af6:	4649      	mov	r1, r9
 8002af8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002afc:	f04f 0200 	mov.w	r2, #0
 8002b00:	f04f 0300 	mov.w	r3, #0
 8002b04:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002b08:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002b0c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002b10:	ebb2 040a 	subs.w	r4, r2, sl
 8002b14:	eb63 050b 	sbc.w	r5, r3, fp
 8002b18:	f04f 0200 	mov.w	r2, #0
 8002b1c:	f04f 0300 	mov.w	r3, #0
 8002b20:	00eb      	lsls	r3, r5, #3
 8002b22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b26:	00e2      	lsls	r2, r4, #3
 8002b28:	4614      	mov	r4, r2
 8002b2a:	461d      	mov	r5, r3
 8002b2c:	4643      	mov	r3, r8
 8002b2e:	18e3      	adds	r3, r4, r3
 8002b30:	603b      	str	r3, [r7, #0]
 8002b32:	464b      	mov	r3, r9
 8002b34:	eb45 0303 	adc.w	r3, r5, r3
 8002b38:	607b      	str	r3, [r7, #4]
 8002b3a:	f04f 0200 	mov.w	r2, #0
 8002b3e:	f04f 0300 	mov.w	r3, #0
 8002b42:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b46:	4629      	mov	r1, r5
 8002b48:	028b      	lsls	r3, r1, #10
 8002b4a:	4621      	mov	r1, r4
 8002b4c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b50:	4621      	mov	r1, r4
 8002b52:	028a      	lsls	r2, r1, #10
 8002b54:	4610      	mov	r0, r2
 8002b56:	4619      	mov	r1, r3
 8002b58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	61bb      	str	r3, [r7, #24]
 8002b5e:	61fa      	str	r2, [r7, #28]
 8002b60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b64:	f7fe f898 	bl	8000c98 <__aeabi_uldivmod>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	460b      	mov	r3, r1
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002b70:	4b0b      	ldr	r3, [pc, #44]	; (8002ba0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	0c1b      	lsrs	r3, r3, #16
 8002b76:	f003 0303 	and.w	r3, r3, #3
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8002b80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002b82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b88:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b8a:	e002      	b.n	8002b92 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b8c:	4b05      	ldr	r3, [pc, #20]	; (8002ba4 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b8e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	3750      	adds	r7, #80	; 0x50
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40023800 	.word	0x40023800
 8002ba4:	00f42400 	.word	0x00f42400
 8002ba8:	007a1200 	.word	0x007a1200

08002bac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bb0:	4b03      	ldr	r3, [pc, #12]	; (8002bc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	20000000 	.word	0x20000000

08002bc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002bc8:	f7ff fff0 	bl	8002bac <HAL_RCC_GetHCLKFreq>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	4b05      	ldr	r3, [pc, #20]	; (8002be4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	0a9b      	lsrs	r3, r3, #10
 8002bd4:	f003 0307 	and.w	r3, r3, #7
 8002bd8:	4903      	ldr	r1, [pc, #12]	; (8002be8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002bda:	5ccb      	ldrb	r3, [r1, r3]
 8002bdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	40023800 	.word	0x40023800
 8002be8:	08008d94 	.word	0x08008d94

08002bec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bf0:	f7ff ffdc 	bl	8002bac <HAL_RCC_GetHCLKFreq>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	4b05      	ldr	r3, [pc, #20]	; (8002c0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	0b5b      	lsrs	r3, r3, #13
 8002bfc:	f003 0307 	and.w	r3, r3, #7
 8002c00:	4903      	ldr	r1, [pc, #12]	; (8002c10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c02:	5ccb      	ldrb	r3, [r1, r3]
 8002c04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	08008d94 	.word	0x08008d94

08002c14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d101      	bne.n	8002c26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e041      	b.n	8002caa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d106      	bne.n	8002c40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c3a:	6878      	ldr	r0, [r7, #4]
 8002c3c:	f7fe fdb2 	bl	80017a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2202      	movs	r2, #2
 8002c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	3304      	adds	r3, #4
 8002c50:	4619      	mov	r1, r3
 8002c52:	4610      	mov	r0, r2
 8002c54:	f000 fb1c 	bl	8003290 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2201      	movs	r2, #1
 8002c94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
	...

08002cb4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d001      	beq.n	8002ccc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e03c      	b.n	8002d46 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2202      	movs	r2, #2
 8002cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a1e      	ldr	r2, [pc, #120]	; (8002d54 <HAL_TIM_Base_Start+0xa0>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d018      	beq.n	8002d10 <HAL_TIM_Base_Start+0x5c>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ce6:	d013      	beq.n	8002d10 <HAL_TIM_Base_Start+0x5c>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a1a      	ldr	r2, [pc, #104]	; (8002d58 <HAL_TIM_Base_Start+0xa4>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d00e      	beq.n	8002d10 <HAL_TIM_Base_Start+0x5c>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a19      	ldr	r2, [pc, #100]	; (8002d5c <HAL_TIM_Base_Start+0xa8>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d009      	beq.n	8002d10 <HAL_TIM_Base_Start+0x5c>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a17      	ldr	r2, [pc, #92]	; (8002d60 <HAL_TIM_Base_Start+0xac>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d004      	beq.n	8002d10 <HAL_TIM_Base_Start+0x5c>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a16      	ldr	r2, [pc, #88]	; (8002d64 <HAL_TIM_Base_Start+0xb0>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d111      	bne.n	8002d34 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f003 0307 	and.w	r3, r3, #7
 8002d1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2b06      	cmp	r3, #6
 8002d20:	d010      	beq.n	8002d44 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f042 0201 	orr.w	r2, r2, #1
 8002d30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d32:	e007      	b.n	8002d44 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f042 0201 	orr.w	r2, r2, #1
 8002d42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	40010000 	.word	0x40010000
 8002d58:	40000400 	.word	0x40000400
 8002d5c:	40000800 	.word	0x40000800
 8002d60:	40000c00 	.word	0x40000c00
 8002d64:	40014000 	.word	0x40014000

08002d68 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e041      	b.n	8002dfe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d106      	bne.n	8002d94 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 f839 	bl	8002e06 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2202      	movs	r2, #2
 8002d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	3304      	adds	r3, #4
 8002da4:	4619      	mov	r1, r3
 8002da6:	4610      	mov	r0, r2
 8002da8:	f000 fa72 	bl	8003290 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002e0e:	bf00      	nop
 8002e10:	370c      	adds	r7, #12
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
	...

08002e1c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d109      	bne.n	8002e40 <HAL_TIM_PWM_Start+0x24>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	bf14      	ite	ne
 8002e38:	2301      	movne	r3, #1
 8002e3a:	2300      	moveq	r3, #0
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	e022      	b.n	8002e86 <HAL_TIM_PWM_Start+0x6a>
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d109      	bne.n	8002e5a <HAL_TIM_PWM_Start+0x3e>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	bf14      	ite	ne
 8002e52:	2301      	movne	r3, #1
 8002e54:	2300      	moveq	r3, #0
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	e015      	b.n	8002e86 <HAL_TIM_PWM_Start+0x6a>
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	2b08      	cmp	r3, #8
 8002e5e:	d109      	bne.n	8002e74 <HAL_TIM_PWM_Start+0x58>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	bf14      	ite	ne
 8002e6c:	2301      	movne	r3, #1
 8002e6e:	2300      	moveq	r3, #0
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	e008      	b.n	8002e86 <HAL_TIM_PWM_Start+0x6a>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	bf14      	ite	ne
 8002e80:	2301      	movne	r3, #1
 8002e82:	2300      	moveq	r3, #0
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e068      	b.n	8002f60 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d104      	bne.n	8002e9e <HAL_TIM_PWM_Start+0x82>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2202      	movs	r2, #2
 8002e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e9c:	e013      	b.n	8002ec6 <HAL_TIM_PWM_Start+0xaa>
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	2b04      	cmp	r3, #4
 8002ea2:	d104      	bne.n	8002eae <HAL_TIM_PWM_Start+0x92>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2202      	movs	r2, #2
 8002ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002eac:	e00b      	b.n	8002ec6 <HAL_TIM_PWM_Start+0xaa>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	2b08      	cmp	r3, #8
 8002eb2:	d104      	bne.n	8002ebe <HAL_TIM_PWM_Start+0xa2>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ebc:	e003      	b.n	8002ec6 <HAL_TIM_PWM_Start+0xaa>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2202      	movs	r2, #2
 8002ec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	6839      	ldr	r1, [r7, #0]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f000 fc90 	bl	80037f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a23      	ldr	r2, [pc, #140]	; (8002f68 <HAL_TIM_PWM_Start+0x14c>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d107      	bne.n	8002eee <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002eec:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a1d      	ldr	r2, [pc, #116]	; (8002f68 <HAL_TIM_PWM_Start+0x14c>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d018      	beq.n	8002f2a <HAL_TIM_PWM_Start+0x10e>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f00:	d013      	beq.n	8002f2a <HAL_TIM_PWM_Start+0x10e>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a19      	ldr	r2, [pc, #100]	; (8002f6c <HAL_TIM_PWM_Start+0x150>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d00e      	beq.n	8002f2a <HAL_TIM_PWM_Start+0x10e>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a17      	ldr	r2, [pc, #92]	; (8002f70 <HAL_TIM_PWM_Start+0x154>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d009      	beq.n	8002f2a <HAL_TIM_PWM_Start+0x10e>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a16      	ldr	r2, [pc, #88]	; (8002f74 <HAL_TIM_PWM_Start+0x158>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d004      	beq.n	8002f2a <HAL_TIM_PWM_Start+0x10e>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a14      	ldr	r2, [pc, #80]	; (8002f78 <HAL_TIM_PWM_Start+0x15c>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d111      	bne.n	8002f4e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f003 0307 	and.w	r3, r3, #7
 8002f34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2b06      	cmp	r3, #6
 8002f3a:	d010      	beq.n	8002f5e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f042 0201 	orr.w	r2, r2, #1
 8002f4a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f4c:	e007      	b.n	8002f5e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f042 0201 	orr.w	r2, r2, #1
 8002f5c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f5e:	2300      	movs	r3, #0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3710      	adds	r7, #16
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	40010000 	.word	0x40010000
 8002f6c:	40000400 	.word	0x40000400
 8002f70:	40000800 	.word	0x40000800
 8002f74:	40000c00 	.word	0x40000c00
 8002f78:	40014000 	.word	0x40014000

08002f7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	60b9      	str	r1, [r7, #8]
 8002f86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d101      	bne.n	8002f9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002f96:	2302      	movs	r3, #2
 8002f98:	e0ae      	b.n	80030f8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2b0c      	cmp	r3, #12
 8002fa6:	f200 809f 	bhi.w	80030e8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002faa:	a201      	add	r2, pc, #4	; (adr r2, 8002fb0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb0:	08002fe5 	.word	0x08002fe5
 8002fb4:	080030e9 	.word	0x080030e9
 8002fb8:	080030e9 	.word	0x080030e9
 8002fbc:	080030e9 	.word	0x080030e9
 8002fc0:	08003025 	.word	0x08003025
 8002fc4:	080030e9 	.word	0x080030e9
 8002fc8:	080030e9 	.word	0x080030e9
 8002fcc:	080030e9 	.word	0x080030e9
 8002fd0:	08003067 	.word	0x08003067
 8002fd4:	080030e9 	.word	0x080030e9
 8002fd8:	080030e9 	.word	0x080030e9
 8002fdc:	080030e9 	.word	0x080030e9
 8002fe0:	080030a7 	.word	0x080030a7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68b9      	ldr	r1, [r7, #8]
 8002fea:	4618      	mov	r0, r3
 8002fec:	f000 f9dc 	bl	80033a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	699a      	ldr	r2, [r3, #24]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f042 0208 	orr.w	r2, r2, #8
 8002ffe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	699a      	ldr	r2, [r3, #24]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 0204 	bic.w	r2, r2, #4
 800300e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	6999      	ldr	r1, [r3, #24]
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	691a      	ldr	r2, [r3, #16]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	619a      	str	r2, [r3, #24]
      break;
 8003022:	e064      	b.n	80030ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68b9      	ldr	r1, [r7, #8]
 800302a:	4618      	mov	r0, r3
 800302c:	f000 fa22 	bl	8003474 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	699a      	ldr	r2, [r3, #24]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800303e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	699a      	ldr	r2, [r3, #24]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800304e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6999      	ldr	r1, [r3, #24]
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	691b      	ldr	r3, [r3, #16]
 800305a:	021a      	lsls	r2, r3, #8
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	430a      	orrs	r2, r1
 8003062:	619a      	str	r2, [r3, #24]
      break;
 8003064:	e043      	b.n	80030ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	68b9      	ldr	r1, [r7, #8]
 800306c:	4618      	mov	r0, r3
 800306e:	f000 fa6d 	bl	800354c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	69da      	ldr	r2, [r3, #28]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f042 0208 	orr.w	r2, r2, #8
 8003080:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	69da      	ldr	r2, [r3, #28]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f022 0204 	bic.w	r2, r2, #4
 8003090:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	69d9      	ldr	r1, [r3, #28]
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	691a      	ldr	r2, [r3, #16]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	430a      	orrs	r2, r1
 80030a2:	61da      	str	r2, [r3, #28]
      break;
 80030a4:	e023      	b.n	80030ee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	68b9      	ldr	r1, [r7, #8]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f000 fab7 	bl	8003620 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	69da      	ldr	r2, [r3, #28]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	69da      	ldr	r2, [r3, #28]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	69d9      	ldr	r1, [r3, #28]
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	021a      	lsls	r2, r3, #8
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	430a      	orrs	r2, r1
 80030e4:	61da      	str	r2, [r3, #28]
      break;
 80030e6:	e002      	b.n	80030ee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	75fb      	strb	r3, [r7, #23]
      break;
 80030ec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80030f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3718      	adds	r7, #24
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800310a:	2300      	movs	r3, #0
 800310c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <HAL_TIM_ConfigClockSource+0x1c>
 8003118:	2302      	movs	r3, #2
 800311a:	e0b4      	b.n	8003286 <HAL_TIM_ConfigClockSource+0x186>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2202      	movs	r2, #2
 8003128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800313a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003142:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	68ba      	ldr	r2, [r7, #8]
 800314a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003154:	d03e      	beq.n	80031d4 <HAL_TIM_ConfigClockSource+0xd4>
 8003156:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800315a:	f200 8087 	bhi.w	800326c <HAL_TIM_ConfigClockSource+0x16c>
 800315e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003162:	f000 8086 	beq.w	8003272 <HAL_TIM_ConfigClockSource+0x172>
 8003166:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800316a:	d87f      	bhi.n	800326c <HAL_TIM_ConfigClockSource+0x16c>
 800316c:	2b70      	cmp	r3, #112	; 0x70
 800316e:	d01a      	beq.n	80031a6 <HAL_TIM_ConfigClockSource+0xa6>
 8003170:	2b70      	cmp	r3, #112	; 0x70
 8003172:	d87b      	bhi.n	800326c <HAL_TIM_ConfigClockSource+0x16c>
 8003174:	2b60      	cmp	r3, #96	; 0x60
 8003176:	d050      	beq.n	800321a <HAL_TIM_ConfigClockSource+0x11a>
 8003178:	2b60      	cmp	r3, #96	; 0x60
 800317a:	d877      	bhi.n	800326c <HAL_TIM_ConfigClockSource+0x16c>
 800317c:	2b50      	cmp	r3, #80	; 0x50
 800317e:	d03c      	beq.n	80031fa <HAL_TIM_ConfigClockSource+0xfa>
 8003180:	2b50      	cmp	r3, #80	; 0x50
 8003182:	d873      	bhi.n	800326c <HAL_TIM_ConfigClockSource+0x16c>
 8003184:	2b40      	cmp	r3, #64	; 0x40
 8003186:	d058      	beq.n	800323a <HAL_TIM_ConfigClockSource+0x13a>
 8003188:	2b40      	cmp	r3, #64	; 0x40
 800318a:	d86f      	bhi.n	800326c <HAL_TIM_ConfigClockSource+0x16c>
 800318c:	2b30      	cmp	r3, #48	; 0x30
 800318e:	d064      	beq.n	800325a <HAL_TIM_ConfigClockSource+0x15a>
 8003190:	2b30      	cmp	r3, #48	; 0x30
 8003192:	d86b      	bhi.n	800326c <HAL_TIM_ConfigClockSource+0x16c>
 8003194:	2b20      	cmp	r3, #32
 8003196:	d060      	beq.n	800325a <HAL_TIM_ConfigClockSource+0x15a>
 8003198:	2b20      	cmp	r3, #32
 800319a:	d867      	bhi.n	800326c <HAL_TIM_ConfigClockSource+0x16c>
 800319c:	2b00      	cmp	r3, #0
 800319e:	d05c      	beq.n	800325a <HAL_TIM_ConfigClockSource+0x15a>
 80031a0:	2b10      	cmp	r3, #16
 80031a2:	d05a      	beq.n	800325a <HAL_TIM_ConfigClockSource+0x15a>
 80031a4:	e062      	b.n	800326c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031b6:	f000 fafd 	bl	80037b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80031c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68ba      	ldr	r2, [r7, #8]
 80031d0:	609a      	str	r2, [r3, #8]
      break;
 80031d2:	e04f      	b.n	8003274 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80031e4:	f000 fae6 	bl	80037b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689a      	ldr	r2, [r3, #8]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80031f6:	609a      	str	r2, [r3, #8]
      break;
 80031f8:	e03c      	b.n	8003274 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003206:	461a      	mov	r2, r3
 8003208:	f000 fa5a 	bl	80036c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2150      	movs	r1, #80	; 0x50
 8003212:	4618      	mov	r0, r3
 8003214:	f000 fab3 	bl	800377e <TIM_ITRx_SetConfig>
      break;
 8003218:	e02c      	b.n	8003274 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003226:	461a      	mov	r2, r3
 8003228:	f000 fa79 	bl	800371e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2160      	movs	r1, #96	; 0x60
 8003232:	4618      	mov	r0, r3
 8003234:	f000 faa3 	bl	800377e <TIM_ITRx_SetConfig>
      break;
 8003238:	e01c      	b.n	8003274 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003246:	461a      	mov	r2, r3
 8003248:	f000 fa3a 	bl	80036c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	2140      	movs	r1, #64	; 0x40
 8003252:	4618      	mov	r0, r3
 8003254:	f000 fa93 	bl	800377e <TIM_ITRx_SetConfig>
      break;
 8003258:	e00c      	b.n	8003274 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4619      	mov	r1, r3
 8003264:	4610      	mov	r0, r2
 8003266:	f000 fa8a 	bl	800377e <TIM_ITRx_SetConfig>
      break;
 800326a:	e003      	b.n	8003274 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	73fb      	strb	r3, [r7, #15]
      break;
 8003270:	e000      	b.n	8003274 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003272:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003284:	7bfb      	ldrb	r3, [r7, #15]
}
 8003286:	4618      	mov	r0, r3
 8003288:	3710      	adds	r7, #16
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
	...

08003290 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a3a      	ldr	r2, [pc, #232]	; (800338c <TIM_Base_SetConfig+0xfc>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d00f      	beq.n	80032c8 <TIM_Base_SetConfig+0x38>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032ae:	d00b      	beq.n	80032c8 <TIM_Base_SetConfig+0x38>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a37      	ldr	r2, [pc, #220]	; (8003390 <TIM_Base_SetConfig+0x100>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d007      	beq.n	80032c8 <TIM_Base_SetConfig+0x38>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	4a36      	ldr	r2, [pc, #216]	; (8003394 <TIM_Base_SetConfig+0x104>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d003      	beq.n	80032c8 <TIM_Base_SetConfig+0x38>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a35      	ldr	r2, [pc, #212]	; (8003398 <TIM_Base_SetConfig+0x108>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d108      	bne.n	80032da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	68fa      	ldr	r2, [r7, #12]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a2b      	ldr	r2, [pc, #172]	; (800338c <TIM_Base_SetConfig+0xfc>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d01b      	beq.n	800331a <TIM_Base_SetConfig+0x8a>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032e8:	d017      	beq.n	800331a <TIM_Base_SetConfig+0x8a>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a28      	ldr	r2, [pc, #160]	; (8003390 <TIM_Base_SetConfig+0x100>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d013      	beq.n	800331a <TIM_Base_SetConfig+0x8a>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a27      	ldr	r2, [pc, #156]	; (8003394 <TIM_Base_SetConfig+0x104>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d00f      	beq.n	800331a <TIM_Base_SetConfig+0x8a>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a26      	ldr	r2, [pc, #152]	; (8003398 <TIM_Base_SetConfig+0x108>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d00b      	beq.n	800331a <TIM_Base_SetConfig+0x8a>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a25      	ldr	r2, [pc, #148]	; (800339c <TIM_Base_SetConfig+0x10c>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d007      	beq.n	800331a <TIM_Base_SetConfig+0x8a>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a24      	ldr	r2, [pc, #144]	; (80033a0 <TIM_Base_SetConfig+0x110>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d003      	beq.n	800331a <TIM_Base_SetConfig+0x8a>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a23      	ldr	r2, [pc, #140]	; (80033a4 <TIM_Base_SetConfig+0x114>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d108      	bne.n	800332c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003320:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	4313      	orrs	r3, r2
 800332a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	4313      	orrs	r3, r2
 8003338:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	68fa      	ldr	r2, [r7, #12]
 800333e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	689a      	ldr	r2, [r3, #8]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a0e      	ldr	r2, [pc, #56]	; (800338c <TIM_Base_SetConfig+0xfc>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d103      	bne.n	8003360 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	691a      	ldr	r2, [r3, #16]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	f003 0301 	and.w	r3, r3, #1
 800336e:	2b01      	cmp	r3, #1
 8003370:	d105      	bne.n	800337e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	f023 0201 	bic.w	r2, r3, #1
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	611a      	str	r2, [r3, #16]
  }
}
 800337e:	bf00      	nop
 8003380:	3714      	adds	r7, #20
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	40010000 	.word	0x40010000
 8003390:	40000400 	.word	0x40000400
 8003394:	40000800 	.word	0x40000800
 8003398:	40000c00 	.word	0x40000c00
 800339c:	40014000 	.word	0x40014000
 80033a0:	40014400 	.word	0x40014400
 80033a4:	40014800 	.word	0x40014800

080033a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b087      	sub	sp, #28
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a1b      	ldr	r3, [r3, #32]
 80033bc:	f023 0201 	bic.w	r2, r3, #1
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	699b      	ldr	r3, [r3, #24]
 80033ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f023 0303 	bic.w	r3, r3, #3
 80033de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68fa      	ldr	r2, [r7, #12]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	f023 0302 	bic.w	r3, r3, #2
 80033f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	697a      	ldr	r2, [r7, #20]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a1c      	ldr	r2, [pc, #112]	; (8003470 <TIM_OC1_SetConfig+0xc8>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d10c      	bne.n	800341e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f023 0308 	bic.w	r3, r3, #8
 800340a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	4313      	orrs	r3, r2
 8003414:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f023 0304 	bic.w	r3, r3, #4
 800341c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a13      	ldr	r2, [pc, #76]	; (8003470 <TIM_OC1_SetConfig+0xc8>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d111      	bne.n	800344a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800342c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003434:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	695b      	ldr	r3, [r3, #20]
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	4313      	orrs	r3, r2
 800343e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	693a      	ldr	r2, [r7, #16]
 8003446:	4313      	orrs	r3, r2
 8003448:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	693a      	ldr	r2, [r7, #16]
 800344e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685a      	ldr	r2, [r3, #4]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	697a      	ldr	r2, [r7, #20]
 8003462:	621a      	str	r2, [r3, #32]
}
 8003464:	bf00      	nop
 8003466:	371c      	adds	r7, #28
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	40010000 	.word	0x40010000

08003474 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003474:	b480      	push	{r7}
 8003476:	b087      	sub	sp, #28
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	f023 0210 	bic.w	r2, r3, #16
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	021b      	lsls	r3, r3, #8
 80034b2:	68fa      	ldr	r2, [r7, #12]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	f023 0320 	bic.w	r3, r3, #32
 80034be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	011b      	lsls	r3, r3, #4
 80034c6:	697a      	ldr	r2, [r7, #20]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a1e      	ldr	r2, [pc, #120]	; (8003548 <TIM_OC2_SetConfig+0xd4>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d10d      	bne.n	80034f0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80034da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	011b      	lsls	r3, r3, #4
 80034e2:	697a      	ldr	r2, [r7, #20]
 80034e4:	4313      	orrs	r3, r2
 80034e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4a15      	ldr	r2, [pc, #84]	; (8003548 <TIM_OC2_SetConfig+0xd4>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d113      	bne.n	8003520 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80034fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003506:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	695b      	ldr	r3, [r3, #20]
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	693a      	ldr	r2, [r7, #16]
 8003510:	4313      	orrs	r3, r2
 8003512:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	693a      	ldr	r2, [r7, #16]
 800351c:	4313      	orrs	r3, r2
 800351e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	693a      	ldr	r2, [r7, #16]
 8003524:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	68fa      	ldr	r2, [r7, #12]
 800352a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685a      	ldr	r2, [r3, #4]
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	621a      	str	r2, [r3, #32]
}
 800353a:	bf00      	nop
 800353c:	371c      	adds	r7, #28
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	40010000 	.word	0x40010000

0800354c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800354c:	b480      	push	{r7}
 800354e:	b087      	sub	sp, #28
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a1b      	ldr	r3, [r3, #32]
 8003560:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	69db      	ldr	r3, [r3, #28]
 8003572:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800357a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f023 0303 	bic.w	r3, r3, #3
 8003582:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68fa      	ldr	r2, [r7, #12]
 800358a:	4313      	orrs	r3, r2
 800358c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003594:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	021b      	lsls	r3, r3, #8
 800359c:	697a      	ldr	r2, [r7, #20]
 800359e:	4313      	orrs	r3, r2
 80035a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a1d      	ldr	r2, [pc, #116]	; (800361c <TIM_OC3_SetConfig+0xd0>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d10d      	bne.n	80035c6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	021b      	lsls	r3, r3, #8
 80035b8:	697a      	ldr	r2, [r7, #20]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a14      	ldr	r2, [pc, #80]	; (800361c <TIM_OC3_SetConfig+0xd0>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d113      	bne.n	80035f6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	011b      	lsls	r3, r3, #4
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	011b      	lsls	r3, r3, #4
 80035f0:	693a      	ldr	r2, [r7, #16]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	68fa      	ldr	r2, [r7, #12]
 8003600:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685a      	ldr	r2, [r3, #4]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	697a      	ldr	r2, [r7, #20]
 800360e:	621a      	str	r2, [r3, #32]
}
 8003610:	bf00      	nop
 8003612:	371c      	adds	r7, #28
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr
 800361c:	40010000 	.word	0x40010000

08003620 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003620:	b480      	push	{r7}
 8003622:	b087      	sub	sp, #28
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a1b      	ldr	r3, [r3, #32]
 800362e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6a1b      	ldr	r3, [r3, #32]
 8003634:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800364e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003656:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	021b      	lsls	r3, r3, #8
 800365e:	68fa      	ldr	r2, [r7, #12]
 8003660:	4313      	orrs	r3, r2
 8003662:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800366a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	031b      	lsls	r3, r3, #12
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	4313      	orrs	r3, r2
 8003676:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a10      	ldr	r2, [pc, #64]	; (80036bc <TIM_OC4_SetConfig+0x9c>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d109      	bne.n	8003694 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003686:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	019b      	lsls	r3, r3, #6
 800368e:	697a      	ldr	r2, [r7, #20]
 8003690:	4313      	orrs	r3, r2
 8003692:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	68fa      	ldr	r2, [r7, #12]
 800369e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	621a      	str	r2, [r3, #32]
}
 80036ae:	bf00      	nop
 80036b0:	371c      	adds	r7, #28
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	40010000 	.word	0x40010000

080036c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b087      	sub	sp, #28
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	60f8      	str	r0, [r7, #12]
 80036c8:	60b9      	str	r1, [r7, #8]
 80036ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6a1b      	ldr	r3, [r3, #32]
 80036d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	f023 0201 	bic.w	r2, r3, #1
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80036ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	011b      	lsls	r3, r3, #4
 80036f0:	693a      	ldr	r2, [r7, #16]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	f023 030a 	bic.w	r3, r3, #10
 80036fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80036fe:	697a      	ldr	r2, [r7, #20]
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	4313      	orrs	r3, r2
 8003704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	697a      	ldr	r2, [r7, #20]
 8003710:	621a      	str	r2, [r3, #32]
}
 8003712:	bf00      	nop
 8003714:	371c      	adds	r7, #28
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr

0800371e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800371e:	b480      	push	{r7}
 8003720:	b087      	sub	sp, #28
 8003722:	af00      	add	r7, sp, #0
 8003724:	60f8      	str	r0, [r7, #12]
 8003726:	60b9      	str	r1, [r7, #8]
 8003728:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	6a1b      	ldr	r3, [r3, #32]
 800372e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6a1b      	ldr	r3, [r3, #32]
 8003734:	f023 0210 	bic.w	r2, r3, #16
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	699b      	ldr	r3, [r3, #24]
 8003740:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003748:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	031b      	lsls	r3, r3, #12
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	4313      	orrs	r3, r2
 8003752:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800375a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	011b      	lsls	r3, r3, #4
 8003760:	697a      	ldr	r2, [r7, #20]
 8003762:	4313      	orrs	r3, r2
 8003764:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	621a      	str	r2, [r3, #32]
}
 8003772:	bf00      	nop
 8003774:	371c      	adds	r7, #28
 8003776:	46bd      	mov	sp, r7
 8003778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377c:	4770      	bx	lr

0800377e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800377e:	b480      	push	{r7}
 8003780:	b085      	sub	sp, #20
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
 8003786:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003794:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003796:	683a      	ldr	r2, [r7, #0]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	4313      	orrs	r3, r2
 800379c:	f043 0307 	orr.w	r3, r3, #7
 80037a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	609a      	str	r2, [r3, #8]
}
 80037a8:	bf00      	nop
 80037aa:	3714      	adds	r7, #20
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b087      	sub	sp, #28
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	60f8      	str	r0, [r7, #12]
 80037bc:	60b9      	str	r1, [r7, #8]
 80037be:	607a      	str	r2, [r7, #4]
 80037c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80037ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	021a      	lsls	r2, r3, #8
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	431a      	orrs	r2, r3
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	4313      	orrs	r3, r2
 80037dc:	697a      	ldr	r2, [r7, #20]
 80037de:	4313      	orrs	r3, r2
 80037e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	697a      	ldr	r2, [r7, #20]
 80037e6:	609a      	str	r2, [r3, #8]
}
 80037e8:	bf00      	nop
 80037ea:	371c      	adds	r7, #28
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b087      	sub	sp, #28
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	60b9      	str	r1, [r7, #8]
 80037fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	f003 031f 	and.w	r3, r3, #31
 8003806:	2201      	movs	r2, #1
 8003808:	fa02 f303 	lsl.w	r3, r2, r3
 800380c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6a1a      	ldr	r2, [r3, #32]
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	43db      	mvns	r3, r3
 8003816:	401a      	ands	r2, r3
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6a1a      	ldr	r2, [r3, #32]
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	f003 031f 	and.w	r3, r3, #31
 8003826:	6879      	ldr	r1, [r7, #4]
 8003828:	fa01 f303 	lsl.w	r3, r1, r3
 800382c:	431a      	orrs	r2, r3
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	621a      	str	r2, [r3, #32]
}
 8003832:	bf00      	nop
 8003834:	371c      	adds	r7, #28
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
	...

08003840 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003850:	2b01      	cmp	r3, #1
 8003852:	d101      	bne.n	8003858 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003854:	2302      	movs	r3, #2
 8003856:	e050      	b.n	80038fa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2202      	movs	r2, #2
 8003864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800387e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68fa      	ldr	r2, [r7, #12]
 8003886:	4313      	orrs	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a1c      	ldr	r2, [pc, #112]	; (8003908 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d018      	beq.n	80038ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038a4:	d013      	beq.n	80038ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a18      	ldr	r2, [pc, #96]	; (800390c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d00e      	beq.n	80038ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a16      	ldr	r2, [pc, #88]	; (8003910 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d009      	beq.n	80038ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a15      	ldr	r2, [pc, #84]	; (8003914 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d004      	beq.n	80038ce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a13      	ldr	r2, [pc, #76]	; (8003918 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d10c      	bne.n	80038e8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	68ba      	ldr	r2, [r7, #8]
 80038dc:	4313      	orrs	r3, r2
 80038de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	68ba      	ldr	r2, [r7, #8]
 80038e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3714      	adds	r7, #20
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	40010000 	.word	0x40010000
 800390c:	40000400 	.word	0x40000400
 8003910:	40000800 	.word	0x40000800
 8003914:	40000c00 	.word	0x40000c00
 8003918:	40014000 	.word	0x40014000

0800391c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800391c:	b480      	push	{r7}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003926:	2300      	movs	r3, #0
 8003928:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003930:	2b01      	cmp	r3, #1
 8003932:	d101      	bne.n	8003938 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003934:	2302      	movs	r3, #2
 8003936:	e03d      	b.n	80039b4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	4313      	orrs	r3, r2
 800394c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	689b      	ldr	r3, [r3, #8]
 8003958:	4313      	orrs	r3, r2
 800395a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	4313      	orrs	r3, r2
 8003968:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4313      	orrs	r3, r2
 8003976:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	4313      	orrs	r3, r2
 8003984:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	695b      	ldr	r3, [r3, #20]
 8003990:	4313      	orrs	r3, r2
 8003992:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	69db      	ldr	r3, [r3, #28]
 800399e:	4313      	orrs	r3, r2
 80039a0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3714      	adds	r7, #20
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d101      	bne.n	80039d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e042      	b.n	8003a58 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d106      	bne.n	80039ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f7fd ff8a 	bl	8001900 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2224      	movs	r2, #36	; 0x24
 80039f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68da      	ldr	r2, [r3, #12]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a02:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f000 fa09 	bl	8003e1c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	691a      	ldr	r2, [r3, #16]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a18:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	695a      	ldr	r2, [r3, #20]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a28:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	68da      	ldr	r2, [r3, #12]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003a38:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2220      	movs	r2, #32
 8003a44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2220      	movs	r2, #32
 8003a4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3708      	adds	r7, #8
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b08a      	sub	sp, #40	; 0x28
 8003a64:	af02      	add	r7, sp, #8
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	603b      	str	r3, [r7, #0]
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b20      	cmp	r3, #32
 8003a7e:	d175      	bne.n	8003b6c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d002      	beq.n	8003a8c <HAL_UART_Transmit+0x2c>
 8003a86:	88fb      	ldrh	r3, [r7, #6]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e06e      	b.n	8003b6e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	2221      	movs	r2, #33	; 0x21
 8003a9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a9e:	f7fe f911 	bl	8001cc4 <HAL_GetTick>
 8003aa2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	88fa      	ldrh	r2, [r7, #6]
 8003aa8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	88fa      	ldrh	r2, [r7, #6]
 8003aae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ab8:	d108      	bne.n	8003acc <HAL_UART_Transmit+0x6c>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d104      	bne.n	8003acc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	61bb      	str	r3, [r7, #24]
 8003aca:	e003      	b.n	8003ad4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ad4:	e02e      	b.n	8003b34 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	2200      	movs	r2, #0
 8003ade:	2180      	movs	r1, #128	; 0x80
 8003ae0:	68f8      	ldr	r0, [r7, #12]
 8003ae2:	f000 f8df 	bl	8003ca4 <UART_WaitOnFlagUntilTimeout>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d005      	beq.n	8003af8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2220      	movs	r2, #32
 8003af0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e03a      	b.n	8003b6e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d10b      	bne.n	8003b16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	881b      	ldrh	r3, [r3, #0]
 8003b02:	461a      	mov	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003b0e:	69bb      	ldr	r3, [r7, #24]
 8003b10:	3302      	adds	r3, #2
 8003b12:	61bb      	str	r3, [r7, #24]
 8003b14:	e007      	b.n	8003b26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	781a      	ldrb	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003b20:	69fb      	ldr	r3, [r7, #28]
 8003b22:	3301      	adds	r3, #1
 8003b24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	b29a      	uxth	r2, r3
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1cb      	bne.n	8003ad6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	2200      	movs	r2, #0
 8003b46:	2140      	movs	r1, #64	; 0x40
 8003b48:	68f8      	ldr	r0, [r7, #12]
 8003b4a:	f000 f8ab 	bl	8003ca4 <UART_WaitOnFlagUntilTimeout>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d005      	beq.n	8003b60 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2220      	movs	r2, #32
 8003b58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e006      	b.n	8003b6e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2220      	movs	r2, #32
 8003b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	e000      	b.n	8003b6e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003b6c:	2302      	movs	r3, #2
  }
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3720      	adds	r7, #32
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b08a      	sub	sp, #40	; 0x28
 8003b7a:	af02      	add	r7, sp, #8
 8003b7c:	60f8      	str	r0, [r7, #12]
 8003b7e:	60b9      	str	r1, [r7, #8]
 8003b80:	603b      	str	r3, [r7, #0]
 8003b82:	4613      	mov	r3, r2
 8003b84:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b86:	2300      	movs	r3, #0
 8003b88:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	2b20      	cmp	r3, #32
 8003b94:	f040 8081 	bne.w	8003c9a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d002      	beq.n	8003ba4 <HAL_UART_Receive+0x2e>
 8003b9e:	88fb      	ldrh	r3, [r7, #6]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d101      	bne.n	8003ba8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e079      	b.n	8003c9c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2222      	movs	r2, #34	; 0x22
 8003bb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bbc:	f7fe f882 	bl	8001cc4 <HAL_GetTick>
 8003bc0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	88fa      	ldrh	r2, [r7, #6]
 8003bc6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	88fa      	ldrh	r2, [r7, #6]
 8003bcc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bd6:	d108      	bne.n	8003bea <HAL_UART_Receive+0x74>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	691b      	ldr	r3, [r3, #16]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d104      	bne.n	8003bea <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003be0:	2300      	movs	r3, #0
 8003be2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	61bb      	str	r3, [r7, #24]
 8003be8:	e003      	b.n	8003bf2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003bf2:	e047      	b.n	8003c84 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	2120      	movs	r1, #32
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f000 f850 	bl	8003ca4 <UART_WaitOnFlagUntilTimeout>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d005      	beq.n	8003c16 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2220      	movs	r2, #32
 8003c0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e042      	b.n	8003c9c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d10c      	bne.n	8003c36 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	b29b      	uxth	r3, r3
 8003c24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c28:	b29a      	uxth	r2, r3
 8003c2a:	69bb      	ldr	r3, [r7, #24]
 8003c2c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	3302      	adds	r3, #2
 8003c32:	61bb      	str	r3, [r7, #24]
 8003c34:	e01f      	b.n	8003c76 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c3e:	d007      	beq.n	8003c50 <HAL_UART_Receive+0xda>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d10a      	bne.n	8003c5e <HAL_UART_Receive+0xe8>
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d106      	bne.n	8003c5e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	b2da      	uxtb	r2, r3
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	701a      	strb	r2, [r3, #0]
 8003c5c:	e008      	b.n	8003c70 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003c70:	69fb      	ldr	r3, [r7, #28]
 8003c72:	3301      	adds	r3, #1
 8003c74:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	b29a      	uxth	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003c88:	b29b      	uxth	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d1b2      	bne.n	8003bf4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2220      	movs	r2, #32
 8003c92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 8003c96:	2300      	movs	r3, #0
 8003c98:	e000      	b.n	8003c9c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003c9a:	2302      	movs	r3, #2
  }
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3720      	adds	r7, #32
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b086      	sub	sp, #24
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	603b      	str	r3, [r7, #0]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cb4:	e03b      	b.n	8003d2e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cb6:	6a3b      	ldr	r3, [r7, #32]
 8003cb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cbc:	d037      	beq.n	8003d2e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cbe:	f7fe f801 	bl	8001cc4 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	6a3a      	ldr	r2, [r7, #32]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d302      	bcc.n	8003cd4 <UART_WaitOnFlagUntilTimeout+0x30>
 8003cce:	6a3b      	ldr	r3, [r7, #32]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d101      	bne.n	8003cd8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e03a      	b.n	8003d4e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	68db      	ldr	r3, [r3, #12]
 8003cde:	f003 0304 	and.w	r3, r3, #4
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d023      	beq.n	8003d2e <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	2b80      	cmp	r3, #128	; 0x80
 8003cea:	d020      	beq.n	8003d2e <UART_WaitOnFlagUntilTimeout+0x8a>
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	2b40      	cmp	r3, #64	; 0x40
 8003cf0:	d01d      	beq.n	8003d2e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0308 	and.w	r3, r3, #8
 8003cfc:	2b08      	cmp	r3, #8
 8003cfe:	d116      	bne.n	8003d2e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003d00:	2300      	movs	r3, #0
 8003d02:	617b      	str	r3, [r7, #20]
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	617b      	str	r3, [r7, #20]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	617b      	str	r3, [r7, #20]
 8003d14:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	f000 f81d 	bl	8003d56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2208      	movs	r2, #8
 8003d20:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e00f      	b.n	8003d4e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	4013      	ands	r3, r2
 8003d38:	68ba      	ldr	r2, [r7, #8]
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	bf0c      	ite	eq
 8003d3e:	2301      	moveq	r3, #1
 8003d40:	2300      	movne	r3, #0
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	461a      	mov	r2, r3
 8003d46:	79fb      	ldrb	r3, [r7, #7]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d0b4      	beq.n	8003cb6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3718      	adds	r7, #24
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d56:	b480      	push	{r7}
 8003d58:	b095      	sub	sp, #84	; 0x54
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	330c      	adds	r3, #12
 8003d64:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d68:	e853 3f00 	ldrex	r3, [r3]
 8003d6c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d70:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d74:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	330c      	adds	r3, #12
 8003d7c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003d7e:	643a      	str	r2, [r7, #64]	; 0x40
 8003d80:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d82:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003d84:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003d86:	e841 2300 	strex	r3, r2, [r1]
 8003d8a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1e5      	bne.n	8003d5e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	3314      	adds	r3, #20
 8003d98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d9a:	6a3b      	ldr	r3, [r7, #32]
 8003d9c:	e853 3f00 	ldrex	r3, [r3]
 8003da0:	61fb      	str	r3, [r7, #28]
   return(result);
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	f023 0301 	bic.w	r3, r3, #1
 8003da8:	64bb      	str	r3, [r7, #72]	; 0x48
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	3314      	adds	r3, #20
 8003db0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003db2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003db4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003db8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dba:	e841 2300 	strex	r3, r2, [r1]
 8003dbe:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1e5      	bne.n	8003d92 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d119      	bne.n	8003e02 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	330c      	adds	r3, #12
 8003dd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	e853 3f00 	ldrex	r3, [r3]
 8003ddc:	60bb      	str	r3, [r7, #8]
   return(result);
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	f023 0310 	bic.w	r3, r3, #16
 8003de4:	647b      	str	r3, [r7, #68]	; 0x44
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	330c      	adds	r3, #12
 8003dec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003dee:	61ba      	str	r2, [r7, #24]
 8003df0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df2:	6979      	ldr	r1, [r7, #20]
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	e841 2300 	strex	r3, r2, [r1]
 8003dfa:	613b      	str	r3, [r7, #16]
   return(result);
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1e5      	bne.n	8003dce <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2220      	movs	r2, #32
 8003e06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003e10:	bf00      	nop
 8003e12:	3754      	adds	r7, #84	; 0x54
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e20:	b0c0      	sub	sp, #256	; 0x100
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e38:	68d9      	ldr	r1, [r3, #12]
 8003e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	ea40 0301 	orr.w	r3, r0, r1
 8003e44:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e4a:	689a      	ldr	r2, [r3, #8]
 8003e4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	431a      	orrs	r2, r3
 8003e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e58:	695b      	ldr	r3, [r3, #20]
 8003e5a:	431a      	orrs	r2, r3
 8003e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e60:	69db      	ldr	r3, [r3, #28]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e74:	f021 010c 	bic.w	r1, r1, #12
 8003e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e82:	430b      	orrs	r3, r1
 8003e84:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e96:	6999      	ldr	r1, [r3, #24]
 8003e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	ea40 0301 	orr.w	r3, r0, r1
 8003ea2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	4b8f      	ldr	r3, [pc, #572]	; (80040e8 <UART_SetConfig+0x2cc>)
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d005      	beq.n	8003ebc <UART_SetConfig+0xa0>
 8003eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	4b8d      	ldr	r3, [pc, #564]	; (80040ec <UART_SetConfig+0x2d0>)
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d104      	bne.n	8003ec6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003ebc:	f7fe fe96 	bl	8002bec <HAL_RCC_GetPCLK2Freq>
 8003ec0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003ec4:	e003      	b.n	8003ece <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003ec6:	f7fe fe7d 	bl	8002bc4 <HAL_RCC_GetPCLK1Freq>
 8003eca:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ed2:	69db      	ldr	r3, [r3, #28]
 8003ed4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ed8:	f040 810c 	bne.w	80040f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003edc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003ee6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003eea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003eee:	4622      	mov	r2, r4
 8003ef0:	462b      	mov	r3, r5
 8003ef2:	1891      	adds	r1, r2, r2
 8003ef4:	65b9      	str	r1, [r7, #88]	; 0x58
 8003ef6:	415b      	adcs	r3, r3
 8003ef8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003efa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003efe:	4621      	mov	r1, r4
 8003f00:	eb12 0801 	adds.w	r8, r2, r1
 8003f04:	4629      	mov	r1, r5
 8003f06:	eb43 0901 	adc.w	r9, r3, r1
 8003f0a:	f04f 0200 	mov.w	r2, #0
 8003f0e:	f04f 0300 	mov.w	r3, #0
 8003f12:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f16:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f1a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f1e:	4690      	mov	r8, r2
 8003f20:	4699      	mov	r9, r3
 8003f22:	4623      	mov	r3, r4
 8003f24:	eb18 0303 	adds.w	r3, r8, r3
 8003f28:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003f2c:	462b      	mov	r3, r5
 8003f2e:	eb49 0303 	adc.w	r3, r9, r3
 8003f32:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003f42:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003f46:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	18db      	adds	r3, r3, r3
 8003f4e:	653b      	str	r3, [r7, #80]	; 0x50
 8003f50:	4613      	mov	r3, r2
 8003f52:	eb42 0303 	adc.w	r3, r2, r3
 8003f56:	657b      	str	r3, [r7, #84]	; 0x54
 8003f58:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003f5c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003f60:	f7fc fe9a 	bl	8000c98 <__aeabi_uldivmod>
 8003f64:	4602      	mov	r2, r0
 8003f66:	460b      	mov	r3, r1
 8003f68:	4b61      	ldr	r3, [pc, #388]	; (80040f0 <UART_SetConfig+0x2d4>)
 8003f6a:	fba3 2302 	umull	r2, r3, r3, r2
 8003f6e:	095b      	lsrs	r3, r3, #5
 8003f70:	011c      	lsls	r4, r3, #4
 8003f72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f76:	2200      	movs	r2, #0
 8003f78:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f7c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003f80:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003f84:	4642      	mov	r2, r8
 8003f86:	464b      	mov	r3, r9
 8003f88:	1891      	adds	r1, r2, r2
 8003f8a:	64b9      	str	r1, [r7, #72]	; 0x48
 8003f8c:	415b      	adcs	r3, r3
 8003f8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f90:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f94:	4641      	mov	r1, r8
 8003f96:	eb12 0a01 	adds.w	sl, r2, r1
 8003f9a:	4649      	mov	r1, r9
 8003f9c:	eb43 0b01 	adc.w	fp, r3, r1
 8003fa0:	f04f 0200 	mov.w	r2, #0
 8003fa4:	f04f 0300 	mov.w	r3, #0
 8003fa8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003fac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003fb0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003fb4:	4692      	mov	sl, r2
 8003fb6:	469b      	mov	fp, r3
 8003fb8:	4643      	mov	r3, r8
 8003fba:	eb1a 0303 	adds.w	r3, sl, r3
 8003fbe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003fc2:	464b      	mov	r3, r9
 8003fc4:	eb4b 0303 	adc.w	r3, fp, r3
 8003fc8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003fd8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003fdc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	18db      	adds	r3, r3, r3
 8003fe4:	643b      	str	r3, [r7, #64]	; 0x40
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	eb42 0303 	adc.w	r3, r2, r3
 8003fec:	647b      	str	r3, [r7, #68]	; 0x44
 8003fee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003ff2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003ff6:	f7fc fe4f 	bl	8000c98 <__aeabi_uldivmod>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	4611      	mov	r1, r2
 8004000:	4b3b      	ldr	r3, [pc, #236]	; (80040f0 <UART_SetConfig+0x2d4>)
 8004002:	fba3 2301 	umull	r2, r3, r3, r1
 8004006:	095b      	lsrs	r3, r3, #5
 8004008:	2264      	movs	r2, #100	; 0x64
 800400a:	fb02 f303 	mul.w	r3, r2, r3
 800400e:	1acb      	subs	r3, r1, r3
 8004010:	00db      	lsls	r3, r3, #3
 8004012:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004016:	4b36      	ldr	r3, [pc, #216]	; (80040f0 <UART_SetConfig+0x2d4>)
 8004018:	fba3 2302 	umull	r2, r3, r3, r2
 800401c:	095b      	lsrs	r3, r3, #5
 800401e:	005b      	lsls	r3, r3, #1
 8004020:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004024:	441c      	add	r4, r3
 8004026:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800402a:	2200      	movs	r2, #0
 800402c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004030:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004034:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004038:	4642      	mov	r2, r8
 800403a:	464b      	mov	r3, r9
 800403c:	1891      	adds	r1, r2, r2
 800403e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004040:	415b      	adcs	r3, r3
 8004042:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004044:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004048:	4641      	mov	r1, r8
 800404a:	1851      	adds	r1, r2, r1
 800404c:	6339      	str	r1, [r7, #48]	; 0x30
 800404e:	4649      	mov	r1, r9
 8004050:	414b      	adcs	r3, r1
 8004052:	637b      	str	r3, [r7, #52]	; 0x34
 8004054:	f04f 0200 	mov.w	r2, #0
 8004058:	f04f 0300 	mov.w	r3, #0
 800405c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004060:	4659      	mov	r1, fp
 8004062:	00cb      	lsls	r3, r1, #3
 8004064:	4651      	mov	r1, sl
 8004066:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800406a:	4651      	mov	r1, sl
 800406c:	00ca      	lsls	r2, r1, #3
 800406e:	4610      	mov	r0, r2
 8004070:	4619      	mov	r1, r3
 8004072:	4603      	mov	r3, r0
 8004074:	4642      	mov	r2, r8
 8004076:	189b      	adds	r3, r3, r2
 8004078:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800407c:	464b      	mov	r3, r9
 800407e:	460a      	mov	r2, r1
 8004080:	eb42 0303 	adc.w	r3, r2, r3
 8004084:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004094:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004098:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800409c:	460b      	mov	r3, r1
 800409e:	18db      	adds	r3, r3, r3
 80040a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80040a2:	4613      	mov	r3, r2
 80040a4:	eb42 0303 	adc.w	r3, r2, r3
 80040a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80040aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80040ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80040b2:	f7fc fdf1 	bl	8000c98 <__aeabi_uldivmod>
 80040b6:	4602      	mov	r2, r0
 80040b8:	460b      	mov	r3, r1
 80040ba:	4b0d      	ldr	r3, [pc, #52]	; (80040f0 <UART_SetConfig+0x2d4>)
 80040bc:	fba3 1302 	umull	r1, r3, r3, r2
 80040c0:	095b      	lsrs	r3, r3, #5
 80040c2:	2164      	movs	r1, #100	; 0x64
 80040c4:	fb01 f303 	mul.w	r3, r1, r3
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	00db      	lsls	r3, r3, #3
 80040cc:	3332      	adds	r3, #50	; 0x32
 80040ce:	4a08      	ldr	r2, [pc, #32]	; (80040f0 <UART_SetConfig+0x2d4>)
 80040d0:	fba2 2303 	umull	r2, r3, r2, r3
 80040d4:	095b      	lsrs	r3, r3, #5
 80040d6:	f003 0207 	and.w	r2, r3, #7
 80040da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4422      	add	r2, r4
 80040e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040e4:	e106      	b.n	80042f4 <UART_SetConfig+0x4d8>
 80040e6:	bf00      	nop
 80040e8:	40011000 	.word	0x40011000
 80040ec:	40011400 	.word	0x40011400
 80040f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040f8:	2200      	movs	r2, #0
 80040fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80040fe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004102:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004106:	4642      	mov	r2, r8
 8004108:	464b      	mov	r3, r9
 800410a:	1891      	adds	r1, r2, r2
 800410c:	6239      	str	r1, [r7, #32]
 800410e:	415b      	adcs	r3, r3
 8004110:	627b      	str	r3, [r7, #36]	; 0x24
 8004112:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004116:	4641      	mov	r1, r8
 8004118:	1854      	adds	r4, r2, r1
 800411a:	4649      	mov	r1, r9
 800411c:	eb43 0501 	adc.w	r5, r3, r1
 8004120:	f04f 0200 	mov.w	r2, #0
 8004124:	f04f 0300 	mov.w	r3, #0
 8004128:	00eb      	lsls	r3, r5, #3
 800412a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800412e:	00e2      	lsls	r2, r4, #3
 8004130:	4614      	mov	r4, r2
 8004132:	461d      	mov	r5, r3
 8004134:	4643      	mov	r3, r8
 8004136:	18e3      	adds	r3, r4, r3
 8004138:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800413c:	464b      	mov	r3, r9
 800413e:	eb45 0303 	adc.w	r3, r5, r3
 8004142:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004152:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004156:	f04f 0200 	mov.w	r2, #0
 800415a:	f04f 0300 	mov.w	r3, #0
 800415e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004162:	4629      	mov	r1, r5
 8004164:	008b      	lsls	r3, r1, #2
 8004166:	4621      	mov	r1, r4
 8004168:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800416c:	4621      	mov	r1, r4
 800416e:	008a      	lsls	r2, r1, #2
 8004170:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004174:	f7fc fd90 	bl	8000c98 <__aeabi_uldivmod>
 8004178:	4602      	mov	r2, r0
 800417a:	460b      	mov	r3, r1
 800417c:	4b60      	ldr	r3, [pc, #384]	; (8004300 <UART_SetConfig+0x4e4>)
 800417e:	fba3 2302 	umull	r2, r3, r3, r2
 8004182:	095b      	lsrs	r3, r3, #5
 8004184:	011c      	lsls	r4, r3, #4
 8004186:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800418a:	2200      	movs	r2, #0
 800418c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004190:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004194:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004198:	4642      	mov	r2, r8
 800419a:	464b      	mov	r3, r9
 800419c:	1891      	adds	r1, r2, r2
 800419e:	61b9      	str	r1, [r7, #24]
 80041a0:	415b      	adcs	r3, r3
 80041a2:	61fb      	str	r3, [r7, #28]
 80041a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041a8:	4641      	mov	r1, r8
 80041aa:	1851      	adds	r1, r2, r1
 80041ac:	6139      	str	r1, [r7, #16]
 80041ae:	4649      	mov	r1, r9
 80041b0:	414b      	adcs	r3, r1
 80041b2:	617b      	str	r3, [r7, #20]
 80041b4:	f04f 0200 	mov.w	r2, #0
 80041b8:	f04f 0300 	mov.w	r3, #0
 80041bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80041c0:	4659      	mov	r1, fp
 80041c2:	00cb      	lsls	r3, r1, #3
 80041c4:	4651      	mov	r1, sl
 80041c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041ca:	4651      	mov	r1, sl
 80041cc:	00ca      	lsls	r2, r1, #3
 80041ce:	4610      	mov	r0, r2
 80041d0:	4619      	mov	r1, r3
 80041d2:	4603      	mov	r3, r0
 80041d4:	4642      	mov	r2, r8
 80041d6:	189b      	adds	r3, r3, r2
 80041d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80041dc:	464b      	mov	r3, r9
 80041de:	460a      	mov	r2, r1
 80041e0:	eb42 0303 	adc.w	r3, r2, r3
 80041e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80041e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	67bb      	str	r3, [r7, #120]	; 0x78
 80041f2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80041f4:	f04f 0200 	mov.w	r2, #0
 80041f8:	f04f 0300 	mov.w	r3, #0
 80041fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004200:	4649      	mov	r1, r9
 8004202:	008b      	lsls	r3, r1, #2
 8004204:	4641      	mov	r1, r8
 8004206:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800420a:	4641      	mov	r1, r8
 800420c:	008a      	lsls	r2, r1, #2
 800420e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004212:	f7fc fd41 	bl	8000c98 <__aeabi_uldivmod>
 8004216:	4602      	mov	r2, r0
 8004218:	460b      	mov	r3, r1
 800421a:	4611      	mov	r1, r2
 800421c:	4b38      	ldr	r3, [pc, #224]	; (8004300 <UART_SetConfig+0x4e4>)
 800421e:	fba3 2301 	umull	r2, r3, r3, r1
 8004222:	095b      	lsrs	r3, r3, #5
 8004224:	2264      	movs	r2, #100	; 0x64
 8004226:	fb02 f303 	mul.w	r3, r2, r3
 800422a:	1acb      	subs	r3, r1, r3
 800422c:	011b      	lsls	r3, r3, #4
 800422e:	3332      	adds	r3, #50	; 0x32
 8004230:	4a33      	ldr	r2, [pc, #204]	; (8004300 <UART_SetConfig+0x4e4>)
 8004232:	fba2 2303 	umull	r2, r3, r2, r3
 8004236:	095b      	lsrs	r3, r3, #5
 8004238:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800423c:	441c      	add	r4, r3
 800423e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004242:	2200      	movs	r2, #0
 8004244:	673b      	str	r3, [r7, #112]	; 0x70
 8004246:	677a      	str	r2, [r7, #116]	; 0x74
 8004248:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800424c:	4642      	mov	r2, r8
 800424e:	464b      	mov	r3, r9
 8004250:	1891      	adds	r1, r2, r2
 8004252:	60b9      	str	r1, [r7, #8]
 8004254:	415b      	adcs	r3, r3
 8004256:	60fb      	str	r3, [r7, #12]
 8004258:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800425c:	4641      	mov	r1, r8
 800425e:	1851      	adds	r1, r2, r1
 8004260:	6039      	str	r1, [r7, #0]
 8004262:	4649      	mov	r1, r9
 8004264:	414b      	adcs	r3, r1
 8004266:	607b      	str	r3, [r7, #4]
 8004268:	f04f 0200 	mov.w	r2, #0
 800426c:	f04f 0300 	mov.w	r3, #0
 8004270:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004274:	4659      	mov	r1, fp
 8004276:	00cb      	lsls	r3, r1, #3
 8004278:	4651      	mov	r1, sl
 800427a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800427e:	4651      	mov	r1, sl
 8004280:	00ca      	lsls	r2, r1, #3
 8004282:	4610      	mov	r0, r2
 8004284:	4619      	mov	r1, r3
 8004286:	4603      	mov	r3, r0
 8004288:	4642      	mov	r2, r8
 800428a:	189b      	adds	r3, r3, r2
 800428c:	66bb      	str	r3, [r7, #104]	; 0x68
 800428e:	464b      	mov	r3, r9
 8004290:	460a      	mov	r2, r1
 8004292:	eb42 0303 	adc.w	r3, r2, r3
 8004296:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	663b      	str	r3, [r7, #96]	; 0x60
 80042a2:	667a      	str	r2, [r7, #100]	; 0x64
 80042a4:	f04f 0200 	mov.w	r2, #0
 80042a8:	f04f 0300 	mov.w	r3, #0
 80042ac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80042b0:	4649      	mov	r1, r9
 80042b2:	008b      	lsls	r3, r1, #2
 80042b4:	4641      	mov	r1, r8
 80042b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042ba:	4641      	mov	r1, r8
 80042bc:	008a      	lsls	r2, r1, #2
 80042be:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80042c2:	f7fc fce9 	bl	8000c98 <__aeabi_uldivmod>
 80042c6:	4602      	mov	r2, r0
 80042c8:	460b      	mov	r3, r1
 80042ca:	4b0d      	ldr	r3, [pc, #52]	; (8004300 <UART_SetConfig+0x4e4>)
 80042cc:	fba3 1302 	umull	r1, r3, r3, r2
 80042d0:	095b      	lsrs	r3, r3, #5
 80042d2:	2164      	movs	r1, #100	; 0x64
 80042d4:	fb01 f303 	mul.w	r3, r1, r3
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	011b      	lsls	r3, r3, #4
 80042dc:	3332      	adds	r3, #50	; 0x32
 80042de:	4a08      	ldr	r2, [pc, #32]	; (8004300 <UART_SetConfig+0x4e4>)
 80042e0:	fba2 2303 	umull	r2, r3, r2, r3
 80042e4:	095b      	lsrs	r3, r3, #5
 80042e6:	f003 020f 	and.w	r2, r3, #15
 80042ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4422      	add	r2, r4
 80042f2:	609a      	str	r2, [r3, #8]
}
 80042f4:	bf00      	nop
 80042f6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80042fa:	46bd      	mov	sp, r7
 80042fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004300:	51eb851f 	.word	0x51eb851f

08004304 <__cvt>:
 8004304:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004308:	ec55 4b10 	vmov	r4, r5, d0
 800430c:	2d00      	cmp	r5, #0
 800430e:	460e      	mov	r6, r1
 8004310:	4619      	mov	r1, r3
 8004312:	462b      	mov	r3, r5
 8004314:	bfbb      	ittet	lt
 8004316:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800431a:	461d      	movlt	r5, r3
 800431c:	2300      	movge	r3, #0
 800431e:	232d      	movlt	r3, #45	; 0x2d
 8004320:	700b      	strb	r3, [r1, #0]
 8004322:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004324:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004328:	4691      	mov	r9, r2
 800432a:	f023 0820 	bic.w	r8, r3, #32
 800432e:	bfbc      	itt	lt
 8004330:	4622      	movlt	r2, r4
 8004332:	4614      	movlt	r4, r2
 8004334:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004338:	d005      	beq.n	8004346 <__cvt+0x42>
 800433a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800433e:	d100      	bne.n	8004342 <__cvt+0x3e>
 8004340:	3601      	adds	r6, #1
 8004342:	2102      	movs	r1, #2
 8004344:	e000      	b.n	8004348 <__cvt+0x44>
 8004346:	2103      	movs	r1, #3
 8004348:	ab03      	add	r3, sp, #12
 800434a:	9301      	str	r3, [sp, #4]
 800434c:	ab02      	add	r3, sp, #8
 800434e:	9300      	str	r3, [sp, #0]
 8004350:	ec45 4b10 	vmov	d0, r4, r5
 8004354:	4653      	mov	r3, sl
 8004356:	4632      	mov	r2, r6
 8004358:	f001 fa2e 	bl	80057b8 <_dtoa_r>
 800435c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004360:	4607      	mov	r7, r0
 8004362:	d102      	bne.n	800436a <__cvt+0x66>
 8004364:	f019 0f01 	tst.w	r9, #1
 8004368:	d022      	beq.n	80043b0 <__cvt+0xac>
 800436a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800436e:	eb07 0906 	add.w	r9, r7, r6
 8004372:	d110      	bne.n	8004396 <__cvt+0x92>
 8004374:	783b      	ldrb	r3, [r7, #0]
 8004376:	2b30      	cmp	r3, #48	; 0x30
 8004378:	d10a      	bne.n	8004390 <__cvt+0x8c>
 800437a:	2200      	movs	r2, #0
 800437c:	2300      	movs	r3, #0
 800437e:	4620      	mov	r0, r4
 8004380:	4629      	mov	r1, r5
 8004382:	f7fc fba9 	bl	8000ad8 <__aeabi_dcmpeq>
 8004386:	b918      	cbnz	r0, 8004390 <__cvt+0x8c>
 8004388:	f1c6 0601 	rsb	r6, r6, #1
 800438c:	f8ca 6000 	str.w	r6, [sl]
 8004390:	f8da 3000 	ldr.w	r3, [sl]
 8004394:	4499      	add	r9, r3
 8004396:	2200      	movs	r2, #0
 8004398:	2300      	movs	r3, #0
 800439a:	4620      	mov	r0, r4
 800439c:	4629      	mov	r1, r5
 800439e:	f7fc fb9b 	bl	8000ad8 <__aeabi_dcmpeq>
 80043a2:	b108      	cbz	r0, 80043a8 <__cvt+0xa4>
 80043a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80043a8:	2230      	movs	r2, #48	; 0x30
 80043aa:	9b03      	ldr	r3, [sp, #12]
 80043ac:	454b      	cmp	r3, r9
 80043ae:	d307      	bcc.n	80043c0 <__cvt+0xbc>
 80043b0:	9b03      	ldr	r3, [sp, #12]
 80043b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043b4:	1bdb      	subs	r3, r3, r7
 80043b6:	4638      	mov	r0, r7
 80043b8:	6013      	str	r3, [r2, #0]
 80043ba:	b004      	add	sp, #16
 80043bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043c0:	1c59      	adds	r1, r3, #1
 80043c2:	9103      	str	r1, [sp, #12]
 80043c4:	701a      	strb	r2, [r3, #0]
 80043c6:	e7f0      	b.n	80043aa <__cvt+0xa6>

080043c8 <__exponent>:
 80043c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043ca:	4603      	mov	r3, r0
 80043cc:	2900      	cmp	r1, #0
 80043ce:	bfb8      	it	lt
 80043d0:	4249      	neglt	r1, r1
 80043d2:	f803 2b02 	strb.w	r2, [r3], #2
 80043d6:	bfb4      	ite	lt
 80043d8:	222d      	movlt	r2, #45	; 0x2d
 80043da:	222b      	movge	r2, #43	; 0x2b
 80043dc:	2909      	cmp	r1, #9
 80043de:	7042      	strb	r2, [r0, #1]
 80043e0:	dd2a      	ble.n	8004438 <__exponent+0x70>
 80043e2:	f10d 0207 	add.w	r2, sp, #7
 80043e6:	4617      	mov	r7, r2
 80043e8:	260a      	movs	r6, #10
 80043ea:	4694      	mov	ip, r2
 80043ec:	fb91 f5f6 	sdiv	r5, r1, r6
 80043f0:	fb06 1415 	mls	r4, r6, r5, r1
 80043f4:	3430      	adds	r4, #48	; 0x30
 80043f6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80043fa:	460c      	mov	r4, r1
 80043fc:	2c63      	cmp	r4, #99	; 0x63
 80043fe:	f102 32ff 	add.w	r2, r2, #4294967295
 8004402:	4629      	mov	r1, r5
 8004404:	dcf1      	bgt.n	80043ea <__exponent+0x22>
 8004406:	3130      	adds	r1, #48	; 0x30
 8004408:	f1ac 0402 	sub.w	r4, ip, #2
 800440c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004410:	1c41      	adds	r1, r0, #1
 8004412:	4622      	mov	r2, r4
 8004414:	42ba      	cmp	r2, r7
 8004416:	d30a      	bcc.n	800442e <__exponent+0x66>
 8004418:	f10d 0209 	add.w	r2, sp, #9
 800441c:	eba2 020c 	sub.w	r2, r2, ip
 8004420:	42bc      	cmp	r4, r7
 8004422:	bf88      	it	hi
 8004424:	2200      	movhi	r2, #0
 8004426:	4413      	add	r3, r2
 8004428:	1a18      	subs	r0, r3, r0
 800442a:	b003      	add	sp, #12
 800442c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800442e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004432:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004436:	e7ed      	b.n	8004414 <__exponent+0x4c>
 8004438:	2330      	movs	r3, #48	; 0x30
 800443a:	3130      	adds	r1, #48	; 0x30
 800443c:	7083      	strb	r3, [r0, #2]
 800443e:	70c1      	strb	r1, [r0, #3]
 8004440:	1d03      	adds	r3, r0, #4
 8004442:	e7f1      	b.n	8004428 <__exponent+0x60>

08004444 <_printf_float>:
 8004444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004448:	ed2d 8b02 	vpush	{d8}
 800444c:	b08d      	sub	sp, #52	; 0x34
 800444e:	460c      	mov	r4, r1
 8004450:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004454:	4616      	mov	r6, r2
 8004456:	461f      	mov	r7, r3
 8004458:	4605      	mov	r5, r0
 800445a:	f001 f8a7 	bl	80055ac <_localeconv_r>
 800445e:	f8d0 a000 	ldr.w	sl, [r0]
 8004462:	4650      	mov	r0, sl
 8004464:	f7fb ff0c 	bl	8000280 <strlen>
 8004468:	2300      	movs	r3, #0
 800446a:	930a      	str	r3, [sp, #40]	; 0x28
 800446c:	6823      	ldr	r3, [r4, #0]
 800446e:	9305      	str	r3, [sp, #20]
 8004470:	f8d8 3000 	ldr.w	r3, [r8]
 8004474:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004478:	3307      	adds	r3, #7
 800447a:	f023 0307 	bic.w	r3, r3, #7
 800447e:	f103 0208 	add.w	r2, r3, #8
 8004482:	f8c8 2000 	str.w	r2, [r8]
 8004486:	e9d3 8900 	ldrd	r8, r9, [r3]
 800448a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800448e:	9307      	str	r3, [sp, #28]
 8004490:	f8cd 8018 	str.w	r8, [sp, #24]
 8004494:	ee08 0a10 	vmov	s16, r0
 8004498:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800449c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044a0:	4b9e      	ldr	r3, [pc, #632]	; (800471c <_printf_float+0x2d8>)
 80044a2:	f04f 32ff 	mov.w	r2, #4294967295
 80044a6:	f7fc fb49 	bl	8000b3c <__aeabi_dcmpun>
 80044aa:	bb88      	cbnz	r0, 8004510 <_printf_float+0xcc>
 80044ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044b0:	4b9a      	ldr	r3, [pc, #616]	; (800471c <_printf_float+0x2d8>)
 80044b2:	f04f 32ff 	mov.w	r2, #4294967295
 80044b6:	f7fc fb23 	bl	8000b00 <__aeabi_dcmple>
 80044ba:	bb48      	cbnz	r0, 8004510 <_printf_float+0xcc>
 80044bc:	2200      	movs	r2, #0
 80044be:	2300      	movs	r3, #0
 80044c0:	4640      	mov	r0, r8
 80044c2:	4649      	mov	r1, r9
 80044c4:	f7fc fb12 	bl	8000aec <__aeabi_dcmplt>
 80044c8:	b110      	cbz	r0, 80044d0 <_printf_float+0x8c>
 80044ca:	232d      	movs	r3, #45	; 0x2d
 80044cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044d0:	4a93      	ldr	r2, [pc, #588]	; (8004720 <_printf_float+0x2dc>)
 80044d2:	4b94      	ldr	r3, [pc, #592]	; (8004724 <_printf_float+0x2e0>)
 80044d4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80044d8:	bf94      	ite	ls
 80044da:	4690      	movls	r8, r2
 80044dc:	4698      	movhi	r8, r3
 80044de:	2303      	movs	r3, #3
 80044e0:	6123      	str	r3, [r4, #16]
 80044e2:	9b05      	ldr	r3, [sp, #20]
 80044e4:	f023 0304 	bic.w	r3, r3, #4
 80044e8:	6023      	str	r3, [r4, #0]
 80044ea:	f04f 0900 	mov.w	r9, #0
 80044ee:	9700      	str	r7, [sp, #0]
 80044f0:	4633      	mov	r3, r6
 80044f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80044f4:	4621      	mov	r1, r4
 80044f6:	4628      	mov	r0, r5
 80044f8:	f000 f9da 	bl	80048b0 <_printf_common>
 80044fc:	3001      	adds	r0, #1
 80044fe:	f040 8090 	bne.w	8004622 <_printf_float+0x1de>
 8004502:	f04f 30ff 	mov.w	r0, #4294967295
 8004506:	b00d      	add	sp, #52	; 0x34
 8004508:	ecbd 8b02 	vpop	{d8}
 800450c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004510:	4642      	mov	r2, r8
 8004512:	464b      	mov	r3, r9
 8004514:	4640      	mov	r0, r8
 8004516:	4649      	mov	r1, r9
 8004518:	f7fc fb10 	bl	8000b3c <__aeabi_dcmpun>
 800451c:	b140      	cbz	r0, 8004530 <_printf_float+0xec>
 800451e:	464b      	mov	r3, r9
 8004520:	2b00      	cmp	r3, #0
 8004522:	bfbc      	itt	lt
 8004524:	232d      	movlt	r3, #45	; 0x2d
 8004526:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800452a:	4a7f      	ldr	r2, [pc, #508]	; (8004728 <_printf_float+0x2e4>)
 800452c:	4b7f      	ldr	r3, [pc, #508]	; (800472c <_printf_float+0x2e8>)
 800452e:	e7d1      	b.n	80044d4 <_printf_float+0x90>
 8004530:	6863      	ldr	r3, [r4, #4]
 8004532:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004536:	9206      	str	r2, [sp, #24]
 8004538:	1c5a      	adds	r2, r3, #1
 800453a:	d13f      	bne.n	80045bc <_printf_float+0x178>
 800453c:	2306      	movs	r3, #6
 800453e:	6063      	str	r3, [r4, #4]
 8004540:	9b05      	ldr	r3, [sp, #20]
 8004542:	6861      	ldr	r1, [r4, #4]
 8004544:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004548:	2300      	movs	r3, #0
 800454a:	9303      	str	r3, [sp, #12]
 800454c:	ab0a      	add	r3, sp, #40	; 0x28
 800454e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004552:	ab09      	add	r3, sp, #36	; 0x24
 8004554:	ec49 8b10 	vmov	d0, r8, r9
 8004558:	9300      	str	r3, [sp, #0]
 800455a:	6022      	str	r2, [r4, #0]
 800455c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004560:	4628      	mov	r0, r5
 8004562:	f7ff fecf 	bl	8004304 <__cvt>
 8004566:	9b06      	ldr	r3, [sp, #24]
 8004568:	9909      	ldr	r1, [sp, #36]	; 0x24
 800456a:	2b47      	cmp	r3, #71	; 0x47
 800456c:	4680      	mov	r8, r0
 800456e:	d108      	bne.n	8004582 <_printf_float+0x13e>
 8004570:	1cc8      	adds	r0, r1, #3
 8004572:	db02      	blt.n	800457a <_printf_float+0x136>
 8004574:	6863      	ldr	r3, [r4, #4]
 8004576:	4299      	cmp	r1, r3
 8004578:	dd41      	ble.n	80045fe <_printf_float+0x1ba>
 800457a:	f1ab 0302 	sub.w	r3, fp, #2
 800457e:	fa5f fb83 	uxtb.w	fp, r3
 8004582:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004586:	d820      	bhi.n	80045ca <_printf_float+0x186>
 8004588:	3901      	subs	r1, #1
 800458a:	465a      	mov	r2, fp
 800458c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004590:	9109      	str	r1, [sp, #36]	; 0x24
 8004592:	f7ff ff19 	bl	80043c8 <__exponent>
 8004596:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004598:	1813      	adds	r3, r2, r0
 800459a:	2a01      	cmp	r2, #1
 800459c:	4681      	mov	r9, r0
 800459e:	6123      	str	r3, [r4, #16]
 80045a0:	dc02      	bgt.n	80045a8 <_printf_float+0x164>
 80045a2:	6822      	ldr	r2, [r4, #0]
 80045a4:	07d2      	lsls	r2, r2, #31
 80045a6:	d501      	bpl.n	80045ac <_printf_float+0x168>
 80045a8:	3301      	adds	r3, #1
 80045aa:	6123      	str	r3, [r4, #16]
 80045ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d09c      	beq.n	80044ee <_printf_float+0xaa>
 80045b4:	232d      	movs	r3, #45	; 0x2d
 80045b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045ba:	e798      	b.n	80044ee <_printf_float+0xaa>
 80045bc:	9a06      	ldr	r2, [sp, #24]
 80045be:	2a47      	cmp	r2, #71	; 0x47
 80045c0:	d1be      	bne.n	8004540 <_printf_float+0xfc>
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d1bc      	bne.n	8004540 <_printf_float+0xfc>
 80045c6:	2301      	movs	r3, #1
 80045c8:	e7b9      	b.n	800453e <_printf_float+0xfa>
 80045ca:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80045ce:	d118      	bne.n	8004602 <_printf_float+0x1be>
 80045d0:	2900      	cmp	r1, #0
 80045d2:	6863      	ldr	r3, [r4, #4]
 80045d4:	dd0b      	ble.n	80045ee <_printf_float+0x1aa>
 80045d6:	6121      	str	r1, [r4, #16]
 80045d8:	b913      	cbnz	r3, 80045e0 <_printf_float+0x19c>
 80045da:	6822      	ldr	r2, [r4, #0]
 80045dc:	07d0      	lsls	r0, r2, #31
 80045de:	d502      	bpl.n	80045e6 <_printf_float+0x1a2>
 80045e0:	3301      	adds	r3, #1
 80045e2:	440b      	add	r3, r1
 80045e4:	6123      	str	r3, [r4, #16]
 80045e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80045e8:	f04f 0900 	mov.w	r9, #0
 80045ec:	e7de      	b.n	80045ac <_printf_float+0x168>
 80045ee:	b913      	cbnz	r3, 80045f6 <_printf_float+0x1b2>
 80045f0:	6822      	ldr	r2, [r4, #0]
 80045f2:	07d2      	lsls	r2, r2, #31
 80045f4:	d501      	bpl.n	80045fa <_printf_float+0x1b6>
 80045f6:	3302      	adds	r3, #2
 80045f8:	e7f4      	b.n	80045e4 <_printf_float+0x1a0>
 80045fa:	2301      	movs	r3, #1
 80045fc:	e7f2      	b.n	80045e4 <_printf_float+0x1a0>
 80045fe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004604:	4299      	cmp	r1, r3
 8004606:	db05      	blt.n	8004614 <_printf_float+0x1d0>
 8004608:	6823      	ldr	r3, [r4, #0]
 800460a:	6121      	str	r1, [r4, #16]
 800460c:	07d8      	lsls	r0, r3, #31
 800460e:	d5ea      	bpl.n	80045e6 <_printf_float+0x1a2>
 8004610:	1c4b      	adds	r3, r1, #1
 8004612:	e7e7      	b.n	80045e4 <_printf_float+0x1a0>
 8004614:	2900      	cmp	r1, #0
 8004616:	bfd4      	ite	le
 8004618:	f1c1 0202 	rsble	r2, r1, #2
 800461c:	2201      	movgt	r2, #1
 800461e:	4413      	add	r3, r2
 8004620:	e7e0      	b.n	80045e4 <_printf_float+0x1a0>
 8004622:	6823      	ldr	r3, [r4, #0]
 8004624:	055a      	lsls	r2, r3, #21
 8004626:	d407      	bmi.n	8004638 <_printf_float+0x1f4>
 8004628:	6923      	ldr	r3, [r4, #16]
 800462a:	4642      	mov	r2, r8
 800462c:	4631      	mov	r1, r6
 800462e:	4628      	mov	r0, r5
 8004630:	47b8      	blx	r7
 8004632:	3001      	adds	r0, #1
 8004634:	d12c      	bne.n	8004690 <_printf_float+0x24c>
 8004636:	e764      	b.n	8004502 <_printf_float+0xbe>
 8004638:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800463c:	f240 80e0 	bls.w	8004800 <_printf_float+0x3bc>
 8004640:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004644:	2200      	movs	r2, #0
 8004646:	2300      	movs	r3, #0
 8004648:	f7fc fa46 	bl	8000ad8 <__aeabi_dcmpeq>
 800464c:	2800      	cmp	r0, #0
 800464e:	d034      	beq.n	80046ba <_printf_float+0x276>
 8004650:	4a37      	ldr	r2, [pc, #220]	; (8004730 <_printf_float+0x2ec>)
 8004652:	2301      	movs	r3, #1
 8004654:	4631      	mov	r1, r6
 8004656:	4628      	mov	r0, r5
 8004658:	47b8      	blx	r7
 800465a:	3001      	adds	r0, #1
 800465c:	f43f af51 	beq.w	8004502 <_printf_float+0xbe>
 8004660:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004664:	429a      	cmp	r2, r3
 8004666:	db02      	blt.n	800466e <_printf_float+0x22a>
 8004668:	6823      	ldr	r3, [r4, #0]
 800466a:	07d8      	lsls	r0, r3, #31
 800466c:	d510      	bpl.n	8004690 <_printf_float+0x24c>
 800466e:	ee18 3a10 	vmov	r3, s16
 8004672:	4652      	mov	r2, sl
 8004674:	4631      	mov	r1, r6
 8004676:	4628      	mov	r0, r5
 8004678:	47b8      	blx	r7
 800467a:	3001      	adds	r0, #1
 800467c:	f43f af41 	beq.w	8004502 <_printf_float+0xbe>
 8004680:	f04f 0800 	mov.w	r8, #0
 8004684:	f104 091a 	add.w	r9, r4, #26
 8004688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800468a:	3b01      	subs	r3, #1
 800468c:	4543      	cmp	r3, r8
 800468e:	dc09      	bgt.n	80046a4 <_printf_float+0x260>
 8004690:	6823      	ldr	r3, [r4, #0]
 8004692:	079b      	lsls	r3, r3, #30
 8004694:	f100 8107 	bmi.w	80048a6 <_printf_float+0x462>
 8004698:	68e0      	ldr	r0, [r4, #12]
 800469a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800469c:	4298      	cmp	r0, r3
 800469e:	bfb8      	it	lt
 80046a0:	4618      	movlt	r0, r3
 80046a2:	e730      	b.n	8004506 <_printf_float+0xc2>
 80046a4:	2301      	movs	r3, #1
 80046a6:	464a      	mov	r2, r9
 80046a8:	4631      	mov	r1, r6
 80046aa:	4628      	mov	r0, r5
 80046ac:	47b8      	blx	r7
 80046ae:	3001      	adds	r0, #1
 80046b0:	f43f af27 	beq.w	8004502 <_printf_float+0xbe>
 80046b4:	f108 0801 	add.w	r8, r8, #1
 80046b8:	e7e6      	b.n	8004688 <_printf_float+0x244>
 80046ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046bc:	2b00      	cmp	r3, #0
 80046be:	dc39      	bgt.n	8004734 <_printf_float+0x2f0>
 80046c0:	4a1b      	ldr	r2, [pc, #108]	; (8004730 <_printf_float+0x2ec>)
 80046c2:	2301      	movs	r3, #1
 80046c4:	4631      	mov	r1, r6
 80046c6:	4628      	mov	r0, r5
 80046c8:	47b8      	blx	r7
 80046ca:	3001      	adds	r0, #1
 80046cc:	f43f af19 	beq.w	8004502 <_printf_float+0xbe>
 80046d0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80046d4:	4313      	orrs	r3, r2
 80046d6:	d102      	bne.n	80046de <_printf_float+0x29a>
 80046d8:	6823      	ldr	r3, [r4, #0]
 80046da:	07d9      	lsls	r1, r3, #31
 80046dc:	d5d8      	bpl.n	8004690 <_printf_float+0x24c>
 80046de:	ee18 3a10 	vmov	r3, s16
 80046e2:	4652      	mov	r2, sl
 80046e4:	4631      	mov	r1, r6
 80046e6:	4628      	mov	r0, r5
 80046e8:	47b8      	blx	r7
 80046ea:	3001      	adds	r0, #1
 80046ec:	f43f af09 	beq.w	8004502 <_printf_float+0xbe>
 80046f0:	f04f 0900 	mov.w	r9, #0
 80046f4:	f104 0a1a 	add.w	sl, r4, #26
 80046f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046fa:	425b      	negs	r3, r3
 80046fc:	454b      	cmp	r3, r9
 80046fe:	dc01      	bgt.n	8004704 <_printf_float+0x2c0>
 8004700:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004702:	e792      	b.n	800462a <_printf_float+0x1e6>
 8004704:	2301      	movs	r3, #1
 8004706:	4652      	mov	r2, sl
 8004708:	4631      	mov	r1, r6
 800470a:	4628      	mov	r0, r5
 800470c:	47b8      	blx	r7
 800470e:	3001      	adds	r0, #1
 8004710:	f43f aef7 	beq.w	8004502 <_printf_float+0xbe>
 8004714:	f109 0901 	add.w	r9, r9, #1
 8004718:	e7ee      	b.n	80046f8 <_printf_float+0x2b4>
 800471a:	bf00      	nop
 800471c:	7fefffff 	.word	0x7fefffff
 8004720:	08008d9c 	.word	0x08008d9c
 8004724:	08008da0 	.word	0x08008da0
 8004728:	08008da4 	.word	0x08008da4
 800472c:	08008da8 	.word	0x08008da8
 8004730:	08008dac 	.word	0x08008dac
 8004734:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004736:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004738:	429a      	cmp	r2, r3
 800473a:	bfa8      	it	ge
 800473c:	461a      	movge	r2, r3
 800473e:	2a00      	cmp	r2, #0
 8004740:	4691      	mov	r9, r2
 8004742:	dc37      	bgt.n	80047b4 <_printf_float+0x370>
 8004744:	f04f 0b00 	mov.w	fp, #0
 8004748:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800474c:	f104 021a 	add.w	r2, r4, #26
 8004750:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004752:	9305      	str	r3, [sp, #20]
 8004754:	eba3 0309 	sub.w	r3, r3, r9
 8004758:	455b      	cmp	r3, fp
 800475a:	dc33      	bgt.n	80047c4 <_printf_float+0x380>
 800475c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004760:	429a      	cmp	r2, r3
 8004762:	db3b      	blt.n	80047dc <_printf_float+0x398>
 8004764:	6823      	ldr	r3, [r4, #0]
 8004766:	07da      	lsls	r2, r3, #31
 8004768:	d438      	bmi.n	80047dc <_printf_float+0x398>
 800476a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800476e:	eba2 0903 	sub.w	r9, r2, r3
 8004772:	9b05      	ldr	r3, [sp, #20]
 8004774:	1ad2      	subs	r2, r2, r3
 8004776:	4591      	cmp	r9, r2
 8004778:	bfa8      	it	ge
 800477a:	4691      	movge	r9, r2
 800477c:	f1b9 0f00 	cmp.w	r9, #0
 8004780:	dc35      	bgt.n	80047ee <_printf_float+0x3aa>
 8004782:	f04f 0800 	mov.w	r8, #0
 8004786:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800478a:	f104 0a1a 	add.w	sl, r4, #26
 800478e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004792:	1a9b      	subs	r3, r3, r2
 8004794:	eba3 0309 	sub.w	r3, r3, r9
 8004798:	4543      	cmp	r3, r8
 800479a:	f77f af79 	ble.w	8004690 <_printf_float+0x24c>
 800479e:	2301      	movs	r3, #1
 80047a0:	4652      	mov	r2, sl
 80047a2:	4631      	mov	r1, r6
 80047a4:	4628      	mov	r0, r5
 80047a6:	47b8      	blx	r7
 80047a8:	3001      	adds	r0, #1
 80047aa:	f43f aeaa 	beq.w	8004502 <_printf_float+0xbe>
 80047ae:	f108 0801 	add.w	r8, r8, #1
 80047b2:	e7ec      	b.n	800478e <_printf_float+0x34a>
 80047b4:	4613      	mov	r3, r2
 80047b6:	4631      	mov	r1, r6
 80047b8:	4642      	mov	r2, r8
 80047ba:	4628      	mov	r0, r5
 80047bc:	47b8      	blx	r7
 80047be:	3001      	adds	r0, #1
 80047c0:	d1c0      	bne.n	8004744 <_printf_float+0x300>
 80047c2:	e69e      	b.n	8004502 <_printf_float+0xbe>
 80047c4:	2301      	movs	r3, #1
 80047c6:	4631      	mov	r1, r6
 80047c8:	4628      	mov	r0, r5
 80047ca:	9205      	str	r2, [sp, #20]
 80047cc:	47b8      	blx	r7
 80047ce:	3001      	adds	r0, #1
 80047d0:	f43f ae97 	beq.w	8004502 <_printf_float+0xbe>
 80047d4:	9a05      	ldr	r2, [sp, #20]
 80047d6:	f10b 0b01 	add.w	fp, fp, #1
 80047da:	e7b9      	b.n	8004750 <_printf_float+0x30c>
 80047dc:	ee18 3a10 	vmov	r3, s16
 80047e0:	4652      	mov	r2, sl
 80047e2:	4631      	mov	r1, r6
 80047e4:	4628      	mov	r0, r5
 80047e6:	47b8      	blx	r7
 80047e8:	3001      	adds	r0, #1
 80047ea:	d1be      	bne.n	800476a <_printf_float+0x326>
 80047ec:	e689      	b.n	8004502 <_printf_float+0xbe>
 80047ee:	9a05      	ldr	r2, [sp, #20]
 80047f0:	464b      	mov	r3, r9
 80047f2:	4442      	add	r2, r8
 80047f4:	4631      	mov	r1, r6
 80047f6:	4628      	mov	r0, r5
 80047f8:	47b8      	blx	r7
 80047fa:	3001      	adds	r0, #1
 80047fc:	d1c1      	bne.n	8004782 <_printf_float+0x33e>
 80047fe:	e680      	b.n	8004502 <_printf_float+0xbe>
 8004800:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004802:	2a01      	cmp	r2, #1
 8004804:	dc01      	bgt.n	800480a <_printf_float+0x3c6>
 8004806:	07db      	lsls	r3, r3, #31
 8004808:	d53a      	bpl.n	8004880 <_printf_float+0x43c>
 800480a:	2301      	movs	r3, #1
 800480c:	4642      	mov	r2, r8
 800480e:	4631      	mov	r1, r6
 8004810:	4628      	mov	r0, r5
 8004812:	47b8      	blx	r7
 8004814:	3001      	adds	r0, #1
 8004816:	f43f ae74 	beq.w	8004502 <_printf_float+0xbe>
 800481a:	ee18 3a10 	vmov	r3, s16
 800481e:	4652      	mov	r2, sl
 8004820:	4631      	mov	r1, r6
 8004822:	4628      	mov	r0, r5
 8004824:	47b8      	blx	r7
 8004826:	3001      	adds	r0, #1
 8004828:	f43f ae6b 	beq.w	8004502 <_printf_float+0xbe>
 800482c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004830:	2200      	movs	r2, #0
 8004832:	2300      	movs	r3, #0
 8004834:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8004838:	f7fc f94e 	bl	8000ad8 <__aeabi_dcmpeq>
 800483c:	b9d8      	cbnz	r0, 8004876 <_printf_float+0x432>
 800483e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004842:	f108 0201 	add.w	r2, r8, #1
 8004846:	4631      	mov	r1, r6
 8004848:	4628      	mov	r0, r5
 800484a:	47b8      	blx	r7
 800484c:	3001      	adds	r0, #1
 800484e:	d10e      	bne.n	800486e <_printf_float+0x42a>
 8004850:	e657      	b.n	8004502 <_printf_float+0xbe>
 8004852:	2301      	movs	r3, #1
 8004854:	4652      	mov	r2, sl
 8004856:	4631      	mov	r1, r6
 8004858:	4628      	mov	r0, r5
 800485a:	47b8      	blx	r7
 800485c:	3001      	adds	r0, #1
 800485e:	f43f ae50 	beq.w	8004502 <_printf_float+0xbe>
 8004862:	f108 0801 	add.w	r8, r8, #1
 8004866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004868:	3b01      	subs	r3, #1
 800486a:	4543      	cmp	r3, r8
 800486c:	dcf1      	bgt.n	8004852 <_printf_float+0x40e>
 800486e:	464b      	mov	r3, r9
 8004870:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004874:	e6da      	b.n	800462c <_printf_float+0x1e8>
 8004876:	f04f 0800 	mov.w	r8, #0
 800487a:	f104 0a1a 	add.w	sl, r4, #26
 800487e:	e7f2      	b.n	8004866 <_printf_float+0x422>
 8004880:	2301      	movs	r3, #1
 8004882:	4642      	mov	r2, r8
 8004884:	e7df      	b.n	8004846 <_printf_float+0x402>
 8004886:	2301      	movs	r3, #1
 8004888:	464a      	mov	r2, r9
 800488a:	4631      	mov	r1, r6
 800488c:	4628      	mov	r0, r5
 800488e:	47b8      	blx	r7
 8004890:	3001      	adds	r0, #1
 8004892:	f43f ae36 	beq.w	8004502 <_printf_float+0xbe>
 8004896:	f108 0801 	add.w	r8, r8, #1
 800489a:	68e3      	ldr	r3, [r4, #12]
 800489c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800489e:	1a5b      	subs	r3, r3, r1
 80048a0:	4543      	cmp	r3, r8
 80048a2:	dcf0      	bgt.n	8004886 <_printf_float+0x442>
 80048a4:	e6f8      	b.n	8004698 <_printf_float+0x254>
 80048a6:	f04f 0800 	mov.w	r8, #0
 80048aa:	f104 0919 	add.w	r9, r4, #25
 80048ae:	e7f4      	b.n	800489a <_printf_float+0x456>

080048b0 <_printf_common>:
 80048b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048b4:	4616      	mov	r6, r2
 80048b6:	4699      	mov	r9, r3
 80048b8:	688a      	ldr	r2, [r1, #8]
 80048ba:	690b      	ldr	r3, [r1, #16]
 80048bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048c0:	4293      	cmp	r3, r2
 80048c2:	bfb8      	it	lt
 80048c4:	4613      	movlt	r3, r2
 80048c6:	6033      	str	r3, [r6, #0]
 80048c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048cc:	4607      	mov	r7, r0
 80048ce:	460c      	mov	r4, r1
 80048d0:	b10a      	cbz	r2, 80048d6 <_printf_common+0x26>
 80048d2:	3301      	adds	r3, #1
 80048d4:	6033      	str	r3, [r6, #0]
 80048d6:	6823      	ldr	r3, [r4, #0]
 80048d8:	0699      	lsls	r1, r3, #26
 80048da:	bf42      	ittt	mi
 80048dc:	6833      	ldrmi	r3, [r6, #0]
 80048de:	3302      	addmi	r3, #2
 80048e0:	6033      	strmi	r3, [r6, #0]
 80048e2:	6825      	ldr	r5, [r4, #0]
 80048e4:	f015 0506 	ands.w	r5, r5, #6
 80048e8:	d106      	bne.n	80048f8 <_printf_common+0x48>
 80048ea:	f104 0a19 	add.w	sl, r4, #25
 80048ee:	68e3      	ldr	r3, [r4, #12]
 80048f0:	6832      	ldr	r2, [r6, #0]
 80048f2:	1a9b      	subs	r3, r3, r2
 80048f4:	42ab      	cmp	r3, r5
 80048f6:	dc26      	bgt.n	8004946 <_printf_common+0x96>
 80048f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80048fc:	1e13      	subs	r3, r2, #0
 80048fe:	6822      	ldr	r2, [r4, #0]
 8004900:	bf18      	it	ne
 8004902:	2301      	movne	r3, #1
 8004904:	0692      	lsls	r2, r2, #26
 8004906:	d42b      	bmi.n	8004960 <_printf_common+0xb0>
 8004908:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800490c:	4649      	mov	r1, r9
 800490e:	4638      	mov	r0, r7
 8004910:	47c0      	blx	r8
 8004912:	3001      	adds	r0, #1
 8004914:	d01e      	beq.n	8004954 <_printf_common+0xa4>
 8004916:	6823      	ldr	r3, [r4, #0]
 8004918:	6922      	ldr	r2, [r4, #16]
 800491a:	f003 0306 	and.w	r3, r3, #6
 800491e:	2b04      	cmp	r3, #4
 8004920:	bf02      	ittt	eq
 8004922:	68e5      	ldreq	r5, [r4, #12]
 8004924:	6833      	ldreq	r3, [r6, #0]
 8004926:	1aed      	subeq	r5, r5, r3
 8004928:	68a3      	ldr	r3, [r4, #8]
 800492a:	bf0c      	ite	eq
 800492c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004930:	2500      	movne	r5, #0
 8004932:	4293      	cmp	r3, r2
 8004934:	bfc4      	itt	gt
 8004936:	1a9b      	subgt	r3, r3, r2
 8004938:	18ed      	addgt	r5, r5, r3
 800493a:	2600      	movs	r6, #0
 800493c:	341a      	adds	r4, #26
 800493e:	42b5      	cmp	r5, r6
 8004940:	d11a      	bne.n	8004978 <_printf_common+0xc8>
 8004942:	2000      	movs	r0, #0
 8004944:	e008      	b.n	8004958 <_printf_common+0xa8>
 8004946:	2301      	movs	r3, #1
 8004948:	4652      	mov	r2, sl
 800494a:	4649      	mov	r1, r9
 800494c:	4638      	mov	r0, r7
 800494e:	47c0      	blx	r8
 8004950:	3001      	adds	r0, #1
 8004952:	d103      	bne.n	800495c <_printf_common+0xac>
 8004954:	f04f 30ff 	mov.w	r0, #4294967295
 8004958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800495c:	3501      	adds	r5, #1
 800495e:	e7c6      	b.n	80048ee <_printf_common+0x3e>
 8004960:	18e1      	adds	r1, r4, r3
 8004962:	1c5a      	adds	r2, r3, #1
 8004964:	2030      	movs	r0, #48	; 0x30
 8004966:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800496a:	4422      	add	r2, r4
 800496c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004970:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004974:	3302      	adds	r3, #2
 8004976:	e7c7      	b.n	8004908 <_printf_common+0x58>
 8004978:	2301      	movs	r3, #1
 800497a:	4622      	mov	r2, r4
 800497c:	4649      	mov	r1, r9
 800497e:	4638      	mov	r0, r7
 8004980:	47c0      	blx	r8
 8004982:	3001      	adds	r0, #1
 8004984:	d0e6      	beq.n	8004954 <_printf_common+0xa4>
 8004986:	3601      	adds	r6, #1
 8004988:	e7d9      	b.n	800493e <_printf_common+0x8e>
	...

0800498c <_printf_i>:
 800498c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004990:	7e0f      	ldrb	r7, [r1, #24]
 8004992:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004994:	2f78      	cmp	r7, #120	; 0x78
 8004996:	4691      	mov	r9, r2
 8004998:	4680      	mov	r8, r0
 800499a:	460c      	mov	r4, r1
 800499c:	469a      	mov	sl, r3
 800499e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80049a2:	d807      	bhi.n	80049b4 <_printf_i+0x28>
 80049a4:	2f62      	cmp	r7, #98	; 0x62
 80049a6:	d80a      	bhi.n	80049be <_printf_i+0x32>
 80049a8:	2f00      	cmp	r7, #0
 80049aa:	f000 80d4 	beq.w	8004b56 <_printf_i+0x1ca>
 80049ae:	2f58      	cmp	r7, #88	; 0x58
 80049b0:	f000 80c0 	beq.w	8004b34 <_printf_i+0x1a8>
 80049b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80049bc:	e03a      	b.n	8004a34 <_printf_i+0xa8>
 80049be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80049c2:	2b15      	cmp	r3, #21
 80049c4:	d8f6      	bhi.n	80049b4 <_printf_i+0x28>
 80049c6:	a101      	add	r1, pc, #4	; (adr r1, 80049cc <_printf_i+0x40>)
 80049c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049cc:	08004a25 	.word	0x08004a25
 80049d0:	08004a39 	.word	0x08004a39
 80049d4:	080049b5 	.word	0x080049b5
 80049d8:	080049b5 	.word	0x080049b5
 80049dc:	080049b5 	.word	0x080049b5
 80049e0:	080049b5 	.word	0x080049b5
 80049e4:	08004a39 	.word	0x08004a39
 80049e8:	080049b5 	.word	0x080049b5
 80049ec:	080049b5 	.word	0x080049b5
 80049f0:	080049b5 	.word	0x080049b5
 80049f4:	080049b5 	.word	0x080049b5
 80049f8:	08004b3d 	.word	0x08004b3d
 80049fc:	08004a65 	.word	0x08004a65
 8004a00:	08004af7 	.word	0x08004af7
 8004a04:	080049b5 	.word	0x080049b5
 8004a08:	080049b5 	.word	0x080049b5
 8004a0c:	08004b5f 	.word	0x08004b5f
 8004a10:	080049b5 	.word	0x080049b5
 8004a14:	08004a65 	.word	0x08004a65
 8004a18:	080049b5 	.word	0x080049b5
 8004a1c:	080049b5 	.word	0x080049b5
 8004a20:	08004aff 	.word	0x08004aff
 8004a24:	682b      	ldr	r3, [r5, #0]
 8004a26:	1d1a      	adds	r2, r3, #4
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	602a      	str	r2, [r5, #0]
 8004a2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a34:	2301      	movs	r3, #1
 8004a36:	e09f      	b.n	8004b78 <_printf_i+0x1ec>
 8004a38:	6820      	ldr	r0, [r4, #0]
 8004a3a:	682b      	ldr	r3, [r5, #0]
 8004a3c:	0607      	lsls	r7, r0, #24
 8004a3e:	f103 0104 	add.w	r1, r3, #4
 8004a42:	6029      	str	r1, [r5, #0]
 8004a44:	d501      	bpl.n	8004a4a <_printf_i+0xbe>
 8004a46:	681e      	ldr	r6, [r3, #0]
 8004a48:	e003      	b.n	8004a52 <_printf_i+0xc6>
 8004a4a:	0646      	lsls	r6, r0, #25
 8004a4c:	d5fb      	bpl.n	8004a46 <_printf_i+0xba>
 8004a4e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004a52:	2e00      	cmp	r6, #0
 8004a54:	da03      	bge.n	8004a5e <_printf_i+0xd2>
 8004a56:	232d      	movs	r3, #45	; 0x2d
 8004a58:	4276      	negs	r6, r6
 8004a5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a5e:	485a      	ldr	r0, [pc, #360]	; (8004bc8 <_printf_i+0x23c>)
 8004a60:	230a      	movs	r3, #10
 8004a62:	e012      	b.n	8004a8a <_printf_i+0xfe>
 8004a64:	682b      	ldr	r3, [r5, #0]
 8004a66:	6820      	ldr	r0, [r4, #0]
 8004a68:	1d19      	adds	r1, r3, #4
 8004a6a:	6029      	str	r1, [r5, #0]
 8004a6c:	0605      	lsls	r5, r0, #24
 8004a6e:	d501      	bpl.n	8004a74 <_printf_i+0xe8>
 8004a70:	681e      	ldr	r6, [r3, #0]
 8004a72:	e002      	b.n	8004a7a <_printf_i+0xee>
 8004a74:	0641      	lsls	r1, r0, #25
 8004a76:	d5fb      	bpl.n	8004a70 <_printf_i+0xe4>
 8004a78:	881e      	ldrh	r6, [r3, #0]
 8004a7a:	4853      	ldr	r0, [pc, #332]	; (8004bc8 <_printf_i+0x23c>)
 8004a7c:	2f6f      	cmp	r7, #111	; 0x6f
 8004a7e:	bf0c      	ite	eq
 8004a80:	2308      	moveq	r3, #8
 8004a82:	230a      	movne	r3, #10
 8004a84:	2100      	movs	r1, #0
 8004a86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a8a:	6865      	ldr	r5, [r4, #4]
 8004a8c:	60a5      	str	r5, [r4, #8]
 8004a8e:	2d00      	cmp	r5, #0
 8004a90:	bfa2      	ittt	ge
 8004a92:	6821      	ldrge	r1, [r4, #0]
 8004a94:	f021 0104 	bicge.w	r1, r1, #4
 8004a98:	6021      	strge	r1, [r4, #0]
 8004a9a:	b90e      	cbnz	r6, 8004aa0 <_printf_i+0x114>
 8004a9c:	2d00      	cmp	r5, #0
 8004a9e:	d04b      	beq.n	8004b38 <_printf_i+0x1ac>
 8004aa0:	4615      	mov	r5, r2
 8004aa2:	fbb6 f1f3 	udiv	r1, r6, r3
 8004aa6:	fb03 6711 	mls	r7, r3, r1, r6
 8004aaa:	5dc7      	ldrb	r7, [r0, r7]
 8004aac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004ab0:	4637      	mov	r7, r6
 8004ab2:	42bb      	cmp	r3, r7
 8004ab4:	460e      	mov	r6, r1
 8004ab6:	d9f4      	bls.n	8004aa2 <_printf_i+0x116>
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	d10b      	bne.n	8004ad4 <_printf_i+0x148>
 8004abc:	6823      	ldr	r3, [r4, #0]
 8004abe:	07de      	lsls	r6, r3, #31
 8004ac0:	d508      	bpl.n	8004ad4 <_printf_i+0x148>
 8004ac2:	6923      	ldr	r3, [r4, #16]
 8004ac4:	6861      	ldr	r1, [r4, #4]
 8004ac6:	4299      	cmp	r1, r3
 8004ac8:	bfde      	ittt	le
 8004aca:	2330      	movle	r3, #48	; 0x30
 8004acc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ad0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ad4:	1b52      	subs	r2, r2, r5
 8004ad6:	6122      	str	r2, [r4, #16]
 8004ad8:	f8cd a000 	str.w	sl, [sp]
 8004adc:	464b      	mov	r3, r9
 8004ade:	aa03      	add	r2, sp, #12
 8004ae0:	4621      	mov	r1, r4
 8004ae2:	4640      	mov	r0, r8
 8004ae4:	f7ff fee4 	bl	80048b0 <_printf_common>
 8004ae8:	3001      	adds	r0, #1
 8004aea:	d14a      	bne.n	8004b82 <_printf_i+0x1f6>
 8004aec:	f04f 30ff 	mov.w	r0, #4294967295
 8004af0:	b004      	add	sp, #16
 8004af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004af6:	6823      	ldr	r3, [r4, #0]
 8004af8:	f043 0320 	orr.w	r3, r3, #32
 8004afc:	6023      	str	r3, [r4, #0]
 8004afe:	4833      	ldr	r0, [pc, #204]	; (8004bcc <_printf_i+0x240>)
 8004b00:	2778      	movs	r7, #120	; 0x78
 8004b02:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004b06:	6823      	ldr	r3, [r4, #0]
 8004b08:	6829      	ldr	r1, [r5, #0]
 8004b0a:	061f      	lsls	r7, r3, #24
 8004b0c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004b10:	d402      	bmi.n	8004b18 <_printf_i+0x18c>
 8004b12:	065f      	lsls	r7, r3, #25
 8004b14:	bf48      	it	mi
 8004b16:	b2b6      	uxthmi	r6, r6
 8004b18:	07df      	lsls	r7, r3, #31
 8004b1a:	bf48      	it	mi
 8004b1c:	f043 0320 	orrmi.w	r3, r3, #32
 8004b20:	6029      	str	r1, [r5, #0]
 8004b22:	bf48      	it	mi
 8004b24:	6023      	strmi	r3, [r4, #0]
 8004b26:	b91e      	cbnz	r6, 8004b30 <_printf_i+0x1a4>
 8004b28:	6823      	ldr	r3, [r4, #0]
 8004b2a:	f023 0320 	bic.w	r3, r3, #32
 8004b2e:	6023      	str	r3, [r4, #0]
 8004b30:	2310      	movs	r3, #16
 8004b32:	e7a7      	b.n	8004a84 <_printf_i+0xf8>
 8004b34:	4824      	ldr	r0, [pc, #144]	; (8004bc8 <_printf_i+0x23c>)
 8004b36:	e7e4      	b.n	8004b02 <_printf_i+0x176>
 8004b38:	4615      	mov	r5, r2
 8004b3a:	e7bd      	b.n	8004ab8 <_printf_i+0x12c>
 8004b3c:	682b      	ldr	r3, [r5, #0]
 8004b3e:	6826      	ldr	r6, [r4, #0]
 8004b40:	6961      	ldr	r1, [r4, #20]
 8004b42:	1d18      	adds	r0, r3, #4
 8004b44:	6028      	str	r0, [r5, #0]
 8004b46:	0635      	lsls	r5, r6, #24
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	d501      	bpl.n	8004b50 <_printf_i+0x1c4>
 8004b4c:	6019      	str	r1, [r3, #0]
 8004b4e:	e002      	b.n	8004b56 <_printf_i+0x1ca>
 8004b50:	0670      	lsls	r0, r6, #25
 8004b52:	d5fb      	bpl.n	8004b4c <_printf_i+0x1c0>
 8004b54:	8019      	strh	r1, [r3, #0]
 8004b56:	2300      	movs	r3, #0
 8004b58:	6123      	str	r3, [r4, #16]
 8004b5a:	4615      	mov	r5, r2
 8004b5c:	e7bc      	b.n	8004ad8 <_printf_i+0x14c>
 8004b5e:	682b      	ldr	r3, [r5, #0]
 8004b60:	1d1a      	adds	r2, r3, #4
 8004b62:	602a      	str	r2, [r5, #0]
 8004b64:	681d      	ldr	r5, [r3, #0]
 8004b66:	6862      	ldr	r2, [r4, #4]
 8004b68:	2100      	movs	r1, #0
 8004b6a:	4628      	mov	r0, r5
 8004b6c:	f7fb fb38 	bl	80001e0 <memchr>
 8004b70:	b108      	cbz	r0, 8004b76 <_printf_i+0x1ea>
 8004b72:	1b40      	subs	r0, r0, r5
 8004b74:	6060      	str	r0, [r4, #4]
 8004b76:	6863      	ldr	r3, [r4, #4]
 8004b78:	6123      	str	r3, [r4, #16]
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b80:	e7aa      	b.n	8004ad8 <_printf_i+0x14c>
 8004b82:	6923      	ldr	r3, [r4, #16]
 8004b84:	462a      	mov	r2, r5
 8004b86:	4649      	mov	r1, r9
 8004b88:	4640      	mov	r0, r8
 8004b8a:	47d0      	blx	sl
 8004b8c:	3001      	adds	r0, #1
 8004b8e:	d0ad      	beq.n	8004aec <_printf_i+0x160>
 8004b90:	6823      	ldr	r3, [r4, #0]
 8004b92:	079b      	lsls	r3, r3, #30
 8004b94:	d413      	bmi.n	8004bbe <_printf_i+0x232>
 8004b96:	68e0      	ldr	r0, [r4, #12]
 8004b98:	9b03      	ldr	r3, [sp, #12]
 8004b9a:	4298      	cmp	r0, r3
 8004b9c:	bfb8      	it	lt
 8004b9e:	4618      	movlt	r0, r3
 8004ba0:	e7a6      	b.n	8004af0 <_printf_i+0x164>
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	4632      	mov	r2, r6
 8004ba6:	4649      	mov	r1, r9
 8004ba8:	4640      	mov	r0, r8
 8004baa:	47d0      	blx	sl
 8004bac:	3001      	adds	r0, #1
 8004bae:	d09d      	beq.n	8004aec <_printf_i+0x160>
 8004bb0:	3501      	adds	r5, #1
 8004bb2:	68e3      	ldr	r3, [r4, #12]
 8004bb4:	9903      	ldr	r1, [sp, #12]
 8004bb6:	1a5b      	subs	r3, r3, r1
 8004bb8:	42ab      	cmp	r3, r5
 8004bba:	dcf2      	bgt.n	8004ba2 <_printf_i+0x216>
 8004bbc:	e7eb      	b.n	8004b96 <_printf_i+0x20a>
 8004bbe:	2500      	movs	r5, #0
 8004bc0:	f104 0619 	add.w	r6, r4, #25
 8004bc4:	e7f5      	b.n	8004bb2 <_printf_i+0x226>
 8004bc6:	bf00      	nop
 8004bc8:	08008dae 	.word	0x08008dae
 8004bcc:	08008dbf 	.word	0x08008dbf

08004bd0 <_scanf_float>:
 8004bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bd4:	b087      	sub	sp, #28
 8004bd6:	4617      	mov	r7, r2
 8004bd8:	9303      	str	r3, [sp, #12]
 8004bda:	688b      	ldr	r3, [r1, #8]
 8004bdc:	1e5a      	subs	r2, r3, #1
 8004bde:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004be2:	bf83      	ittte	hi
 8004be4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004be8:	195b      	addhi	r3, r3, r5
 8004bea:	9302      	strhi	r3, [sp, #8]
 8004bec:	2300      	movls	r3, #0
 8004bee:	bf86      	itte	hi
 8004bf0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004bf4:	608b      	strhi	r3, [r1, #8]
 8004bf6:	9302      	strls	r3, [sp, #8]
 8004bf8:	680b      	ldr	r3, [r1, #0]
 8004bfa:	468b      	mov	fp, r1
 8004bfc:	2500      	movs	r5, #0
 8004bfe:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004c02:	f84b 3b1c 	str.w	r3, [fp], #28
 8004c06:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004c0a:	4680      	mov	r8, r0
 8004c0c:	460c      	mov	r4, r1
 8004c0e:	465e      	mov	r6, fp
 8004c10:	46aa      	mov	sl, r5
 8004c12:	46a9      	mov	r9, r5
 8004c14:	9501      	str	r5, [sp, #4]
 8004c16:	68a2      	ldr	r2, [r4, #8]
 8004c18:	b152      	cbz	r2, 8004c30 <_scanf_float+0x60>
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	781b      	ldrb	r3, [r3, #0]
 8004c1e:	2b4e      	cmp	r3, #78	; 0x4e
 8004c20:	d864      	bhi.n	8004cec <_scanf_float+0x11c>
 8004c22:	2b40      	cmp	r3, #64	; 0x40
 8004c24:	d83c      	bhi.n	8004ca0 <_scanf_float+0xd0>
 8004c26:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004c2a:	b2c8      	uxtb	r0, r1
 8004c2c:	280e      	cmp	r0, #14
 8004c2e:	d93a      	bls.n	8004ca6 <_scanf_float+0xd6>
 8004c30:	f1b9 0f00 	cmp.w	r9, #0
 8004c34:	d003      	beq.n	8004c3e <_scanf_float+0x6e>
 8004c36:	6823      	ldr	r3, [r4, #0]
 8004c38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c3c:	6023      	str	r3, [r4, #0]
 8004c3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c42:	f1ba 0f01 	cmp.w	sl, #1
 8004c46:	f200 8113 	bhi.w	8004e70 <_scanf_float+0x2a0>
 8004c4a:	455e      	cmp	r6, fp
 8004c4c:	f200 8105 	bhi.w	8004e5a <_scanf_float+0x28a>
 8004c50:	2501      	movs	r5, #1
 8004c52:	4628      	mov	r0, r5
 8004c54:	b007      	add	sp, #28
 8004c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c5a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004c5e:	2a0d      	cmp	r2, #13
 8004c60:	d8e6      	bhi.n	8004c30 <_scanf_float+0x60>
 8004c62:	a101      	add	r1, pc, #4	; (adr r1, 8004c68 <_scanf_float+0x98>)
 8004c64:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004c68:	08004da7 	.word	0x08004da7
 8004c6c:	08004c31 	.word	0x08004c31
 8004c70:	08004c31 	.word	0x08004c31
 8004c74:	08004c31 	.word	0x08004c31
 8004c78:	08004e07 	.word	0x08004e07
 8004c7c:	08004ddf 	.word	0x08004ddf
 8004c80:	08004c31 	.word	0x08004c31
 8004c84:	08004c31 	.word	0x08004c31
 8004c88:	08004db5 	.word	0x08004db5
 8004c8c:	08004c31 	.word	0x08004c31
 8004c90:	08004c31 	.word	0x08004c31
 8004c94:	08004c31 	.word	0x08004c31
 8004c98:	08004c31 	.word	0x08004c31
 8004c9c:	08004d6d 	.word	0x08004d6d
 8004ca0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004ca4:	e7db      	b.n	8004c5e <_scanf_float+0x8e>
 8004ca6:	290e      	cmp	r1, #14
 8004ca8:	d8c2      	bhi.n	8004c30 <_scanf_float+0x60>
 8004caa:	a001      	add	r0, pc, #4	; (adr r0, 8004cb0 <_scanf_float+0xe0>)
 8004cac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004cb0:	08004d5f 	.word	0x08004d5f
 8004cb4:	08004c31 	.word	0x08004c31
 8004cb8:	08004d5f 	.word	0x08004d5f
 8004cbc:	08004df3 	.word	0x08004df3
 8004cc0:	08004c31 	.word	0x08004c31
 8004cc4:	08004d0d 	.word	0x08004d0d
 8004cc8:	08004d49 	.word	0x08004d49
 8004ccc:	08004d49 	.word	0x08004d49
 8004cd0:	08004d49 	.word	0x08004d49
 8004cd4:	08004d49 	.word	0x08004d49
 8004cd8:	08004d49 	.word	0x08004d49
 8004cdc:	08004d49 	.word	0x08004d49
 8004ce0:	08004d49 	.word	0x08004d49
 8004ce4:	08004d49 	.word	0x08004d49
 8004ce8:	08004d49 	.word	0x08004d49
 8004cec:	2b6e      	cmp	r3, #110	; 0x6e
 8004cee:	d809      	bhi.n	8004d04 <_scanf_float+0x134>
 8004cf0:	2b60      	cmp	r3, #96	; 0x60
 8004cf2:	d8b2      	bhi.n	8004c5a <_scanf_float+0x8a>
 8004cf4:	2b54      	cmp	r3, #84	; 0x54
 8004cf6:	d077      	beq.n	8004de8 <_scanf_float+0x218>
 8004cf8:	2b59      	cmp	r3, #89	; 0x59
 8004cfa:	d199      	bne.n	8004c30 <_scanf_float+0x60>
 8004cfc:	2d07      	cmp	r5, #7
 8004cfe:	d197      	bne.n	8004c30 <_scanf_float+0x60>
 8004d00:	2508      	movs	r5, #8
 8004d02:	e029      	b.n	8004d58 <_scanf_float+0x188>
 8004d04:	2b74      	cmp	r3, #116	; 0x74
 8004d06:	d06f      	beq.n	8004de8 <_scanf_float+0x218>
 8004d08:	2b79      	cmp	r3, #121	; 0x79
 8004d0a:	e7f6      	b.n	8004cfa <_scanf_float+0x12a>
 8004d0c:	6821      	ldr	r1, [r4, #0]
 8004d0e:	05c8      	lsls	r0, r1, #23
 8004d10:	d51a      	bpl.n	8004d48 <_scanf_float+0x178>
 8004d12:	9b02      	ldr	r3, [sp, #8]
 8004d14:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004d18:	6021      	str	r1, [r4, #0]
 8004d1a:	f109 0901 	add.w	r9, r9, #1
 8004d1e:	b11b      	cbz	r3, 8004d28 <_scanf_float+0x158>
 8004d20:	3b01      	subs	r3, #1
 8004d22:	3201      	adds	r2, #1
 8004d24:	9302      	str	r3, [sp, #8]
 8004d26:	60a2      	str	r2, [r4, #8]
 8004d28:	68a3      	ldr	r3, [r4, #8]
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	60a3      	str	r3, [r4, #8]
 8004d2e:	6923      	ldr	r3, [r4, #16]
 8004d30:	3301      	adds	r3, #1
 8004d32:	6123      	str	r3, [r4, #16]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	3b01      	subs	r3, #1
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	607b      	str	r3, [r7, #4]
 8004d3c:	f340 8084 	ble.w	8004e48 <_scanf_float+0x278>
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	3301      	adds	r3, #1
 8004d44:	603b      	str	r3, [r7, #0]
 8004d46:	e766      	b.n	8004c16 <_scanf_float+0x46>
 8004d48:	eb1a 0f05 	cmn.w	sl, r5
 8004d4c:	f47f af70 	bne.w	8004c30 <_scanf_float+0x60>
 8004d50:	6822      	ldr	r2, [r4, #0]
 8004d52:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004d56:	6022      	str	r2, [r4, #0]
 8004d58:	f806 3b01 	strb.w	r3, [r6], #1
 8004d5c:	e7e4      	b.n	8004d28 <_scanf_float+0x158>
 8004d5e:	6822      	ldr	r2, [r4, #0]
 8004d60:	0610      	lsls	r0, r2, #24
 8004d62:	f57f af65 	bpl.w	8004c30 <_scanf_float+0x60>
 8004d66:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d6a:	e7f4      	b.n	8004d56 <_scanf_float+0x186>
 8004d6c:	f1ba 0f00 	cmp.w	sl, #0
 8004d70:	d10e      	bne.n	8004d90 <_scanf_float+0x1c0>
 8004d72:	f1b9 0f00 	cmp.w	r9, #0
 8004d76:	d10e      	bne.n	8004d96 <_scanf_float+0x1c6>
 8004d78:	6822      	ldr	r2, [r4, #0]
 8004d7a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004d7e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004d82:	d108      	bne.n	8004d96 <_scanf_float+0x1c6>
 8004d84:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004d88:	6022      	str	r2, [r4, #0]
 8004d8a:	f04f 0a01 	mov.w	sl, #1
 8004d8e:	e7e3      	b.n	8004d58 <_scanf_float+0x188>
 8004d90:	f1ba 0f02 	cmp.w	sl, #2
 8004d94:	d055      	beq.n	8004e42 <_scanf_float+0x272>
 8004d96:	2d01      	cmp	r5, #1
 8004d98:	d002      	beq.n	8004da0 <_scanf_float+0x1d0>
 8004d9a:	2d04      	cmp	r5, #4
 8004d9c:	f47f af48 	bne.w	8004c30 <_scanf_float+0x60>
 8004da0:	3501      	adds	r5, #1
 8004da2:	b2ed      	uxtb	r5, r5
 8004da4:	e7d8      	b.n	8004d58 <_scanf_float+0x188>
 8004da6:	f1ba 0f01 	cmp.w	sl, #1
 8004daa:	f47f af41 	bne.w	8004c30 <_scanf_float+0x60>
 8004dae:	f04f 0a02 	mov.w	sl, #2
 8004db2:	e7d1      	b.n	8004d58 <_scanf_float+0x188>
 8004db4:	b97d      	cbnz	r5, 8004dd6 <_scanf_float+0x206>
 8004db6:	f1b9 0f00 	cmp.w	r9, #0
 8004dba:	f47f af3c 	bne.w	8004c36 <_scanf_float+0x66>
 8004dbe:	6822      	ldr	r2, [r4, #0]
 8004dc0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004dc4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004dc8:	f47f af39 	bne.w	8004c3e <_scanf_float+0x6e>
 8004dcc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004dd0:	6022      	str	r2, [r4, #0]
 8004dd2:	2501      	movs	r5, #1
 8004dd4:	e7c0      	b.n	8004d58 <_scanf_float+0x188>
 8004dd6:	2d03      	cmp	r5, #3
 8004dd8:	d0e2      	beq.n	8004da0 <_scanf_float+0x1d0>
 8004dda:	2d05      	cmp	r5, #5
 8004ddc:	e7de      	b.n	8004d9c <_scanf_float+0x1cc>
 8004dde:	2d02      	cmp	r5, #2
 8004de0:	f47f af26 	bne.w	8004c30 <_scanf_float+0x60>
 8004de4:	2503      	movs	r5, #3
 8004de6:	e7b7      	b.n	8004d58 <_scanf_float+0x188>
 8004de8:	2d06      	cmp	r5, #6
 8004dea:	f47f af21 	bne.w	8004c30 <_scanf_float+0x60>
 8004dee:	2507      	movs	r5, #7
 8004df0:	e7b2      	b.n	8004d58 <_scanf_float+0x188>
 8004df2:	6822      	ldr	r2, [r4, #0]
 8004df4:	0591      	lsls	r1, r2, #22
 8004df6:	f57f af1b 	bpl.w	8004c30 <_scanf_float+0x60>
 8004dfa:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004dfe:	6022      	str	r2, [r4, #0]
 8004e00:	f8cd 9004 	str.w	r9, [sp, #4]
 8004e04:	e7a8      	b.n	8004d58 <_scanf_float+0x188>
 8004e06:	6822      	ldr	r2, [r4, #0]
 8004e08:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004e0c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004e10:	d006      	beq.n	8004e20 <_scanf_float+0x250>
 8004e12:	0550      	lsls	r0, r2, #21
 8004e14:	f57f af0c 	bpl.w	8004c30 <_scanf_float+0x60>
 8004e18:	f1b9 0f00 	cmp.w	r9, #0
 8004e1c:	f43f af0f 	beq.w	8004c3e <_scanf_float+0x6e>
 8004e20:	0591      	lsls	r1, r2, #22
 8004e22:	bf58      	it	pl
 8004e24:	9901      	ldrpl	r1, [sp, #4]
 8004e26:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004e2a:	bf58      	it	pl
 8004e2c:	eba9 0101 	subpl.w	r1, r9, r1
 8004e30:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004e34:	bf58      	it	pl
 8004e36:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004e3a:	6022      	str	r2, [r4, #0]
 8004e3c:	f04f 0900 	mov.w	r9, #0
 8004e40:	e78a      	b.n	8004d58 <_scanf_float+0x188>
 8004e42:	f04f 0a03 	mov.w	sl, #3
 8004e46:	e787      	b.n	8004d58 <_scanf_float+0x188>
 8004e48:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004e4c:	4639      	mov	r1, r7
 8004e4e:	4640      	mov	r0, r8
 8004e50:	4798      	blx	r3
 8004e52:	2800      	cmp	r0, #0
 8004e54:	f43f aedf 	beq.w	8004c16 <_scanf_float+0x46>
 8004e58:	e6ea      	b.n	8004c30 <_scanf_float+0x60>
 8004e5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e62:	463a      	mov	r2, r7
 8004e64:	4640      	mov	r0, r8
 8004e66:	4798      	blx	r3
 8004e68:	6923      	ldr	r3, [r4, #16]
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	6123      	str	r3, [r4, #16]
 8004e6e:	e6ec      	b.n	8004c4a <_scanf_float+0x7a>
 8004e70:	1e6b      	subs	r3, r5, #1
 8004e72:	2b06      	cmp	r3, #6
 8004e74:	d825      	bhi.n	8004ec2 <_scanf_float+0x2f2>
 8004e76:	2d02      	cmp	r5, #2
 8004e78:	d836      	bhi.n	8004ee8 <_scanf_float+0x318>
 8004e7a:	455e      	cmp	r6, fp
 8004e7c:	f67f aee8 	bls.w	8004c50 <_scanf_float+0x80>
 8004e80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e84:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004e88:	463a      	mov	r2, r7
 8004e8a:	4640      	mov	r0, r8
 8004e8c:	4798      	blx	r3
 8004e8e:	6923      	ldr	r3, [r4, #16]
 8004e90:	3b01      	subs	r3, #1
 8004e92:	6123      	str	r3, [r4, #16]
 8004e94:	e7f1      	b.n	8004e7a <_scanf_float+0x2aa>
 8004e96:	9802      	ldr	r0, [sp, #8]
 8004e98:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004e9c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004ea0:	9002      	str	r0, [sp, #8]
 8004ea2:	463a      	mov	r2, r7
 8004ea4:	4640      	mov	r0, r8
 8004ea6:	4798      	blx	r3
 8004ea8:	6923      	ldr	r3, [r4, #16]
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	6123      	str	r3, [r4, #16]
 8004eae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004eb2:	fa5f fa8a 	uxtb.w	sl, sl
 8004eb6:	f1ba 0f02 	cmp.w	sl, #2
 8004eba:	d1ec      	bne.n	8004e96 <_scanf_float+0x2c6>
 8004ebc:	3d03      	subs	r5, #3
 8004ebe:	b2ed      	uxtb	r5, r5
 8004ec0:	1b76      	subs	r6, r6, r5
 8004ec2:	6823      	ldr	r3, [r4, #0]
 8004ec4:	05da      	lsls	r2, r3, #23
 8004ec6:	d52f      	bpl.n	8004f28 <_scanf_float+0x358>
 8004ec8:	055b      	lsls	r3, r3, #21
 8004eca:	d510      	bpl.n	8004eee <_scanf_float+0x31e>
 8004ecc:	455e      	cmp	r6, fp
 8004ece:	f67f aebf 	bls.w	8004c50 <_scanf_float+0x80>
 8004ed2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ed6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004eda:	463a      	mov	r2, r7
 8004edc:	4640      	mov	r0, r8
 8004ede:	4798      	blx	r3
 8004ee0:	6923      	ldr	r3, [r4, #16]
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	6123      	str	r3, [r4, #16]
 8004ee6:	e7f1      	b.n	8004ecc <_scanf_float+0x2fc>
 8004ee8:	46aa      	mov	sl, r5
 8004eea:	9602      	str	r6, [sp, #8]
 8004eec:	e7df      	b.n	8004eae <_scanf_float+0x2de>
 8004eee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004ef2:	6923      	ldr	r3, [r4, #16]
 8004ef4:	2965      	cmp	r1, #101	; 0x65
 8004ef6:	f103 33ff 	add.w	r3, r3, #4294967295
 8004efa:	f106 35ff 	add.w	r5, r6, #4294967295
 8004efe:	6123      	str	r3, [r4, #16]
 8004f00:	d00c      	beq.n	8004f1c <_scanf_float+0x34c>
 8004f02:	2945      	cmp	r1, #69	; 0x45
 8004f04:	d00a      	beq.n	8004f1c <_scanf_float+0x34c>
 8004f06:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f0a:	463a      	mov	r2, r7
 8004f0c:	4640      	mov	r0, r8
 8004f0e:	4798      	blx	r3
 8004f10:	6923      	ldr	r3, [r4, #16]
 8004f12:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004f16:	3b01      	subs	r3, #1
 8004f18:	1eb5      	subs	r5, r6, #2
 8004f1a:	6123      	str	r3, [r4, #16]
 8004f1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f20:	463a      	mov	r2, r7
 8004f22:	4640      	mov	r0, r8
 8004f24:	4798      	blx	r3
 8004f26:	462e      	mov	r6, r5
 8004f28:	6825      	ldr	r5, [r4, #0]
 8004f2a:	f015 0510 	ands.w	r5, r5, #16
 8004f2e:	d158      	bne.n	8004fe2 <_scanf_float+0x412>
 8004f30:	7035      	strb	r5, [r6, #0]
 8004f32:	6823      	ldr	r3, [r4, #0]
 8004f34:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f3c:	d11c      	bne.n	8004f78 <_scanf_float+0x3a8>
 8004f3e:	9b01      	ldr	r3, [sp, #4]
 8004f40:	454b      	cmp	r3, r9
 8004f42:	eba3 0209 	sub.w	r2, r3, r9
 8004f46:	d124      	bne.n	8004f92 <_scanf_float+0x3c2>
 8004f48:	2200      	movs	r2, #0
 8004f4a:	4659      	mov	r1, fp
 8004f4c:	4640      	mov	r0, r8
 8004f4e:	f002 fddf 	bl	8007b10 <_strtod_r>
 8004f52:	9b03      	ldr	r3, [sp, #12]
 8004f54:	6821      	ldr	r1, [r4, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f011 0f02 	tst.w	r1, #2
 8004f5c:	ec57 6b10 	vmov	r6, r7, d0
 8004f60:	f103 0204 	add.w	r2, r3, #4
 8004f64:	d020      	beq.n	8004fa8 <_scanf_float+0x3d8>
 8004f66:	9903      	ldr	r1, [sp, #12]
 8004f68:	600a      	str	r2, [r1, #0]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	e9c3 6700 	strd	r6, r7, [r3]
 8004f70:	68e3      	ldr	r3, [r4, #12]
 8004f72:	3301      	adds	r3, #1
 8004f74:	60e3      	str	r3, [r4, #12]
 8004f76:	e66c      	b.n	8004c52 <_scanf_float+0x82>
 8004f78:	9b04      	ldr	r3, [sp, #16]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0e4      	beq.n	8004f48 <_scanf_float+0x378>
 8004f7e:	9905      	ldr	r1, [sp, #20]
 8004f80:	230a      	movs	r3, #10
 8004f82:	462a      	mov	r2, r5
 8004f84:	3101      	adds	r1, #1
 8004f86:	4640      	mov	r0, r8
 8004f88:	f002 fe4a 	bl	8007c20 <_strtol_r>
 8004f8c:	9b04      	ldr	r3, [sp, #16]
 8004f8e:	9e05      	ldr	r6, [sp, #20]
 8004f90:	1ac2      	subs	r2, r0, r3
 8004f92:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004f96:	429e      	cmp	r6, r3
 8004f98:	bf28      	it	cs
 8004f9a:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004f9e:	4912      	ldr	r1, [pc, #72]	; (8004fe8 <_scanf_float+0x418>)
 8004fa0:	4630      	mov	r0, r6
 8004fa2:	f000 fa03 	bl	80053ac <siprintf>
 8004fa6:	e7cf      	b.n	8004f48 <_scanf_float+0x378>
 8004fa8:	f011 0f04 	tst.w	r1, #4
 8004fac:	9903      	ldr	r1, [sp, #12]
 8004fae:	600a      	str	r2, [r1, #0]
 8004fb0:	d1db      	bne.n	8004f6a <_scanf_float+0x39a>
 8004fb2:	f8d3 8000 	ldr.w	r8, [r3]
 8004fb6:	ee10 2a10 	vmov	r2, s0
 8004fba:	ee10 0a10 	vmov	r0, s0
 8004fbe:	463b      	mov	r3, r7
 8004fc0:	4639      	mov	r1, r7
 8004fc2:	f7fb fdbb 	bl	8000b3c <__aeabi_dcmpun>
 8004fc6:	b128      	cbz	r0, 8004fd4 <_scanf_float+0x404>
 8004fc8:	4808      	ldr	r0, [pc, #32]	; (8004fec <_scanf_float+0x41c>)
 8004fca:	f000 fb67 	bl	800569c <nanf>
 8004fce:	ed88 0a00 	vstr	s0, [r8]
 8004fd2:	e7cd      	b.n	8004f70 <_scanf_float+0x3a0>
 8004fd4:	4630      	mov	r0, r6
 8004fd6:	4639      	mov	r1, r7
 8004fd8:	f7fb fe0e 	bl	8000bf8 <__aeabi_d2f>
 8004fdc:	f8c8 0000 	str.w	r0, [r8]
 8004fe0:	e7c6      	b.n	8004f70 <_scanf_float+0x3a0>
 8004fe2:	2500      	movs	r5, #0
 8004fe4:	e635      	b.n	8004c52 <_scanf_float+0x82>
 8004fe6:	bf00      	nop
 8004fe8:	08008dd0 	.word	0x08008dd0
 8004fec:	08009165 	.word	0x08009165

08004ff0 <std>:
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	b510      	push	{r4, lr}
 8004ff4:	4604      	mov	r4, r0
 8004ff6:	e9c0 3300 	strd	r3, r3, [r0]
 8004ffa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004ffe:	6083      	str	r3, [r0, #8]
 8005000:	8181      	strh	r1, [r0, #12]
 8005002:	6643      	str	r3, [r0, #100]	; 0x64
 8005004:	81c2      	strh	r2, [r0, #14]
 8005006:	6183      	str	r3, [r0, #24]
 8005008:	4619      	mov	r1, r3
 800500a:	2208      	movs	r2, #8
 800500c:	305c      	adds	r0, #92	; 0x5c
 800500e:	f000 fac5 	bl	800559c <memset>
 8005012:	4b0d      	ldr	r3, [pc, #52]	; (8005048 <std+0x58>)
 8005014:	6263      	str	r3, [r4, #36]	; 0x24
 8005016:	4b0d      	ldr	r3, [pc, #52]	; (800504c <std+0x5c>)
 8005018:	62a3      	str	r3, [r4, #40]	; 0x28
 800501a:	4b0d      	ldr	r3, [pc, #52]	; (8005050 <std+0x60>)
 800501c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800501e:	4b0d      	ldr	r3, [pc, #52]	; (8005054 <std+0x64>)
 8005020:	6323      	str	r3, [r4, #48]	; 0x30
 8005022:	4b0d      	ldr	r3, [pc, #52]	; (8005058 <std+0x68>)
 8005024:	6224      	str	r4, [r4, #32]
 8005026:	429c      	cmp	r4, r3
 8005028:	d006      	beq.n	8005038 <std+0x48>
 800502a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800502e:	4294      	cmp	r4, r2
 8005030:	d002      	beq.n	8005038 <std+0x48>
 8005032:	33d0      	adds	r3, #208	; 0xd0
 8005034:	429c      	cmp	r4, r3
 8005036:	d105      	bne.n	8005044 <std+0x54>
 8005038:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800503c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005040:	f000 bb28 	b.w	8005694 <__retarget_lock_init_recursive>
 8005044:	bd10      	pop	{r4, pc}
 8005046:	bf00      	nop
 8005048:	080053ed 	.word	0x080053ed
 800504c:	0800540f 	.word	0x0800540f
 8005050:	08005447 	.word	0x08005447
 8005054:	0800546b 	.word	0x0800546b
 8005058:	20000328 	.word	0x20000328

0800505c <stdio_exit_handler>:
 800505c:	4a02      	ldr	r2, [pc, #8]	; (8005068 <stdio_exit_handler+0xc>)
 800505e:	4903      	ldr	r1, [pc, #12]	; (800506c <stdio_exit_handler+0x10>)
 8005060:	4803      	ldr	r0, [pc, #12]	; (8005070 <stdio_exit_handler+0x14>)
 8005062:	f000 b869 	b.w	8005138 <_fwalk_sglue>
 8005066:	bf00      	nop
 8005068:	2000000c 	.word	0x2000000c
 800506c:	08008269 	.word	0x08008269
 8005070:	20000018 	.word	0x20000018

08005074 <cleanup_stdio>:
 8005074:	6841      	ldr	r1, [r0, #4]
 8005076:	4b0c      	ldr	r3, [pc, #48]	; (80050a8 <cleanup_stdio+0x34>)
 8005078:	4299      	cmp	r1, r3
 800507a:	b510      	push	{r4, lr}
 800507c:	4604      	mov	r4, r0
 800507e:	d001      	beq.n	8005084 <cleanup_stdio+0x10>
 8005080:	f003 f8f2 	bl	8008268 <_fflush_r>
 8005084:	68a1      	ldr	r1, [r4, #8]
 8005086:	4b09      	ldr	r3, [pc, #36]	; (80050ac <cleanup_stdio+0x38>)
 8005088:	4299      	cmp	r1, r3
 800508a:	d002      	beq.n	8005092 <cleanup_stdio+0x1e>
 800508c:	4620      	mov	r0, r4
 800508e:	f003 f8eb 	bl	8008268 <_fflush_r>
 8005092:	68e1      	ldr	r1, [r4, #12]
 8005094:	4b06      	ldr	r3, [pc, #24]	; (80050b0 <cleanup_stdio+0x3c>)
 8005096:	4299      	cmp	r1, r3
 8005098:	d004      	beq.n	80050a4 <cleanup_stdio+0x30>
 800509a:	4620      	mov	r0, r4
 800509c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050a0:	f003 b8e2 	b.w	8008268 <_fflush_r>
 80050a4:	bd10      	pop	{r4, pc}
 80050a6:	bf00      	nop
 80050a8:	20000328 	.word	0x20000328
 80050ac:	20000390 	.word	0x20000390
 80050b0:	200003f8 	.word	0x200003f8

080050b4 <global_stdio_init.part.0>:
 80050b4:	b510      	push	{r4, lr}
 80050b6:	4b0b      	ldr	r3, [pc, #44]	; (80050e4 <global_stdio_init.part.0+0x30>)
 80050b8:	4c0b      	ldr	r4, [pc, #44]	; (80050e8 <global_stdio_init.part.0+0x34>)
 80050ba:	4a0c      	ldr	r2, [pc, #48]	; (80050ec <global_stdio_init.part.0+0x38>)
 80050bc:	601a      	str	r2, [r3, #0]
 80050be:	4620      	mov	r0, r4
 80050c0:	2200      	movs	r2, #0
 80050c2:	2104      	movs	r1, #4
 80050c4:	f7ff ff94 	bl	8004ff0 <std>
 80050c8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80050cc:	2201      	movs	r2, #1
 80050ce:	2109      	movs	r1, #9
 80050d0:	f7ff ff8e 	bl	8004ff0 <std>
 80050d4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80050d8:	2202      	movs	r2, #2
 80050da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050de:	2112      	movs	r1, #18
 80050e0:	f7ff bf86 	b.w	8004ff0 <std>
 80050e4:	20000460 	.word	0x20000460
 80050e8:	20000328 	.word	0x20000328
 80050ec:	0800505d 	.word	0x0800505d

080050f0 <__sfp_lock_acquire>:
 80050f0:	4801      	ldr	r0, [pc, #4]	; (80050f8 <__sfp_lock_acquire+0x8>)
 80050f2:	f000 bad0 	b.w	8005696 <__retarget_lock_acquire_recursive>
 80050f6:	bf00      	nop
 80050f8:	20000469 	.word	0x20000469

080050fc <__sfp_lock_release>:
 80050fc:	4801      	ldr	r0, [pc, #4]	; (8005104 <__sfp_lock_release+0x8>)
 80050fe:	f000 bacb 	b.w	8005698 <__retarget_lock_release_recursive>
 8005102:	bf00      	nop
 8005104:	20000469 	.word	0x20000469

08005108 <__sinit>:
 8005108:	b510      	push	{r4, lr}
 800510a:	4604      	mov	r4, r0
 800510c:	f7ff fff0 	bl	80050f0 <__sfp_lock_acquire>
 8005110:	6a23      	ldr	r3, [r4, #32]
 8005112:	b11b      	cbz	r3, 800511c <__sinit+0x14>
 8005114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005118:	f7ff bff0 	b.w	80050fc <__sfp_lock_release>
 800511c:	4b04      	ldr	r3, [pc, #16]	; (8005130 <__sinit+0x28>)
 800511e:	6223      	str	r3, [r4, #32]
 8005120:	4b04      	ldr	r3, [pc, #16]	; (8005134 <__sinit+0x2c>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1f5      	bne.n	8005114 <__sinit+0xc>
 8005128:	f7ff ffc4 	bl	80050b4 <global_stdio_init.part.0>
 800512c:	e7f2      	b.n	8005114 <__sinit+0xc>
 800512e:	bf00      	nop
 8005130:	08005075 	.word	0x08005075
 8005134:	20000460 	.word	0x20000460

08005138 <_fwalk_sglue>:
 8005138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800513c:	4607      	mov	r7, r0
 800513e:	4688      	mov	r8, r1
 8005140:	4614      	mov	r4, r2
 8005142:	2600      	movs	r6, #0
 8005144:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005148:	f1b9 0901 	subs.w	r9, r9, #1
 800514c:	d505      	bpl.n	800515a <_fwalk_sglue+0x22>
 800514e:	6824      	ldr	r4, [r4, #0]
 8005150:	2c00      	cmp	r4, #0
 8005152:	d1f7      	bne.n	8005144 <_fwalk_sglue+0xc>
 8005154:	4630      	mov	r0, r6
 8005156:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800515a:	89ab      	ldrh	r3, [r5, #12]
 800515c:	2b01      	cmp	r3, #1
 800515e:	d907      	bls.n	8005170 <_fwalk_sglue+0x38>
 8005160:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005164:	3301      	adds	r3, #1
 8005166:	d003      	beq.n	8005170 <_fwalk_sglue+0x38>
 8005168:	4629      	mov	r1, r5
 800516a:	4638      	mov	r0, r7
 800516c:	47c0      	blx	r8
 800516e:	4306      	orrs	r6, r0
 8005170:	3568      	adds	r5, #104	; 0x68
 8005172:	e7e9      	b.n	8005148 <_fwalk_sglue+0x10>

08005174 <iprintf>:
 8005174:	b40f      	push	{r0, r1, r2, r3}
 8005176:	b507      	push	{r0, r1, r2, lr}
 8005178:	4906      	ldr	r1, [pc, #24]	; (8005194 <iprintf+0x20>)
 800517a:	ab04      	add	r3, sp, #16
 800517c:	6808      	ldr	r0, [r1, #0]
 800517e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005182:	6881      	ldr	r1, [r0, #8]
 8005184:	9301      	str	r3, [sp, #4]
 8005186:	f002 fecf 	bl	8007f28 <_vfiprintf_r>
 800518a:	b003      	add	sp, #12
 800518c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005190:	b004      	add	sp, #16
 8005192:	4770      	bx	lr
 8005194:	20000064 	.word	0x20000064

08005198 <_puts_r>:
 8005198:	6a03      	ldr	r3, [r0, #32]
 800519a:	b570      	push	{r4, r5, r6, lr}
 800519c:	6884      	ldr	r4, [r0, #8]
 800519e:	4605      	mov	r5, r0
 80051a0:	460e      	mov	r6, r1
 80051a2:	b90b      	cbnz	r3, 80051a8 <_puts_r+0x10>
 80051a4:	f7ff ffb0 	bl	8005108 <__sinit>
 80051a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051aa:	07db      	lsls	r3, r3, #31
 80051ac:	d405      	bmi.n	80051ba <_puts_r+0x22>
 80051ae:	89a3      	ldrh	r3, [r4, #12]
 80051b0:	0598      	lsls	r0, r3, #22
 80051b2:	d402      	bmi.n	80051ba <_puts_r+0x22>
 80051b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80051b6:	f000 fa6e 	bl	8005696 <__retarget_lock_acquire_recursive>
 80051ba:	89a3      	ldrh	r3, [r4, #12]
 80051bc:	0719      	lsls	r1, r3, #28
 80051be:	d513      	bpl.n	80051e8 <_puts_r+0x50>
 80051c0:	6923      	ldr	r3, [r4, #16]
 80051c2:	b18b      	cbz	r3, 80051e8 <_puts_r+0x50>
 80051c4:	3e01      	subs	r6, #1
 80051c6:	68a3      	ldr	r3, [r4, #8]
 80051c8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80051cc:	3b01      	subs	r3, #1
 80051ce:	60a3      	str	r3, [r4, #8]
 80051d0:	b9e9      	cbnz	r1, 800520e <_puts_r+0x76>
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	da2e      	bge.n	8005234 <_puts_r+0x9c>
 80051d6:	4622      	mov	r2, r4
 80051d8:	210a      	movs	r1, #10
 80051da:	4628      	mov	r0, r5
 80051dc:	f000 f949 	bl	8005472 <__swbuf_r>
 80051e0:	3001      	adds	r0, #1
 80051e2:	d007      	beq.n	80051f4 <_puts_r+0x5c>
 80051e4:	250a      	movs	r5, #10
 80051e6:	e007      	b.n	80051f8 <_puts_r+0x60>
 80051e8:	4621      	mov	r1, r4
 80051ea:	4628      	mov	r0, r5
 80051ec:	f000 f97e 	bl	80054ec <__swsetup_r>
 80051f0:	2800      	cmp	r0, #0
 80051f2:	d0e7      	beq.n	80051c4 <_puts_r+0x2c>
 80051f4:	f04f 35ff 	mov.w	r5, #4294967295
 80051f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051fa:	07da      	lsls	r2, r3, #31
 80051fc:	d405      	bmi.n	800520a <_puts_r+0x72>
 80051fe:	89a3      	ldrh	r3, [r4, #12]
 8005200:	059b      	lsls	r3, r3, #22
 8005202:	d402      	bmi.n	800520a <_puts_r+0x72>
 8005204:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005206:	f000 fa47 	bl	8005698 <__retarget_lock_release_recursive>
 800520a:	4628      	mov	r0, r5
 800520c:	bd70      	pop	{r4, r5, r6, pc}
 800520e:	2b00      	cmp	r3, #0
 8005210:	da04      	bge.n	800521c <_puts_r+0x84>
 8005212:	69a2      	ldr	r2, [r4, #24]
 8005214:	429a      	cmp	r2, r3
 8005216:	dc06      	bgt.n	8005226 <_puts_r+0x8e>
 8005218:	290a      	cmp	r1, #10
 800521a:	d004      	beq.n	8005226 <_puts_r+0x8e>
 800521c:	6823      	ldr	r3, [r4, #0]
 800521e:	1c5a      	adds	r2, r3, #1
 8005220:	6022      	str	r2, [r4, #0]
 8005222:	7019      	strb	r1, [r3, #0]
 8005224:	e7cf      	b.n	80051c6 <_puts_r+0x2e>
 8005226:	4622      	mov	r2, r4
 8005228:	4628      	mov	r0, r5
 800522a:	f000 f922 	bl	8005472 <__swbuf_r>
 800522e:	3001      	adds	r0, #1
 8005230:	d1c9      	bne.n	80051c6 <_puts_r+0x2e>
 8005232:	e7df      	b.n	80051f4 <_puts_r+0x5c>
 8005234:	6823      	ldr	r3, [r4, #0]
 8005236:	250a      	movs	r5, #10
 8005238:	1c5a      	adds	r2, r3, #1
 800523a:	6022      	str	r2, [r4, #0]
 800523c:	701d      	strb	r5, [r3, #0]
 800523e:	e7db      	b.n	80051f8 <_puts_r+0x60>

08005240 <puts>:
 8005240:	4b02      	ldr	r3, [pc, #8]	; (800524c <puts+0xc>)
 8005242:	4601      	mov	r1, r0
 8005244:	6818      	ldr	r0, [r3, #0]
 8005246:	f7ff bfa7 	b.w	8005198 <_puts_r>
 800524a:	bf00      	nop
 800524c:	20000064 	.word	0x20000064

08005250 <setvbuf>:
 8005250:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005254:	461d      	mov	r5, r3
 8005256:	4b54      	ldr	r3, [pc, #336]	; (80053a8 <setvbuf+0x158>)
 8005258:	681f      	ldr	r7, [r3, #0]
 800525a:	4604      	mov	r4, r0
 800525c:	460e      	mov	r6, r1
 800525e:	4690      	mov	r8, r2
 8005260:	b127      	cbz	r7, 800526c <setvbuf+0x1c>
 8005262:	6a3b      	ldr	r3, [r7, #32]
 8005264:	b913      	cbnz	r3, 800526c <setvbuf+0x1c>
 8005266:	4638      	mov	r0, r7
 8005268:	f7ff ff4e 	bl	8005108 <__sinit>
 800526c:	f1b8 0f02 	cmp.w	r8, #2
 8005270:	d006      	beq.n	8005280 <setvbuf+0x30>
 8005272:	f1b8 0f01 	cmp.w	r8, #1
 8005276:	f200 8094 	bhi.w	80053a2 <setvbuf+0x152>
 800527a:	2d00      	cmp	r5, #0
 800527c:	f2c0 8091 	blt.w	80053a2 <setvbuf+0x152>
 8005280:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005282:	07da      	lsls	r2, r3, #31
 8005284:	d405      	bmi.n	8005292 <setvbuf+0x42>
 8005286:	89a3      	ldrh	r3, [r4, #12]
 8005288:	059b      	lsls	r3, r3, #22
 800528a:	d402      	bmi.n	8005292 <setvbuf+0x42>
 800528c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800528e:	f000 fa02 	bl	8005696 <__retarget_lock_acquire_recursive>
 8005292:	4621      	mov	r1, r4
 8005294:	4638      	mov	r0, r7
 8005296:	f002 ffe7 	bl	8008268 <_fflush_r>
 800529a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800529c:	b141      	cbz	r1, 80052b0 <setvbuf+0x60>
 800529e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80052a2:	4299      	cmp	r1, r3
 80052a4:	d002      	beq.n	80052ac <setvbuf+0x5c>
 80052a6:	4638      	mov	r0, r7
 80052a8:	f001 f878 	bl	800639c <_free_r>
 80052ac:	2300      	movs	r3, #0
 80052ae:	6363      	str	r3, [r4, #52]	; 0x34
 80052b0:	2300      	movs	r3, #0
 80052b2:	61a3      	str	r3, [r4, #24]
 80052b4:	6063      	str	r3, [r4, #4]
 80052b6:	89a3      	ldrh	r3, [r4, #12]
 80052b8:	0618      	lsls	r0, r3, #24
 80052ba:	d503      	bpl.n	80052c4 <setvbuf+0x74>
 80052bc:	6921      	ldr	r1, [r4, #16]
 80052be:	4638      	mov	r0, r7
 80052c0:	f001 f86c 	bl	800639c <_free_r>
 80052c4:	89a3      	ldrh	r3, [r4, #12]
 80052c6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80052ca:	f023 0303 	bic.w	r3, r3, #3
 80052ce:	f1b8 0f02 	cmp.w	r8, #2
 80052d2:	81a3      	strh	r3, [r4, #12]
 80052d4:	d05f      	beq.n	8005396 <setvbuf+0x146>
 80052d6:	ab01      	add	r3, sp, #4
 80052d8:	466a      	mov	r2, sp
 80052da:	4621      	mov	r1, r4
 80052dc:	4638      	mov	r0, r7
 80052de:	f002 ffeb 	bl	80082b8 <__swhatbuf_r>
 80052e2:	89a3      	ldrh	r3, [r4, #12]
 80052e4:	4318      	orrs	r0, r3
 80052e6:	81a0      	strh	r0, [r4, #12]
 80052e8:	bb2d      	cbnz	r5, 8005336 <setvbuf+0xe6>
 80052ea:	9d00      	ldr	r5, [sp, #0]
 80052ec:	4628      	mov	r0, r5
 80052ee:	f001 f8a1 	bl	8006434 <malloc>
 80052f2:	4606      	mov	r6, r0
 80052f4:	2800      	cmp	r0, #0
 80052f6:	d150      	bne.n	800539a <setvbuf+0x14a>
 80052f8:	f8dd 9000 	ldr.w	r9, [sp]
 80052fc:	45a9      	cmp	r9, r5
 80052fe:	d13e      	bne.n	800537e <setvbuf+0x12e>
 8005300:	f04f 35ff 	mov.w	r5, #4294967295
 8005304:	2200      	movs	r2, #0
 8005306:	60a2      	str	r2, [r4, #8]
 8005308:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800530c:	6022      	str	r2, [r4, #0]
 800530e:	6122      	str	r2, [r4, #16]
 8005310:	2201      	movs	r2, #1
 8005312:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005316:	6162      	str	r2, [r4, #20]
 8005318:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800531a:	f043 0302 	orr.w	r3, r3, #2
 800531e:	07d1      	lsls	r1, r2, #31
 8005320:	81a3      	strh	r3, [r4, #12]
 8005322:	d404      	bmi.n	800532e <setvbuf+0xde>
 8005324:	059b      	lsls	r3, r3, #22
 8005326:	d402      	bmi.n	800532e <setvbuf+0xde>
 8005328:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800532a:	f000 f9b5 	bl	8005698 <__retarget_lock_release_recursive>
 800532e:	4628      	mov	r0, r5
 8005330:	b003      	add	sp, #12
 8005332:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005336:	2e00      	cmp	r6, #0
 8005338:	d0d8      	beq.n	80052ec <setvbuf+0x9c>
 800533a:	6a3b      	ldr	r3, [r7, #32]
 800533c:	b913      	cbnz	r3, 8005344 <setvbuf+0xf4>
 800533e:	4638      	mov	r0, r7
 8005340:	f7ff fee2 	bl	8005108 <__sinit>
 8005344:	f1b8 0f01 	cmp.w	r8, #1
 8005348:	bf08      	it	eq
 800534a:	89a3      	ldrheq	r3, [r4, #12]
 800534c:	6026      	str	r6, [r4, #0]
 800534e:	bf04      	itt	eq
 8005350:	f043 0301 	orreq.w	r3, r3, #1
 8005354:	81a3      	strheq	r3, [r4, #12]
 8005356:	89a3      	ldrh	r3, [r4, #12]
 8005358:	f013 0208 	ands.w	r2, r3, #8
 800535c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005360:	d01d      	beq.n	800539e <setvbuf+0x14e>
 8005362:	07da      	lsls	r2, r3, #31
 8005364:	bf41      	itttt	mi
 8005366:	2200      	movmi	r2, #0
 8005368:	426d      	negmi	r5, r5
 800536a:	60a2      	strmi	r2, [r4, #8]
 800536c:	61a5      	strmi	r5, [r4, #24]
 800536e:	bf58      	it	pl
 8005370:	60a5      	strpl	r5, [r4, #8]
 8005372:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005374:	f015 0501 	ands.w	r5, r5, #1
 8005378:	d0d4      	beq.n	8005324 <setvbuf+0xd4>
 800537a:	2500      	movs	r5, #0
 800537c:	e7d7      	b.n	800532e <setvbuf+0xde>
 800537e:	4648      	mov	r0, r9
 8005380:	f001 f858 	bl	8006434 <malloc>
 8005384:	4606      	mov	r6, r0
 8005386:	2800      	cmp	r0, #0
 8005388:	d0ba      	beq.n	8005300 <setvbuf+0xb0>
 800538a:	89a3      	ldrh	r3, [r4, #12]
 800538c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005390:	81a3      	strh	r3, [r4, #12]
 8005392:	464d      	mov	r5, r9
 8005394:	e7d1      	b.n	800533a <setvbuf+0xea>
 8005396:	2500      	movs	r5, #0
 8005398:	e7b4      	b.n	8005304 <setvbuf+0xb4>
 800539a:	46a9      	mov	r9, r5
 800539c:	e7f5      	b.n	800538a <setvbuf+0x13a>
 800539e:	60a2      	str	r2, [r4, #8]
 80053a0:	e7e7      	b.n	8005372 <setvbuf+0x122>
 80053a2:	f04f 35ff 	mov.w	r5, #4294967295
 80053a6:	e7c2      	b.n	800532e <setvbuf+0xde>
 80053a8:	20000064 	.word	0x20000064

080053ac <siprintf>:
 80053ac:	b40e      	push	{r1, r2, r3}
 80053ae:	b500      	push	{lr}
 80053b0:	b09c      	sub	sp, #112	; 0x70
 80053b2:	ab1d      	add	r3, sp, #116	; 0x74
 80053b4:	9002      	str	r0, [sp, #8]
 80053b6:	9006      	str	r0, [sp, #24]
 80053b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80053bc:	4809      	ldr	r0, [pc, #36]	; (80053e4 <siprintf+0x38>)
 80053be:	9107      	str	r1, [sp, #28]
 80053c0:	9104      	str	r1, [sp, #16]
 80053c2:	4909      	ldr	r1, [pc, #36]	; (80053e8 <siprintf+0x3c>)
 80053c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80053c8:	9105      	str	r1, [sp, #20]
 80053ca:	6800      	ldr	r0, [r0, #0]
 80053cc:	9301      	str	r3, [sp, #4]
 80053ce:	a902      	add	r1, sp, #8
 80053d0:	f002 fc82 	bl	8007cd8 <_svfiprintf_r>
 80053d4:	9b02      	ldr	r3, [sp, #8]
 80053d6:	2200      	movs	r2, #0
 80053d8:	701a      	strb	r2, [r3, #0]
 80053da:	b01c      	add	sp, #112	; 0x70
 80053dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80053e0:	b003      	add	sp, #12
 80053e2:	4770      	bx	lr
 80053e4:	20000064 	.word	0x20000064
 80053e8:	ffff0208 	.word	0xffff0208

080053ec <__sread>:
 80053ec:	b510      	push	{r4, lr}
 80053ee:	460c      	mov	r4, r1
 80053f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053f4:	f000 f900 	bl	80055f8 <_read_r>
 80053f8:	2800      	cmp	r0, #0
 80053fa:	bfab      	itete	ge
 80053fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80053fe:	89a3      	ldrhlt	r3, [r4, #12]
 8005400:	181b      	addge	r3, r3, r0
 8005402:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005406:	bfac      	ite	ge
 8005408:	6563      	strge	r3, [r4, #84]	; 0x54
 800540a:	81a3      	strhlt	r3, [r4, #12]
 800540c:	bd10      	pop	{r4, pc}

0800540e <__swrite>:
 800540e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005412:	461f      	mov	r7, r3
 8005414:	898b      	ldrh	r3, [r1, #12]
 8005416:	05db      	lsls	r3, r3, #23
 8005418:	4605      	mov	r5, r0
 800541a:	460c      	mov	r4, r1
 800541c:	4616      	mov	r6, r2
 800541e:	d505      	bpl.n	800542c <__swrite+0x1e>
 8005420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005424:	2302      	movs	r3, #2
 8005426:	2200      	movs	r2, #0
 8005428:	f000 f8d4 	bl	80055d4 <_lseek_r>
 800542c:	89a3      	ldrh	r3, [r4, #12]
 800542e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005432:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005436:	81a3      	strh	r3, [r4, #12]
 8005438:	4632      	mov	r2, r6
 800543a:	463b      	mov	r3, r7
 800543c:	4628      	mov	r0, r5
 800543e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005442:	f000 b8eb 	b.w	800561c <_write_r>

08005446 <__sseek>:
 8005446:	b510      	push	{r4, lr}
 8005448:	460c      	mov	r4, r1
 800544a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800544e:	f000 f8c1 	bl	80055d4 <_lseek_r>
 8005452:	1c43      	adds	r3, r0, #1
 8005454:	89a3      	ldrh	r3, [r4, #12]
 8005456:	bf15      	itete	ne
 8005458:	6560      	strne	r0, [r4, #84]	; 0x54
 800545a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800545e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005462:	81a3      	strheq	r3, [r4, #12]
 8005464:	bf18      	it	ne
 8005466:	81a3      	strhne	r3, [r4, #12]
 8005468:	bd10      	pop	{r4, pc}

0800546a <__sclose>:
 800546a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800546e:	f000 b8a1 	b.w	80055b4 <_close_r>

08005472 <__swbuf_r>:
 8005472:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005474:	460e      	mov	r6, r1
 8005476:	4614      	mov	r4, r2
 8005478:	4605      	mov	r5, r0
 800547a:	b118      	cbz	r0, 8005484 <__swbuf_r+0x12>
 800547c:	6a03      	ldr	r3, [r0, #32]
 800547e:	b90b      	cbnz	r3, 8005484 <__swbuf_r+0x12>
 8005480:	f7ff fe42 	bl	8005108 <__sinit>
 8005484:	69a3      	ldr	r3, [r4, #24]
 8005486:	60a3      	str	r3, [r4, #8]
 8005488:	89a3      	ldrh	r3, [r4, #12]
 800548a:	071a      	lsls	r2, r3, #28
 800548c:	d525      	bpl.n	80054da <__swbuf_r+0x68>
 800548e:	6923      	ldr	r3, [r4, #16]
 8005490:	b31b      	cbz	r3, 80054da <__swbuf_r+0x68>
 8005492:	6823      	ldr	r3, [r4, #0]
 8005494:	6922      	ldr	r2, [r4, #16]
 8005496:	1a98      	subs	r0, r3, r2
 8005498:	6963      	ldr	r3, [r4, #20]
 800549a:	b2f6      	uxtb	r6, r6
 800549c:	4283      	cmp	r3, r0
 800549e:	4637      	mov	r7, r6
 80054a0:	dc04      	bgt.n	80054ac <__swbuf_r+0x3a>
 80054a2:	4621      	mov	r1, r4
 80054a4:	4628      	mov	r0, r5
 80054a6:	f002 fedf 	bl	8008268 <_fflush_r>
 80054aa:	b9e0      	cbnz	r0, 80054e6 <__swbuf_r+0x74>
 80054ac:	68a3      	ldr	r3, [r4, #8]
 80054ae:	3b01      	subs	r3, #1
 80054b0:	60a3      	str	r3, [r4, #8]
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	1c5a      	adds	r2, r3, #1
 80054b6:	6022      	str	r2, [r4, #0]
 80054b8:	701e      	strb	r6, [r3, #0]
 80054ba:	6962      	ldr	r2, [r4, #20]
 80054bc:	1c43      	adds	r3, r0, #1
 80054be:	429a      	cmp	r2, r3
 80054c0:	d004      	beq.n	80054cc <__swbuf_r+0x5a>
 80054c2:	89a3      	ldrh	r3, [r4, #12]
 80054c4:	07db      	lsls	r3, r3, #31
 80054c6:	d506      	bpl.n	80054d6 <__swbuf_r+0x64>
 80054c8:	2e0a      	cmp	r6, #10
 80054ca:	d104      	bne.n	80054d6 <__swbuf_r+0x64>
 80054cc:	4621      	mov	r1, r4
 80054ce:	4628      	mov	r0, r5
 80054d0:	f002 feca 	bl	8008268 <_fflush_r>
 80054d4:	b938      	cbnz	r0, 80054e6 <__swbuf_r+0x74>
 80054d6:	4638      	mov	r0, r7
 80054d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054da:	4621      	mov	r1, r4
 80054dc:	4628      	mov	r0, r5
 80054de:	f000 f805 	bl	80054ec <__swsetup_r>
 80054e2:	2800      	cmp	r0, #0
 80054e4:	d0d5      	beq.n	8005492 <__swbuf_r+0x20>
 80054e6:	f04f 37ff 	mov.w	r7, #4294967295
 80054ea:	e7f4      	b.n	80054d6 <__swbuf_r+0x64>

080054ec <__swsetup_r>:
 80054ec:	b538      	push	{r3, r4, r5, lr}
 80054ee:	4b2a      	ldr	r3, [pc, #168]	; (8005598 <__swsetup_r+0xac>)
 80054f0:	4605      	mov	r5, r0
 80054f2:	6818      	ldr	r0, [r3, #0]
 80054f4:	460c      	mov	r4, r1
 80054f6:	b118      	cbz	r0, 8005500 <__swsetup_r+0x14>
 80054f8:	6a03      	ldr	r3, [r0, #32]
 80054fa:	b90b      	cbnz	r3, 8005500 <__swsetup_r+0x14>
 80054fc:	f7ff fe04 	bl	8005108 <__sinit>
 8005500:	89a3      	ldrh	r3, [r4, #12]
 8005502:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005506:	0718      	lsls	r0, r3, #28
 8005508:	d422      	bmi.n	8005550 <__swsetup_r+0x64>
 800550a:	06d9      	lsls	r1, r3, #27
 800550c:	d407      	bmi.n	800551e <__swsetup_r+0x32>
 800550e:	2309      	movs	r3, #9
 8005510:	602b      	str	r3, [r5, #0]
 8005512:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005516:	81a3      	strh	r3, [r4, #12]
 8005518:	f04f 30ff 	mov.w	r0, #4294967295
 800551c:	e034      	b.n	8005588 <__swsetup_r+0x9c>
 800551e:	0758      	lsls	r0, r3, #29
 8005520:	d512      	bpl.n	8005548 <__swsetup_r+0x5c>
 8005522:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005524:	b141      	cbz	r1, 8005538 <__swsetup_r+0x4c>
 8005526:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800552a:	4299      	cmp	r1, r3
 800552c:	d002      	beq.n	8005534 <__swsetup_r+0x48>
 800552e:	4628      	mov	r0, r5
 8005530:	f000 ff34 	bl	800639c <_free_r>
 8005534:	2300      	movs	r3, #0
 8005536:	6363      	str	r3, [r4, #52]	; 0x34
 8005538:	89a3      	ldrh	r3, [r4, #12]
 800553a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800553e:	81a3      	strh	r3, [r4, #12]
 8005540:	2300      	movs	r3, #0
 8005542:	6063      	str	r3, [r4, #4]
 8005544:	6923      	ldr	r3, [r4, #16]
 8005546:	6023      	str	r3, [r4, #0]
 8005548:	89a3      	ldrh	r3, [r4, #12]
 800554a:	f043 0308 	orr.w	r3, r3, #8
 800554e:	81a3      	strh	r3, [r4, #12]
 8005550:	6923      	ldr	r3, [r4, #16]
 8005552:	b94b      	cbnz	r3, 8005568 <__swsetup_r+0x7c>
 8005554:	89a3      	ldrh	r3, [r4, #12]
 8005556:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800555a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800555e:	d003      	beq.n	8005568 <__swsetup_r+0x7c>
 8005560:	4621      	mov	r1, r4
 8005562:	4628      	mov	r0, r5
 8005564:	f002 fece 	bl	8008304 <__smakebuf_r>
 8005568:	89a0      	ldrh	r0, [r4, #12]
 800556a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800556e:	f010 0301 	ands.w	r3, r0, #1
 8005572:	d00a      	beq.n	800558a <__swsetup_r+0x9e>
 8005574:	2300      	movs	r3, #0
 8005576:	60a3      	str	r3, [r4, #8]
 8005578:	6963      	ldr	r3, [r4, #20]
 800557a:	425b      	negs	r3, r3
 800557c:	61a3      	str	r3, [r4, #24]
 800557e:	6923      	ldr	r3, [r4, #16]
 8005580:	b943      	cbnz	r3, 8005594 <__swsetup_r+0xa8>
 8005582:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005586:	d1c4      	bne.n	8005512 <__swsetup_r+0x26>
 8005588:	bd38      	pop	{r3, r4, r5, pc}
 800558a:	0781      	lsls	r1, r0, #30
 800558c:	bf58      	it	pl
 800558e:	6963      	ldrpl	r3, [r4, #20]
 8005590:	60a3      	str	r3, [r4, #8]
 8005592:	e7f4      	b.n	800557e <__swsetup_r+0x92>
 8005594:	2000      	movs	r0, #0
 8005596:	e7f7      	b.n	8005588 <__swsetup_r+0x9c>
 8005598:	20000064 	.word	0x20000064

0800559c <memset>:
 800559c:	4402      	add	r2, r0
 800559e:	4603      	mov	r3, r0
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d100      	bne.n	80055a6 <memset+0xa>
 80055a4:	4770      	bx	lr
 80055a6:	f803 1b01 	strb.w	r1, [r3], #1
 80055aa:	e7f9      	b.n	80055a0 <memset+0x4>

080055ac <_localeconv_r>:
 80055ac:	4800      	ldr	r0, [pc, #0]	; (80055b0 <_localeconv_r+0x4>)
 80055ae:	4770      	bx	lr
 80055b0:	20000158 	.word	0x20000158

080055b4 <_close_r>:
 80055b4:	b538      	push	{r3, r4, r5, lr}
 80055b6:	4d06      	ldr	r5, [pc, #24]	; (80055d0 <_close_r+0x1c>)
 80055b8:	2300      	movs	r3, #0
 80055ba:	4604      	mov	r4, r0
 80055bc:	4608      	mov	r0, r1
 80055be:	602b      	str	r3, [r5, #0]
 80055c0:	f7fc fa73 	bl	8001aaa <_close>
 80055c4:	1c43      	adds	r3, r0, #1
 80055c6:	d102      	bne.n	80055ce <_close_r+0x1a>
 80055c8:	682b      	ldr	r3, [r5, #0]
 80055ca:	b103      	cbz	r3, 80055ce <_close_r+0x1a>
 80055cc:	6023      	str	r3, [r4, #0]
 80055ce:	bd38      	pop	{r3, r4, r5, pc}
 80055d0:	20000464 	.word	0x20000464

080055d4 <_lseek_r>:
 80055d4:	b538      	push	{r3, r4, r5, lr}
 80055d6:	4d07      	ldr	r5, [pc, #28]	; (80055f4 <_lseek_r+0x20>)
 80055d8:	4604      	mov	r4, r0
 80055da:	4608      	mov	r0, r1
 80055dc:	4611      	mov	r1, r2
 80055de:	2200      	movs	r2, #0
 80055e0:	602a      	str	r2, [r5, #0]
 80055e2:	461a      	mov	r2, r3
 80055e4:	f7fc fa88 	bl	8001af8 <_lseek>
 80055e8:	1c43      	adds	r3, r0, #1
 80055ea:	d102      	bne.n	80055f2 <_lseek_r+0x1e>
 80055ec:	682b      	ldr	r3, [r5, #0]
 80055ee:	b103      	cbz	r3, 80055f2 <_lseek_r+0x1e>
 80055f0:	6023      	str	r3, [r4, #0]
 80055f2:	bd38      	pop	{r3, r4, r5, pc}
 80055f4:	20000464 	.word	0x20000464

080055f8 <_read_r>:
 80055f8:	b538      	push	{r3, r4, r5, lr}
 80055fa:	4d07      	ldr	r5, [pc, #28]	; (8005618 <_read_r+0x20>)
 80055fc:	4604      	mov	r4, r0
 80055fe:	4608      	mov	r0, r1
 8005600:	4611      	mov	r1, r2
 8005602:	2200      	movs	r2, #0
 8005604:	602a      	str	r2, [r5, #0]
 8005606:	461a      	mov	r2, r3
 8005608:	f7fc fa16 	bl	8001a38 <_read>
 800560c:	1c43      	adds	r3, r0, #1
 800560e:	d102      	bne.n	8005616 <_read_r+0x1e>
 8005610:	682b      	ldr	r3, [r5, #0]
 8005612:	b103      	cbz	r3, 8005616 <_read_r+0x1e>
 8005614:	6023      	str	r3, [r4, #0]
 8005616:	bd38      	pop	{r3, r4, r5, pc}
 8005618:	20000464 	.word	0x20000464

0800561c <_write_r>:
 800561c:	b538      	push	{r3, r4, r5, lr}
 800561e:	4d07      	ldr	r5, [pc, #28]	; (800563c <_write_r+0x20>)
 8005620:	4604      	mov	r4, r0
 8005622:	4608      	mov	r0, r1
 8005624:	4611      	mov	r1, r2
 8005626:	2200      	movs	r2, #0
 8005628:	602a      	str	r2, [r5, #0]
 800562a:	461a      	mov	r2, r3
 800562c:	f7fc fa21 	bl	8001a72 <_write>
 8005630:	1c43      	adds	r3, r0, #1
 8005632:	d102      	bne.n	800563a <_write_r+0x1e>
 8005634:	682b      	ldr	r3, [r5, #0]
 8005636:	b103      	cbz	r3, 800563a <_write_r+0x1e>
 8005638:	6023      	str	r3, [r4, #0]
 800563a:	bd38      	pop	{r3, r4, r5, pc}
 800563c:	20000464 	.word	0x20000464

08005640 <__errno>:
 8005640:	4b01      	ldr	r3, [pc, #4]	; (8005648 <__errno+0x8>)
 8005642:	6818      	ldr	r0, [r3, #0]
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop
 8005648:	20000064 	.word	0x20000064

0800564c <__libc_init_array>:
 800564c:	b570      	push	{r4, r5, r6, lr}
 800564e:	4d0d      	ldr	r5, [pc, #52]	; (8005684 <__libc_init_array+0x38>)
 8005650:	4c0d      	ldr	r4, [pc, #52]	; (8005688 <__libc_init_array+0x3c>)
 8005652:	1b64      	subs	r4, r4, r5
 8005654:	10a4      	asrs	r4, r4, #2
 8005656:	2600      	movs	r6, #0
 8005658:	42a6      	cmp	r6, r4
 800565a:	d109      	bne.n	8005670 <__libc_init_array+0x24>
 800565c:	4d0b      	ldr	r5, [pc, #44]	; (800568c <__libc_init_array+0x40>)
 800565e:	4c0c      	ldr	r4, [pc, #48]	; (8005690 <__libc_init_array+0x44>)
 8005660:	f003 fb42 	bl	8008ce8 <_init>
 8005664:	1b64      	subs	r4, r4, r5
 8005666:	10a4      	asrs	r4, r4, #2
 8005668:	2600      	movs	r6, #0
 800566a:	42a6      	cmp	r6, r4
 800566c:	d105      	bne.n	800567a <__libc_init_array+0x2e>
 800566e:	bd70      	pop	{r4, r5, r6, pc}
 8005670:	f855 3b04 	ldr.w	r3, [r5], #4
 8005674:	4798      	blx	r3
 8005676:	3601      	adds	r6, #1
 8005678:	e7ee      	b.n	8005658 <__libc_init_array+0xc>
 800567a:	f855 3b04 	ldr.w	r3, [r5], #4
 800567e:	4798      	blx	r3
 8005680:	3601      	adds	r6, #1
 8005682:	e7f2      	b.n	800566a <__libc_init_array+0x1e>
 8005684:	080091d0 	.word	0x080091d0
 8005688:	080091d0 	.word	0x080091d0
 800568c:	080091d0 	.word	0x080091d0
 8005690:	080091d4 	.word	0x080091d4

08005694 <__retarget_lock_init_recursive>:
 8005694:	4770      	bx	lr

08005696 <__retarget_lock_acquire_recursive>:
 8005696:	4770      	bx	lr

08005698 <__retarget_lock_release_recursive>:
 8005698:	4770      	bx	lr
	...

0800569c <nanf>:
 800569c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80056a4 <nanf+0x8>
 80056a0:	4770      	bx	lr
 80056a2:	bf00      	nop
 80056a4:	7fc00000 	.word	0x7fc00000

080056a8 <quorem>:
 80056a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056ac:	6903      	ldr	r3, [r0, #16]
 80056ae:	690c      	ldr	r4, [r1, #16]
 80056b0:	42a3      	cmp	r3, r4
 80056b2:	4607      	mov	r7, r0
 80056b4:	db7e      	blt.n	80057b4 <quorem+0x10c>
 80056b6:	3c01      	subs	r4, #1
 80056b8:	f101 0814 	add.w	r8, r1, #20
 80056bc:	f100 0514 	add.w	r5, r0, #20
 80056c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80056c4:	9301      	str	r3, [sp, #4]
 80056c6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80056ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80056ce:	3301      	adds	r3, #1
 80056d0:	429a      	cmp	r2, r3
 80056d2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80056d6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80056da:	fbb2 f6f3 	udiv	r6, r2, r3
 80056de:	d331      	bcc.n	8005744 <quorem+0x9c>
 80056e0:	f04f 0e00 	mov.w	lr, #0
 80056e4:	4640      	mov	r0, r8
 80056e6:	46ac      	mov	ip, r5
 80056e8:	46f2      	mov	sl, lr
 80056ea:	f850 2b04 	ldr.w	r2, [r0], #4
 80056ee:	b293      	uxth	r3, r2
 80056f0:	fb06 e303 	mla	r3, r6, r3, lr
 80056f4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80056f8:	0c1a      	lsrs	r2, r3, #16
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	ebaa 0303 	sub.w	r3, sl, r3
 8005700:	f8dc a000 	ldr.w	sl, [ip]
 8005704:	fa13 f38a 	uxtah	r3, r3, sl
 8005708:	fb06 220e 	mla	r2, r6, lr, r2
 800570c:	9300      	str	r3, [sp, #0]
 800570e:	9b00      	ldr	r3, [sp, #0]
 8005710:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005714:	b292      	uxth	r2, r2
 8005716:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800571a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800571e:	f8bd 3000 	ldrh.w	r3, [sp]
 8005722:	4581      	cmp	r9, r0
 8005724:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005728:	f84c 3b04 	str.w	r3, [ip], #4
 800572c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005730:	d2db      	bcs.n	80056ea <quorem+0x42>
 8005732:	f855 300b 	ldr.w	r3, [r5, fp]
 8005736:	b92b      	cbnz	r3, 8005744 <quorem+0x9c>
 8005738:	9b01      	ldr	r3, [sp, #4]
 800573a:	3b04      	subs	r3, #4
 800573c:	429d      	cmp	r5, r3
 800573e:	461a      	mov	r2, r3
 8005740:	d32c      	bcc.n	800579c <quorem+0xf4>
 8005742:	613c      	str	r4, [r7, #16]
 8005744:	4638      	mov	r0, r7
 8005746:	f001 f9ef 	bl	8006b28 <__mcmp>
 800574a:	2800      	cmp	r0, #0
 800574c:	db22      	blt.n	8005794 <quorem+0xec>
 800574e:	3601      	adds	r6, #1
 8005750:	4629      	mov	r1, r5
 8005752:	2000      	movs	r0, #0
 8005754:	f858 2b04 	ldr.w	r2, [r8], #4
 8005758:	f8d1 c000 	ldr.w	ip, [r1]
 800575c:	b293      	uxth	r3, r2
 800575e:	1ac3      	subs	r3, r0, r3
 8005760:	0c12      	lsrs	r2, r2, #16
 8005762:	fa13 f38c 	uxtah	r3, r3, ip
 8005766:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800576a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800576e:	b29b      	uxth	r3, r3
 8005770:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005774:	45c1      	cmp	r9, r8
 8005776:	f841 3b04 	str.w	r3, [r1], #4
 800577a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800577e:	d2e9      	bcs.n	8005754 <quorem+0xac>
 8005780:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005784:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005788:	b922      	cbnz	r2, 8005794 <quorem+0xec>
 800578a:	3b04      	subs	r3, #4
 800578c:	429d      	cmp	r5, r3
 800578e:	461a      	mov	r2, r3
 8005790:	d30a      	bcc.n	80057a8 <quorem+0x100>
 8005792:	613c      	str	r4, [r7, #16]
 8005794:	4630      	mov	r0, r6
 8005796:	b003      	add	sp, #12
 8005798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800579c:	6812      	ldr	r2, [r2, #0]
 800579e:	3b04      	subs	r3, #4
 80057a0:	2a00      	cmp	r2, #0
 80057a2:	d1ce      	bne.n	8005742 <quorem+0x9a>
 80057a4:	3c01      	subs	r4, #1
 80057a6:	e7c9      	b.n	800573c <quorem+0x94>
 80057a8:	6812      	ldr	r2, [r2, #0]
 80057aa:	3b04      	subs	r3, #4
 80057ac:	2a00      	cmp	r2, #0
 80057ae:	d1f0      	bne.n	8005792 <quorem+0xea>
 80057b0:	3c01      	subs	r4, #1
 80057b2:	e7eb      	b.n	800578c <quorem+0xe4>
 80057b4:	2000      	movs	r0, #0
 80057b6:	e7ee      	b.n	8005796 <quorem+0xee>

080057b8 <_dtoa_r>:
 80057b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057bc:	ed2d 8b04 	vpush	{d8-d9}
 80057c0:	69c5      	ldr	r5, [r0, #28]
 80057c2:	b093      	sub	sp, #76	; 0x4c
 80057c4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80057c8:	ec57 6b10 	vmov	r6, r7, d0
 80057cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80057d0:	9107      	str	r1, [sp, #28]
 80057d2:	4604      	mov	r4, r0
 80057d4:	920a      	str	r2, [sp, #40]	; 0x28
 80057d6:	930d      	str	r3, [sp, #52]	; 0x34
 80057d8:	b975      	cbnz	r5, 80057f8 <_dtoa_r+0x40>
 80057da:	2010      	movs	r0, #16
 80057dc:	f000 fe2a 	bl	8006434 <malloc>
 80057e0:	4602      	mov	r2, r0
 80057e2:	61e0      	str	r0, [r4, #28]
 80057e4:	b920      	cbnz	r0, 80057f0 <_dtoa_r+0x38>
 80057e6:	4bae      	ldr	r3, [pc, #696]	; (8005aa0 <_dtoa_r+0x2e8>)
 80057e8:	21ef      	movs	r1, #239	; 0xef
 80057ea:	48ae      	ldr	r0, [pc, #696]	; (8005aa4 <_dtoa_r+0x2ec>)
 80057ec:	f002 fe3c 	bl	8008468 <__assert_func>
 80057f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80057f4:	6005      	str	r5, [r0, #0]
 80057f6:	60c5      	str	r5, [r0, #12]
 80057f8:	69e3      	ldr	r3, [r4, #28]
 80057fa:	6819      	ldr	r1, [r3, #0]
 80057fc:	b151      	cbz	r1, 8005814 <_dtoa_r+0x5c>
 80057fe:	685a      	ldr	r2, [r3, #4]
 8005800:	604a      	str	r2, [r1, #4]
 8005802:	2301      	movs	r3, #1
 8005804:	4093      	lsls	r3, r2
 8005806:	608b      	str	r3, [r1, #8]
 8005808:	4620      	mov	r0, r4
 800580a:	f000 ff07 	bl	800661c <_Bfree>
 800580e:	69e3      	ldr	r3, [r4, #28]
 8005810:	2200      	movs	r2, #0
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	1e3b      	subs	r3, r7, #0
 8005816:	bfbb      	ittet	lt
 8005818:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800581c:	9303      	strlt	r3, [sp, #12]
 800581e:	2300      	movge	r3, #0
 8005820:	2201      	movlt	r2, #1
 8005822:	bfac      	ite	ge
 8005824:	f8c8 3000 	strge.w	r3, [r8]
 8005828:	f8c8 2000 	strlt.w	r2, [r8]
 800582c:	4b9e      	ldr	r3, [pc, #632]	; (8005aa8 <_dtoa_r+0x2f0>)
 800582e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005832:	ea33 0308 	bics.w	r3, r3, r8
 8005836:	d11b      	bne.n	8005870 <_dtoa_r+0xb8>
 8005838:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800583a:	f242 730f 	movw	r3, #9999	; 0x270f
 800583e:	6013      	str	r3, [r2, #0]
 8005840:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005844:	4333      	orrs	r3, r6
 8005846:	f000 8593 	beq.w	8006370 <_dtoa_r+0xbb8>
 800584a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800584c:	b963      	cbnz	r3, 8005868 <_dtoa_r+0xb0>
 800584e:	4b97      	ldr	r3, [pc, #604]	; (8005aac <_dtoa_r+0x2f4>)
 8005850:	e027      	b.n	80058a2 <_dtoa_r+0xea>
 8005852:	4b97      	ldr	r3, [pc, #604]	; (8005ab0 <_dtoa_r+0x2f8>)
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	3308      	adds	r3, #8
 8005858:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800585a:	6013      	str	r3, [r2, #0]
 800585c:	9800      	ldr	r0, [sp, #0]
 800585e:	b013      	add	sp, #76	; 0x4c
 8005860:	ecbd 8b04 	vpop	{d8-d9}
 8005864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005868:	4b90      	ldr	r3, [pc, #576]	; (8005aac <_dtoa_r+0x2f4>)
 800586a:	9300      	str	r3, [sp, #0]
 800586c:	3303      	adds	r3, #3
 800586e:	e7f3      	b.n	8005858 <_dtoa_r+0xa0>
 8005870:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005874:	2200      	movs	r2, #0
 8005876:	ec51 0b17 	vmov	r0, r1, d7
 800587a:	eeb0 8a47 	vmov.f32	s16, s14
 800587e:	eef0 8a67 	vmov.f32	s17, s15
 8005882:	2300      	movs	r3, #0
 8005884:	f7fb f928 	bl	8000ad8 <__aeabi_dcmpeq>
 8005888:	4681      	mov	r9, r0
 800588a:	b160      	cbz	r0, 80058a6 <_dtoa_r+0xee>
 800588c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800588e:	2301      	movs	r3, #1
 8005890:	6013      	str	r3, [r2, #0]
 8005892:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005894:	2b00      	cmp	r3, #0
 8005896:	f000 8568 	beq.w	800636a <_dtoa_r+0xbb2>
 800589a:	4b86      	ldr	r3, [pc, #536]	; (8005ab4 <_dtoa_r+0x2fc>)
 800589c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800589e:	6013      	str	r3, [r2, #0]
 80058a0:	3b01      	subs	r3, #1
 80058a2:	9300      	str	r3, [sp, #0]
 80058a4:	e7da      	b.n	800585c <_dtoa_r+0xa4>
 80058a6:	aa10      	add	r2, sp, #64	; 0x40
 80058a8:	a911      	add	r1, sp, #68	; 0x44
 80058aa:	4620      	mov	r0, r4
 80058ac:	eeb0 0a48 	vmov.f32	s0, s16
 80058b0:	eef0 0a68 	vmov.f32	s1, s17
 80058b4:	f001 fa4e 	bl	8006d54 <__d2b>
 80058b8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80058bc:	4682      	mov	sl, r0
 80058be:	2d00      	cmp	r5, #0
 80058c0:	d07f      	beq.n	80059c2 <_dtoa_r+0x20a>
 80058c2:	ee18 3a90 	vmov	r3, s17
 80058c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058ca:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80058ce:	ec51 0b18 	vmov	r0, r1, d8
 80058d2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80058d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80058da:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80058de:	4619      	mov	r1, r3
 80058e0:	2200      	movs	r2, #0
 80058e2:	4b75      	ldr	r3, [pc, #468]	; (8005ab8 <_dtoa_r+0x300>)
 80058e4:	f7fa fcd8 	bl	8000298 <__aeabi_dsub>
 80058e8:	a367      	add	r3, pc, #412	; (adr r3, 8005a88 <_dtoa_r+0x2d0>)
 80058ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ee:	f7fa fe8b 	bl	8000608 <__aeabi_dmul>
 80058f2:	a367      	add	r3, pc, #412	; (adr r3, 8005a90 <_dtoa_r+0x2d8>)
 80058f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f8:	f7fa fcd0 	bl	800029c <__adddf3>
 80058fc:	4606      	mov	r6, r0
 80058fe:	4628      	mov	r0, r5
 8005900:	460f      	mov	r7, r1
 8005902:	f7fa fe17 	bl	8000534 <__aeabi_i2d>
 8005906:	a364      	add	r3, pc, #400	; (adr r3, 8005a98 <_dtoa_r+0x2e0>)
 8005908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590c:	f7fa fe7c 	bl	8000608 <__aeabi_dmul>
 8005910:	4602      	mov	r2, r0
 8005912:	460b      	mov	r3, r1
 8005914:	4630      	mov	r0, r6
 8005916:	4639      	mov	r1, r7
 8005918:	f7fa fcc0 	bl	800029c <__adddf3>
 800591c:	4606      	mov	r6, r0
 800591e:	460f      	mov	r7, r1
 8005920:	f7fb f922 	bl	8000b68 <__aeabi_d2iz>
 8005924:	2200      	movs	r2, #0
 8005926:	4683      	mov	fp, r0
 8005928:	2300      	movs	r3, #0
 800592a:	4630      	mov	r0, r6
 800592c:	4639      	mov	r1, r7
 800592e:	f7fb f8dd 	bl	8000aec <__aeabi_dcmplt>
 8005932:	b148      	cbz	r0, 8005948 <_dtoa_r+0x190>
 8005934:	4658      	mov	r0, fp
 8005936:	f7fa fdfd 	bl	8000534 <__aeabi_i2d>
 800593a:	4632      	mov	r2, r6
 800593c:	463b      	mov	r3, r7
 800593e:	f7fb f8cb 	bl	8000ad8 <__aeabi_dcmpeq>
 8005942:	b908      	cbnz	r0, 8005948 <_dtoa_r+0x190>
 8005944:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005948:	f1bb 0f16 	cmp.w	fp, #22
 800594c:	d857      	bhi.n	80059fe <_dtoa_r+0x246>
 800594e:	4b5b      	ldr	r3, [pc, #364]	; (8005abc <_dtoa_r+0x304>)
 8005950:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005958:	ec51 0b18 	vmov	r0, r1, d8
 800595c:	f7fb f8c6 	bl	8000aec <__aeabi_dcmplt>
 8005960:	2800      	cmp	r0, #0
 8005962:	d04e      	beq.n	8005a02 <_dtoa_r+0x24a>
 8005964:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005968:	2300      	movs	r3, #0
 800596a:	930c      	str	r3, [sp, #48]	; 0x30
 800596c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800596e:	1b5b      	subs	r3, r3, r5
 8005970:	1e5a      	subs	r2, r3, #1
 8005972:	bf45      	ittet	mi
 8005974:	f1c3 0301 	rsbmi	r3, r3, #1
 8005978:	9305      	strmi	r3, [sp, #20]
 800597a:	2300      	movpl	r3, #0
 800597c:	2300      	movmi	r3, #0
 800597e:	9206      	str	r2, [sp, #24]
 8005980:	bf54      	ite	pl
 8005982:	9305      	strpl	r3, [sp, #20]
 8005984:	9306      	strmi	r3, [sp, #24]
 8005986:	f1bb 0f00 	cmp.w	fp, #0
 800598a:	db3c      	blt.n	8005a06 <_dtoa_r+0x24e>
 800598c:	9b06      	ldr	r3, [sp, #24]
 800598e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005992:	445b      	add	r3, fp
 8005994:	9306      	str	r3, [sp, #24]
 8005996:	2300      	movs	r3, #0
 8005998:	9308      	str	r3, [sp, #32]
 800599a:	9b07      	ldr	r3, [sp, #28]
 800599c:	2b09      	cmp	r3, #9
 800599e:	d868      	bhi.n	8005a72 <_dtoa_r+0x2ba>
 80059a0:	2b05      	cmp	r3, #5
 80059a2:	bfc4      	itt	gt
 80059a4:	3b04      	subgt	r3, #4
 80059a6:	9307      	strgt	r3, [sp, #28]
 80059a8:	9b07      	ldr	r3, [sp, #28]
 80059aa:	f1a3 0302 	sub.w	r3, r3, #2
 80059ae:	bfcc      	ite	gt
 80059b0:	2500      	movgt	r5, #0
 80059b2:	2501      	movle	r5, #1
 80059b4:	2b03      	cmp	r3, #3
 80059b6:	f200 8085 	bhi.w	8005ac4 <_dtoa_r+0x30c>
 80059ba:	e8df f003 	tbb	[pc, r3]
 80059be:	3b2e      	.short	0x3b2e
 80059c0:	5839      	.short	0x5839
 80059c2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80059c6:	441d      	add	r5, r3
 80059c8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80059cc:	2b20      	cmp	r3, #32
 80059ce:	bfc1      	itttt	gt
 80059d0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80059d4:	fa08 f803 	lslgt.w	r8, r8, r3
 80059d8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80059dc:	fa26 f303 	lsrgt.w	r3, r6, r3
 80059e0:	bfd6      	itet	le
 80059e2:	f1c3 0320 	rsble	r3, r3, #32
 80059e6:	ea48 0003 	orrgt.w	r0, r8, r3
 80059ea:	fa06 f003 	lslle.w	r0, r6, r3
 80059ee:	f7fa fd91 	bl	8000514 <__aeabi_ui2d>
 80059f2:	2201      	movs	r2, #1
 80059f4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80059f8:	3d01      	subs	r5, #1
 80059fa:	920e      	str	r2, [sp, #56]	; 0x38
 80059fc:	e76f      	b.n	80058de <_dtoa_r+0x126>
 80059fe:	2301      	movs	r3, #1
 8005a00:	e7b3      	b.n	800596a <_dtoa_r+0x1b2>
 8005a02:	900c      	str	r0, [sp, #48]	; 0x30
 8005a04:	e7b2      	b.n	800596c <_dtoa_r+0x1b4>
 8005a06:	9b05      	ldr	r3, [sp, #20]
 8005a08:	eba3 030b 	sub.w	r3, r3, fp
 8005a0c:	9305      	str	r3, [sp, #20]
 8005a0e:	f1cb 0300 	rsb	r3, fp, #0
 8005a12:	9308      	str	r3, [sp, #32]
 8005a14:	2300      	movs	r3, #0
 8005a16:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a18:	e7bf      	b.n	800599a <_dtoa_r+0x1e2>
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	9309      	str	r3, [sp, #36]	; 0x24
 8005a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	dc52      	bgt.n	8005aca <_dtoa_r+0x312>
 8005a24:	2301      	movs	r3, #1
 8005a26:	9301      	str	r3, [sp, #4]
 8005a28:	9304      	str	r3, [sp, #16]
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	920a      	str	r2, [sp, #40]	; 0x28
 8005a2e:	e00b      	b.n	8005a48 <_dtoa_r+0x290>
 8005a30:	2301      	movs	r3, #1
 8005a32:	e7f3      	b.n	8005a1c <_dtoa_r+0x264>
 8005a34:	2300      	movs	r3, #0
 8005a36:	9309      	str	r3, [sp, #36]	; 0x24
 8005a38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a3a:	445b      	add	r3, fp
 8005a3c:	9301      	str	r3, [sp, #4]
 8005a3e:	3301      	adds	r3, #1
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	9304      	str	r3, [sp, #16]
 8005a44:	bfb8      	it	lt
 8005a46:	2301      	movlt	r3, #1
 8005a48:	69e0      	ldr	r0, [r4, #28]
 8005a4a:	2100      	movs	r1, #0
 8005a4c:	2204      	movs	r2, #4
 8005a4e:	f102 0614 	add.w	r6, r2, #20
 8005a52:	429e      	cmp	r6, r3
 8005a54:	d93d      	bls.n	8005ad2 <_dtoa_r+0x31a>
 8005a56:	6041      	str	r1, [r0, #4]
 8005a58:	4620      	mov	r0, r4
 8005a5a:	f000 fd9f 	bl	800659c <_Balloc>
 8005a5e:	9000      	str	r0, [sp, #0]
 8005a60:	2800      	cmp	r0, #0
 8005a62:	d139      	bne.n	8005ad8 <_dtoa_r+0x320>
 8005a64:	4b16      	ldr	r3, [pc, #88]	; (8005ac0 <_dtoa_r+0x308>)
 8005a66:	4602      	mov	r2, r0
 8005a68:	f240 11af 	movw	r1, #431	; 0x1af
 8005a6c:	e6bd      	b.n	80057ea <_dtoa_r+0x32>
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e7e1      	b.n	8005a36 <_dtoa_r+0x27e>
 8005a72:	2501      	movs	r5, #1
 8005a74:	2300      	movs	r3, #0
 8005a76:	9307      	str	r3, [sp, #28]
 8005a78:	9509      	str	r5, [sp, #36]	; 0x24
 8005a7a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a7e:	9301      	str	r3, [sp, #4]
 8005a80:	9304      	str	r3, [sp, #16]
 8005a82:	2200      	movs	r2, #0
 8005a84:	2312      	movs	r3, #18
 8005a86:	e7d1      	b.n	8005a2c <_dtoa_r+0x274>
 8005a88:	636f4361 	.word	0x636f4361
 8005a8c:	3fd287a7 	.word	0x3fd287a7
 8005a90:	8b60c8b3 	.word	0x8b60c8b3
 8005a94:	3fc68a28 	.word	0x3fc68a28
 8005a98:	509f79fb 	.word	0x509f79fb
 8005a9c:	3fd34413 	.word	0x3fd34413
 8005aa0:	08008de2 	.word	0x08008de2
 8005aa4:	08008df9 	.word	0x08008df9
 8005aa8:	7ff00000 	.word	0x7ff00000
 8005aac:	08008dde 	.word	0x08008dde
 8005ab0:	08008dd5 	.word	0x08008dd5
 8005ab4:	08008dad 	.word	0x08008dad
 8005ab8:	3ff80000 	.word	0x3ff80000
 8005abc:	08008ee8 	.word	0x08008ee8
 8005ac0:	08008e51 	.word	0x08008e51
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	9309      	str	r3, [sp, #36]	; 0x24
 8005ac8:	e7d7      	b.n	8005a7a <_dtoa_r+0x2c2>
 8005aca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005acc:	9301      	str	r3, [sp, #4]
 8005ace:	9304      	str	r3, [sp, #16]
 8005ad0:	e7ba      	b.n	8005a48 <_dtoa_r+0x290>
 8005ad2:	3101      	adds	r1, #1
 8005ad4:	0052      	lsls	r2, r2, #1
 8005ad6:	e7ba      	b.n	8005a4e <_dtoa_r+0x296>
 8005ad8:	69e3      	ldr	r3, [r4, #28]
 8005ada:	9a00      	ldr	r2, [sp, #0]
 8005adc:	601a      	str	r2, [r3, #0]
 8005ade:	9b04      	ldr	r3, [sp, #16]
 8005ae0:	2b0e      	cmp	r3, #14
 8005ae2:	f200 80a8 	bhi.w	8005c36 <_dtoa_r+0x47e>
 8005ae6:	2d00      	cmp	r5, #0
 8005ae8:	f000 80a5 	beq.w	8005c36 <_dtoa_r+0x47e>
 8005aec:	f1bb 0f00 	cmp.w	fp, #0
 8005af0:	dd38      	ble.n	8005b64 <_dtoa_r+0x3ac>
 8005af2:	4bc0      	ldr	r3, [pc, #768]	; (8005df4 <_dtoa_r+0x63c>)
 8005af4:	f00b 020f 	and.w	r2, fp, #15
 8005af8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005afc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005b00:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005b04:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005b08:	d019      	beq.n	8005b3e <_dtoa_r+0x386>
 8005b0a:	4bbb      	ldr	r3, [pc, #748]	; (8005df8 <_dtoa_r+0x640>)
 8005b0c:	ec51 0b18 	vmov	r0, r1, d8
 8005b10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005b14:	f7fa fea2 	bl	800085c <__aeabi_ddiv>
 8005b18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b1c:	f008 080f 	and.w	r8, r8, #15
 8005b20:	2503      	movs	r5, #3
 8005b22:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005df8 <_dtoa_r+0x640>
 8005b26:	f1b8 0f00 	cmp.w	r8, #0
 8005b2a:	d10a      	bne.n	8005b42 <_dtoa_r+0x38a>
 8005b2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b30:	4632      	mov	r2, r6
 8005b32:	463b      	mov	r3, r7
 8005b34:	f7fa fe92 	bl	800085c <__aeabi_ddiv>
 8005b38:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b3c:	e02b      	b.n	8005b96 <_dtoa_r+0x3de>
 8005b3e:	2502      	movs	r5, #2
 8005b40:	e7ef      	b.n	8005b22 <_dtoa_r+0x36a>
 8005b42:	f018 0f01 	tst.w	r8, #1
 8005b46:	d008      	beq.n	8005b5a <_dtoa_r+0x3a2>
 8005b48:	4630      	mov	r0, r6
 8005b4a:	4639      	mov	r1, r7
 8005b4c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005b50:	f7fa fd5a 	bl	8000608 <__aeabi_dmul>
 8005b54:	3501      	adds	r5, #1
 8005b56:	4606      	mov	r6, r0
 8005b58:	460f      	mov	r7, r1
 8005b5a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005b5e:	f109 0908 	add.w	r9, r9, #8
 8005b62:	e7e0      	b.n	8005b26 <_dtoa_r+0x36e>
 8005b64:	f000 809f 	beq.w	8005ca6 <_dtoa_r+0x4ee>
 8005b68:	f1cb 0600 	rsb	r6, fp, #0
 8005b6c:	4ba1      	ldr	r3, [pc, #644]	; (8005df4 <_dtoa_r+0x63c>)
 8005b6e:	4fa2      	ldr	r7, [pc, #648]	; (8005df8 <_dtoa_r+0x640>)
 8005b70:	f006 020f 	and.w	r2, r6, #15
 8005b74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7c:	ec51 0b18 	vmov	r0, r1, d8
 8005b80:	f7fa fd42 	bl	8000608 <__aeabi_dmul>
 8005b84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b88:	1136      	asrs	r6, r6, #4
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	2502      	movs	r5, #2
 8005b8e:	2e00      	cmp	r6, #0
 8005b90:	d17e      	bne.n	8005c90 <_dtoa_r+0x4d8>
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d1d0      	bne.n	8005b38 <_dtoa_r+0x380>
 8005b96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b98:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f000 8084 	beq.w	8005caa <_dtoa_r+0x4f2>
 8005ba2:	4b96      	ldr	r3, [pc, #600]	; (8005dfc <_dtoa_r+0x644>)
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	4640      	mov	r0, r8
 8005ba8:	4649      	mov	r1, r9
 8005baa:	f7fa ff9f 	bl	8000aec <__aeabi_dcmplt>
 8005bae:	2800      	cmp	r0, #0
 8005bb0:	d07b      	beq.n	8005caa <_dtoa_r+0x4f2>
 8005bb2:	9b04      	ldr	r3, [sp, #16]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d078      	beq.n	8005caa <_dtoa_r+0x4f2>
 8005bb8:	9b01      	ldr	r3, [sp, #4]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	dd39      	ble.n	8005c32 <_dtoa_r+0x47a>
 8005bbe:	4b90      	ldr	r3, [pc, #576]	; (8005e00 <_dtoa_r+0x648>)
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	4640      	mov	r0, r8
 8005bc4:	4649      	mov	r1, r9
 8005bc6:	f7fa fd1f 	bl	8000608 <__aeabi_dmul>
 8005bca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bce:	9e01      	ldr	r6, [sp, #4]
 8005bd0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8005bd4:	3501      	adds	r5, #1
 8005bd6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005bda:	4628      	mov	r0, r5
 8005bdc:	f7fa fcaa 	bl	8000534 <__aeabi_i2d>
 8005be0:	4642      	mov	r2, r8
 8005be2:	464b      	mov	r3, r9
 8005be4:	f7fa fd10 	bl	8000608 <__aeabi_dmul>
 8005be8:	4b86      	ldr	r3, [pc, #536]	; (8005e04 <_dtoa_r+0x64c>)
 8005bea:	2200      	movs	r2, #0
 8005bec:	f7fa fb56 	bl	800029c <__adddf3>
 8005bf0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005bf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bf8:	9303      	str	r3, [sp, #12]
 8005bfa:	2e00      	cmp	r6, #0
 8005bfc:	d158      	bne.n	8005cb0 <_dtoa_r+0x4f8>
 8005bfe:	4b82      	ldr	r3, [pc, #520]	; (8005e08 <_dtoa_r+0x650>)
 8005c00:	2200      	movs	r2, #0
 8005c02:	4640      	mov	r0, r8
 8005c04:	4649      	mov	r1, r9
 8005c06:	f7fa fb47 	bl	8000298 <__aeabi_dsub>
 8005c0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c0e:	4680      	mov	r8, r0
 8005c10:	4689      	mov	r9, r1
 8005c12:	f7fa ff89 	bl	8000b28 <__aeabi_dcmpgt>
 8005c16:	2800      	cmp	r0, #0
 8005c18:	f040 8296 	bne.w	8006148 <_dtoa_r+0x990>
 8005c1c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005c20:	4640      	mov	r0, r8
 8005c22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005c26:	4649      	mov	r1, r9
 8005c28:	f7fa ff60 	bl	8000aec <__aeabi_dcmplt>
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	f040 8289 	bne.w	8006144 <_dtoa_r+0x98c>
 8005c32:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005c36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	f2c0 814e 	blt.w	8005eda <_dtoa_r+0x722>
 8005c3e:	f1bb 0f0e 	cmp.w	fp, #14
 8005c42:	f300 814a 	bgt.w	8005eda <_dtoa_r+0x722>
 8005c46:	4b6b      	ldr	r3, [pc, #428]	; (8005df4 <_dtoa_r+0x63c>)
 8005c48:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005c4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f280 80dc 	bge.w	8005e10 <_dtoa_r+0x658>
 8005c58:	9b04      	ldr	r3, [sp, #16]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	f300 80d8 	bgt.w	8005e10 <_dtoa_r+0x658>
 8005c60:	f040 826f 	bne.w	8006142 <_dtoa_r+0x98a>
 8005c64:	4b68      	ldr	r3, [pc, #416]	; (8005e08 <_dtoa_r+0x650>)
 8005c66:	2200      	movs	r2, #0
 8005c68:	4640      	mov	r0, r8
 8005c6a:	4649      	mov	r1, r9
 8005c6c:	f7fa fccc 	bl	8000608 <__aeabi_dmul>
 8005c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c74:	f7fa ff4e 	bl	8000b14 <__aeabi_dcmpge>
 8005c78:	9e04      	ldr	r6, [sp, #16]
 8005c7a:	4637      	mov	r7, r6
 8005c7c:	2800      	cmp	r0, #0
 8005c7e:	f040 8245 	bne.w	800610c <_dtoa_r+0x954>
 8005c82:	9d00      	ldr	r5, [sp, #0]
 8005c84:	2331      	movs	r3, #49	; 0x31
 8005c86:	f805 3b01 	strb.w	r3, [r5], #1
 8005c8a:	f10b 0b01 	add.w	fp, fp, #1
 8005c8e:	e241      	b.n	8006114 <_dtoa_r+0x95c>
 8005c90:	07f2      	lsls	r2, r6, #31
 8005c92:	d505      	bpl.n	8005ca0 <_dtoa_r+0x4e8>
 8005c94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c98:	f7fa fcb6 	bl	8000608 <__aeabi_dmul>
 8005c9c:	3501      	adds	r5, #1
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	1076      	asrs	r6, r6, #1
 8005ca2:	3708      	adds	r7, #8
 8005ca4:	e773      	b.n	8005b8e <_dtoa_r+0x3d6>
 8005ca6:	2502      	movs	r5, #2
 8005ca8:	e775      	b.n	8005b96 <_dtoa_r+0x3de>
 8005caa:	9e04      	ldr	r6, [sp, #16]
 8005cac:	465f      	mov	r7, fp
 8005cae:	e792      	b.n	8005bd6 <_dtoa_r+0x41e>
 8005cb0:	9900      	ldr	r1, [sp, #0]
 8005cb2:	4b50      	ldr	r3, [pc, #320]	; (8005df4 <_dtoa_r+0x63c>)
 8005cb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005cb8:	4431      	add	r1, r6
 8005cba:	9102      	str	r1, [sp, #8]
 8005cbc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005cbe:	eeb0 9a47 	vmov.f32	s18, s14
 8005cc2:	eef0 9a67 	vmov.f32	s19, s15
 8005cc6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005cca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005cce:	2900      	cmp	r1, #0
 8005cd0:	d044      	beq.n	8005d5c <_dtoa_r+0x5a4>
 8005cd2:	494e      	ldr	r1, [pc, #312]	; (8005e0c <_dtoa_r+0x654>)
 8005cd4:	2000      	movs	r0, #0
 8005cd6:	f7fa fdc1 	bl	800085c <__aeabi_ddiv>
 8005cda:	ec53 2b19 	vmov	r2, r3, d9
 8005cde:	f7fa fadb 	bl	8000298 <__aeabi_dsub>
 8005ce2:	9d00      	ldr	r5, [sp, #0]
 8005ce4:	ec41 0b19 	vmov	d9, r0, r1
 8005ce8:	4649      	mov	r1, r9
 8005cea:	4640      	mov	r0, r8
 8005cec:	f7fa ff3c 	bl	8000b68 <__aeabi_d2iz>
 8005cf0:	4606      	mov	r6, r0
 8005cf2:	f7fa fc1f 	bl	8000534 <__aeabi_i2d>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	4640      	mov	r0, r8
 8005cfc:	4649      	mov	r1, r9
 8005cfe:	f7fa facb 	bl	8000298 <__aeabi_dsub>
 8005d02:	3630      	adds	r6, #48	; 0x30
 8005d04:	f805 6b01 	strb.w	r6, [r5], #1
 8005d08:	ec53 2b19 	vmov	r2, r3, d9
 8005d0c:	4680      	mov	r8, r0
 8005d0e:	4689      	mov	r9, r1
 8005d10:	f7fa feec 	bl	8000aec <__aeabi_dcmplt>
 8005d14:	2800      	cmp	r0, #0
 8005d16:	d164      	bne.n	8005de2 <_dtoa_r+0x62a>
 8005d18:	4642      	mov	r2, r8
 8005d1a:	464b      	mov	r3, r9
 8005d1c:	4937      	ldr	r1, [pc, #220]	; (8005dfc <_dtoa_r+0x644>)
 8005d1e:	2000      	movs	r0, #0
 8005d20:	f7fa faba 	bl	8000298 <__aeabi_dsub>
 8005d24:	ec53 2b19 	vmov	r2, r3, d9
 8005d28:	f7fa fee0 	bl	8000aec <__aeabi_dcmplt>
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	f040 80b6 	bne.w	8005e9e <_dtoa_r+0x6e6>
 8005d32:	9b02      	ldr	r3, [sp, #8]
 8005d34:	429d      	cmp	r5, r3
 8005d36:	f43f af7c 	beq.w	8005c32 <_dtoa_r+0x47a>
 8005d3a:	4b31      	ldr	r3, [pc, #196]	; (8005e00 <_dtoa_r+0x648>)
 8005d3c:	ec51 0b19 	vmov	r0, r1, d9
 8005d40:	2200      	movs	r2, #0
 8005d42:	f7fa fc61 	bl	8000608 <__aeabi_dmul>
 8005d46:	4b2e      	ldr	r3, [pc, #184]	; (8005e00 <_dtoa_r+0x648>)
 8005d48:	ec41 0b19 	vmov	d9, r0, r1
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	4640      	mov	r0, r8
 8005d50:	4649      	mov	r1, r9
 8005d52:	f7fa fc59 	bl	8000608 <__aeabi_dmul>
 8005d56:	4680      	mov	r8, r0
 8005d58:	4689      	mov	r9, r1
 8005d5a:	e7c5      	b.n	8005ce8 <_dtoa_r+0x530>
 8005d5c:	ec51 0b17 	vmov	r0, r1, d7
 8005d60:	f7fa fc52 	bl	8000608 <__aeabi_dmul>
 8005d64:	9b02      	ldr	r3, [sp, #8]
 8005d66:	9d00      	ldr	r5, [sp, #0]
 8005d68:	930f      	str	r3, [sp, #60]	; 0x3c
 8005d6a:	ec41 0b19 	vmov	d9, r0, r1
 8005d6e:	4649      	mov	r1, r9
 8005d70:	4640      	mov	r0, r8
 8005d72:	f7fa fef9 	bl	8000b68 <__aeabi_d2iz>
 8005d76:	4606      	mov	r6, r0
 8005d78:	f7fa fbdc 	bl	8000534 <__aeabi_i2d>
 8005d7c:	3630      	adds	r6, #48	; 0x30
 8005d7e:	4602      	mov	r2, r0
 8005d80:	460b      	mov	r3, r1
 8005d82:	4640      	mov	r0, r8
 8005d84:	4649      	mov	r1, r9
 8005d86:	f7fa fa87 	bl	8000298 <__aeabi_dsub>
 8005d8a:	f805 6b01 	strb.w	r6, [r5], #1
 8005d8e:	9b02      	ldr	r3, [sp, #8]
 8005d90:	429d      	cmp	r5, r3
 8005d92:	4680      	mov	r8, r0
 8005d94:	4689      	mov	r9, r1
 8005d96:	f04f 0200 	mov.w	r2, #0
 8005d9a:	d124      	bne.n	8005de6 <_dtoa_r+0x62e>
 8005d9c:	4b1b      	ldr	r3, [pc, #108]	; (8005e0c <_dtoa_r+0x654>)
 8005d9e:	ec51 0b19 	vmov	r0, r1, d9
 8005da2:	f7fa fa7b 	bl	800029c <__adddf3>
 8005da6:	4602      	mov	r2, r0
 8005da8:	460b      	mov	r3, r1
 8005daa:	4640      	mov	r0, r8
 8005dac:	4649      	mov	r1, r9
 8005dae:	f7fa febb 	bl	8000b28 <__aeabi_dcmpgt>
 8005db2:	2800      	cmp	r0, #0
 8005db4:	d173      	bne.n	8005e9e <_dtoa_r+0x6e6>
 8005db6:	ec53 2b19 	vmov	r2, r3, d9
 8005dba:	4914      	ldr	r1, [pc, #80]	; (8005e0c <_dtoa_r+0x654>)
 8005dbc:	2000      	movs	r0, #0
 8005dbe:	f7fa fa6b 	bl	8000298 <__aeabi_dsub>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	4640      	mov	r0, r8
 8005dc8:	4649      	mov	r1, r9
 8005dca:	f7fa fe8f 	bl	8000aec <__aeabi_dcmplt>
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	f43f af2f 	beq.w	8005c32 <_dtoa_r+0x47a>
 8005dd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005dd6:	1e6b      	subs	r3, r5, #1
 8005dd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8005dda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005dde:	2b30      	cmp	r3, #48	; 0x30
 8005de0:	d0f8      	beq.n	8005dd4 <_dtoa_r+0x61c>
 8005de2:	46bb      	mov	fp, r7
 8005de4:	e04a      	b.n	8005e7c <_dtoa_r+0x6c4>
 8005de6:	4b06      	ldr	r3, [pc, #24]	; (8005e00 <_dtoa_r+0x648>)
 8005de8:	f7fa fc0e 	bl	8000608 <__aeabi_dmul>
 8005dec:	4680      	mov	r8, r0
 8005dee:	4689      	mov	r9, r1
 8005df0:	e7bd      	b.n	8005d6e <_dtoa_r+0x5b6>
 8005df2:	bf00      	nop
 8005df4:	08008ee8 	.word	0x08008ee8
 8005df8:	08008ec0 	.word	0x08008ec0
 8005dfc:	3ff00000 	.word	0x3ff00000
 8005e00:	40240000 	.word	0x40240000
 8005e04:	401c0000 	.word	0x401c0000
 8005e08:	40140000 	.word	0x40140000
 8005e0c:	3fe00000 	.word	0x3fe00000
 8005e10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005e14:	9d00      	ldr	r5, [sp, #0]
 8005e16:	4642      	mov	r2, r8
 8005e18:	464b      	mov	r3, r9
 8005e1a:	4630      	mov	r0, r6
 8005e1c:	4639      	mov	r1, r7
 8005e1e:	f7fa fd1d 	bl	800085c <__aeabi_ddiv>
 8005e22:	f7fa fea1 	bl	8000b68 <__aeabi_d2iz>
 8005e26:	9001      	str	r0, [sp, #4]
 8005e28:	f7fa fb84 	bl	8000534 <__aeabi_i2d>
 8005e2c:	4642      	mov	r2, r8
 8005e2e:	464b      	mov	r3, r9
 8005e30:	f7fa fbea 	bl	8000608 <__aeabi_dmul>
 8005e34:	4602      	mov	r2, r0
 8005e36:	460b      	mov	r3, r1
 8005e38:	4630      	mov	r0, r6
 8005e3a:	4639      	mov	r1, r7
 8005e3c:	f7fa fa2c 	bl	8000298 <__aeabi_dsub>
 8005e40:	9e01      	ldr	r6, [sp, #4]
 8005e42:	9f04      	ldr	r7, [sp, #16]
 8005e44:	3630      	adds	r6, #48	; 0x30
 8005e46:	f805 6b01 	strb.w	r6, [r5], #1
 8005e4a:	9e00      	ldr	r6, [sp, #0]
 8005e4c:	1bae      	subs	r6, r5, r6
 8005e4e:	42b7      	cmp	r7, r6
 8005e50:	4602      	mov	r2, r0
 8005e52:	460b      	mov	r3, r1
 8005e54:	d134      	bne.n	8005ec0 <_dtoa_r+0x708>
 8005e56:	f7fa fa21 	bl	800029c <__adddf3>
 8005e5a:	4642      	mov	r2, r8
 8005e5c:	464b      	mov	r3, r9
 8005e5e:	4606      	mov	r6, r0
 8005e60:	460f      	mov	r7, r1
 8005e62:	f7fa fe61 	bl	8000b28 <__aeabi_dcmpgt>
 8005e66:	b9c8      	cbnz	r0, 8005e9c <_dtoa_r+0x6e4>
 8005e68:	4642      	mov	r2, r8
 8005e6a:	464b      	mov	r3, r9
 8005e6c:	4630      	mov	r0, r6
 8005e6e:	4639      	mov	r1, r7
 8005e70:	f7fa fe32 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e74:	b110      	cbz	r0, 8005e7c <_dtoa_r+0x6c4>
 8005e76:	9b01      	ldr	r3, [sp, #4]
 8005e78:	07db      	lsls	r3, r3, #31
 8005e7a:	d40f      	bmi.n	8005e9c <_dtoa_r+0x6e4>
 8005e7c:	4651      	mov	r1, sl
 8005e7e:	4620      	mov	r0, r4
 8005e80:	f000 fbcc 	bl	800661c <_Bfree>
 8005e84:	2300      	movs	r3, #0
 8005e86:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005e88:	702b      	strb	r3, [r5, #0]
 8005e8a:	f10b 0301 	add.w	r3, fp, #1
 8005e8e:	6013      	str	r3, [r2, #0]
 8005e90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	f43f ace2 	beq.w	800585c <_dtoa_r+0xa4>
 8005e98:	601d      	str	r5, [r3, #0]
 8005e9a:	e4df      	b.n	800585c <_dtoa_r+0xa4>
 8005e9c:	465f      	mov	r7, fp
 8005e9e:	462b      	mov	r3, r5
 8005ea0:	461d      	mov	r5, r3
 8005ea2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ea6:	2a39      	cmp	r2, #57	; 0x39
 8005ea8:	d106      	bne.n	8005eb8 <_dtoa_r+0x700>
 8005eaa:	9a00      	ldr	r2, [sp, #0]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	d1f7      	bne.n	8005ea0 <_dtoa_r+0x6e8>
 8005eb0:	9900      	ldr	r1, [sp, #0]
 8005eb2:	2230      	movs	r2, #48	; 0x30
 8005eb4:	3701      	adds	r7, #1
 8005eb6:	700a      	strb	r2, [r1, #0]
 8005eb8:	781a      	ldrb	r2, [r3, #0]
 8005eba:	3201      	adds	r2, #1
 8005ebc:	701a      	strb	r2, [r3, #0]
 8005ebe:	e790      	b.n	8005de2 <_dtoa_r+0x62a>
 8005ec0:	4ba3      	ldr	r3, [pc, #652]	; (8006150 <_dtoa_r+0x998>)
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f7fa fba0 	bl	8000608 <__aeabi_dmul>
 8005ec8:	2200      	movs	r2, #0
 8005eca:	2300      	movs	r3, #0
 8005ecc:	4606      	mov	r6, r0
 8005ece:	460f      	mov	r7, r1
 8005ed0:	f7fa fe02 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ed4:	2800      	cmp	r0, #0
 8005ed6:	d09e      	beq.n	8005e16 <_dtoa_r+0x65e>
 8005ed8:	e7d0      	b.n	8005e7c <_dtoa_r+0x6c4>
 8005eda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005edc:	2a00      	cmp	r2, #0
 8005ede:	f000 80ca 	beq.w	8006076 <_dtoa_r+0x8be>
 8005ee2:	9a07      	ldr	r2, [sp, #28]
 8005ee4:	2a01      	cmp	r2, #1
 8005ee6:	f300 80ad 	bgt.w	8006044 <_dtoa_r+0x88c>
 8005eea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005eec:	2a00      	cmp	r2, #0
 8005eee:	f000 80a5 	beq.w	800603c <_dtoa_r+0x884>
 8005ef2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005ef6:	9e08      	ldr	r6, [sp, #32]
 8005ef8:	9d05      	ldr	r5, [sp, #20]
 8005efa:	9a05      	ldr	r2, [sp, #20]
 8005efc:	441a      	add	r2, r3
 8005efe:	9205      	str	r2, [sp, #20]
 8005f00:	9a06      	ldr	r2, [sp, #24]
 8005f02:	2101      	movs	r1, #1
 8005f04:	441a      	add	r2, r3
 8005f06:	4620      	mov	r0, r4
 8005f08:	9206      	str	r2, [sp, #24]
 8005f0a:	f000 fc87 	bl	800681c <__i2b>
 8005f0e:	4607      	mov	r7, r0
 8005f10:	b165      	cbz	r5, 8005f2c <_dtoa_r+0x774>
 8005f12:	9b06      	ldr	r3, [sp, #24]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	dd09      	ble.n	8005f2c <_dtoa_r+0x774>
 8005f18:	42ab      	cmp	r3, r5
 8005f1a:	9a05      	ldr	r2, [sp, #20]
 8005f1c:	bfa8      	it	ge
 8005f1e:	462b      	movge	r3, r5
 8005f20:	1ad2      	subs	r2, r2, r3
 8005f22:	9205      	str	r2, [sp, #20]
 8005f24:	9a06      	ldr	r2, [sp, #24]
 8005f26:	1aed      	subs	r5, r5, r3
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	9306      	str	r3, [sp, #24]
 8005f2c:	9b08      	ldr	r3, [sp, #32]
 8005f2e:	b1f3      	cbz	r3, 8005f6e <_dtoa_r+0x7b6>
 8005f30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 80a3 	beq.w	800607e <_dtoa_r+0x8c6>
 8005f38:	2e00      	cmp	r6, #0
 8005f3a:	dd10      	ble.n	8005f5e <_dtoa_r+0x7a6>
 8005f3c:	4639      	mov	r1, r7
 8005f3e:	4632      	mov	r2, r6
 8005f40:	4620      	mov	r0, r4
 8005f42:	f000 fd2b 	bl	800699c <__pow5mult>
 8005f46:	4652      	mov	r2, sl
 8005f48:	4601      	mov	r1, r0
 8005f4a:	4607      	mov	r7, r0
 8005f4c:	4620      	mov	r0, r4
 8005f4e:	f000 fc7b 	bl	8006848 <__multiply>
 8005f52:	4651      	mov	r1, sl
 8005f54:	4680      	mov	r8, r0
 8005f56:	4620      	mov	r0, r4
 8005f58:	f000 fb60 	bl	800661c <_Bfree>
 8005f5c:	46c2      	mov	sl, r8
 8005f5e:	9b08      	ldr	r3, [sp, #32]
 8005f60:	1b9a      	subs	r2, r3, r6
 8005f62:	d004      	beq.n	8005f6e <_dtoa_r+0x7b6>
 8005f64:	4651      	mov	r1, sl
 8005f66:	4620      	mov	r0, r4
 8005f68:	f000 fd18 	bl	800699c <__pow5mult>
 8005f6c:	4682      	mov	sl, r0
 8005f6e:	2101      	movs	r1, #1
 8005f70:	4620      	mov	r0, r4
 8005f72:	f000 fc53 	bl	800681c <__i2b>
 8005f76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	4606      	mov	r6, r0
 8005f7c:	f340 8081 	ble.w	8006082 <_dtoa_r+0x8ca>
 8005f80:	461a      	mov	r2, r3
 8005f82:	4601      	mov	r1, r0
 8005f84:	4620      	mov	r0, r4
 8005f86:	f000 fd09 	bl	800699c <__pow5mult>
 8005f8a:	9b07      	ldr	r3, [sp, #28]
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	4606      	mov	r6, r0
 8005f90:	dd7a      	ble.n	8006088 <_dtoa_r+0x8d0>
 8005f92:	f04f 0800 	mov.w	r8, #0
 8005f96:	6933      	ldr	r3, [r6, #16]
 8005f98:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005f9c:	6918      	ldr	r0, [r3, #16]
 8005f9e:	f000 fbef 	bl	8006780 <__hi0bits>
 8005fa2:	f1c0 0020 	rsb	r0, r0, #32
 8005fa6:	9b06      	ldr	r3, [sp, #24]
 8005fa8:	4418      	add	r0, r3
 8005faa:	f010 001f 	ands.w	r0, r0, #31
 8005fae:	f000 8094 	beq.w	80060da <_dtoa_r+0x922>
 8005fb2:	f1c0 0320 	rsb	r3, r0, #32
 8005fb6:	2b04      	cmp	r3, #4
 8005fb8:	f340 8085 	ble.w	80060c6 <_dtoa_r+0x90e>
 8005fbc:	9b05      	ldr	r3, [sp, #20]
 8005fbe:	f1c0 001c 	rsb	r0, r0, #28
 8005fc2:	4403      	add	r3, r0
 8005fc4:	9305      	str	r3, [sp, #20]
 8005fc6:	9b06      	ldr	r3, [sp, #24]
 8005fc8:	4403      	add	r3, r0
 8005fca:	4405      	add	r5, r0
 8005fcc:	9306      	str	r3, [sp, #24]
 8005fce:	9b05      	ldr	r3, [sp, #20]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	dd05      	ble.n	8005fe0 <_dtoa_r+0x828>
 8005fd4:	4651      	mov	r1, sl
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	4620      	mov	r0, r4
 8005fda:	f000 fd39 	bl	8006a50 <__lshift>
 8005fde:	4682      	mov	sl, r0
 8005fe0:	9b06      	ldr	r3, [sp, #24]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	dd05      	ble.n	8005ff2 <_dtoa_r+0x83a>
 8005fe6:	4631      	mov	r1, r6
 8005fe8:	461a      	mov	r2, r3
 8005fea:	4620      	mov	r0, r4
 8005fec:	f000 fd30 	bl	8006a50 <__lshift>
 8005ff0:	4606      	mov	r6, r0
 8005ff2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d072      	beq.n	80060de <_dtoa_r+0x926>
 8005ff8:	4631      	mov	r1, r6
 8005ffa:	4650      	mov	r0, sl
 8005ffc:	f000 fd94 	bl	8006b28 <__mcmp>
 8006000:	2800      	cmp	r0, #0
 8006002:	da6c      	bge.n	80060de <_dtoa_r+0x926>
 8006004:	2300      	movs	r3, #0
 8006006:	4651      	mov	r1, sl
 8006008:	220a      	movs	r2, #10
 800600a:	4620      	mov	r0, r4
 800600c:	f000 fb28 	bl	8006660 <__multadd>
 8006010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006012:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006016:	4682      	mov	sl, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	f000 81b0 	beq.w	800637e <_dtoa_r+0xbc6>
 800601e:	2300      	movs	r3, #0
 8006020:	4639      	mov	r1, r7
 8006022:	220a      	movs	r2, #10
 8006024:	4620      	mov	r0, r4
 8006026:	f000 fb1b 	bl	8006660 <__multadd>
 800602a:	9b01      	ldr	r3, [sp, #4]
 800602c:	2b00      	cmp	r3, #0
 800602e:	4607      	mov	r7, r0
 8006030:	f300 8096 	bgt.w	8006160 <_dtoa_r+0x9a8>
 8006034:	9b07      	ldr	r3, [sp, #28]
 8006036:	2b02      	cmp	r3, #2
 8006038:	dc59      	bgt.n	80060ee <_dtoa_r+0x936>
 800603a:	e091      	b.n	8006160 <_dtoa_r+0x9a8>
 800603c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800603e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006042:	e758      	b.n	8005ef6 <_dtoa_r+0x73e>
 8006044:	9b04      	ldr	r3, [sp, #16]
 8006046:	1e5e      	subs	r6, r3, #1
 8006048:	9b08      	ldr	r3, [sp, #32]
 800604a:	42b3      	cmp	r3, r6
 800604c:	bfbf      	itttt	lt
 800604e:	9b08      	ldrlt	r3, [sp, #32]
 8006050:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006052:	9608      	strlt	r6, [sp, #32]
 8006054:	1af3      	sublt	r3, r6, r3
 8006056:	bfb4      	ite	lt
 8006058:	18d2      	addlt	r2, r2, r3
 800605a:	1b9e      	subge	r6, r3, r6
 800605c:	9b04      	ldr	r3, [sp, #16]
 800605e:	bfbc      	itt	lt
 8006060:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006062:	2600      	movlt	r6, #0
 8006064:	2b00      	cmp	r3, #0
 8006066:	bfb7      	itett	lt
 8006068:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800606c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006070:	1a9d      	sublt	r5, r3, r2
 8006072:	2300      	movlt	r3, #0
 8006074:	e741      	b.n	8005efa <_dtoa_r+0x742>
 8006076:	9e08      	ldr	r6, [sp, #32]
 8006078:	9d05      	ldr	r5, [sp, #20]
 800607a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800607c:	e748      	b.n	8005f10 <_dtoa_r+0x758>
 800607e:	9a08      	ldr	r2, [sp, #32]
 8006080:	e770      	b.n	8005f64 <_dtoa_r+0x7ac>
 8006082:	9b07      	ldr	r3, [sp, #28]
 8006084:	2b01      	cmp	r3, #1
 8006086:	dc19      	bgt.n	80060bc <_dtoa_r+0x904>
 8006088:	9b02      	ldr	r3, [sp, #8]
 800608a:	b9bb      	cbnz	r3, 80060bc <_dtoa_r+0x904>
 800608c:	9b03      	ldr	r3, [sp, #12]
 800608e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006092:	b99b      	cbnz	r3, 80060bc <_dtoa_r+0x904>
 8006094:	9b03      	ldr	r3, [sp, #12]
 8006096:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800609a:	0d1b      	lsrs	r3, r3, #20
 800609c:	051b      	lsls	r3, r3, #20
 800609e:	b183      	cbz	r3, 80060c2 <_dtoa_r+0x90a>
 80060a0:	9b05      	ldr	r3, [sp, #20]
 80060a2:	3301      	adds	r3, #1
 80060a4:	9305      	str	r3, [sp, #20]
 80060a6:	9b06      	ldr	r3, [sp, #24]
 80060a8:	3301      	adds	r3, #1
 80060aa:	9306      	str	r3, [sp, #24]
 80060ac:	f04f 0801 	mov.w	r8, #1
 80060b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	f47f af6f 	bne.w	8005f96 <_dtoa_r+0x7de>
 80060b8:	2001      	movs	r0, #1
 80060ba:	e774      	b.n	8005fa6 <_dtoa_r+0x7ee>
 80060bc:	f04f 0800 	mov.w	r8, #0
 80060c0:	e7f6      	b.n	80060b0 <_dtoa_r+0x8f8>
 80060c2:	4698      	mov	r8, r3
 80060c4:	e7f4      	b.n	80060b0 <_dtoa_r+0x8f8>
 80060c6:	d082      	beq.n	8005fce <_dtoa_r+0x816>
 80060c8:	9a05      	ldr	r2, [sp, #20]
 80060ca:	331c      	adds	r3, #28
 80060cc:	441a      	add	r2, r3
 80060ce:	9205      	str	r2, [sp, #20]
 80060d0:	9a06      	ldr	r2, [sp, #24]
 80060d2:	441a      	add	r2, r3
 80060d4:	441d      	add	r5, r3
 80060d6:	9206      	str	r2, [sp, #24]
 80060d8:	e779      	b.n	8005fce <_dtoa_r+0x816>
 80060da:	4603      	mov	r3, r0
 80060dc:	e7f4      	b.n	80060c8 <_dtoa_r+0x910>
 80060de:	9b04      	ldr	r3, [sp, #16]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	dc37      	bgt.n	8006154 <_dtoa_r+0x99c>
 80060e4:	9b07      	ldr	r3, [sp, #28]
 80060e6:	2b02      	cmp	r3, #2
 80060e8:	dd34      	ble.n	8006154 <_dtoa_r+0x99c>
 80060ea:	9b04      	ldr	r3, [sp, #16]
 80060ec:	9301      	str	r3, [sp, #4]
 80060ee:	9b01      	ldr	r3, [sp, #4]
 80060f0:	b963      	cbnz	r3, 800610c <_dtoa_r+0x954>
 80060f2:	4631      	mov	r1, r6
 80060f4:	2205      	movs	r2, #5
 80060f6:	4620      	mov	r0, r4
 80060f8:	f000 fab2 	bl	8006660 <__multadd>
 80060fc:	4601      	mov	r1, r0
 80060fe:	4606      	mov	r6, r0
 8006100:	4650      	mov	r0, sl
 8006102:	f000 fd11 	bl	8006b28 <__mcmp>
 8006106:	2800      	cmp	r0, #0
 8006108:	f73f adbb 	bgt.w	8005c82 <_dtoa_r+0x4ca>
 800610c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800610e:	9d00      	ldr	r5, [sp, #0]
 8006110:	ea6f 0b03 	mvn.w	fp, r3
 8006114:	f04f 0800 	mov.w	r8, #0
 8006118:	4631      	mov	r1, r6
 800611a:	4620      	mov	r0, r4
 800611c:	f000 fa7e 	bl	800661c <_Bfree>
 8006120:	2f00      	cmp	r7, #0
 8006122:	f43f aeab 	beq.w	8005e7c <_dtoa_r+0x6c4>
 8006126:	f1b8 0f00 	cmp.w	r8, #0
 800612a:	d005      	beq.n	8006138 <_dtoa_r+0x980>
 800612c:	45b8      	cmp	r8, r7
 800612e:	d003      	beq.n	8006138 <_dtoa_r+0x980>
 8006130:	4641      	mov	r1, r8
 8006132:	4620      	mov	r0, r4
 8006134:	f000 fa72 	bl	800661c <_Bfree>
 8006138:	4639      	mov	r1, r7
 800613a:	4620      	mov	r0, r4
 800613c:	f000 fa6e 	bl	800661c <_Bfree>
 8006140:	e69c      	b.n	8005e7c <_dtoa_r+0x6c4>
 8006142:	2600      	movs	r6, #0
 8006144:	4637      	mov	r7, r6
 8006146:	e7e1      	b.n	800610c <_dtoa_r+0x954>
 8006148:	46bb      	mov	fp, r7
 800614a:	4637      	mov	r7, r6
 800614c:	e599      	b.n	8005c82 <_dtoa_r+0x4ca>
 800614e:	bf00      	nop
 8006150:	40240000 	.word	0x40240000
 8006154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006156:	2b00      	cmp	r3, #0
 8006158:	f000 80c8 	beq.w	80062ec <_dtoa_r+0xb34>
 800615c:	9b04      	ldr	r3, [sp, #16]
 800615e:	9301      	str	r3, [sp, #4]
 8006160:	2d00      	cmp	r5, #0
 8006162:	dd05      	ble.n	8006170 <_dtoa_r+0x9b8>
 8006164:	4639      	mov	r1, r7
 8006166:	462a      	mov	r2, r5
 8006168:	4620      	mov	r0, r4
 800616a:	f000 fc71 	bl	8006a50 <__lshift>
 800616e:	4607      	mov	r7, r0
 8006170:	f1b8 0f00 	cmp.w	r8, #0
 8006174:	d05b      	beq.n	800622e <_dtoa_r+0xa76>
 8006176:	6879      	ldr	r1, [r7, #4]
 8006178:	4620      	mov	r0, r4
 800617a:	f000 fa0f 	bl	800659c <_Balloc>
 800617e:	4605      	mov	r5, r0
 8006180:	b928      	cbnz	r0, 800618e <_dtoa_r+0x9d6>
 8006182:	4b83      	ldr	r3, [pc, #524]	; (8006390 <_dtoa_r+0xbd8>)
 8006184:	4602      	mov	r2, r0
 8006186:	f240 21ef 	movw	r1, #751	; 0x2ef
 800618a:	f7ff bb2e 	b.w	80057ea <_dtoa_r+0x32>
 800618e:	693a      	ldr	r2, [r7, #16]
 8006190:	3202      	adds	r2, #2
 8006192:	0092      	lsls	r2, r2, #2
 8006194:	f107 010c 	add.w	r1, r7, #12
 8006198:	300c      	adds	r0, #12
 800619a:	f002 f94d 	bl	8008438 <memcpy>
 800619e:	2201      	movs	r2, #1
 80061a0:	4629      	mov	r1, r5
 80061a2:	4620      	mov	r0, r4
 80061a4:	f000 fc54 	bl	8006a50 <__lshift>
 80061a8:	9b00      	ldr	r3, [sp, #0]
 80061aa:	3301      	adds	r3, #1
 80061ac:	9304      	str	r3, [sp, #16]
 80061ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061b2:	4413      	add	r3, r2
 80061b4:	9308      	str	r3, [sp, #32]
 80061b6:	9b02      	ldr	r3, [sp, #8]
 80061b8:	f003 0301 	and.w	r3, r3, #1
 80061bc:	46b8      	mov	r8, r7
 80061be:	9306      	str	r3, [sp, #24]
 80061c0:	4607      	mov	r7, r0
 80061c2:	9b04      	ldr	r3, [sp, #16]
 80061c4:	4631      	mov	r1, r6
 80061c6:	3b01      	subs	r3, #1
 80061c8:	4650      	mov	r0, sl
 80061ca:	9301      	str	r3, [sp, #4]
 80061cc:	f7ff fa6c 	bl	80056a8 <quorem>
 80061d0:	4641      	mov	r1, r8
 80061d2:	9002      	str	r0, [sp, #8]
 80061d4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80061d8:	4650      	mov	r0, sl
 80061da:	f000 fca5 	bl	8006b28 <__mcmp>
 80061de:	463a      	mov	r2, r7
 80061e0:	9005      	str	r0, [sp, #20]
 80061e2:	4631      	mov	r1, r6
 80061e4:	4620      	mov	r0, r4
 80061e6:	f000 fcbb 	bl	8006b60 <__mdiff>
 80061ea:	68c2      	ldr	r2, [r0, #12]
 80061ec:	4605      	mov	r5, r0
 80061ee:	bb02      	cbnz	r2, 8006232 <_dtoa_r+0xa7a>
 80061f0:	4601      	mov	r1, r0
 80061f2:	4650      	mov	r0, sl
 80061f4:	f000 fc98 	bl	8006b28 <__mcmp>
 80061f8:	4602      	mov	r2, r0
 80061fa:	4629      	mov	r1, r5
 80061fc:	4620      	mov	r0, r4
 80061fe:	9209      	str	r2, [sp, #36]	; 0x24
 8006200:	f000 fa0c 	bl	800661c <_Bfree>
 8006204:	9b07      	ldr	r3, [sp, #28]
 8006206:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006208:	9d04      	ldr	r5, [sp, #16]
 800620a:	ea43 0102 	orr.w	r1, r3, r2
 800620e:	9b06      	ldr	r3, [sp, #24]
 8006210:	4319      	orrs	r1, r3
 8006212:	d110      	bne.n	8006236 <_dtoa_r+0xa7e>
 8006214:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006218:	d029      	beq.n	800626e <_dtoa_r+0xab6>
 800621a:	9b05      	ldr	r3, [sp, #20]
 800621c:	2b00      	cmp	r3, #0
 800621e:	dd02      	ble.n	8006226 <_dtoa_r+0xa6e>
 8006220:	9b02      	ldr	r3, [sp, #8]
 8006222:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006226:	9b01      	ldr	r3, [sp, #4]
 8006228:	f883 9000 	strb.w	r9, [r3]
 800622c:	e774      	b.n	8006118 <_dtoa_r+0x960>
 800622e:	4638      	mov	r0, r7
 8006230:	e7ba      	b.n	80061a8 <_dtoa_r+0x9f0>
 8006232:	2201      	movs	r2, #1
 8006234:	e7e1      	b.n	80061fa <_dtoa_r+0xa42>
 8006236:	9b05      	ldr	r3, [sp, #20]
 8006238:	2b00      	cmp	r3, #0
 800623a:	db04      	blt.n	8006246 <_dtoa_r+0xa8e>
 800623c:	9907      	ldr	r1, [sp, #28]
 800623e:	430b      	orrs	r3, r1
 8006240:	9906      	ldr	r1, [sp, #24]
 8006242:	430b      	orrs	r3, r1
 8006244:	d120      	bne.n	8006288 <_dtoa_r+0xad0>
 8006246:	2a00      	cmp	r2, #0
 8006248:	dded      	ble.n	8006226 <_dtoa_r+0xa6e>
 800624a:	4651      	mov	r1, sl
 800624c:	2201      	movs	r2, #1
 800624e:	4620      	mov	r0, r4
 8006250:	f000 fbfe 	bl	8006a50 <__lshift>
 8006254:	4631      	mov	r1, r6
 8006256:	4682      	mov	sl, r0
 8006258:	f000 fc66 	bl	8006b28 <__mcmp>
 800625c:	2800      	cmp	r0, #0
 800625e:	dc03      	bgt.n	8006268 <_dtoa_r+0xab0>
 8006260:	d1e1      	bne.n	8006226 <_dtoa_r+0xa6e>
 8006262:	f019 0f01 	tst.w	r9, #1
 8006266:	d0de      	beq.n	8006226 <_dtoa_r+0xa6e>
 8006268:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800626c:	d1d8      	bne.n	8006220 <_dtoa_r+0xa68>
 800626e:	9a01      	ldr	r2, [sp, #4]
 8006270:	2339      	movs	r3, #57	; 0x39
 8006272:	7013      	strb	r3, [r2, #0]
 8006274:	462b      	mov	r3, r5
 8006276:	461d      	mov	r5, r3
 8006278:	3b01      	subs	r3, #1
 800627a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800627e:	2a39      	cmp	r2, #57	; 0x39
 8006280:	d06c      	beq.n	800635c <_dtoa_r+0xba4>
 8006282:	3201      	adds	r2, #1
 8006284:	701a      	strb	r2, [r3, #0]
 8006286:	e747      	b.n	8006118 <_dtoa_r+0x960>
 8006288:	2a00      	cmp	r2, #0
 800628a:	dd07      	ble.n	800629c <_dtoa_r+0xae4>
 800628c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006290:	d0ed      	beq.n	800626e <_dtoa_r+0xab6>
 8006292:	9a01      	ldr	r2, [sp, #4]
 8006294:	f109 0301 	add.w	r3, r9, #1
 8006298:	7013      	strb	r3, [r2, #0]
 800629a:	e73d      	b.n	8006118 <_dtoa_r+0x960>
 800629c:	9b04      	ldr	r3, [sp, #16]
 800629e:	9a08      	ldr	r2, [sp, #32]
 80062a0:	f803 9c01 	strb.w	r9, [r3, #-1]
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d043      	beq.n	8006330 <_dtoa_r+0xb78>
 80062a8:	4651      	mov	r1, sl
 80062aa:	2300      	movs	r3, #0
 80062ac:	220a      	movs	r2, #10
 80062ae:	4620      	mov	r0, r4
 80062b0:	f000 f9d6 	bl	8006660 <__multadd>
 80062b4:	45b8      	cmp	r8, r7
 80062b6:	4682      	mov	sl, r0
 80062b8:	f04f 0300 	mov.w	r3, #0
 80062bc:	f04f 020a 	mov.w	r2, #10
 80062c0:	4641      	mov	r1, r8
 80062c2:	4620      	mov	r0, r4
 80062c4:	d107      	bne.n	80062d6 <_dtoa_r+0xb1e>
 80062c6:	f000 f9cb 	bl	8006660 <__multadd>
 80062ca:	4680      	mov	r8, r0
 80062cc:	4607      	mov	r7, r0
 80062ce:	9b04      	ldr	r3, [sp, #16]
 80062d0:	3301      	adds	r3, #1
 80062d2:	9304      	str	r3, [sp, #16]
 80062d4:	e775      	b.n	80061c2 <_dtoa_r+0xa0a>
 80062d6:	f000 f9c3 	bl	8006660 <__multadd>
 80062da:	4639      	mov	r1, r7
 80062dc:	4680      	mov	r8, r0
 80062de:	2300      	movs	r3, #0
 80062e0:	220a      	movs	r2, #10
 80062e2:	4620      	mov	r0, r4
 80062e4:	f000 f9bc 	bl	8006660 <__multadd>
 80062e8:	4607      	mov	r7, r0
 80062ea:	e7f0      	b.n	80062ce <_dtoa_r+0xb16>
 80062ec:	9b04      	ldr	r3, [sp, #16]
 80062ee:	9301      	str	r3, [sp, #4]
 80062f0:	9d00      	ldr	r5, [sp, #0]
 80062f2:	4631      	mov	r1, r6
 80062f4:	4650      	mov	r0, sl
 80062f6:	f7ff f9d7 	bl	80056a8 <quorem>
 80062fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80062fe:	9b00      	ldr	r3, [sp, #0]
 8006300:	f805 9b01 	strb.w	r9, [r5], #1
 8006304:	1aea      	subs	r2, r5, r3
 8006306:	9b01      	ldr	r3, [sp, #4]
 8006308:	4293      	cmp	r3, r2
 800630a:	dd07      	ble.n	800631c <_dtoa_r+0xb64>
 800630c:	4651      	mov	r1, sl
 800630e:	2300      	movs	r3, #0
 8006310:	220a      	movs	r2, #10
 8006312:	4620      	mov	r0, r4
 8006314:	f000 f9a4 	bl	8006660 <__multadd>
 8006318:	4682      	mov	sl, r0
 800631a:	e7ea      	b.n	80062f2 <_dtoa_r+0xb3a>
 800631c:	9b01      	ldr	r3, [sp, #4]
 800631e:	2b00      	cmp	r3, #0
 8006320:	bfc8      	it	gt
 8006322:	461d      	movgt	r5, r3
 8006324:	9b00      	ldr	r3, [sp, #0]
 8006326:	bfd8      	it	le
 8006328:	2501      	movle	r5, #1
 800632a:	441d      	add	r5, r3
 800632c:	f04f 0800 	mov.w	r8, #0
 8006330:	4651      	mov	r1, sl
 8006332:	2201      	movs	r2, #1
 8006334:	4620      	mov	r0, r4
 8006336:	f000 fb8b 	bl	8006a50 <__lshift>
 800633a:	4631      	mov	r1, r6
 800633c:	4682      	mov	sl, r0
 800633e:	f000 fbf3 	bl	8006b28 <__mcmp>
 8006342:	2800      	cmp	r0, #0
 8006344:	dc96      	bgt.n	8006274 <_dtoa_r+0xabc>
 8006346:	d102      	bne.n	800634e <_dtoa_r+0xb96>
 8006348:	f019 0f01 	tst.w	r9, #1
 800634c:	d192      	bne.n	8006274 <_dtoa_r+0xabc>
 800634e:	462b      	mov	r3, r5
 8006350:	461d      	mov	r5, r3
 8006352:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006356:	2a30      	cmp	r2, #48	; 0x30
 8006358:	d0fa      	beq.n	8006350 <_dtoa_r+0xb98>
 800635a:	e6dd      	b.n	8006118 <_dtoa_r+0x960>
 800635c:	9a00      	ldr	r2, [sp, #0]
 800635e:	429a      	cmp	r2, r3
 8006360:	d189      	bne.n	8006276 <_dtoa_r+0xabe>
 8006362:	f10b 0b01 	add.w	fp, fp, #1
 8006366:	2331      	movs	r3, #49	; 0x31
 8006368:	e796      	b.n	8006298 <_dtoa_r+0xae0>
 800636a:	4b0a      	ldr	r3, [pc, #40]	; (8006394 <_dtoa_r+0xbdc>)
 800636c:	f7ff ba99 	b.w	80058a2 <_dtoa_r+0xea>
 8006370:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006372:	2b00      	cmp	r3, #0
 8006374:	f47f aa6d 	bne.w	8005852 <_dtoa_r+0x9a>
 8006378:	4b07      	ldr	r3, [pc, #28]	; (8006398 <_dtoa_r+0xbe0>)
 800637a:	f7ff ba92 	b.w	80058a2 <_dtoa_r+0xea>
 800637e:	9b01      	ldr	r3, [sp, #4]
 8006380:	2b00      	cmp	r3, #0
 8006382:	dcb5      	bgt.n	80062f0 <_dtoa_r+0xb38>
 8006384:	9b07      	ldr	r3, [sp, #28]
 8006386:	2b02      	cmp	r3, #2
 8006388:	f73f aeb1 	bgt.w	80060ee <_dtoa_r+0x936>
 800638c:	e7b0      	b.n	80062f0 <_dtoa_r+0xb38>
 800638e:	bf00      	nop
 8006390:	08008e51 	.word	0x08008e51
 8006394:	08008dac 	.word	0x08008dac
 8006398:	08008dd5 	.word	0x08008dd5

0800639c <_free_r>:
 800639c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800639e:	2900      	cmp	r1, #0
 80063a0:	d044      	beq.n	800642c <_free_r+0x90>
 80063a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063a6:	9001      	str	r0, [sp, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	f1a1 0404 	sub.w	r4, r1, #4
 80063ae:	bfb8      	it	lt
 80063b0:	18e4      	addlt	r4, r4, r3
 80063b2:	f000 f8e7 	bl	8006584 <__malloc_lock>
 80063b6:	4a1e      	ldr	r2, [pc, #120]	; (8006430 <_free_r+0x94>)
 80063b8:	9801      	ldr	r0, [sp, #4]
 80063ba:	6813      	ldr	r3, [r2, #0]
 80063bc:	b933      	cbnz	r3, 80063cc <_free_r+0x30>
 80063be:	6063      	str	r3, [r4, #4]
 80063c0:	6014      	str	r4, [r2, #0]
 80063c2:	b003      	add	sp, #12
 80063c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80063c8:	f000 b8e2 	b.w	8006590 <__malloc_unlock>
 80063cc:	42a3      	cmp	r3, r4
 80063ce:	d908      	bls.n	80063e2 <_free_r+0x46>
 80063d0:	6825      	ldr	r5, [r4, #0]
 80063d2:	1961      	adds	r1, r4, r5
 80063d4:	428b      	cmp	r3, r1
 80063d6:	bf01      	itttt	eq
 80063d8:	6819      	ldreq	r1, [r3, #0]
 80063da:	685b      	ldreq	r3, [r3, #4]
 80063dc:	1949      	addeq	r1, r1, r5
 80063de:	6021      	streq	r1, [r4, #0]
 80063e0:	e7ed      	b.n	80063be <_free_r+0x22>
 80063e2:	461a      	mov	r2, r3
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	b10b      	cbz	r3, 80063ec <_free_r+0x50>
 80063e8:	42a3      	cmp	r3, r4
 80063ea:	d9fa      	bls.n	80063e2 <_free_r+0x46>
 80063ec:	6811      	ldr	r1, [r2, #0]
 80063ee:	1855      	adds	r5, r2, r1
 80063f0:	42a5      	cmp	r5, r4
 80063f2:	d10b      	bne.n	800640c <_free_r+0x70>
 80063f4:	6824      	ldr	r4, [r4, #0]
 80063f6:	4421      	add	r1, r4
 80063f8:	1854      	adds	r4, r2, r1
 80063fa:	42a3      	cmp	r3, r4
 80063fc:	6011      	str	r1, [r2, #0]
 80063fe:	d1e0      	bne.n	80063c2 <_free_r+0x26>
 8006400:	681c      	ldr	r4, [r3, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	6053      	str	r3, [r2, #4]
 8006406:	440c      	add	r4, r1
 8006408:	6014      	str	r4, [r2, #0]
 800640a:	e7da      	b.n	80063c2 <_free_r+0x26>
 800640c:	d902      	bls.n	8006414 <_free_r+0x78>
 800640e:	230c      	movs	r3, #12
 8006410:	6003      	str	r3, [r0, #0]
 8006412:	e7d6      	b.n	80063c2 <_free_r+0x26>
 8006414:	6825      	ldr	r5, [r4, #0]
 8006416:	1961      	adds	r1, r4, r5
 8006418:	428b      	cmp	r3, r1
 800641a:	bf04      	itt	eq
 800641c:	6819      	ldreq	r1, [r3, #0]
 800641e:	685b      	ldreq	r3, [r3, #4]
 8006420:	6063      	str	r3, [r4, #4]
 8006422:	bf04      	itt	eq
 8006424:	1949      	addeq	r1, r1, r5
 8006426:	6021      	streq	r1, [r4, #0]
 8006428:	6054      	str	r4, [r2, #4]
 800642a:	e7ca      	b.n	80063c2 <_free_r+0x26>
 800642c:	b003      	add	sp, #12
 800642e:	bd30      	pop	{r4, r5, pc}
 8006430:	2000046c 	.word	0x2000046c

08006434 <malloc>:
 8006434:	4b02      	ldr	r3, [pc, #8]	; (8006440 <malloc+0xc>)
 8006436:	4601      	mov	r1, r0
 8006438:	6818      	ldr	r0, [r3, #0]
 800643a:	f000 b823 	b.w	8006484 <_malloc_r>
 800643e:	bf00      	nop
 8006440:	20000064 	.word	0x20000064

08006444 <sbrk_aligned>:
 8006444:	b570      	push	{r4, r5, r6, lr}
 8006446:	4e0e      	ldr	r6, [pc, #56]	; (8006480 <sbrk_aligned+0x3c>)
 8006448:	460c      	mov	r4, r1
 800644a:	6831      	ldr	r1, [r6, #0]
 800644c:	4605      	mov	r5, r0
 800644e:	b911      	cbnz	r1, 8006456 <sbrk_aligned+0x12>
 8006450:	f001 ffe2 	bl	8008418 <_sbrk_r>
 8006454:	6030      	str	r0, [r6, #0]
 8006456:	4621      	mov	r1, r4
 8006458:	4628      	mov	r0, r5
 800645a:	f001 ffdd 	bl	8008418 <_sbrk_r>
 800645e:	1c43      	adds	r3, r0, #1
 8006460:	d00a      	beq.n	8006478 <sbrk_aligned+0x34>
 8006462:	1cc4      	adds	r4, r0, #3
 8006464:	f024 0403 	bic.w	r4, r4, #3
 8006468:	42a0      	cmp	r0, r4
 800646a:	d007      	beq.n	800647c <sbrk_aligned+0x38>
 800646c:	1a21      	subs	r1, r4, r0
 800646e:	4628      	mov	r0, r5
 8006470:	f001 ffd2 	bl	8008418 <_sbrk_r>
 8006474:	3001      	adds	r0, #1
 8006476:	d101      	bne.n	800647c <sbrk_aligned+0x38>
 8006478:	f04f 34ff 	mov.w	r4, #4294967295
 800647c:	4620      	mov	r0, r4
 800647e:	bd70      	pop	{r4, r5, r6, pc}
 8006480:	20000470 	.word	0x20000470

08006484 <_malloc_r>:
 8006484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006488:	1ccd      	adds	r5, r1, #3
 800648a:	f025 0503 	bic.w	r5, r5, #3
 800648e:	3508      	adds	r5, #8
 8006490:	2d0c      	cmp	r5, #12
 8006492:	bf38      	it	cc
 8006494:	250c      	movcc	r5, #12
 8006496:	2d00      	cmp	r5, #0
 8006498:	4607      	mov	r7, r0
 800649a:	db01      	blt.n	80064a0 <_malloc_r+0x1c>
 800649c:	42a9      	cmp	r1, r5
 800649e:	d905      	bls.n	80064ac <_malloc_r+0x28>
 80064a0:	230c      	movs	r3, #12
 80064a2:	603b      	str	r3, [r7, #0]
 80064a4:	2600      	movs	r6, #0
 80064a6:	4630      	mov	r0, r6
 80064a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064ac:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006580 <_malloc_r+0xfc>
 80064b0:	f000 f868 	bl	8006584 <__malloc_lock>
 80064b4:	f8d8 3000 	ldr.w	r3, [r8]
 80064b8:	461c      	mov	r4, r3
 80064ba:	bb5c      	cbnz	r4, 8006514 <_malloc_r+0x90>
 80064bc:	4629      	mov	r1, r5
 80064be:	4638      	mov	r0, r7
 80064c0:	f7ff ffc0 	bl	8006444 <sbrk_aligned>
 80064c4:	1c43      	adds	r3, r0, #1
 80064c6:	4604      	mov	r4, r0
 80064c8:	d155      	bne.n	8006576 <_malloc_r+0xf2>
 80064ca:	f8d8 4000 	ldr.w	r4, [r8]
 80064ce:	4626      	mov	r6, r4
 80064d0:	2e00      	cmp	r6, #0
 80064d2:	d145      	bne.n	8006560 <_malloc_r+0xdc>
 80064d4:	2c00      	cmp	r4, #0
 80064d6:	d048      	beq.n	800656a <_malloc_r+0xe6>
 80064d8:	6823      	ldr	r3, [r4, #0]
 80064da:	4631      	mov	r1, r6
 80064dc:	4638      	mov	r0, r7
 80064de:	eb04 0903 	add.w	r9, r4, r3
 80064e2:	f001 ff99 	bl	8008418 <_sbrk_r>
 80064e6:	4581      	cmp	r9, r0
 80064e8:	d13f      	bne.n	800656a <_malloc_r+0xe6>
 80064ea:	6821      	ldr	r1, [r4, #0]
 80064ec:	1a6d      	subs	r5, r5, r1
 80064ee:	4629      	mov	r1, r5
 80064f0:	4638      	mov	r0, r7
 80064f2:	f7ff ffa7 	bl	8006444 <sbrk_aligned>
 80064f6:	3001      	adds	r0, #1
 80064f8:	d037      	beq.n	800656a <_malloc_r+0xe6>
 80064fa:	6823      	ldr	r3, [r4, #0]
 80064fc:	442b      	add	r3, r5
 80064fe:	6023      	str	r3, [r4, #0]
 8006500:	f8d8 3000 	ldr.w	r3, [r8]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d038      	beq.n	800657a <_malloc_r+0xf6>
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	42a2      	cmp	r2, r4
 800650c:	d12b      	bne.n	8006566 <_malloc_r+0xe2>
 800650e:	2200      	movs	r2, #0
 8006510:	605a      	str	r2, [r3, #4]
 8006512:	e00f      	b.n	8006534 <_malloc_r+0xb0>
 8006514:	6822      	ldr	r2, [r4, #0]
 8006516:	1b52      	subs	r2, r2, r5
 8006518:	d41f      	bmi.n	800655a <_malloc_r+0xd6>
 800651a:	2a0b      	cmp	r2, #11
 800651c:	d917      	bls.n	800654e <_malloc_r+0xca>
 800651e:	1961      	adds	r1, r4, r5
 8006520:	42a3      	cmp	r3, r4
 8006522:	6025      	str	r5, [r4, #0]
 8006524:	bf18      	it	ne
 8006526:	6059      	strne	r1, [r3, #4]
 8006528:	6863      	ldr	r3, [r4, #4]
 800652a:	bf08      	it	eq
 800652c:	f8c8 1000 	streq.w	r1, [r8]
 8006530:	5162      	str	r2, [r4, r5]
 8006532:	604b      	str	r3, [r1, #4]
 8006534:	4638      	mov	r0, r7
 8006536:	f104 060b 	add.w	r6, r4, #11
 800653a:	f000 f829 	bl	8006590 <__malloc_unlock>
 800653e:	f026 0607 	bic.w	r6, r6, #7
 8006542:	1d23      	adds	r3, r4, #4
 8006544:	1af2      	subs	r2, r6, r3
 8006546:	d0ae      	beq.n	80064a6 <_malloc_r+0x22>
 8006548:	1b9b      	subs	r3, r3, r6
 800654a:	50a3      	str	r3, [r4, r2]
 800654c:	e7ab      	b.n	80064a6 <_malloc_r+0x22>
 800654e:	42a3      	cmp	r3, r4
 8006550:	6862      	ldr	r2, [r4, #4]
 8006552:	d1dd      	bne.n	8006510 <_malloc_r+0x8c>
 8006554:	f8c8 2000 	str.w	r2, [r8]
 8006558:	e7ec      	b.n	8006534 <_malloc_r+0xb0>
 800655a:	4623      	mov	r3, r4
 800655c:	6864      	ldr	r4, [r4, #4]
 800655e:	e7ac      	b.n	80064ba <_malloc_r+0x36>
 8006560:	4634      	mov	r4, r6
 8006562:	6876      	ldr	r6, [r6, #4]
 8006564:	e7b4      	b.n	80064d0 <_malloc_r+0x4c>
 8006566:	4613      	mov	r3, r2
 8006568:	e7cc      	b.n	8006504 <_malloc_r+0x80>
 800656a:	230c      	movs	r3, #12
 800656c:	603b      	str	r3, [r7, #0]
 800656e:	4638      	mov	r0, r7
 8006570:	f000 f80e 	bl	8006590 <__malloc_unlock>
 8006574:	e797      	b.n	80064a6 <_malloc_r+0x22>
 8006576:	6025      	str	r5, [r4, #0]
 8006578:	e7dc      	b.n	8006534 <_malloc_r+0xb0>
 800657a:	605b      	str	r3, [r3, #4]
 800657c:	deff      	udf	#255	; 0xff
 800657e:	bf00      	nop
 8006580:	2000046c 	.word	0x2000046c

08006584 <__malloc_lock>:
 8006584:	4801      	ldr	r0, [pc, #4]	; (800658c <__malloc_lock+0x8>)
 8006586:	f7ff b886 	b.w	8005696 <__retarget_lock_acquire_recursive>
 800658a:	bf00      	nop
 800658c:	20000468 	.word	0x20000468

08006590 <__malloc_unlock>:
 8006590:	4801      	ldr	r0, [pc, #4]	; (8006598 <__malloc_unlock+0x8>)
 8006592:	f7ff b881 	b.w	8005698 <__retarget_lock_release_recursive>
 8006596:	bf00      	nop
 8006598:	20000468 	.word	0x20000468

0800659c <_Balloc>:
 800659c:	b570      	push	{r4, r5, r6, lr}
 800659e:	69c6      	ldr	r6, [r0, #28]
 80065a0:	4604      	mov	r4, r0
 80065a2:	460d      	mov	r5, r1
 80065a4:	b976      	cbnz	r6, 80065c4 <_Balloc+0x28>
 80065a6:	2010      	movs	r0, #16
 80065a8:	f7ff ff44 	bl	8006434 <malloc>
 80065ac:	4602      	mov	r2, r0
 80065ae:	61e0      	str	r0, [r4, #28]
 80065b0:	b920      	cbnz	r0, 80065bc <_Balloc+0x20>
 80065b2:	4b18      	ldr	r3, [pc, #96]	; (8006614 <_Balloc+0x78>)
 80065b4:	4818      	ldr	r0, [pc, #96]	; (8006618 <_Balloc+0x7c>)
 80065b6:	216b      	movs	r1, #107	; 0x6b
 80065b8:	f001 ff56 	bl	8008468 <__assert_func>
 80065bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065c0:	6006      	str	r6, [r0, #0]
 80065c2:	60c6      	str	r6, [r0, #12]
 80065c4:	69e6      	ldr	r6, [r4, #28]
 80065c6:	68f3      	ldr	r3, [r6, #12]
 80065c8:	b183      	cbz	r3, 80065ec <_Balloc+0x50>
 80065ca:	69e3      	ldr	r3, [r4, #28]
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80065d2:	b9b8      	cbnz	r0, 8006604 <_Balloc+0x68>
 80065d4:	2101      	movs	r1, #1
 80065d6:	fa01 f605 	lsl.w	r6, r1, r5
 80065da:	1d72      	adds	r2, r6, #5
 80065dc:	0092      	lsls	r2, r2, #2
 80065de:	4620      	mov	r0, r4
 80065e0:	f001 ff60 	bl	80084a4 <_calloc_r>
 80065e4:	b160      	cbz	r0, 8006600 <_Balloc+0x64>
 80065e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80065ea:	e00e      	b.n	800660a <_Balloc+0x6e>
 80065ec:	2221      	movs	r2, #33	; 0x21
 80065ee:	2104      	movs	r1, #4
 80065f0:	4620      	mov	r0, r4
 80065f2:	f001 ff57 	bl	80084a4 <_calloc_r>
 80065f6:	69e3      	ldr	r3, [r4, #28]
 80065f8:	60f0      	str	r0, [r6, #12]
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d1e4      	bne.n	80065ca <_Balloc+0x2e>
 8006600:	2000      	movs	r0, #0
 8006602:	bd70      	pop	{r4, r5, r6, pc}
 8006604:	6802      	ldr	r2, [r0, #0]
 8006606:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800660a:	2300      	movs	r3, #0
 800660c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006610:	e7f7      	b.n	8006602 <_Balloc+0x66>
 8006612:	bf00      	nop
 8006614:	08008de2 	.word	0x08008de2
 8006618:	08008e62 	.word	0x08008e62

0800661c <_Bfree>:
 800661c:	b570      	push	{r4, r5, r6, lr}
 800661e:	69c6      	ldr	r6, [r0, #28]
 8006620:	4605      	mov	r5, r0
 8006622:	460c      	mov	r4, r1
 8006624:	b976      	cbnz	r6, 8006644 <_Bfree+0x28>
 8006626:	2010      	movs	r0, #16
 8006628:	f7ff ff04 	bl	8006434 <malloc>
 800662c:	4602      	mov	r2, r0
 800662e:	61e8      	str	r0, [r5, #28]
 8006630:	b920      	cbnz	r0, 800663c <_Bfree+0x20>
 8006632:	4b09      	ldr	r3, [pc, #36]	; (8006658 <_Bfree+0x3c>)
 8006634:	4809      	ldr	r0, [pc, #36]	; (800665c <_Bfree+0x40>)
 8006636:	218f      	movs	r1, #143	; 0x8f
 8006638:	f001 ff16 	bl	8008468 <__assert_func>
 800663c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006640:	6006      	str	r6, [r0, #0]
 8006642:	60c6      	str	r6, [r0, #12]
 8006644:	b13c      	cbz	r4, 8006656 <_Bfree+0x3a>
 8006646:	69eb      	ldr	r3, [r5, #28]
 8006648:	6862      	ldr	r2, [r4, #4]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006650:	6021      	str	r1, [r4, #0]
 8006652:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006656:	bd70      	pop	{r4, r5, r6, pc}
 8006658:	08008de2 	.word	0x08008de2
 800665c:	08008e62 	.word	0x08008e62

08006660 <__multadd>:
 8006660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006664:	690d      	ldr	r5, [r1, #16]
 8006666:	4607      	mov	r7, r0
 8006668:	460c      	mov	r4, r1
 800666a:	461e      	mov	r6, r3
 800666c:	f101 0c14 	add.w	ip, r1, #20
 8006670:	2000      	movs	r0, #0
 8006672:	f8dc 3000 	ldr.w	r3, [ip]
 8006676:	b299      	uxth	r1, r3
 8006678:	fb02 6101 	mla	r1, r2, r1, r6
 800667c:	0c1e      	lsrs	r6, r3, #16
 800667e:	0c0b      	lsrs	r3, r1, #16
 8006680:	fb02 3306 	mla	r3, r2, r6, r3
 8006684:	b289      	uxth	r1, r1
 8006686:	3001      	adds	r0, #1
 8006688:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800668c:	4285      	cmp	r5, r0
 800668e:	f84c 1b04 	str.w	r1, [ip], #4
 8006692:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006696:	dcec      	bgt.n	8006672 <__multadd+0x12>
 8006698:	b30e      	cbz	r6, 80066de <__multadd+0x7e>
 800669a:	68a3      	ldr	r3, [r4, #8]
 800669c:	42ab      	cmp	r3, r5
 800669e:	dc19      	bgt.n	80066d4 <__multadd+0x74>
 80066a0:	6861      	ldr	r1, [r4, #4]
 80066a2:	4638      	mov	r0, r7
 80066a4:	3101      	adds	r1, #1
 80066a6:	f7ff ff79 	bl	800659c <_Balloc>
 80066aa:	4680      	mov	r8, r0
 80066ac:	b928      	cbnz	r0, 80066ba <__multadd+0x5a>
 80066ae:	4602      	mov	r2, r0
 80066b0:	4b0c      	ldr	r3, [pc, #48]	; (80066e4 <__multadd+0x84>)
 80066b2:	480d      	ldr	r0, [pc, #52]	; (80066e8 <__multadd+0x88>)
 80066b4:	21ba      	movs	r1, #186	; 0xba
 80066b6:	f001 fed7 	bl	8008468 <__assert_func>
 80066ba:	6922      	ldr	r2, [r4, #16]
 80066bc:	3202      	adds	r2, #2
 80066be:	f104 010c 	add.w	r1, r4, #12
 80066c2:	0092      	lsls	r2, r2, #2
 80066c4:	300c      	adds	r0, #12
 80066c6:	f001 feb7 	bl	8008438 <memcpy>
 80066ca:	4621      	mov	r1, r4
 80066cc:	4638      	mov	r0, r7
 80066ce:	f7ff ffa5 	bl	800661c <_Bfree>
 80066d2:	4644      	mov	r4, r8
 80066d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80066d8:	3501      	adds	r5, #1
 80066da:	615e      	str	r6, [r3, #20]
 80066dc:	6125      	str	r5, [r4, #16]
 80066de:	4620      	mov	r0, r4
 80066e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066e4:	08008e51 	.word	0x08008e51
 80066e8:	08008e62 	.word	0x08008e62

080066ec <__s2b>:
 80066ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066f0:	460c      	mov	r4, r1
 80066f2:	4615      	mov	r5, r2
 80066f4:	461f      	mov	r7, r3
 80066f6:	2209      	movs	r2, #9
 80066f8:	3308      	adds	r3, #8
 80066fa:	4606      	mov	r6, r0
 80066fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8006700:	2100      	movs	r1, #0
 8006702:	2201      	movs	r2, #1
 8006704:	429a      	cmp	r2, r3
 8006706:	db09      	blt.n	800671c <__s2b+0x30>
 8006708:	4630      	mov	r0, r6
 800670a:	f7ff ff47 	bl	800659c <_Balloc>
 800670e:	b940      	cbnz	r0, 8006722 <__s2b+0x36>
 8006710:	4602      	mov	r2, r0
 8006712:	4b19      	ldr	r3, [pc, #100]	; (8006778 <__s2b+0x8c>)
 8006714:	4819      	ldr	r0, [pc, #100]	; (800677c <__s2b+0x90>)
 8006716:	21d3      	movs	r1, #211	; 0xd3
 8006718:	f001 fea6 	bl	8008468 <__assert_func>
 800671c:	0052      	lsls	r2, r2, #1
 800671e:	3101      	adds	r1, #1
 8006720:	e7f0      	b.n	8006704 <__s2b+0x18>
 8006722:	9b08      	ldr	r3, [sp, #32]
 8006724:	6143      	str	r3, [r0, #20]
 8006726:	2d09      	cmp	r5, #9
 8006728:	f04f 0301 	mov.w	r3, #1
 800672c:	6103      	str	r3, [r0, #16]
 800672e:	dd16      	ble.n	800675e <__s2b+0x72>
 8006730:	f104 0909 	add.w	r9, r4, #9
 8006734:	46c8      	mov	r8, r9
 8006736:	442c      	add	r4, r5
 8006738:	f818 3b01 	ldrb.w	r3, [r8], #1
 800673c:	4601      	mov	r1, r0
 800673e:	3b30      	subs	r3, #48	; 0x30
 8006740:	220a      	movs	r2, #10
 8006742:	4630      	mov	r0, r6
 8006744:	f7ff ff8c 	bl	8006660 <__multadd>
 8006748:	45a0      	cmp	r8, r4
 800674a:	d1f5      	bne.n	8006738 <__s2b+0x4c>
 800674c:	f1a5 0408 	sub.w	r4, r5, #8
 8006750:	444c      	add	r4, r9
 8006752:	1b2d      	subs	r5, r5, r4
 8006754:	1963      	adds	r3, r4, r5
 8006756:	42bb      	cmp	r3, r7
 8006758:	db04      	blt.n	8006764 <__s2b+0x78>
 800675a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800675e:	340a      	adds	r4, #10
 8006760:	2509      	movs	r5, #9
 8006762:	e7f6      	b.n	8006752 <__s2b+0x66>
 8006764:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006768:	4601      	mov	r1, r0
 800676a:	3b30      	subs	r3, #48	; 0x30
 800676c:	220a      	movs	r2, #10
 800676e:	4630      	mov	r0, r6
 8006770:	f7ff ff76 	bl	8006660 <__multadd>
 8006774:	e7ee      	b.n	8006754 <__s2b+0x68>
 8006776:	bf00      	nop
 8006778:	08008e51 	.word	0x08008e51
 800677c:	08008e62 	.word	0x08008e62

08006780 <__hi0bits>:
 8006780:	0c03      	lsrs	r3, r0, #16
 8006782:	041b      	lsls	r3, r3, #16
 8006784:	b9d3      	cbnz	r3, 80067bc <__hi0bits+0x3c>
 8006786:	0400      	lsls	r0, r0, #16
 8006788:	2310      	movs	r3, #16
 800678a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800678e:	bf04      	itt	eq
 8006790:	0200      	lsleq	r0, r0, #8
 8006792:	3308      	addeq	r3, #8
 8006794:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006798:	bf04      	itt	eq
 800679a:	0100      	lsleq	r0, r0, #4
 800679c:	3304      	addeq	r3, #4
 800679e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80067a2:	bf04      	itt	eq
 80067a4:	0080      	lsleq	r0, r0, #2
 80067a6:	3302      	addeq	r3, #2
 80067a8:	2800      	cmp	r0, #0
 80067aa:	db05      	blt.n	80067b8 <__hi0bits+0x38>
 80067ac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80067b0:	f103 0301 	add.w	r3, r3, #1
 80067b4:	bf08      	it	eq
 80067b6:	2320      	moveq	r3, #32
 80067b8:	4618      	mov	r0, r3
 80067ba:	4770      	bx	lr
 80067bc:	2300      	movs	r3, #0
 80067be:	e7e4      	b.n	800678a <__hi0bits+0xa>

080067c0 <__lo0bits>:
 80067c0:	6803      	ldr	r3, [r0, #0]
 80067c2:	f013 0207 	ands.w	r2, r3, #7
 80067c6:	d00c      	beq.n	80067e2 <__lo0bits+0x22>
 80067c8:	07d9      	lsls	r1, r3, #31
 80067ca:	d422      	bmi.n	8006812 <__lo0bits+0x52>
 80067cc:	079a      	lsls	r2, r3, #30
 80067ce:	bf49      	itett	mi
 80067d0:	085b      	lsrmi	r3, r3, #1
 80067d2:	089b      	lsrpl	r3, r3, #2
 80067d4:	6003      	strmi	r3, [r0, #0]
 80067d6:	2201      	movmi	r2, #1
 80067d8:	bf5c      	itt	pl
 80067da:	6003      	strpl	r3, [r0, #0]
 80067dc:	2202      	movpl	r2, #2
 80067de:	4610      	mov	r0, r2
 80067e0:	4770      	bx	lr
 80067e2:	b299      	uxth	r1, r3
 80067e4:	b909      	cbnz	r1, 80067ea <__lo0bits+0x2a>
 80067e6:	0c1b      	lsrs	r3, r3, #16
 80067e8:	2210      	movs	r2, #16
 80067ea:	b2d9      	uxtb	r1, r3
 80067ec:	b909      	cbnz	r1, 80067f2 <__lo0bits+0x32>
 80067ee:	3208      	adds	r2, #8
 80067f0:	0a1b      	lsrs	r3, r3, #8
 80067f2:	0719      	lsls	r1, r3, #28
 80067f4:	bf04      	itt	eq
 80067f6:	091b      	lsreq	r3, r3, #4
 80067f8:	3204      	addeq	r2, #4
 80067fa:	0799      	lsls	r1, r3, #30
 80067fc:	bf04      	itt	eq
 80067fe:	089b      	lsreq	r3, r3, #2
 8006800:	3202      	addeq	r2, #2
 8006802:	07d9      	lsls	r1, r3, #31
 8006804:	d403      	bmi.n	800680e <__lo0bits+0x4e>
 8006806:	085b      	lsrs	r3, r3, #1
 8006808:	f102 0201 	add.w	r2, r2, #1
 800680c:	d003      	beq.n	8006816 <__lo0bits+0x56>
 800680e:	6003      	str	r3, [r0, #0]
 8006810:	e7e5      	b.n	80067de <__lo0bits+0x1e>
 8006812:	2200      	movs	r2, #0
 8006814:	e7e3      	b.n	80067de <__lo0bits+0x1e>
 8006816:	2220      	movs	r2, #32
 8006818:	e7e1      	b.n	80067de <__lo0bits+0x1e>
	...

0800681c <__i2b>:
 800681c:	b510      	push	{r4, lr}
 800681e:	460c      	mov	r4, r1
 8006820:	2101      	movs	r1, #1
 8006822:	f7ff febb 	bl	800659c <_Balloc>
 8006826:	4602      	mov	r2, r0
 8006828:	b928      	cbnz	r0, 8006836 <__i2b+0x1a>
 800682a:	4b05      	ldr	r3, [pc, #20]	; (8006840 <__i2b+0x24>)
 800682c:	4805      	ldr	r0, [pc, #20]	; (8006844 <__i2b+0x28>)
 800682e:	f240 1145 	movw	r1, #325	; 0x145
 8006832:	f001 fe19 	bl	8008468 <__assert_func>
 8006836:	2301      	movs	r3, #1
 8006838:	6144      	str	r4, [r0, #20]
 800683a:	6103      	str	r3, [r0, #16]
 800683c:	bd10      	pop	{r4, pc}
 800683e:	bf00      	nop
 8006840:	08008e51 	.word	0x08008e51
 8006844:	08008e62 	.word	0x08008e62

08006848 <__multiply>:
 8006848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800684c:	4691      	mov	r9, r2
 800684e:	690a      	ldr	r2, [r1, #16]
 8006850:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006854:	429a      	cmp	r2, r3
 8006856:	bfb8      	it	lt
 8006858:	460b      	movlt	r3, r1
 800685a:	460c      	mov	r4, r1
 800685c:	bfbc      	itt	lt
 800685e:	464c      	movlt	r4, r9
 8006860:	4699      	movlt	r9, r3
 8006862:	6927      	ldr	r7, [r4, #16]
 8006864:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006868:	68a3      	ldr	r3, [r4, #8]
 800686a:	6861      	ldr	r1, [r4, #4]
 800686c:	eb07 060a 	add.w	r6, r7, sl
 8006870:	42b3      	cmp	r3, r6
 8006872:	b085      	sub	sp, #20
 8006874:	bfb8      	it	lt
 8006876:	3101      	addlt	r1, #1
 8006878:	f7ff fe90 	bl	800659c <_Balloc>
 800687c:	b930      	cbnz	r0, 800688c <__multiply+0x44>
 800687e:	4602      	mov	r2, r0
 8006880:	4b44      	ldr	r3, [pc, #272]	; (8006994 <__multiply+0x14c>)
 8006882:	4845      	ldr	r0, [pc, #276]	; (8006998 <__multiply+0x150>)
 8006884:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006888:	f001 fdee 	bl	8008468 <__assert_func>
 800688c:	f100 0514 	add.w	r5, r0, #20
 8006890:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006894:	462b      	mov	r3, r5
 8006896:	2200      	movs	r2, #0
 8006898:	4543      	cmp	r3, r8
 800689a:	d321      	bcc.n	80068e0 <__multiply+0x98>
 800689c:	f104 0314 	add.w	r3, r4, #20
 80068a0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80068a4:	f109 0314 	add.w	r3, r9, #20
 80068a8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80068ac:	9202      	str	r2, [sp, #8]
 80068ae:	1b3a      	subs	r2, r7, r4
 80068b0:	3a15      	subs	r2, #21
 80068b2:	f022 0203 	bic.w	r2, r2, #3
 80068b6:	3204      	adds	r2, #4
 80068b8:	f104 0115 	add.w	r1, r4, #21
 80068bc:	428f      	cmp	r7, r1
 80068be:	bf38      	it	cc
 80068c0:	2204      	movcc	r2, #4
 80068c2:	9201      	str	r2, [sp, #4]
 80068c4:	9a02      	ldr	r2, [sp, #8]
 80068c6:	9303      	str	r3, [sp, #12]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d80c      	bhi.n	80068e6 <__multiply+0x9e>
 80068cc:	2e00      	cmp	r6, #0
 80068ce:	dd03      	ble.n	80068d8 <__multiply+0x90>
 80068d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d05b      	beq.n	8006990 <__multiply+0x148>
 80068d8:	6106      	str	r6, [r0, #16]
 80068da:	b005      	add	sp, #20
 80068dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068e0:	f843 2b04 	str.w	r2, [r3], #4
 80068e4:	e7d8      	b.n	8006898 <__multiply+0x50>
 80068e6:	f8b3 a000 	ldrh.w	sl, [r3]
 80068ea:	f1ba 0f00 	cmp.w	sl, #0
 80068ee:	d024      	beq.n	800693a <__multiply+0xf2>
 80068f0:	f104 0e14 	add.w	lr, r4, #20
 80068f4:	46a9      	mov	r9, r5
 80068f6:	f04f 0c00 	mov.w	ip, #0
 80068fa:	f85e 2b04 	ldr.w	r2, [lr], #4
 80068fe:	f8d9 1000 	ldr.w	r1, [r9]
 8006902:	fa1f fb82 	uxth.w	fp, r2
 8006906:	b289      	uxth	r1, r1
 8006908:	fb0a 110b 	mla	r1, sl, fp, r1
 800690c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006910:	f8d9 2000 	ldr.w	r2, [r9]
 8006914:	4461      	add	r1, ip
 8006916:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800691a:	fb0a c20b 	mla	r2, sl, fp, ip
 800691e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006922:	b289      	uxth	r1, r1
 8006924:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006928:	4577      	cmp	r7, lr
 800692a:	f849 1b04 	str.w	r1, [r9], #4
 800692e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006932:	d8e2      	bhi.n	80068fa <__multiply+0xb2>
 8006934:	9a01      	ldr	r2, [sp, #4]
 8006936:	f845 c002 	str.w	ip, [r5, r2]
 800693a:	9a03      	ldr	r2, [sp, #12]
 800693c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006940:	3304      	adds	r3, #4
 8006942:	f1b9 0f00 	cmp.w	r9, #0
 8006946:	d021      	beq.n	800698c <__multiply+0x144>
 8006948:	6829      	ldr	r1, [r5, #0]
 800694a:	f104 0c14 	add.w	ip, r4, #20
 800694e:	46ae      	mov	lr, r5
 8006950:	f04f 0a00 	mov.w	sl, #0
 8006954:	f8bc b000 	ldrh.w	fp, [ip]
 8006958:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800695c:	fb09 220b 	mla	r2, r9, fp, r2
 8006960:	4452      	add	r2, sl
 8006962:	b289      	uxth	r1, r1
 8006964:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006968:	f84e 1b04 	str.w	r1, [lr], #4
 800696c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006970:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006974:	f8be 1000 	ldrh.w	r1, [lr]
 8006978:	fb09 110a 	mla	r1, r9, sl, r1
 800697c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006980:	4567      	cmp	r7, ip
 8006982:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006986:	d8e5      	bhi.n	8006954 <__multiply+0x10c>
 8006988:	9a01      	ldr	r2, [sp, #4]
 800698a:	50a9      	str	r1, [r5, r2]
 800698c:	3504      	adds	r5, #4
 800698e:	e799      	b.n	80068c4 <__multiply+0x7c>
 8006990:	3e01      	subs	r6, #1
 8006992:	e79b      	b.n	80068cc <__multiply+0x84>
 8006994:	08008e51 	.word	0x08008e51
 8006998:	08008e62 	.word	0x08008e62

0800699c <__pow5mult>:
 800699c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069a0:	4615      	mov	r5, r2
 80069a2:	f012 0203 	ands.w	r2, r2, #3
 80069a6:	4606      	mov	r6, r0
 80069a8:	460f      	mov	r7, r1
 80069aa:	d007      	beq.n	80069bc <__pow5mult+0x20>
 80069ac:	4c25      	ldr	r4, [pc, #148]	; (8006a44 <__pow5mult+0xa8>)
 80069ae:	3a01      	subs	r2, #1
 80069b0:	2300      	movs	r3, #0
 80069b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80069b6:	f7ff fe53 	bl	8006660 <__multadd>
 80069ba:	4607      	mov	r7, r0
 80069bc:	10ad      	asrs	r5, r5, #2
 80069be:	d03d      	beq.n	8006a3c <__pow5mult+0xa0>
 80069c0:	69f4      	ldr	r4, [r6, #28]
 80069c2:	b97c      	cbnz	r4, 80069e4 <__pow5mult+0x48>
 80069c4:	2010      	movs	r0, #16
 80069c6:	f7ff fd35 	bl	8006434 <malloc>
 80069ca:	4602      	mov	r2, r0
 80069cc:	61f0      	str	r0, [r6, #28]
 80069ce:	b928      	cbnz	r0, 80069dc <__pow5mult+0x40>
 80069d0:	4b1d      	ldr	r3, [pc, #116]	; (8006a48 <__pow5mult+0xac>)
 80069d2:	481e      	ldr	r0, [pc, #120]	; (8006a4c <__pow5mult+0xb0>)
 80069d4:	f240 11b3 	movw	r1, #435	; 0x1b3
 80069d8:	f001 fd46 	bl	8008468 <__assert_func>
 80069dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80069e0:	6004      	str	r4, [r0, #0]
 80069e2:	60c4      	str	r4, [r0, #12]
 80069e4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80069e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80069ec:	b94c      	cbnz	r4, 8006a02 <__pow5mult+0x66>
 80069ee:	f240 2171 	movw	r1, #625	; 0x271
 80069f2:	4630      	mov	r0, r6
 80069f4:	f7ff ff12 	bl	800681c <__i2b>
 80069f8:	2300      	movs	r3, #0
 80069fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80069fe:	4604      	mov	r4, r0
 8006a00:	6003      	str	r3, [r0, #0]
 8006a02:	f04f 0900 	mov.w	r9, #0
 8006a06:	07eb      	lsls	r3, r5, #31
 8006a08:	d50a      	bpl.n	8006a20 <__pow5mult+0x84>
 8006a0a:	4639      	mov	r1, r7
 8006a0c:	4622      	mov	r2, r4
 8006a0e:	4630      	mov	r0, r6
 8006a10:	f7ff ff1a 	bl	8006848 <__multiply>
 8006a14:	4639      	mov	r1, r7
 8006a16:	4680      	mov	r8, r0
 8006a18:	4630      	mov	r0, r6
 8006a1a:	f7ff fdff 	bl	800661c <_Bfree>
 8006a1e:	4647      	mov	r7, r8
 8006a20:	106d      	asrs	r5, r5, #1
 8006a22:	d00b      	beq.n	8006a3c <__pow5mult+0xa0>
 8006a24:	6820      	ldr	r0, [r4, #0]
 8006a26:	b938      	cbnz	r0, 8006a38 <__pow5mult+0x9c>
 8006a28:	4622      	mov	r2, r4
 8006a2a:	4621      	mov	r1, r4
 8006a2c:	4630      	mov	r0, r6
 8006a2e:	f7ff ff0b 	bl	8006848 <__multiply>
 8006a32:	6020      	str	r0, [r4, #0]
 8006a34:	f8c0 9000 	str.w	r9, [r0]
 8006a38:	4604      	mov	r4, r0
 8006a3a:	e7e4      	b.n	8006a06 <__pow5mult+0x6a>
 8006a3c:	4638      	mov	r0, r7
 8006a3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a42:	bf00      	nop
 8006a44:	08008fb0 	.word	0x08008fb0
 8006a48:	08008de2 	.word	0x08008de2
 8006a4c:	08008e62 	.word	0x08008e62

08006a50 <__lshift>:
 8006a50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a54:	460c      	mov	r4, r1
 8006a56:	6849      	ldr	r1, [r1, #4]
 8006a58:	6923      	ldr	r3, [r4, #16]
 8006a5a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a5e:	68a3      	ldr	r3, [r4, #8]
 8006a60:	4607      	mov	r7, r0
 8006a62:	4691      	mov	r9, r2
 8006a64:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a68:	f108 0601 	add.w	r6, r8, #1
 8006a6c:	42b3      	cmp	r3, r6
 8006a6e:	db0b      	blt.n	8006a88 <__lshift+0x38>
 8006a70:	4638      	mov	r0, r7
 8006a72:	f7ff fd93 	bl	800659c <_Balloc>
 8006a76:	4605      	mov	r5, r0
 8006a78:	b948      	cbnz	r0, 8006a8e <__lshift+0x3e>
 8006a7a:	4602      	mov	r2, r0
 8006a7c:	4b28      	ldr	r3, [pc, #160]	; (8006b20 <__lshift+0xd0>)
 8006a7e:	4829      	ldr	r0, [pc, #164]	; (8006b24 <__lshift+0xd4>)
 8006a80:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006a84:	f001 fcf0 	bl	8008468 <__assert_func>
 8006a88:	3101      	adds	r1, #1
 8006a8a:	005b      	lsls	r3, r3, #1
 8006a8c:	e7ee      	b.n	8006a6c <__lshift+0x1c>
 8006a8e:	2300      	movs	r3, #0
 8006a90:	f100 0114 	add.w	r1, r0, #20
 8006a94:	f100 0210 	add.w	r2, r0, #16
 8006a98:	4618      	mov	r0, r3
 8006a9a:	4553      	cmp	r3, sl
 8006a9c:	db33      	blt.n	8006b06 <__lshift+0xb6>
 8006a9e:	6920      	ldr	r0, [r4, #16]
 8006aa0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006aa4:	f104 0314 	add.w	r3, r4, #20
 8006aa8:	f019 091f 	ands.w	r9, r9, #31
 8006aac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ab0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006ab4:	d02b      	beq.n	8006b0e <__lshift+0xbe>
 8006ab6:	f1c9 0e20 	rsb	lr, r9, #32
 8006aba:	468a      	mov	sl, r1
 8006abc:	2200      	movs	r2, #0
 8006abe:	6818      	ldr	r0, [r3, #0]
 8006ac0:	fa00 f009 	lsl.w	r0, r0, r9
 8006ac4:	4310      	orrs	r0, r2
 8006ac6:	f84a 0b04 	str.w	r0, [sl], #4
 8006aca:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ace:	459c      	cmp	ip, r3
 8006ad0:	fa22 f20e 	lsr.w	r2, r2, lr
 8006ad4:	d8f3      	bhi.n	8006abe <__lshift+0x6e>
 8006ad6:	ebac 0304 	sub.w	r3, ip, r4
 8006ada:	3b15      	subs	r3, #21
 8006adc:	f023 0303 	bic.w	r3, r3, #3
 8006ae0:	3304      	adds	r3, #4
 8006ae2:	f104 0015 	add.w	r0, r4, #21
 8006ae6:	4584      	cmp	ip, r0
 8006ae8:	bf38      	it	cc
 8006aea:	2304      	movcc	r3, #4
 8006aec:	50ca      	str	r2, [r1, r3]
 8006aee:	b10a      	cbz	r2, 8006af4 <__lshift+0xa4>
 8006af0:	f108 0602 	add.w	r6, r8, #2
 8006af4:	3e01      	subs	r6, #1
 8006af6:	4638      	mov	r0, r7
 8006af8:	612e      	str	r6, [r5, #16]
 8006afa:	4621      	mov	r1, r4
 8006afc:	f7ff fd8e 	bl	800661c <_Bfree>
 8006b00:	4628      	mov	r0, r5
 8006b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b06:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b0a:	3301      	adds	r3, #1
 8006b0c:	e7c5      	b.n	8006a9a <__lshift+0x4a>
 8006b0e:	3904      	subs	r1, #4
 8006b10:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b14:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b18:	459c      	cmp	ip, r3
 8006b1a:	d8f9      	bhi.n	8006b10 <__lshift+0xc0>
 8006b1c:	e7ea      	b.n	8006af4 <__lshift+0xa4>
 8006b1e:	bf00      	nop
 8006b20:	08008e51 	.word	0x08008e51
 8006b24:	08008e62 	.word	0x08008e62

08006b28 <__mcmp>:
 8006b28:	b530      	push	{r4, r5, lr}
 8006b2a:	6902      	ldr	r2, [r0, #16]
 8006b2c:	690c      	ldr	r4, [r1, #16]
 8006b2e:	1b12      	subs	r2, r2, r4
 8006b30:	d10e      	bne.n	8006b50 <__mcmp+0x28>
 8006b32:	f100 0314 	add.w	r3, r0, #20
 8006b36:	3114      	adds	r1, #20
 8006b38:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006b3c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006b40:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006b44:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006b48:	42a5      	cmp	r5, r4
 8006b4a:	d003      	beq.n	8006b54 <__mcmp+0x2c>
 8006b4c:	d305      	bcc.n	8006b5a <__mcmp+0x32>
 8006b4e:	2201      	movs	r2, #1
 8006b50:	4610      	mov	r0, r2
 8006b52:	bd30      	pop	{r4, r5, pc}
 8006b54:	4283      	cmp	r3, r0
 8006b56:	d3f3      	bcc.n	8006b40 <__mcmp+0x18>
 8006b58:	e7fa      	b.n	8006b50 <__mcmp+0x28>
 8006b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b5e:	e7f7      	b.n	8006b50 <__mcmp+0x28>

08006b60 <__mdiff>:
 8006b60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b64:	460c      	mov	r4, r1
 8006b66:	4606      	mov	r6, r0
 8006b68:	4611      	mov	r1, r2
 8006b6a:	4620      	mov	r0, r4
 8006b6c:	4690      	mov	r8, r2
 8006b6e:	f7ff ffdb 	bl	8006b28 <__mcmp>
 8006b72:	1e05      	subs	r5, r0, #0
 8006b74:	d110      	bne.n	8006b98 <__mdiff+0x38>
 8006b76:	4629      	mov	r1, r5
 8006b78:	4630      	mov	r0, r6
 8006b7a:	f7ff fd0f 	bl	800659c <_Balloc>
 8006b7e:	b930      	cbnz	r0, 8006b8e <__mdiff+0x2e>
 8006b80:	4b3a      	ldr	r3, [pc, #232]	; (8006c6c <__mdiff+0x10c>)
 8006b82:	4602      	mov	r2, r0
 8006b84:	f240 2137 	movw	r1, #567	; 0x237
 8006b88:	4839      	ldr	r0, [pc, #228]	; (8006c70 <__mdiff+0x110>)
 8006b8a:	f001 fc6d 	bl	8008468 <__assert_func>
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b94:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b98:	bfa4      	itt	ge
 8006b9a:	4643      	movge	r3, r8
 8006b9c:	46a0      	movge	r8, r4
 8006b9e:	4630      	mov	r0, r6
 8006ba0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006ba4:	bfa6      	itte	ge
 8006ba6:	461c      	movge	r4, r3
 8006ba8:	2500      	movge	r5, #0
 8006baa:	2501      	movlt	r5, #1
 8006bac:	f7ff fcf6 	bl	800659c <_Balloc>
 8006bb0:	b920      	cbnz	r0, 8006bbc <__mdiff+0x5c>
 8006bb2:	4b2e      	ldr	r3, [pc, #184]	; (8006c6c <__mdiff+0x10c>)
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	f240 2145 	movw	r1, #581	; 0x245
 8006bba:	e7e5      	b.n	8006b88 <__mdiff+0x28>
 8006bbc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006bc0:	6926      	ldr	r6, [r4, #16]
 8006bc2:	60c5      	str	r5, [r0, #12]
 8006bc4:	f104 0914 	add.w	r9, r4, #20
 8006bc8:	f108 0514 	add.w	r5, r8, #20
 8006bcc:	f100 0e14 	add.w	lr, r0, #20
 8006bd0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006bd4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006bd8:	f108 0210 	add.w	r2, r8, #16
 8006bdc:	46f2      	mov	sl, lr
 8006bde:	2100      	movs	r1, #0
 8006be0:	f859 3b04 	ldr.w	r3, [r9], #4
 8006be4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006be8:	fa11 f88b 	uxtah	r8, r1, fp
 8006bec:	b299      	uxth	r1, r3
 8006bee:	0c1b      	lsrs	r3, r3, #16
 8006bf0:	eba8 0801 	sub.w	r8, r8, r1
 8006bf4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006bf8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006bfc:	fa1f f888 	uxth.w	r8, r8
 8006c00:	1419      	asrs	r1, r3, #16
 8006c02:	454e      	cmp	r6, r9
 8006c04:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006c08:	f84a 3b04 	str.w	r3, [sl], #4
 8006c0c:	d8e8      	bhi.n	8006be0 <__mdiff+0x80>
 8006c0e:	1b33      	subs	r3, r6, r4
 8006c10:	3b15      	subs	r3, #21
 8006c12:	f023 0303 	bic.w	r3, r3, #3
 8006c16:	3304      	adds	r3, #4
 8006c18:	3415      	adds	r4, #21
 8006c1a:	42a6      	cmp	r6, r4
 8006c1c:	bf38      	it	cc
 8006c1e:	2304      	movcc	r3, #4
 8006c20:	441d      	add	r5, r3
 8006c22:	4473      	add	r3, lr
 8006c24:	469e      	mov	lr, r3
 8006c26:	462e      	mov	r6, r5
 8006c28:	4566      	cmp	r6, ip
 8006c2a:	d30e      	bcc.n	8006c4a <__mdiff+0xea>
 8006c2c:	f10c 0203 	add.w	r2, ip, #3
 8006c30:	1b52      	subs	r2, r2, r5
 8006c32:	f022 0203 	bic.w	r2, r2, #3
 8006c36:	3d03      	subs	r5, #3
 8006c38:	45ac      	cmp	ip, r5
 8006c3a:	bf38      	it	cc
 8006c3c:	2200      	movcc	r2, #0
 8006c3e:	4413      	add	r3, r2
 8006c40:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006c44:	b17a      	cbz	r2, 8006c66 <__mdiff+0x106>
 8006c46:	6107      	str	r7, [r0, #16]
 8006c48:	e7a4      	b.n	8006b94 <__mdiff+0x34>
 8006c4a:	f856 8b04 	ldr.w	r8, [r6], #4
 8006c4e:	fa11 f288 	uxtah	r2, r1, r8
 8006c52:	1414      	asrs	r4, r2, #16
 8006c54:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006c58:	b292      	uxth	r2, r2
 8006c5a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006c5e:	f84e 2b04 	str.w	r2, [lr], #4
 8006c62:	1421      	asrs	r1, r4, #16
 8006c64:	e7e0      	b.n	8006c28 <__mdiff+0xc8>
 8006c66:	3f01      	subs	r7, #1
 8006c68:	e7ea      	b.n	8006c40 <__mdiff+0xe0>
 8006c6a:	bf00      	nop
 8006c6c:	08008e51 	.word	0x08008e51
 8006c70:	08008e62 	.word	0x08008e62

08006c74 <__ulp>:
 8006c74:	b082      	sub	sp, #8
 8006c76:	ed8d 0b00 	vstr	d0, [sp]
 8006c7a:	9a01      	ldr	r2, [sp, #4]
 8006c7c:	4b0f      	ldr	r3, [pc, #60]	; (8006cbc <__ulp+0x48>)
 8006c7e:	4013      	ands	r3, r2
 8006c80:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	dc08      	bgt.n	8006c9a <__ulp+0x26>
 8006c88:	425b      	negs	r3, r3
 8006c8a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8006c8e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006c92:	da04      	bge.n	8006c9e <__ulp+0x2a>
 8006c94:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006c98:	4113      	asrs	r3, r2
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	e008      	b.n	8006cb0 <__ulp+0x3c>
 8006c9e:	f1a2 0314 	sub.w	r3, r2, #20
 8006ca2:	2b1e      	cmp	r3, #30
 8006ca4:	bfda      	itte	le
 8006ca6:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8006caa:	40da      	lsrle	r2, r3
 8006cac:	2201      	movgt	r2, #1
 8006cae:	2300      	movs	r3, #0
 8006cb0:	4619      	mov	r1, r3
 8006cb2:	4610      	mov	r0, r2
 8006cb4:	ec41 0b10 	vmov	d0, r0, r1
 8006cb8:	b002      	add	sp, #8
 8006cba:	4770      	bx	lr
 8006cbc:	7ff00000 	.word	0x7ff00000

08006cc0 <__b2d>:
 8006cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cc4:	6906      	ldr	r6, [r0, #16]
 8006cc6:	f100 0814 	add.w	r8, r0, #20
 8006cca:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006cce:	1f37      	subs	r7, r6, #4
 8006cd0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006cd4:	4610      	mov	r0, r2
 8006cd6:	f7ff fd53 	bl	8006780 <__hi0bits>
 8006cda:	f1c0 0320 	rsb	r3, r0, #32
 8006cde:	280a      	cmp	r0, #10
 8006ce0:	600b      	str	r3, [r1, #0]
 8006ce2:	491b      	ldr	r1, [pc, #108]	; (8006d50 <__b2d+0x90>)
 8006ce4:	dc15      	bgt.n	8006d12 <__b2d+0x52>
 8006ce6:	f1c0 0c0b 	rsb	ip, r0, #11
 8006cea:	fa22 f30c 	lsr.w	r3, r2, ip
 8006cee:	45b8      	cmp	r8, r7
 8006cf0:	ea43 0501 	orr.w	r5, r3, r1
 8006cf4:	bf34      	ite	cc
 8006cf6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006cfa:	2300      	movcs	r3, #0
 8006cfc:	3015      	adds	r0, #21
 8006cfe:	fa02 f000 	lsl.w	r0, r2, r0
 8006d02:	fa23 f30c 	lsr.w	r3, r3, ip
 8006d06:	4303      	orrs	r3, r0
 8006d08:	461c      	mov	r4, r3
 8006d0a:	ec45 4b10 	vmov	d0, r4, r5
 8006d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d12:	45b8      	cmp	r8, r7
 8006d14:	bf3a      	itte	cc
 8006d16:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006d1a:	f1a6 0708 	subcc.w	r7, r6, #8
 8006d1e:	2300      	movcs	r3, #0
 8006d20:	380b      	subs	r0, #11
 8006d22:	d012      	beq.n	8006d4a <__b2d+0x8a>
 8006d24:	f1c0 0120 	rsb	r1, r0, #32
 8006d28:	fa23 f401 	lsr.w	r4, r3, r1
 8006d2c:	4082      	lsls	r2, r0
 8006d2e:	4322      	orrs	r2, r4
 8006d30:	4547      	cmp	r7, r8
 8006d32:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8006d36:	bf8c      	ite	hi
 8006d38:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006d3c:	2200      	movls	r2, #0
 8006d3e:	4083      	lsls	r3, r0
 8006d40:	40ca      	lsrs	r2, r1
 8006d42:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006d46:	4313      	orrs	r3, r2
 8006d48:	e7de      	b.n	8006d08 <__b2d+0x48>
 8006d4a:	ea42 0501 	orr.w	r5, r2, r1
 8006d4e:	e7db      	b.n	8006d08 <__b2d+0x48>
 8006d50:	3ff00000 	.word	0x3ff00000

08006d54 <__d2b>:
 8006d54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d58:	460f      	mov	r7, r1
 8006d5a:	2101      	movs	r1, #1
 8006d5c:	ec59 8b10 	vmov	r8, r9, d0
 8006d60:	4616      	mov	r6, r2
 8006d62:	f7ff fc1b 	bl	800659c <_Balloc>
 8006d66:	4604      	mov	r4, r0
 8006d68:	b930      	cbnz	r0, 8006d78 <__d2b+0x24>
 8006d6a:	4602      	mov	r2, r0
 8006d6c:	4b24      	ldr	r3, [pc, #144]	; (8006e00 <__d2b+0xac>)
 8006d6e:	4825      	ldr	r0, [pc, #148]	; (8006e04 <__d2b+0xb0>)
 8006d70:	f240 310f 	movw	r1, #783	; 0x30f
 8006d74:	f001 fb78 	bl	8008468 <__assert_func>
 8006d78:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006d7c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d80:	bb2d      	cbnz	r5, 8006dce <__d2b+0x7a>
 8006d82:	9301      	str	r3, [sp, #4]
 8006d84:	f1b8 0300 	subs.w	r3, r8, #0
 8006d88:	d026      	beq.n	8006dd8 <__d2b+0x84>
 8006d8a:	4668      	mov	r0, sp
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	f7ff fd17 	bl	80067c0 <__lo0bits>
 8006d92:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006d96:	b1e8      	cbz	r0, 8006dd4 <__d2b+0x80>
 8006d98:	f1c0 0320 	rsb	r3, r0, #32
 8006d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006da0:	430b      	orrs	r3, r1
 8006da2:	40c2      	lsrs	r2, r0
 8006da4:	6163      	str	r3, [r4, #20]
 8006da6:	9201      	str	r2, [sp, #4]
 8006da8:	9b01      	ldr	r3, [sp, #4]
 8006daa:	61a3      	str	r3, [r4, #24]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	bf14      	ite	ne
 8006db0:	2202      	movne	r2, #2
 8006db2:	2201      	moveq	r2, #1
 8006db4:	6122      	str	r2, [r4, #16]
 8006db6:	b1bd      	cbz	r5, 8006de8 <__d2b+0x94>
 8006db8:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006dbc:	4405      	add	r5, r0
 8006dbe:	603d      	str	r5, [r7, #0]
 8006dc0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006dc4:	6030      	str	r0, [r6, #0]
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	b003      	add	sp, #12
 8006dca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006dce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006dd2:	e7d6      	b.n	8006d82 <__d2b+0x2e>
 8006dd4:	6161      	str	r1, [r4, #20]
 8006dd6:	e7e7      	b.n	8006da8 <__d2b+0x54>
 8006dd8:	a801      	add	r0, sp, #4
 8006dda:	f7ff fcf1 	bl	80067c0 <__lo0bits>
 8006dde:	9b01      	ldr	r3, [sp, #4]
 8006de0:	6163      	str	r3, [r4, #20]
 8006de2:	3020      	adds	r0, #32
 8006de4:	2201      	movs	r2, #1
 8006de6:	e7e5      	b.n	8006db4 <__d2b+0x60>
 8006de8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006dec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006df0:	6038      	str	r0, [r7, #0]
 8006df2:	6918      	ldr	r0, [r3, #16]
 8006df4:	f7ff fcc4 	bl	8006780 <__hi0bits>
 8006df8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006dfc:	e7e2      	b.n	8006dc4 <__d2b+0x70>
 8006dfe:	bf00      	nop
 8006e00:	08008e51 	.word	0x08008e51
 8006e04:	08008e62 	.word	0x08008e62

08006e08 <__ratio>:
 8006e08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e0c:	4688      	mov	r8, r1
 8006e0e:	4669      	mov	r1, sp
 8006e10:	4681      	mov	r9, r0
 8006e12:	f7ff ff55 	bl	8006cc0 <__b2d>
 8006e16:	a901      	add	r1, sp, #4
 8006e18:	4640      	mov	r0, r8
 8006e1a:	ec55 4b10 	vmov	r4, r5, d0
 8006e1e:	f7ff ff4f 	bl	8006cc0 <__b2d>
 8006e22:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006e26:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006e2a:	eba3 0c02 	sub.w	ip, r3, r2
 8006e2e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006e32:	1a9b      	subs	r3, r3, r2
 8006e34:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006e38:	ec51 0b10 	vmov	r0, r1, d0
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	bfd6      	itet	le
 8006e40:	460a      	movle	r2, r1
 8006e42:	462a      	movgt	r2, r5
 8006e44:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006e48:	468b      	mov	fp, r1
 8006e4a:	462f      	mov	r7, r5
 8006e4c:	bfd4      	ite	le
 8006e4e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006e52:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006e56:	4620      	mov	r0, r4
 8006e58:	ee10 2a10 	vmov	r2, s0
 8006e5c:	465b      	mov	r3, fp
 8006e5e:	4639      	mov	r1, r7
 8006e60:	f7f9 fcfc 	bl	800085c <__aeabi_ddiv>
 8006e64:	ec41 0b10 	vmov	d0, r0, r1
 8006e68:	b003      	add	sp, #12
 8006e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006e6e <__copybits>:
 8006e6e:	3901      	subs	r1, #1
 8006e70:	b570      	push	{r4, r5, r6, lr}
 8006e72:	1149      	asrs	r1, r1, #5
 8006e74:	6914      	ldr	r4, [r2, #16]
 8006e76:	3101      	adds	r1, #1
 8006e78:	f102 0314 	add.w	r3, r2, #20
 8006e7c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006e80:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006e84:	1f05      	subs	r5, r0, #4
 8006e86:	42a3      	cmp	r3, r4
 8006e88:	d30c      	bcc.n	8006ea4 <__copybits+0x36>
 8006e8a:	1aa3      	subs	r3, r4, r2
 8006e8c:	3b11      	subs	r3, #17
 8006e8e:	f023 0303 	bic.w	r3, r3, #3
 8006e92:	3211      	adds	r2, #17
 8006e94:	42a2      	cmp	r2, r4
 8006e96:	bf88      	it	hi
 8006e98:	2300      	movhi	r3, #0
 8006e9a:	4418      	add	r0, r3
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	4288      	cmp	r0, r1
 8006ea0:	d305      	bcc.n	8006eae <__copybits+0x40>
 8006ea2:	bd70      	pop	{r4, r5, r6, pc}
 8006ea4:	f853 6b04 	ldr.w	r6, [r3], #4
 8006ea8:	f845 6f04 	str.w	r6, [r5, #4]!
 8006eac:	e7eb      	b.n	8006e86 <__copybits+0x18>
 8006eae:	f840 3b04 	str.w	r3, [r0], #4
 8006eb2:	e7f4      	b.n	8006e9e <__copybits+0x30>

08006eb4 <__any_on>:
 8006eb4:	f100 0214 	add.w	r2, r0, #20
 8006eb8:	6900      	ldr	r0, [r0, #16]
 8006eba:	114b      	asrs	r3, r1, #5
 8006ebc:	4298      	cmp	r0, r3
 8006ebe:	b510      	push	{r4, lr}
 8006ec0:	db11      	blt.n	8006ee6 <__any_on+0x32>
 8006ec2:	dd0a      	ble.n	8006eda <__any_on+0x26>
 8006ec4:	f011 011f 	ands.w	r1, r1, #31
 8006ec8:	d007      	beq.n	8006eda <__any_on+0x26>
 8006eca:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006ece:	fa24 f001 	lsr.w	r0, r4, r1
 8006ed2:	fa00 f101 	lsl.w	r1, r0, r1
 8006ed6:	428c      	cmp	r4, r1
 8006ed8:	d10b      	bne.n	8006ef2 <__any_on+0x3e>
 8006eda:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d803      	bhi.n	8006eea <__any_on+0x36>
 8006ee2:	2000      	movs	r0, #0
 8006ee4:	bd10      	pop	{r4, pc}
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	e7f7      	b.n	8006eda <__any_on+0x26>
 8006eea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006eee:	2900      	cmp	r1, #0
 8006ef0:	d0f5      	beq.n	8006ede <__any_on+0x2a>
 8006ef2:	2001      	movs	r0, #1
 8006ef4:	e7f6      	b.n	8006ee4 <__any_on+0x30>

08006ef6 <sulp>:
 8006ef6:	b570      	push	{r4, r5, r6, lr}
 8006ef8:	4604      	mov	r4, r0
 8006efa:	460d      	mov	r5, r1
 8006efc:	ec45 4b10 	vmov	d0, r4, r5
 8006f00:	4616      	mov	r6, r2
 8006f02:	f7ff feb7 	bl	8006c74 <__ulp>
 8006f06:	ec51 0b10 	vmov	r0, r1, d0
 8006f0a:	b17e      	cbz	r6, 8006f2c <sulp+0x36>
 8006f0c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006f10:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	dd09      	ble.n	8006f2c <sulp+0x36>
 8006f18:	051b      	lsls	r3, r3, #20
 8006f1a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006f1e:	2400      	movs	r4, #0
 8006f20:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006f24:	4622      	mov	r2, r4
 8006f26:	462b      	mov	r3, r5
 8006f28:	f7f9 fb6e 	bl	8000608 <__aeabi_dmul>
 8006f2c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006f30 <_strtod_l>:
 8006f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f34:	ed2d 8b02 	vpush	{d8}
 8006f38:	b09b      	sub	sp, #108	; 0x6c
 8006f3a:	4604      	mov	r4, r0
 8006f3c:	9213      	str	r2, [sp, #76]	; 0x4c
 8006f3e:	2200      	movs	r2, #0
 8006f40:	9216      	str	r2, [sp, #88]	; 0x58
 8006f42:	460d      	mov	r5, r1
 8006f44:	f04f 0800 	mov.w	r8, #0
 8006f48:	f04f 0900 	mov.w	r9, #0
 8006f4c:	460a      	mov	r2, r1
 8006f4e:	9215      	str	r2, [sp, #84]	; 0x54
 8006f50:	7811      	ldrb	r1, [r2, #0]
 8006f52:	292b      	cmp	r1, #43	; 0x2b
 8006f54:	d04c      	beq.n	8006ff0 <_strtod_l+0xc0>
 8006f56:	d83a      	bhi.n	8006fce <_strtod_l+0x9e>
 8006f58:	290d      	cmp	r1, #13
 8006f5a:	d834      	bhi.n	8006fc6 <_strtod_l+0x96>
 8006f5c:	2908      	cmp	r1, #8
 8006f5e:	d834      	bhi.n	8006fca <_strtod_l+0x9a>
 8006f60:	2900      	cmp	r1, #0
 8006f62:	d03d      	beq.n	8006fe0 <_strtod_l+0xb0>
 8006f64:	2200      	movs	r2, #0
 8006f66:	920a      	str	r2, [sp, #40]	; 0x28
 8006f68:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8006f6a:	7832      	ldrb	r2, [r6, #0]
 8006f6c:	2a30      	cmp	r2, #48	; 0x30
 8006f6e:	f040 80b4 	bne.w	80070da <_strtod_l+0x1aa>
 8006f72:	7872      	ldrb	r2, [r6, #1]
 8006f74:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006f78:	2a58      	cmp	r2, #88	; 0x58
 8006f7a:	d170      	bne.n	800705e <_strtod_l+0x12e>
 8006f7c:	9302      	str	r3, [sp, #8]
 8006f7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f80:	9301      	str	r3, [sp, #4]
 8006f82:	ab16      	add	r3, sp, #88	; 0x58
 8006f84:	9300      	str	r3, [sp, #0]
 8006f86:	4a8e      	ldr	r2, [pc, #568]	; (80071c0 <_strtod_l+0x290>)
 8006f88:	ab17      	add	r3, sp, #92	; 0x5c
 8006f8a:	a915      	add	r1, sp, #84	; 0x54
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	f001 fb07 	bl	80085a0 <__gethex>
 8006f92:	f010 070f 	ands.w	r7, r0, #15
 8006f96:	4605      	mov	r5, r0
 8006f98:	d005      	beq.n	8006fa6 <_strtod_l+0x76>
 8006f9a:	2f06      	cmp	r7, #6
 8006f9c:	d12a      	bne.n	8006ff4 <_strtod_l+0xc4>
 8006f9e:	3601      	adds	r6, #1
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	9615      	str	r6, [sp, #84]	; 0x54
 8006fa4:	930a      	str	r3, [sp, #40]	; 0x28
 8006fa6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	f040 857f 	bne.w	8007aac <_strtod_l+0xb7c>
 8006fae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fb0:	b1db      	cbz	r3, 8006fea <_strtod_l+0xba>
 8006fb2:	4642      	mov	r2, r8
 8006fb4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006fb8:	ec43 2b10 	vmov	d0, r2, r3
 8006fbc:	b01b      	add	sp, #108	; 0x6c
 8006fbe:	ecbd 8b02 	vpop	{d8}
 8006fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fc6:	2920      	cmp	r1, #32
 8006fc8:	d1cc      	bne.n	8006f64 <_strtod_l+0x34>
 8006fca:	3201      	adds	r2, #1
 8006fcc:	e7bf      	b.n	8006f4e <_strtod_l+0x1e>
 8006fce:	292d      	cmp	r1, #45	; 0x2d
 8006fd0:	d1c8      	bne.n	8006f64 <_strtod_l+0x34>
 8006fd2:	2101      	movs	r1, #1
 8006fd4:	910a      	str	r1, [sp, #40]	; 0x28
 8006fd6:	1c51      	adds	r1, r2, #1
 8006fd8:	9115      	str	r1, [sp, #84]	; 0x54
 8006fda:	7852      	ldrb	r2, [r2, #1]
 8006fdc:	2a00      	cmp	r2, #0
 8006fde:	d1c3      	bne.n	8006f68 <_strtod_l+0x38>
 8006fe0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006fe2:	9515      	str	r5, [sp, #84]	; 0x54
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	f040 855f 	bne.w	8007aa8 <_strtod_l+0xb78>
 8006fea:	4642      	mov	r2, r8
 8006fec:	464b      	mov	r3, r9
 8006fee:	e7e3      	b.n	8006fb8 <_strtod_l+0x88>
 8006ff0:	2100      	movs	r1, #0
 8006ff2:	e7ef      	b.n	8006fd4 <_strtod_l+0xa4>
 8006ff4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006ff6:	b13a      	cbz	r2, 8007008 <_strtod_l+0xd8>
 8006ff8:	2135      	movs	r1, #53	; 0x35
 8006ffa:	a818      	add	r0, sp, #96	; 0x60
 8006ffc:	f7ff ff37 	bl	8006e6e <__copybits>
 8007000:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007002:	4620      	mov	r0, r4
 8007004:	f7ff fb0a 	bl	800661c <_Bfree>
 8007008:	3f01      	subs	r7, #1
 800700a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800700c:	2f04      	cmp	r7, #4
 800700e:	d806      	bhi.n	800701e <_strtod_l+0xee>
 8007010:	e8df f007 	tbb	[pc, r7]
 8007014:	201d0314 	.word	0x201d0314
 8007018:	14          	.byte	0x14
 8007019:	00          	.byte	0x00
 800701a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800701e:	05e9      	lsls	r1, r5, #23
 8007020:	bf48      	it	mi
 8007022:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8007026:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800702a:	0d1b      	lsrs	r3, r3, #20
 800702c:	051b      	lsls	r3, r3, #20
 800702e:	2b00      	cmp	r3, #0
 8007030:	d1b9      	bne.n	8006fa6 <_strtod_l+0x76>
 8007032:	f7fe fb05 	bl	8005640 <__errno>
 8007036:	2322      	movs	r3, #34	; 0x22
 8007038:	6003      	str	r3, [r0, #0]
 800703a:	e7b4      	b.n	8006fa6 <_strtod_l+0x76>
 800703c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8007040:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007044:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007048:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800704c:	e7e7      	b.n	800701e <_strtod_l+0xee>
 800704e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80071c8 <_strtod_l+0x298>
 8007052:	e7e4      	b.n	800701e <_strtod_l+0xee>
 8007054:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007058:	f04f 38ff 	mov.w	r8, #4294967295
 800705c:	e7df      	b.n	800701e <_strtod_l+0xee>
 800705e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007060:	1c5a      	adds	r2, r3, #1
 8007062:	9215      	str	r2, [sp, #84]	; 0x54
 8007064:	785b      	ldrb	r3, [r3, #1]
 8007066:	2b30      	cmp	r3, #48	; 0x30
 8007068:	d0f9      	beq.n	800705e <_strtod_l+0x12e>
 800706a:	2b00      	cmp	r3, #0
 800706c:	d09b      	beq.n	8006fa6 <_strtod_l+0x76>
 800706e:	2301      	movs	r3, #1
 8007070:	f04f 0a00 	mov.w	sl, #0
 8007074:	9304      	str	r3, [sp, #16]
 8007076:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007078:	930b      	str	r3, [sp, #44]	; 0x2c
 800707a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800707e:	46d3      	mov	fp, sl
 8007080:	220a      	movs	r2, #10
 8007082:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007084:	7806      	ldrb	r6, [r0, #0]
 8007086:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800708a:	b2d9      	uxtb	r1, r3
 800708c:	2909      	cmp	r1, #9
 800708e:	d926      	bls.n	80070de <_strtod_l+0x1ae>
 8007090:	494c      	ldr	r1, [pc, #304]	; (80071c4 <_strtod_l+0x294>)
 8007092:	2201      	movs	r2, #1
 8007094:	f001 f98c 	bl	80083b0 <strncmp>
 8007098:	2800      	cmp	r0, #0
 800709a:	d030      	beq.n	80070fe <_strtod_l+0x1ce>
 800709c:	2000      	movs	r0, #0
 800709e:	4632      	mov	r2, r6
 80070a0:	9005      	str	r0, [sp, #20]
 80070a2:	465e      	mov	r6, fp
 80070a4:	4603      	mov	r3, r0
 80070a6:	2a65      	cmp	r2, #101	; 0x65
 80070a8:	d001      	beq.n	80070ae <_strtod_l+0x17e>
 80070aa:	2a45      	cmp	r2, #69	; 0x45
 80070ac:	d113      	bne.n	80070d6 <_strtod_l+0x1a6>
 80070ae:	b91e      	cbnz	r6, 80070b8 <_strtod_l+0x188>
 80070b0:	9a04      	ldr	r2, [sp, #16]
 80070b2:	4302      	orrs	r2, r0
 80070b4:	d094      	beq.n	8006fe0 <_strtod_l+0xb0>
 80070b6:	2600      	movs	r6, #0
 80070b8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80070ba:	1c6a      	adds	r2, r5, #1
 80070bc:	9215      	str	r2, [sp, #84]	; 0x54
 80070be:	786a      	ldrb	r2, [r5, #1]
 80070c0:	2a2b      	cmp	r2, #43	; 0x2b
 80070c2:	d074      	beq.n	80071ae <_strtod_l+0x27e>
 80070c4:	2a2d      	cmp	r2, #45	; 0x2d
 80070c6:	d078      	beq.n	80071ba <_strtod_l+0x28a>
 80070c8:	f04f 0c00 	mov.w	ip, #0
 80070cc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80070d0:	2909      	cmp	r1, #9
 80070d2:	d97f      	bls.n	80071d4 <_strtod_l+0x2a4>
 80070d4:	9515      	str	r5, [sp, #84]	; 0x54
 80070d6:	2700      	movs	r7, #0
 80070d8:	e09e      	b.n	8007218 <_strtod_l+0x2e8>
 80070da:	2300      	movs	r3, #0
 80070dc:	e7c8      	b.n	8007070 <_strtod_l+0x140>
 80070de:	f1bb 0f08 	cmp.w	fp, #8
 80070e2:	bfd8      	it	le
 80070e4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80070e6:	f100 0001 	add.w	r0, r0, #1
 80070ea:	bfda      	itte	le
 80070ec:	fb02 3301 	mlale	r3, r2, r1, r3
 80070f0:	9309      	strle	r3, [sp, #36]	; 0x24
 80070f2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80070f6:	f10b 0b01 	add.w	fp, fp, #1
 80070fa:	9015      	str	r0, [sp, #84]	; 0x54
 80070fc:	e7c1      	b.n	8007082 <_strtod_l+0x152>
 80070fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007100:	1c5a      	adds	r2, r3, #1
 8007102:	9215      	str	r2, [sp, #84]	; 0x54
 8007104:	785a      	ldrb	r2, [r3, #1]
 8007106:	f1bb 0f00 	cmp.w	fp, #0
 800710a:	d037      	beq.n	800717c <_strtod_l+0x24c>
 800710c:	9005      	str	r0, [sp, #20]
 800710e:	465e      	mov	r6, fp
 8007110:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007114:	2b09      	cmp	r3, #9
 8007116:	d912      	bls.n	800713e <_strtod_l+0x20e>
 8007118:	2301      	movs	r3, #1
 800711a:	e7c4      	b.n	80070a6 <_strtod_l+0x176>
 800711c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800711e:	1c5a      	adds	r2, r3, #1
 8007120:	9215      	str	r2, [sp, #84]	; 0x54
 8007122:	785a      	ldrb	r2, [r3, #1]
 8007124:	3001      	adds	r0, #1
 8007126:	2a30      	cmp	r2, #48	; 0x30
 8007128:	d0f8      	beq.n	800711c <_strtod_l+0x1ec>
 800712a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800712e:	2b08      	cmp	r3, #8
 8007130:	f200 84c1 	bhi.w	8007ab6 <_strtod_l+0xb86>
 8007134:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007136:	9005      	str	r0, [sp, #20]
 8007138:	2000      	movs	r0, #0
 800713a:	930b      	str	r3, [sp, #44]	; 0x2c
 800713c:	4606      	mov	r6, r0
 800713e:	3a30      	subs	r2, #48	; 0x30
 8007140:	f100 0301 	add.w	r3, r0, #1
 8007144:	d014      	beq.n	8007170 <_strtod_l+0x240>
 8007146:	9905      	ldr	r1, [sp, #20]
 8007148:	4419      	add	r1, r3
 800714a:	9105      	str	r1, [sp, #20]
 800714c:	4633      	mov	r3, r6
 800714e:	eb00 0c06 	add.w	ip, r0, r6
 8007152:	210a      	movs	r1, #10
 8007154:	4563      	cmp	r3, ip
 8007156:	d113      	bne.n	8007180 <_strtod_l+0x250>
 8007158:	1833      	adds	r3, r6, r0
 800715a:	2b08      	cmp	r3, #8
 800715c:	f106 0601 	add.w	r6, r6, #1
 8007160:	4406      	add	r6, r0
 8007162:	dc1a      	bgt.n	800719a <_strtod_l+0x26a>
 8007164:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007166:	230a      	movs	r3, #10
 8007168:	fb03 2301 	mla	r3, r3, r1, r2
 800716c:	9309      	str	r3, [sp, #36]	; 0x24
 800716e:	2300      	movs	r3, #0
 8007170:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007172:	1c51      	adds	r1, r2, #1
 8007174:	9115      	str	r1, [sp, #84]	; 0x54
 8007176:	7852      	ldrb	r2, [r2, #1]
 8007178:	4618      	mov	r0, r3
 800717a:	e7c9      	b.n	8007110 <_strtod_l+0x1e0>
 800717c:	4658      	mov	r0, fp
 800717e:	e7d2      	b.n	8007126 <_strtod_l+0x1f6>
 8007180:	2b08      	cmp	r3, #8
 8007182:	f103 0301 	add.w	r3, r3, #1
 8007186:	dc03      	bgt.n	8007190 <_strtod_l+0x260>
 8007188:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800718a:	434f      	muls	r7, r1
 800718c:	9709      	str	r7, [sp, #36]	; 0x24
 800718e:	e7e1      	b.n	8007154 <_strtod_l+0x224>
 8007190:	2b10      	cmp	r3, #16
 8007192:	bfd8      	it	le
 8007194:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007198:	e7dc      	b.n	8007154 <_strtod_l+0x224>
 800719a:	2e10      	cmp	r6, #16
 800719c:	bfdc      	itt	le
 800719e:	230a      	movle	r3, #10
 80071a0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 80071a4:	e7e3      	b.n	800716e <_strtod_l+0x23e>
 80071a6:	2300      	movs	r3, #0
 80071a8:	9305      	str	r3, [sp, #20]
 80071aa:	2301      	movs	r3, #1
 80071ac:	e780      	b.n	80070b0 <_strtod_l+0x180>
 80071ae:	f04f 0c00 	mov.w	ip, #0
 80071b2:	1caa      	adds	r2, r5, #2
 80071b4:	9215      	str	r2, [sp, #84]	; 0x54
 80071b6:	78aa      	ldrb	r2, [r5, #2]
 80071b8:	e788      	b.n	80070cc <_strtod_l+0x19c>
 80071ba:	f04f 0c01 	mov.w	ip, #1
 80071be:	e7f8      	b.n	80071b2 <_strtod_l+0x282>
 80071c0:	08008fc0 	.word	0x08008fc0
 80071c4:	08008fbc 	.word	0x08008fbc
 80071c8:	7ff00000 	.word	0x7ff00000
 80071cc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80071ce:	1c51      	adds	r1, r2, #1
 80071d0:	9115      	str	r1, [sp, #84]	; 0x54
 80071d2:	7852      	ldrb	r2, [r2, #1]
 80071d4:	2a30      	cmp	r2, #48	; 0x30
 80071d6:	d0f9      	beq.n	80071cc <_strtod_l+0x29c>
 80071d8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80071dc:	2908      	cmp	r1, #8
 80071de:	f63f af7a 	bhi.w	80070d6 <_strtod_l+0x1a6>
 80071e2:	3a30      	subs	r2, #48	; 0x30
 80071e4:	9208      	str	r2, [sp, #32]
 80071e6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80071e8:	920c      	str	r2, [sp, #48]	; 0x30
 80071ea:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80071ec:	1c57      	adds	r7, r2, #1
 80071ee:	9715      	str	r7, [sp, #84]	; 0x54
 80071f0:	7852      	ldrb	r2, [r2, #1]
 80071f2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80071f6:	f1be 0f09 	cmp.w	lr, #9
 80071fa:	d938      	bls.n	800726e <_strtod_l+0x33e>
 80071fc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80071fe:	1a7f      	subs	r7, r7, r1
 8007200:	2f08      	cmp	r7, #8
 8007202:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8007206:	dc03      	bgt.n	8007210 <_strtod_l+0x2e0>
 8007208:	9908      	ldr	r1, [sp, #32]
 800720a:	428f      	cmp	r7, r1
 800720c:	bfa8      	it	ge
 800720e:	460f      	movge	r7, r1
 8007210:	f1bc 0f00 	cmp.w	ip, #0
 8007214:	d000      	beq.n	8007218 <_strtod_l+0x2e8>
 8007216:	427f      	negs	r7, r7
 8007218:	2e00      	cmp	r6, #0
 800721a:	d14f      	bne.n	80072bc <_strtod_l+0x38c>
 800721c:	9904      	ldr	r1, [sp, #16]
 800721e:	4301      	orrs	r1, r0
 8007220:	f47f aec1 	bne.w	8006fa6 <_strtod_l+0x76>
 8007224:	2b00      	cmp	r3, #0
 8007226:	f47f aedb 	bne.w	8006fe0 <_strtod_l+0xb0>
 800722a:	2a69      	cmp	r2, #105	; 0x69
 800722c:	d029      	beq.n	8007282 <_strtod_l+0x352>
 800722e:	dc26      	bgt.n	800727e <_strtod_l+0x34e>
 8007230:	2a49      	cmp	r2, #73	; 0x49
 8007232:	d026      	beq.n	8007282 <_strtod_l+0x352>
 8007234:	2a4e      	cmp	r2, #78	; 0x4e
 8007236:	f47f aed3 	bne.w	8006fe0 <_strtod_l+0xb0>
 800723a:	499b      	ldr	r1, [pc, #620]	; (80074a8 <_strtod_l+0x578>)
 800723c:	a815      	add	r0, sp, #84	; 0x54
 800723e:	f001 fbef 	bl	8008a20 <__match>
 8007242:	2800      	cmp	r0, #0
 8007244:	f43f aecc 	beq.w	8006fe0 <_strtod_l+0xb0>
 8007248:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800724a:	781b      	ldrb	r3, [r3, #0]
 800724c:	2b28      	cmp	r3, #40	; 0x28
 800724e:	d12f      	bne.n	80072b0 <_strtod_l+0x380>
 8007250:	4996      	ldr	r1, [pc, #600]	; (80074ac <_strtod_l+0x57c>)
 8007252:	aa18      	add	r2, sp, #96	; 0x60
 8007254:	a815      	add	r0, sp, #84	; 0x54
 8007256:	f001 fbf7 	bl	8008a48 <__hexnan>
 800725a:	2805      	cmp	r0, #5
 800725c:	d128      	bne.n	80072b0 <_strtod_l+0x380>
 800725e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007260:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007264:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007268:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800726c:	e69b      	b.n	8006fa6 <_strtod_l+0x76>
 800726e:	9f08      	ldr	r7, [sp, #32]
 8007270:	210a      	movs	r1, #10
 8007272:	fb01 2107 	mla	r1, r1, r7, r2
 8007276:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800727a:	9208      	str	r2, [sp, #32]
 800727c:	e7b5      	b.n	80071ea <_strtod_l+0x2ba>
 800727e:	2a6e      	cmp	r2, #110	; 0x6e
 8007280:	e7d9      	b.n	8007236 <_strtod_l+0x306>
 8007282:	498b      	ldr	r1, [pc, #556]	; (80074b0 <_strtod_l+0x580>)
 8007284:	a815      	add	r0, sp, #84	; 0x54
 8007286:	f001 fbcb 	bl	8008a20 <__match>
 800728a:	2800      	cmp	r0, #0
 800728c:	f43f aea8 	beq.w	8006fe0 <_strtod_l+0xb0>
 8007290:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007292:	4988      	ldr	r1, [pc, #544]	; (80074b4 <_strtod_l+0x584>)
 8007294:	3b01      	subs	r3, #1
 8007296:	a815      	add	r0, sp, #84	; 0x54
 8007298:	9315      	str	r3, [sp, #84]	; 0x54
 800729a:	f001 fbc1 	bl	8008a20 <__match>
 800729e:	b910      	cbnz	r0, 80072a6 <_strtod_l+0x376>
 80072a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072a2:	3301      	adds	r3, #1
 80072a4:	9315      	str	r3, [sp, #84]	; 0x54
 80072a6:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80074c4 <_strtod_l+0x594>
 80072aa:	f04f 0800 	mov.w	r8, #0
 80072ae:	e67a      	b.n	8006fa6 <_strtod_l+0x76>
 80072b0:	4881      	ldr	r0, [pc, #516]	; (80074b8 <_strtod_l+0x588>)
 80072b2:	f001 f8d1 	bl	8008458 <nan>
 80072b6:	ec59 8b10 	vmov	r8, r9, d0
 80072ba:	e674      	b.n	8006fa6 <_strtod_l+0x76>
 80072bc:	9b05      	ldr	r3, [sp, #20]
 80072be:	9809      	ldr	r0, [sp, #36]	; 0x24
 80072c0:	1afb      	subs	r3, r7, r3
 80072c2:	f1bb 0f00 	cmp.w	fp, #0
 80072c6:	bf08      	it	eq
 80072c8:	46b3      	moveq	fp, r6
 80072ca:	2e10      	cmp	r6, #16
 80072cc:	9308      	str	r3, [sp, #32]
 80072ce:	4635      	mov	r5, r6
 80072d0:	bfa8      	it	ge
 80072d2:	2510      	movge	r5, #16
 80072d4:	f7f9 f91e 	bl	8000514 <__aeabi_ui2d>
 80072d8:	2e09      	cmp	r6, #9
 80072da:	4680      	mov	r8, r0
 80072dc:	4689      	mov	r9, r1
 80072de:	dd13      	ble.n	8007308 <_strtod_l+0x3d8>
 80072e0:	4b76      	ldr	r3, [pc, #472]	; (80074bc <_strtod_l+0x58c>)
 80072e2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80072e6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80072ea:	f7f9 f98d 	bl	8000608 <__aeabi_dmul>
 80072ee:	4680      	mov	r8, r0
 80072f0:	4650      	mov	r0, sl
 80072f2:	4689      	mov	r9, r1
 80072f4:	f7f9 f90e 	bl	8000514 <__aeabi_ui2d>
 80072f8:	4602      	mov	r2, r0
 80072fa:	460b      	mov	r3, r1
 80072fc:	4640      	mov	r0, r8
 80072fe:	4649      	mov	r1, r9
 8007300:	f7f8 ffcc 	bl	800029c <__adddf3>
 8007304:	4680      	mov	r8, r0
 8007306:	4689      	mov	r9, r1
 8007308:	2e0f      	cmp	r6, #15
 800730a:	dc38      	bgt.n	800737e <_strtod_l+0x44e>
 800730c:	9b08      	ldr	r3, [sp, #32]
 800730e:	2b00      	cmp	r3, #0
 8007310:	f43f ae49 	beq.w	8006fa6 <_strtod_l+0x76>
 8007314:	dd24      	ble.n	8007360 <_strtod_l+0x430>
 8007316:	2b16      	cmp	r3, #22
 8007318:	dc0b      	bgt.n	8007332 <_strtod_l+0x402>
 800731a:	4968      	ldr	r1, [pc, #416]	; (80074bc <_strtod_l+0x58c>)
 800731c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007320:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007324:	4642      	mov	r2, r8
 8007326:	464b      	mov	r3, r9
 8007328:	f7f9 f96e 	bl	8000608 <__aeabi_dmul>
 800732c:	4680      	mov	r8, r0
 800732e:	4689      	mov	r9, r1
 8007330:	e639      	b.n	8006fa6 <_strtod_l+0x76>
 8007332:	9a08      	ldr	r2, [sp, #32]
 8007334:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007338:	4293      	cmp	r3, r2
 800733a:	db20      	blt.n	800737e <_strtod_l+0x44e>
 800733c:	4c5f      	ldr	r4, [pc, #380]	; (80074bc <_strtod_l+0x58c>)
 800733e:	f1c6 060f 	rsb	r6, r6, #15
 8007342:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8007346:	4642      	mov	r2, r8
 8007348:	464b      	mov	r3, r9
 800734a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800734e:	f7f9 f95b 	bl	8000608 <__aeabi_dmul>
 8007352:	9b08      	ldr	r3, [sp, #32]
 8007354:	1b9e      	subs	r6, r3, r6
 8007356:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800735a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800735e:	e7e3      	b.n	8007328 <_strtod_l+0x3f8>
 8007360:	9b08      	ldr	r3, [sp, #32]
 8007362:	3316      	adds	r3, #22
 8007364:	db0b      	blt.n	800737e <_strtod_l+0x44e>
 8007366:	9b05      	ldr	r3, [sp, #20]
 8007368:	1bdf      	subs	r7, r3, r7
 800736a:	4b54      	ldr	r3, [pc, #336]	; (80074bc <_strtod_l+0x58c>)
 800736c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007370:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007374:	4640      	mov	r0, r8
 8007376:	4649      	mov	r1, r9
 8007378:	f7f9 fa70 	bl	800085c <__aeabi_ddiv>
 800737c:	e7d6      	b.n	800732c <_strtod_l+0x3fc>
 800737e:	9b08      	ldr	r3, [sp, #32]
 8007380:	1b75      	subs	r5, r6, r5
 8007382:	441d      	add	r5, r3
 8007384:	2d00      	cmp	r5, #0
 8007386:	dd70      	ble.n	800746a <_strtod_l+0x53a>
 8007388:	f015 030f 	ands.w	r3, r5, #15
 800738c:	d00a      	beq.n	80073a4 <_strtod_l+0x474>
 800738e:	494b      	ldr	r1, [pc, #300]	; (80074bc <_strtod_l+0x58c>)
 8007390:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007394:	4642      	mov	r2, r8
 8007396:	464b      	mov	r3, r9
 8007398:	e9d1 0100 	ldrd	r0, r1, [r1]
 800739c:	f7f9 f934 	bl	8000608 <__aeabi_dmul>
 80073a0:	4680      	mov	r8, r0
 80073a2:	4689      	mov	r9, r1
 80073a4:	f035 050f 	bics.w	r5, r5, #15
 80073a8:	d04d      	beq.n	8007446 <_strtod_l+0x516>
 80073aa:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80073ae:	dd22      	ble.n	80073f6 <_strtod_l+0x4c6>
 80073b0:	2500      	movs	r5, #0
 80073b2:	46ab      	mov	fp, r5
 80073b4:	9509      	str	r5, [sp, #36]	; 0x24
 80073b6:	9505      	str	r5, [sp, #20]
 80073b8:	2322      	movs	r3, #34	; 0x22
 80073ba:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80074c4 <_strtod_l+0x594>
 80073be:	6023      	str	r3, [r4, #0]
 80073c0:	f04f 0800 	mov.w	r8, #0
 80073c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	f43f aded 	beq.w	8006fa6 <_strtod_l+0x76>
 80073cc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80073ce:	4620      	mov	r0, r4
 80073d0:	f7ff f924 	bl	800661c <_Bfree>
 80073d4:	9905      	ldr	r1, [sp, #20]
 80073d6:	4620      	mov	r0, r4
 80073d8:	f7ff f920 	bl	800661c <_Bfree>
 80073dc:	4659      	mov	r1, fp
 80073de:	4620      	mov	r0, r4
 80073e0:	f7ff f91c 	bl	800661c <_Bfree>
 80073e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073e6:	4620      	mov	r0, r4
 80073e8:	f7ff f918 	bl	800661c <_Bfree>
 80073ec:	4629      	mov	r1, r5
 80073ee:	4620      	mov	r0, r4
 80073f0:	f7ff f914 	bl	800661c <_Bfree>
 80073f4:	e5d7      	b.n	8006fa6 <_strtod_l+0x76>
 80073f6:	4b32      	ldr	r3, [pc, #200]	; (80074c0 <_strtod_l+0x590>)
 80073f8:	9304      	str	r3, [sp, #16]
 80073fa:	2300      	movs	r3, #0
 80073fc:	112d      	asrs	r5, r5, #4
 80073fe:	4640      	mov	r0, r8
 8007400:	4649      	mov	r1, r9
 8007402:	469a      	mov	sl, r3
 8007404:	2d01      	cmp	r5, #1
 8007406:	dc21      	bgt.n	800744c <_strtod_l+0x51c>
 8007408:	b10b      	cbz	r3, 800740e <_strtod_l+0x4de>
 800740a:	4680      	mov	r8, r0
 800740c:	4689      	mov	r9, r1
 800740e:	492c      	ldr	r1, [pc, #176]	; (80074c0 <_strtod_l+0x590>)
 8007410:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007414:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007418:	4642      	mov	r2, r8
 800741a:	464b      	mov	r3, r9
 800741c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007420:	f7f9 f8f2 	bl	8000608 <__aeabi_dmul>
 8007424:	4b27      	ldr	r3, [pc, #156]	; (80074c4 <_strtod_l+0x594>)
 8007426:	460a      	mov	r2, r1
 8007428:	400b      	ands	r3, r1
 800742a:	4927      	ldr	r1, [pc, #156]	; (80074c8 <_strtod_l+0x598>)
 800742c:	428b      	cmp	r3, r1
 800742e:	4680      	mov	r8, r0
 8007430:	d8be      	bhi.n	80073b0 <_strtod_l+0x480>
 8007432:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007436:	428b      	cmp	r3, r1
 8007438:	bf86      	itte	hi
 800743a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80074cc <_strtod_l+0x59c>
 800743e:	f04f 38ff 	movhi.w	r8, #4294967295
 8007442:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007446:	2300      	movs	r3, #0
 8007448:	9304      	str	r3, [sp, #16]
 800744a:	e07b      	b.n	8007544 <_strtod_l+0x614>
 800744c:	07ea      	lsls	r2, r5, #31
 800744e:	d505      	bpl.n	800745c <_strtod_l+0x52c>
 8007450:	9b04      	ldr	r3, [sp, #16]
 8007452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007456:	f7f9 f8d7 	bl	8000608 <__aeabi_dmul>
 800745a:	2301      	movs	r3, #1
 800745c:	9a04      	ldr	r2, [sp, #16]
 800745e:	3208      	adds	r2, #8
 8007460:	f10a 0a01 	add.w	sl, sl, #1
 8007464:	106d      	asrs	r5, r5, #1
 8007466:	9204      	str	r2, [sp, #16]
 8007468:	e7cc      	b.n	8007404 <_strtod_l+0x4d4>
 800746a:	d0ec      	beq.n	8007446 <_strtod_l+0x516>
 800746c:	426d      	negs	r5, r5
 800746e:	f015 020f 	ands.w	r2, r5, #15
 8007472:	d00a      	beq.n	800748a <_strtod_l+0x55a>
 8007474:	4b11      	ldr	r3, [pc, #68]	; (80074bc <_strtod_l+0x58c>)
 8007476:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800747a:	4640      	mov	r0, r8
 800747c:	4649      	mov	r1, r9
 800747e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007482:	f7f9 f9eb 	bl	800085c <__aeabi_ddiv>
 8007486:	4680      	mov	r8, r0
 8007488:	4689      	mov	r9, r1
 800748a:	112d      	asrs	r5, r5, #4
 800748c:	d0db      	beq.n	8007446 <_strtod_l+0x516>
 800748e:	2d1f      	cmp	r5, #31
 8007490:	dd1e      	ble.n	80074d0 <_strtod_l+0x5a0>
 8007492:	2500      	movs	r5, #0
 8007494:	46ab      	mov	fp, r5
 8007496:	9509      	str	r5, [sp, #36]	; 0x24
 8007498:	9505      	str	r5, [sp, #20]
 800749a:	2322      	movs	r3, #34	; 0x22
 800749c:	f04f 0800 	mov.w	r8, #0
 80074a0:	f04f 0900 	mov.w	r9, #0
 80074a4:	6023      	str	r3, [r4, #0]
 80074a6:	e78d      	b.n	80073c4 <_strtod_l+0x494>
 80074a8:	08008da9 	.word	0x08008da9
 80074ac:	08008fd4 	.word	0x08008fd4
 80074b0:	08008da1 	.word	0x08008da1
 80074b4:	08008dd8 	.word	0x08008dd8
 80074b8:	08009165 	.word	0x08009165
 80074bc:	08008ee8 	.word	0x08008ee8
 80074c0:	08008ec0 	.word	0x08008ec0
 80074c4:	7ff00000 	.word	0x7ff00000
 80074c8:	7ca00000 	.word	0x7ca00000
 80074cc:	7fefffff 	.word	0x7fefffff
 80074d0:	f015 0310 	ands.w	r3, r5, #16
 80074d4:	bf18      	it	ne
 80074d6:	236a      	movne	r3, #106	; 0x6a
 80074d8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800787c <_strtod_l+0x94c>
 80074dc:	9304      	str	r3, [sp, #16]
 80074de:	4640      	mov	r0, r8
 80074e0:	4649      	mov	r1, r9
 80074e2:	2300      	movs	r3, #0
 80074e4:	07ea      	lsls	r2, r5, #31
 80074e6:	d504      	bpl.n	80074f2 <_strtod_l+0x5c2>
 80074e8:	e9da 2300 	ldrd	r2, r3, [sl]
 80074ec:	f7f9 f88c 	bl	8000608 <__aeabi_dmul>
 80074f0:	2301      	movs	r3, #1
 80074f2:	106d      	asrs	r5, r5, #1
 80074f4:	f10a 0a08 	add.w	sl, sl, #8
 80074f8:	d1f4      	bne.n	80074e4 <_strtod_l+0x5b4>
 80074fa:	b10b      	cbz	r3, 8007500 <_strtod_l+0x5d0>
 80074fc:	4680      	mov	r8, r0
 80074fe:	4689      	mov	r9, r1
 8007500:	9b04      	ldr	r3, [sp, #16]
 8007502:	b1bb      	cbz	r3, 8007534 <_strtod_l+0x604>
 8007504:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007508:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800750c:	2b00      	cmp	r3, #0
 800750e:	4649      	mov	r1, r9
 8007510:	dd10      	ble.n	8007534 <_strtod_l+0x604>
 8007512:	2b1f      	cmp	r3, #31
 8007514:	f340 811e 	ble.w	8007754 <_strtod_l+0x824>
 8007518:	2b34      	cmp	r3, #52	; 0x34
 800751a:	bfde      	ittt	le
 800751c:	f04f 33ff 	movle.w	r3, #4294967295
 8007520:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007524:	4093      	lslle	r3, r2
 8007526:	f04f 0800 	mov.w	r8, #0
 800752a:	bfcc      	ite	gt
 800752c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007530:	ea03 0901 	andle.w	r9, r3, r1
 8007534:	2200      	movs	r2, #0
 8007536:	2300      	movs	r3, #0
 8007538:	4640      	mov	r0, r8
 800753a:	4649      	mov	r1, r9
 800753c:	f7f9 facc 	bl	8000ad8 <__aeabi_dcmpeq>
 8007540:	2800      	cmp	r0, #0
 8007542:	d1a6      	bne.n	8007492 <_strtod_l+0x562>
 8007544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007546:	9300      	str	r3, [sp, #0]
 8007548:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800754a:	4633      	mov	r3, r6
 800754c:	465a      	mov	r2, fp
 800754e:	4620      	mov	r0, r4
 8007550:	f7ff f8cc 	bl	80066ec <__s2b>
 8007554:	9009      	str	r0, [sp, #36]	; 0x24
 8007556:	2800      	cmp	r0, #0
 8007558:	f43f af2a 	beq.w	80073b0 <_strtod_l+0x480>
 800755c:	9a08      	ldr	r2, [sp, #32]
 800755e:	9b05      	ldr	r3, [sp, #20]
 8007560:	2a00      	cmp	r2, #0
 8007562:	eba3 0307 	sub.w	r3, r3, r7
 8007566:	bfa8      	it	ge
 8007568:	2300      	movge	r3, #0
 800756a:	930c      	str	r3, [sp, #48]	; 0x30
 800756c:	2500      	movs	r5, #0
 800756e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007572:	9312      	str	r3, [sp, #72]	; 0x48
 8007574:	46ab      	mov	fp, r5
 8007576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007578:	4620      	mov	r0, r4
 800757a:	6859      	ldr	r1, [r3, #4]
 800757c:	f7ff f80e 	bl	800659c <_Balloc>
 8007580:	9005      	str	r0, [sp, #20]
 8007582:	2800      	cmp	r0, #0
 8007584:	f43f af18 	beq.w	80073b8 <_strtod_l+0x488>
 8007588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800758a:	691a      	ldr	r2, [r3, #16]
 800758c:	3202      	adds	r2, #2
 800758e:	f103 010c 	add.w	r1, r3, #12
 8007592:	0092      	lsls	r2, r2, #2
 8007594:	300c      	adds	r0, #12
 8007596:	f000 ff4f 	bl	8008438 <memcpy>
 800759a:	ec49 8b10 	vmov	d0, r8, r9
 800759e:	aa18      	add	r2, sp, #96	; 0x60
 80075a0:	a917      	add	r1, sp, #92	; 0x5c
 80075a2:	4620      	mov	r0, r4
 80075a4:	f7ff fbd6 	bl	8006d54 <__d2b>
 80075a8:	ec49 8b18 	vmov	d8, r8, r9
 80075ac:	9016      	str	r0, [sp, #88]	; 0x58
 80075ae:	2800      	cmp	r0, #0
 80075b0:	f43f af02 	beq.w	80073b8 <_strtod_l+0x488>
 80075b4:	2101      	movs	r1, #1
 80075b6:	4620      	mov	r0, r4
 80075b8:	f7ff f930 	bl	800681c <__i2b>
 80075bc:	4683      	mov	fp, r0
 80075be:	2800      	cmp	r0, #0
 80075c0:	f43f aefa 	beq.w	80073b8 <_strtod_l+0x488>
 80075c4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80075c6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80075c8:	2e00      	cmp	r6, #0
 80075ca:	bfab      	itete	ge
 80075cc:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80075ce:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80075d0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80075d2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80075d6:	bfac      	ite	ge
 80075d8:	eb06 0a03 	addge.w	sl, r6, r3
 80075dc:	1b9f      	sublt	r7, r3, r6
 80075de:	9b04      	ldr	r3, [sp, #16]
 80075e0:	1af6      	subs	r6, r6, r3
 80075e2:	4416      	add	r6, r2
 80075e4:	4ba0      	ldr	r3, [pc, #640]	; (8007868 <_strtod_l+0x938>)
 80075e6:	3e01      	subs	r6, #1
 80075e8:	429e      	cmp	r6, r3
 80075ea:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80075ee:	f280 80c4 	bge.w	800777a <_strtod_l+0x84a>
 80075f2:	1b9b      	subs	r3, r3, r6
 80075f4:	2b1f      	cmp	r3, #31
 80075f6:	eba2 0203 	sub.w	r2, r2, r3
 80075fa:	f04f 0101 	mov.w	r1, #1
 80075fe:	f300 80b0 	bgt.w	8007762 <_strtod_l+0x832>
 8007602:	fa01 f303 	lsl.w	r3, r1, r3
 8007606:	930e      	str	r3, [sp, #56]	; 0x38
 8007608:	2300      	movs	r3, #0
 800760a:	930d      	str	r3, [sp, #52]	; 0x34
 800760c:	eb0a 0602 	add.w	r6, sl, r2
 8007610:	9b04      	ldr	r3, [sp, #16]
 8007612:	45b2      	cmp	sl, r6
 8007614:	4417      	add	r7, r2
 8007616:	441f      	add	r7, r3
 8007618:	4653      	mov	r3, sl
 800761a:	bfa8      	it	ge
 800761c:	4633      	movge	r3, r6
 800761e:	42bb      	cmp	r3, r7
 8007620:	bfa8      	it	ge
 8007622:	463b      	movge	r3, r7
 8007624:	2b00      	cmp	r3, #0
 8007626:	bfc2      	ittt	gt
 8007628:	1af6      	subgt	r6, r6, r3
 800762a:	1aff      	subgt	r7, r7, r3
 800762c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007630:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007632:	2b00      	cmp	r3, #0
 8007634:	dd17      	ble.n	8007666 <_strtod_l+0x736>
 8007636:	4659      	mov	r1, fp
 8007638:	461a      	mov	r2, r3
 800763a:	4620      	mov	r0, r4
 800763c:	f7ff f9ae 	bl	800699c <__pow5mult>
 8007640:	4683      	mov	fp, r0
 8007642:	2800      	cmp	r0, #0
 8007644:	f43f aeb8 	beq.w	80073b8 <_strtod_l+0x488>
 8007648:	4601      	mov	r1, r0
 800764a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800764c:	4620      	mov	r0, r4
 800764e:	f7ff f8fb 	bl	8006848 <__multiply>
 8007652:	900b      	str	r0, [sp, #44]	; 0x2c
 8007654:	2800      	cmp	r0, #0
 8007656:	f43f aeaf 	beq.w	80073b8 <_strtod_l+0x488>
 800765a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800765c:	4620      	mov	r0, r4
 800765e:	f7fe ffdd 	bl	800661c <_Bfree>
 8007662:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007664:	9316      	str	r3, [sp, #88]	; 0x58
 8007666:	2e00      	cmp	r6, #0
 8007668:	f300 808c 	bgt.w	8007784 <_strtod_l+0x854>
 800766c:	9b08      	ldr	r3, [sp, #32]
 800766e:	2b00      	cmp	r3, #0
 8007670:	dd08      	ble.n	8007684 <_strtod_l+0x754>
 8007672:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007674:	9905      	ldr	r1, [sp, #20]
 8007676:	4620      	mov	r0, r4
 8007678:	f7ff f990 	bl	800699c <__pow5mult>
 800767c:	9005      	str	r0, [sp, #20]
 800767e:	2800      	cmp	r0, #0
 8007680:	f43f ae9a 	beq.w	80073b8 <_strtod_l+0x488>
 8007684:	2f00      	cmp	r7, #0
 8007686:	dd08      	ble.n	800769a <_strtod_l+0x76a>
 8007688:	9905      	ldr	r1, [sp, #20]
 800768a:	463a      	mov	r2, r7
 800768c:	4620      	mov	r0, r4
 800768e:	f7ff f9df 	bl	8006a50 <__lshift>
 8007692:	9005      	str	r0, [sp, #20]
 8007694:	2800      	cmp	r0, #0
 8007696:	f43f ae8f 	beq.w	80073b8 <_strtod_l+0x488>
 800769a:	f1ba 0f00 	cmp.w	sl, #0
 800769e:	dd08      	ble.n	80076b2 <_strtod_l+0x782>
 80076a0:	4659      	mov	r1, fp
 80076a2:	4652      	mov	r2, sl
 80076a4:	4620      	mov	r0, r4
 80076a6:	f7ff f9d3 	bl	8006a50 <__lshift>
 80076aa:	4683      	mov	fp, r0
 80076ac:	2800      	cmp	r0, #0
 80076ae:	f43f ae83 	beq.w	80073b8 <_strtod_l+0x488>
 80076b2:	9a05      	ldr	r2, [sp, #20]
 80076b4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80076b6:	4620      	mov	r0, r4
 80076b8:	f7ff fa52 	bl	8006b60 <__mdiff>
 80076bc:	4605      	mov	r5, r0
 80076be:	2800      	cmp	r0, #0
 80076c0:	f43f ae7a 	beq.w	80073b8 <_strtod_l+0x488>
 80076c4:	68c3      	ldr	r3, [r0, #12]
 80076c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80076c8:	2300      	movs	r3, #0
 80076ca:	60c3      	str	r3, [r0, #12]
 80076cc:	4659      	mov	r1, fp
 80076ce:	f7ff fa2b 	bl	8006b28 <__mcmp>
 80076d2:	2800      	cmp	r0, #0
 80076d4:	da60      	bge.n	8007798 <_strtod_l+0x868>
 80076d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076d8:	ea53 0308 	orrs.w	r3, r3, r8
 80076dc:	f040 8084 	bne.w	80077e8 <_strtod_l+0x8b8>
 80076e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d17f      	bne.n	80077e8 <_strtod_l+0x8b8>
 80076e8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80076ec:	0d1b      	lsrs	r3, r3, #20
 80076ee:	051b      	lsls	r3, r3, #20
 80076f0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80076f4:	d978      	bls.n	80077e8 <_strtod_l+0x8b8>
 80076f6:	696b      	ldr	r3, [r5, #20]
 80076f8:	b913      	cbnz	r3, 8007700 <_strtod_l+0x7d0>
 80076fa:	692b      	ldr	r3, [r5, #16]
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	dd73      	ble.n	80077e8 <_strtod_l+0x8b8>
 8007700:	4629      	mov	r1, r5
 8007702:	2201      	movs	r2, #1
 8007704:	4620      	mov	r0, r4
 8007706:	f7ff f9a3 	bl	8006a50 <__lshift>
 800770a:	4659      	mov	r1, fp
 800770c:	4605      	mov	r5, r0
 800770e:	f7ff fa0b 	bl	8006b28 <__mcmp>
 8007712:	2800      	cmp	r0, #0
 8007714:	dd68      	ble.n	80077e8 <_strtod_l+0x8b8>
 8007716:	9904      	ldr	r1, [sp, #16]
 8007718:	4a54      	ldr	r2, [pc, #336]	; (800786c <_strtod_l+0x93c>)
 800771a:	464b      	mov	r3, r9
 800771c:	2900      	cmp	r1, #0
 800771e:	f000 8084 	beq.w	800782a <_strtod_l+0x8fa>
 8007722:	ea02 0109 	and.w	r1, r2, r9
 8007726:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800772a:	dc7e      	bgt.n	800782a <_strtod_l+0x8fa>
 800772c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007730:	f77f aeb3 	ble.w	800749a <_strtod_l+0x56a>
 8007734:	4b4e      	ldr	r3, [pc, #312]	; (8007870 <_strtod_l+0x940>)
 8007736:	4640      	mov	r0, r8
 8007738:	4649      	mov	r1, r9
 800773a:	2200      	movs	r2, #0
 800773c:	f7f8 ff64 	bl	8000608 <__aeabi_dmul>
 8007740:	4b4a      	ldr	r3, [pc, #296]	; (800786c <_strtod_l+0x93c>)
 8007742:	400b      	ands	r3, r1
 8007744:	4680      	mov	r8, r0
 8007746:	4689      	mov	r9, r1
 8007748:	2b00      	cmp	r3, #0
 800774a:	f47f ae3f 	bne.w	80073cc <_strtod_l+0x49c>
 800774e:	2322      	movs	r3, #34	; 0x22
 8007750:	6023      	str	r3, [r4, #0]
 8007752:	e63b      	b.n	80073cc <_strtod_l+0x49c>
 8007754:	f04f 32ff 	mov.w	r2, #4294967295
 8007758:	fa02 f303 	lsl.w	r3, r2, r3
 800775c:	ea03 0808 	and.w	r8, r3, r8
 8007760:	e6e8      	b.n	8007534 <_strtod_l+0x604>
 8007762:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8007766:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800776a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800776e:	36e2      	adds	r6, #226	; 0xe2
 8007770:	fa01 f306 	lsl.w	r3, r1, r6
 8007774:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007778:	e748      	b.n	800760c <_strtod_l+0x6dc>
 800777a:	2100      	movs	r1, #0
 800777c:	2301      	movs	r3, #1
 800777e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8007782:	e743      	b.n	800760c <_strtod_l+0x6dc>
 8007784:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007786:	4632      	mov	r2, r6
 8007788:	4620      	mov	r0, r4
 800778a:	f7ff f961 	bl	8006a50 <__lshift>
 800778e:	9016      	str	r0, [sp, #88]	; 0x58
 8007790:	2800      	cmp	r0, #0
 8007792:	f47f af6b 	bne.w	800766c <_strtod_l+0x73c>
 8007796:	e60f      	b.n	80073b8 <_strtod_l+0x488>
 8007798:	46ca      	mov	sl, r9
 800779a:	d171      	bne.n	8007880 <_strtod_l+0x950>
 800779c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800779e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077a2:	b352      	cbz	r2, 80077fa <_strtod_l+0x8ca>
 80077a4:	4a33      	ldr	r2, [pc, #204]	; (8007874 <_strtod_l+0x944>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d12a      	bne.n	8007800 <_strtod_l+0x8d0>
 80077aa:	9b04      	ldr	r3, [sp, #16]
 80077ac:	4641      	mov	r1, r8
 80077ae:	b1fb      	cbz	r3, 80077f0 <_strtod_l+0x8c0>
 80077b0:	4b2e      	ldr	r3, [pc, #184]	; (800786c <_strtod_l+0x93c>)
 80077b2:	ea09 0303 	and.w	r3, r9, r3
 80077b6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80077ba:	f04f 32ff 	mov.w	r2, #4294967295
 80077be:	d81a      	bhi.n	80077f6 <_strtod_l+0x8c6>
 80077c0:	0d1b      	lsrs	r3, r3, #20
 80077c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80077c6:	fa02 f303 	lsl.w	r3, r2, r3
 80077ca:	4299      	cmp	r1, r3
 80077cc:	d118      	bne.n	8007800 <_strtod_l+0x8d0>
 80077ce:	4b2a      	ldr	r3, [pc, #168]	; (8007878 <_strtod_l+0x948>)
 80077d0:	459a      	cmp	sl, r3
 80077d2:	d102      	bne.n	80077da <_strtod_l+0x8aa>
 80077d4:	3101      	adds	r1, #1
 80077d6:	f43f adef 	beq.w	80073b8 <_strtod_l+0x488>
 80077da:	4b24      	ldr	r3, [pc, #144]	; (800786c <_strtod_l+0x93c>)
 80077dc:	ea0a 0303 	and.w	r3, sl, r3
 80077e0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80077e4:	f04f 0800 	mov.w	r8, #0
 80077e8:	9b04      	ldr	r3, [sp, #16]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d1a2      	bne.n	8007734 <_strtod_l+0x804>
 80077ee:	e5ed      	b.n	80073cc <_strtod_l+0x49c>
 80077f0:	f04f 33ff 	mov.w	r3, #4294967295
 80077f4:	e7e9      	b.n	80077ca <_strtod_l+0x89a>
 80077f6:	4613      	mov	r3, r2
 80077f8:	e7e7      	b.n	80077ca <_strtod_l+0x89a>
 80077fa:	ea53 0308 	orrs.w	r3, r3, r8
 80077fe:	d08a      	beq.n	8007716 <_strtod_l+0x7e6>
 8007800:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007802:	b1e3      	cbz	r3, 800783e <_strtod_l+0x90e>
 8007804:	ea13 0f0a 	tst.w	r3, sl
 8007808:	d0ee      	beq.n	80077e8 <_strtod_l+0x8b8>
 800780a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800780c:	9a04      	ldr	r2, [sp, #16]
 800780e:	4640      	mov	r0, r8
 8007810:	4649      	mov	r1, r9
 8007812:	b1c3      	cbz	r3, 8007846 <_strtod_l+0x916>
 8007814:	f7ff fb6f 	bl	8006ef6 <sulp>
 8007818:	4602      	mov	r2, r0
 800781a:	460b      	mov	r3, r1
 800781c:	ec51 0b18 	vmov	r0, r1, d8
 8007820:	f7f8 fd3c 	bl	800029c <__adddf3>
 8007824:	4680      	mov	r8, r0
 8007826:	4689      	mov	r9, r1
 8007828:	e7de      	b.n	80077e8 <_strtod_l+0x8b8>
 800782a:	4013      	ands	r3, r2
 800782c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007830:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007834:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007838:	f04f 38ff 	mov.w	r8, #4294967295
 800783c:	e7d4      	b.n	80077e8 <_strtod_l+0x8b8>
 800783e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007840:	ea13 0f08 	tst.w	r3, r8
 8007844:	e7e0      	b.n	8007808 <_strtod_l+0x8d8>
 8007846:	f7ff fb56 	bl	8006ef6 <sulp>
 800784a:	4602      	mov	r2, r0
 800784c:	460b      	mov	r3, r1
 800784e:	ec51 0b18 	vmov	r0, r1, d8
 8007852:	f7f8 fd21 	bl	8000298 <__aeabi_dsub>
 8007856:	2200      	movs	r2, #0
 8007858:	2300      	movs	r3, #0
 800785a:	4680      	mov	r8, r0
 800785c:	4689      	mov	r9, r1
 800785e:	f7f9 f93b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007862:	2800      	cmp	r0, #0
 8007864:	d0c0      	beq.n	80077e8 <_strtod_l+0x8b8>
 8007866:	e618      	b.n	800749a <_strtod_l+0x56a>
 8007868:	fffffc02 	.word	0xfffffc02
 800786c:	7ff00000 	.word	0x7ff00000
 8007870:	39500000 	.word	0x39500000
 8007874:	000fffff 	.word	0x000fffff
 8007878:	7fefffff 	.word	0x7fefffff
 800787c:	08008fe8 	.word	0x08008fe8
 8007880:	4659      	mov	r1, fp
 8007882:	4628      	mov	r0, r5
 8007884:	f7ff fac0 	bl	8006e08 <__ratio>
 8007888:	ec57 6b10 	vmov	r6, r7, d0
 800788c:	ee10 0a10 	vmov	r0, s0
 8007890:	2200      	movs	r2, #0
 8007892:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007896:	4639      	mov	r1, r7
 8007898:	f7f9 f932 	bl	8000b00 <__aeabi_dcmple>
 800789c:	2800      	cmp	r0, #0
 800789e:	d071      	beq.n	8007984 <_strtod_l+0xa54>
 80078a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d17c      	bne.n	80079a0 <_strtod_l+0xa70>
 80078a6:	f1b8 0f00 	cmp.w	r8, #0
 80078aa:	d15a      	bne.n	8007962 <_strtod_l+0xa32>
 80078ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d15d      	bne.n	8007970 <_strtod_l+0xa40>
 80078b4:	4b90      	ldr	r3, [pc, #576]	; (8007af8 <_strtod_l+0xbc8>)
 80078b6:	2200      	movs	r2, #0
 80078b8:	4630      	mov	r0, r6
 80078ba:	4639      	mov	r1, r7
 80078bc:	f7f9 f916 	bl	8000aec <__aeabi_dcmplt>
 80078c0:	2800      	cmp	r0, #0
 80078c2:	d15c      	bne.n	800797e <_strtod_l+0xa4e>
 80078c4:	4630      	mov	r0, r6
 80078c6:	4639      	mov	r1, r7
 80078c8:	4b8c      	ldr	r3, [pc, #560]	; (8007afc <_strtod_l+0xbcc>)
 80078ca:	2200      	movs	r2, #0
 80078cc:	f7f8 fe9c 	bl	8000608 <__aeabi_dmul>
 80078d0:	4606      	mov	r6, r0
 80078d2:	460f      	mov	r7, r1
 80078d4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80078d8:	9606      	str	r6, [sp, #24]
 80078da:	9307      	str	r3, [sp, #28]
 80078dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80078e0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80078e4:	4b86      	ldr	r3, [pc, #536]	; (8007b00 <_strtod_l+0xbd0>)
 80078e6:	ea0a 0303 	and.w	r3, sl, r3
 80078ea:	930d      	str	r3, [sp, #52]	; 0x34
 80078ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078ee:	4b85      	ldr	r3, [pc, #532]	; (8007b04 <_strtod_l+0xbd4>)
 80078f0:	429a      	cmp	r2, r3
 80078f2:	f040 8090 	bne.w	8007a16 <_strtod_l+0xae6>
 80078f6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80078fa:	ec49 8b10 	vmov	d0, r8, r9
 80078fe:	f7ff f9b9 	bl	8006c74 <__ulp>
 8007902:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007906:	ec51 0b10 	vmov	r0, r1, d0
 800790a:	f7f8 fe7d 	bl	8000608 <__aeabi_dmul>
 800790e:	4642      	mov	r2, r8
 8007910:	464b      	mov	r3, r9
 8007912:	f7f8 fcc3 	bl	800029c <__adddf3>
 8007916:	460b      	mov	r3, r1
 8007918:	4979      	ldr	r1, [pc, #484]	; (8007b00 <_strtod_l+0xbd0>)
 800791a:	4a7b      	ldr	r2, [pc, #492]	; (8007b08 <_strtod_l+0xbd8>)
 800791c:	4019      	ands	r1, r3
 800791e:	4291      	cmp	r1, r2
 8007920:	4680      	mov	r8, r0
 8007922:	d944      	bls.n	80079ae <_strtod_l+0xa7e>
 8007924:	ee18 2a90 	vmov	r2, s17
 8007928:	4b78      	ldr	r3, [pc, #480]	; (8007b0c <_strtod_l+0xbdc>)
 800792a:	429a      	cmp	r2, r3
 800792c:	d104      	bne.n	8007938 <_strtod_l+0xa08>
 800792e:	ee18 3a10 	vmov	r3, s16
 8007932:	3301      	adds	r3, #1
 8007934:	f43f ad40 	beq.w	80073b8 <_strtod_l+0x488>
 8007938:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8007b0c <_strtod_l+0xbdc>
 800793c:	f04f 38ff 	mov.w	r8, #4294967295
 8007940:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007942:	4620      	mov	r0, r4
 8007944:	f7fe fe6a 	bl	800661c <_Bfree>
 8007948:	9905      	ldr	r1, [sp, #20]
 800794a:	4620      	mov	r0, r4
 800794c:	f7fe fe66 	bl	800661c <_Bfree>
 8007950:	4659      	mov	r1, fp
 8007952:	4620      	mov	r0, r4
 8007954:	f7fe fe62 	bl	800661c <_Bfree>
 8007958:	4629      	mov	r1, r5
 800795a:	4620      	mov	r0, r4
 800795c:	f7fe fe5e 	bl	800661c <_Bfree>
 8007960:	e609      	b.n	8007576 <_strtod_l+0x646>
 8007962:	f1b8 0f01 	cmp.w	r8, #1
 8007966:	d103      	bne.n	8007970 <_strtod_l+0xa40>
 8007968:	f1b9 0f00 	cmp.w	r9, #0
 800796c:	f43f ad95 	beq.w	800749a <_strtod_l+0x56a>
 8007970:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8007ac8 <_strtod_l+0xb98>
 8007974:	4f60      	ldr	r7, [pc, #384]	; (8007af8 <_strtod_l+0xbc8>)
 8007976:	ed8d 7b06 	vstr	d7, [sp, #24]
 800797a:	2600      	movs	r6, #0
 800797c:	e7ae      	b.n	80078dc <_strtod_l+0x9ac>
 800797e:	4f5f      	ldr	r7, [pc, #380]	; (8007afc <_strtod_l+0xbcc>)
 8007980:	2600      	movs	r6, #0
 8007982:	e7a7      	b.n	80078d4 <_strtod_l+0x9a4>
 8007984:	4b5d      	ldr	r3, [pc, #372]	; (8007afc <_strtod_l+0xbcc>)
 8007986:	4630      	mov	r0, r6
 8007988:	4639      	mov	r1, r7
 800798a:	2200      	movs	r2, #0
 800798c:	f7f8 fe3c 	bl	8000608 <__aeabi_dmul>
 8007990:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007992:	4606      	mov	r6, r0
 8007994:	460f      	mov	r7, r1
 8007996:	2b00      	cmp	r3, #0
 8007998:	d09c      	beq.n	80078d4 <_strtod_l+0x9a4>
 800799a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800799e:	e79d      	b.n	80078dc <_strtod_l+0x9ac>
 80079a0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8007ad0 <_strtod_l+0xba0>
 80079a4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80079a8:	ec57 6b17 	vmov	r6, r7, d7
 80079ac:	e796      	b.n	80078dc <_strtod_l+0x9ac>
 80079ae:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80079b2:	9b04      	ldr	r3, [sp, #16]
 80079b4:	46ca      	mov	sl, r9
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d1c2      	bne.n	8007940 <_strtod_l+0xa10>
 80079ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80079be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079c0:	0d1b      	lsrs	r3, r3, #20
 80079c2:	051b      	lsls	r3, r3, #20
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d1bb      	bne.n	8007940 <_strtod_l+0xa10>
 80079c8:	4630      	mov	r0, r6
 80079ca:	4639      	mov	r1, r7
 80079cc:	f7f9 f97c 	bl	8000cc8 <__aeabi_d2lz>
 80079d0:	f7f8 fdec 	bl	80005ac <__aeabi_l2d>
 80079d4:	4602      	mov	r2, r0
 80079d6:	460b      	mov	r3, r1
 80079d8:	4630      	mov	r0, r6
 80079da:	4639      	mov	r1, r7
 80079dc:	f7f8 fc5c 	bl	8000298 <__aeabi_dsub>
 80079e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079e2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80079e6:	ea43 0308 	orr.w	r3, r3, r8
 80079ea:	4313      	orrs	r3, r2
 80079ec:	4606      	mov	r6, r0
 80079ee:	460f      	mov	r7, r1
 80079f0:	d054      	beq.n	8007a9c <_strtod_l+0xb6c>
 80079f2:	a339      	add	r3, pc, #228	; (adr r3, 8007ad8 <_strtod_l+0xba8>)
 80079f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f8:	f7f9 f878 	bl	8000aec <__aeabi_dcmplt>
 80079fc:	2800      	cmp	r0, #0
 80079fe:	f47f ace5 	bne.w	80073cc <_strtod_l+0x49c>
 8007a02:	a337      	add	r3, pc, #220	; (adr r3, 8007ae0 <_strtod_l+0xbb0>)
 8007a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a08:	4630      	mov	r0, r6
 8007a0a:	4639      	mov	r1, r7
 8007a0c:	f7f9 f88c 	bl	8000b28 <__aeabi_dcmpgt>
 8007a10:	2800      	cmp	r0, #0
 8007a12:	d095      	beq.n	8007940 <_strtod_l+0xa10>
 8007a14:	e4da      	b.n	80073cc <_strtod_l+0x49c>
 8007a16:	9b04      	ldr	r3, [sp, #16]
 8007a18:	b333      	cbz	r3, 8007a68 <_strtod_l+0xb38>
 8007a1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a1c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a20:	d822      	bhi.n	8007a68 <_strtod_l+0xb38>
 8007a22:	a331      	add	r3, pc, #196	; (adr r3, 8007ae8 <_strtod_l+0xbb8>)
 8007a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a28:	4630      	mov	r0, r6
 8007a2a:	4639      	mov	r1, r7
 8007a2c:	f7f9 f868 	bl	8000b00 <__aeabi_dcmple>
 8007a30:	b1a0      	cbz	r0, 8007a5c <_strtod_l+0xb2c>
 8007a32:	4639      	mov	r1, r7
 8007a34:	4630      	mov	r0, r6
 8007a36:	f7f9 f8bf 	bl	8000bb8 <__aeabi_d2uiz>
 8007a3a:	2801      	cmp	r0, #1
 8007a3c:	bf38      	it	cc
 8007a3e:	2001      	movcc	r0, #1
 8007a40:	f7f8 fd68 	bl	8000514 <__aeabi_ui2d>
 8007a44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a46:	4606      	mov	r6, r0
 8007a48:	460f      	mov	r7, r1
 8007a4a:	bb23      	cbnz	r3, 8007a96 <_strtod_l+0xb66>
 8007a4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a50:	9010      	str	r0, [sp, #64]	; 0x40
 8007a52:	9311      	str	r3, [sp, #68]	; 0x44
 8007a54:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a58:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007a5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a60:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007a64:	1a9b      	subs	r3, r3, r2
 8007a66:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a68:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007a6c:	eeb0 0a48 	vmov.f32	s0, s16
 8007a70:	eef0 0a68 	vmov.f32	s1, s17
 8007a74:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007a78:	f7ff f8fc 	bl	8006c74 <__ulp>
 8007a7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007a80:	ec53 2b10 	vmov	r2, r3, d0
 8007a84:	f7f8 fdc0 	bl	8000608 <__aeabi_dmul>
 8007a88:	ec53 2b18 	vmov	r2, r3, d8
 8007a8c:	f7f8 fc06 	bl	800029c <__adddf3>
 8007a90:	4680      	mov	r8, r0
 8007a92:	4689      	mov	r9, r1
 8007a94:	e78d      	b.n	80079b2 <_strtod_l+0xa82>
 8007a96:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8007a9a:	e7db      	b.n	8007a54 <_strtod_l+0xb24>
 8007a9c:	a314      	add	r3, pc, #80	; (adr r3, 8007af0 <_strtod_l+0xbc0>)
 8007a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa2:	f7f9 f823 	bl	8000aec <__aeabi_dcmplt>
 8007aa6:	e7b3      	b.n	8007a10 <_strtod_l+0xae0>
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	930a      	str	r3, [sp, #40]	; 0x28
 8007aac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007aae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ab0:	6013      	str	r3, [r2, #0]
 8007ab2:	f7ff ba7c 	b.w	8006fae <_strtod_l+0x7e>
 8007ab6:	2a65      	cmp	r2, #101	; 0x65
 8007ab8:	f43f ab75 	beq.w	80071a6 <_strtod_l+0x276>
 8007abc:	2a45      	cmp	r2, #69	; 0x45
 8007abe:	f43f ab72 	beq.w	80071a6 <_strtod_l+0x276>
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	f7ff bbaa 	b.w	800721c <_strtod_l+0x2ec>
 8007ac8:	00000000 	.word	0x00000000
 8007acc:	bff00000 	.word	0xbff00000
 8007ad0:	00000000 	.word	0x00000000
 8007ad4:	3ff00000 	.word	0x3ff00000
 8007ad8:	94a03595 	.word	0x94a03595
 8007adc:	3fdfffff 	.word	0x3fdfffff
 8007ae0:	35afe535 	.word	0x35afe535
 8007ae4:	3fe00000 	.word	0x3fe00000
 8007ae8:	ffc00000 	.word	0xffc00000
 8007aec:	41dfffff 	.word	0x41dfffff
 8007af0:	94a03595 	.word	0x94a03595
 8007af4:	3fcfffff 	.word	0x3fcfffff
 8007af8:	3ff00000 	.word	0x3ff00000
 8007afc:	3fe00000 	.word	0x3fe00000
 8007b00:	7ff00000 	.word	0x7ff00000
 8007b04:	7fe00000 	.word	0x7fe00000
 8007b08:	7c9fffff 	.word	0x7c9fffff
 8007b0c:	7fefffff 	.word	0x7fefffff

08007b10 <_strtod_r>:
 8007b10:	4b01      	ldr	r3, [pc, #4]	; (8007b18 <_strtod_r+0x8>)
 8007b12:	f7ff ba0d 	b.w	8006f30 <_strtod_l>
 8007b16:	bf00      	nop
 8007b18:	20000068 	.word	0x20000068

08007b1c <_strtol_l.constprop.0>:
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b22:	d001      	beq.n	8007b28 <_strtol_l.constprop.0+0xc>
 8007b24:	2b24      	cmp	r3, #36	; 0x24
 8007b26:	d906      	bls.n	8007b36 <_strtol_l.constprop.0+0x1a>
 8007b28:	f7fd fd8a 	bl	8005640 <__errno>
 8007b2c:	2316      	movs	r3, #22
 8007b2e:	6003      	str	r3, [r0, #0]
 8007b30:	2000      	movs	r0, #0
 8007b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b36:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007c1c <_strtol_l.constprop.0+0x100>
 8007b3a:	460d      	mov	r5, r1
 8007b3c:	462e      	mov	r6, r5
 8007b3e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b42:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8007b46:	f017 0708 	ands.w	r7, r7, #8
 8007b4a:	d1f7      	bne.n	8007b3c <_strtol_l.constprop.0+0x20>
 8007b4c:	2c2d      	cmp	r4, #45	; 0x2d
 8007b4e:	d132      	bne.n	8007bb6 <_strtol_l.constprop.0+0x9a>
 8007b50:	782c      	ldrb	r4, [r5, #0]
 8007b52:	2701      	movs	r7, #1
 8007b54:	1cb5      	adds	r5, r6, #2
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d05b      	beq.n	8007c12 <_strtol_l.constprop.0+0xf6>
 8007b5a:	2b10      	cmp	r3, #16
 8007b5c:	d109      	bne.n	8007b72 <_strtol_l.constprop.0+0x56>
 8007b5e:	2c30      	cmp	r4, #48	; 0x30
 8007b60:	d107      	bne.n	8007b72 <_strtol_l.constprop.0+0x56>
 8007b62:	782c      	ldrb	r4, [r5, #0]
 8007b64:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007b68:	2c58      	cmp	r4, #88	; 0x58
 8007b6a:	d14d      	bne.n	8007c08 <_strtol_l.constprop.0+0xec>
 8007b6c:	786c      	ldrb	r4, [r5, #1]
 8007b6e:	2310      	movs	r3, #16
 8007b70:	3502      	adds	r5, #2
 8007b72:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007b76:	f108 38ff 	add.w	r8, r8, #4294967295
 8007b7a:	f04f 0e00 	mov.w	lr, #0
 8007b7e:	fbb8 f9f3 	udiv	r9, r8, r3
 8007b82:	4676      	mov	r6, lr
 8007b84:	fb03 8a19 	mls	sl, r3, r9, r8
 8007b88:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007b8c:	f1bc 0f09 	cmp.w	ip, #9
 8007b90:	d816      	bhi.n	8007bc0 <_strtol_l.constprop.0+0xa4>
 8007b92:	4664      	mov	r4, ip
 8007b94:	42a3      	cmp	r3, r4
 8007b96:	dd24      	ble.n	8007be2 <_strtol_l.constprop.0+0xc6>
 8007b98:	f1be 3fff 	cmp.w	lr, #4294967295
 8007b9c:	d008      	beq.n	8007bb0 <_strtol_l.constprop.0+0x94>
 8007b9e:	45b1      	cmp	r9, r6
 8007ba0:	d31c      	bcc.n	8007bdc <_strtol_l.constprop.0+0xc0>
 8007ba2:	d101      	bne.n	8007ba8 <_strtol_l.constprop.0+0x8c>
 8007ba4:	45a2      	cmp	sl, r4
 8007ba6:	db19      	blt.n	8007bdc <_strtol_l.constprop.0+0xc0>
 8007ba8:	fb06 4603 	mla	r6, r6, r3, r4
 8007bac:	f04f 0e01 	mov.w	lr, #1
 8007bb0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007bb4:	e7e8      	b.n	8007b88 <_strtol_l.constprop.0+0x6c>
 8007bb6:	2c2b      	cmp	r4, #43	; 0x2b
 8007bb8:	bf04      	itt	eq
 8007bba:	782c      	ldrbeq	r4, [r5, #0]
 8007bbc:	1cb5      	addeq	r5, r6, #2
 8007bbe:	e7ca      	b.n	8007b56 <_strtol_l.constprop.0+0x3a>
 8007bc0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007bc4:	f1bc 0f19 	cmp.w	ip, #25
 8007bc8:	d801      	bhi.n	8007bce <_strtol_l.constprop.0+0xb2>
 8007bca:	3c37      	subs	r4, #55	; 0x37
 8007bcc:	e7e2      	b.n	8007b94 <_strtol_l.constprop.0+0x78>
 8007bce:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007bd2:	f1bc 0f19 	cmp.w	ip, #25
 8007bd6:	d804      	bhi.n	8007be2 <_strtol_l.constprop.0+0xc6>
 8007bd8:	3c57      	subs	r4, #87	; 0x57
 8007bda:	e7db      	b.n	8007b94 <_strtol_l.constprop.0+0x78>
 8007bdc:	f04f 3eff 	mov.w	lr, #4294967295
 8007be0:	e7e6      	b.n	8007bb0 <_strtol_l.constprop.0+0x94>
 8007be2:	f1be 3fff 	cmp.w	lr, #4294967295
 8007be6:	d105      	bne.n	8007bf4 <_strtol_l.constprop.0+0xd8>
 8007be8:	2322      	movs	r3, #34	; 0x22
 8007bea:	6003      	str	r3, [r0, #0]
 8007bec:	4646      	mov	r6, r8
 8007bee:	b942      	cbnz	r2, 8007c02 <_strtol_l.constprop.0+0xe6>
 8007bf0:	4630      	mov	r0, r6
 8007bf2:	e79e      	b.n	8007b32 <_strtol_l.constprop.0+0x16>
 8007bf4:	b107      	cbz	r7, 8007bf8 <_strtol_l.constprop.0+0xdc>
 8007bf6:	4276      	negs	r6, r6
 8007bf8:	2a00      	cmp	r2, #0
 8007bfa:	d0f9      	beq.n	8007bf0 <_strtol_l.constprop.0+0xd4>
 8007bfc:	f1be 0f00 	cmp.w	lr, #0
 8007c00:	d000      	beq.n	8007c04 <_strtol_l.constprop.0+0xe8>
 8007c02:	1e69      	subs	r1, r5, #1
 8007c04:	6011      	str	r1, [r2, #0]
 8007c06:	e7f3      	b.n	8007bf0 <_strtol_l.constprop.0+0xd4>
 8007c08:	2430      	movs	r4, #48	; 0x30
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d1b1      	bne.n	8007b72 <_strtol_l.constprop.0+0x56>
 8007c0e:	2308      	movs	r3, #8
 8007c10:	e7af      	b.n	8007b72 <_strtol_l.constprop.0+0x56>
 8007c12:	2c30      	cmp	r4, #48	; 0x30
 8007c14:	d0a5      	beq.n	8007b62 <_strtol_l.constprop.0+0x46>
 8007c16:	230a      	movs	r3, #10
 8007c18:	e7ab      	b.n	8007b72 <_strtol_l.constprop.0+0x56>
 8007c1a:	bf00      	nop
 8007c1c:	08009011 	.word	0x08009011

08007c20 <_strtol_r>:
 8007c20:	f7ff bf7c 	b.w	8007b1c <_strtol_l.constprop.0>

08007c24 <__ssputs_r>:
 8007c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c28:	688e      	ldr	r6, [r1, #8]
 8007c2a:	461f      	mov	r7, r3
 8007c2c:	42be      	cmp	r6, r7
 8007c2e:	680b      	ldr	r3, [r1, #0]
 8007c30:	4682      	mov	sl, r0
 8007c32:	460c      	mov	r4, r1
 8007c34:	4690      	mov	r8, r2
 8007c36:	d82c      	bhi.n	8007c92 <__ssputs_r+0x6e>
 8007c38:	898a      	ldrh	r2, [r1, #12]
 8007c3a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007c3e:	d026      	beq.n	8007c8e <__ssputs_r+0x6a>
 8007c40:	6965      	ldr	r5, [r4, #20]
 8007c42:	6909      	ldr	r1, [r1, #16]
 8007c44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007c48:	eba3 0901 	sub.w	r9, r3, r1
 8007c4c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007c50:	1c7b      	adds	r3, r7, #1
 8007c52:	444b      	add	r3, r9
 8007c54:	106d      	asrs	r5, r5, #1
 8007c56:	429d      	cmp	r5, r3
 8007c58:	bf38      	it	cc
 8007c5a:	461d      	movcc	r5, r3
 8007c5c:	0553      	lsls	r3, r2, #21
 8007c5e:	d527      	bpl.n	8007cb0 <__ssputs_r+0x8c>
 8007c60:	4629      	mov	r1, r5
 8007c62:	f7fe fc0f 	bl	8006484 <_malloc_r>
 8007c66:	4606      	mov	r6, r0
 8007c68:	b360      	cbz	r0, 8007cc4 <__ssputs_r+0xa0>
 8007c6a:	6921      	ldr	r1, [r4, #16]
 8007c6c:	464a      	mov	r2, r9
 8007c6e:	f000 fbe3 	bl	8008438 <memcpy>
 8007c72:	89a3      	ldrh	r3, [r4, #12]
 8007c74:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007c78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c7c:	81a3      	strh	r3, [r4, #12]
 8007c7e:	6126      	str	r6, [r4, #16]
 8007c80:	6165      	str	r5, [r4, #20]
 8007c82:	444e      	add	r6, r9
 8007c84:	eba5 0509 	sub.w	r5, r5, r9
 8007c88:	6026      	str	r6, [r4, #0]
 8007c8a:	60a5      	str	r5, [r4, #8]
 8007c8c:	463e      	mov	r6, r7
 8007c8e:	42be      	cmp	r6, r7
 8007c90:	d900      	bls.n	8007c94 <__ssputs_r+0x70>
 8007c92:	463e      	mov	r6, r7
 8007c94:	6820      	ldr	r0, [r4, #0]
 8007c96:	4632      	mov	r2, r6
 8007c98:	4641      	mov	r1, r8
 8007c9a:	f000 fb6f 	bl	800837c <memmove>
 8007c9e:	68a3      	ldr	r3, [r4, #8]
 8007ca0:	1b9b      	subs	r3, r3, r6
 8007ca2:	60a3      	str	r3, [r4, #8]
 8007ca4:	6823      	ldr	r3, [r4, #0]
 8007ca6:	4433      	add	r3, r6
 8007ca8:	6023      	str	r3, [r4, #0]
 8007caa:	2000      	movs	r0, #0
 8007cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cb0:	462a      	mov	r2, r5
 8007cb2:	f000 ff76 	bl	8008ba2 <_realloc_r>
 8007cb6:	4606      	mov	r6, r0
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	d1e0      	bne.n	8007c7e <__ssputs_r+0x5a>
 8007cbc:	6921      	ldr	r1, [r4, #16]
 8007cbe:	4650      	mov	r0, sl
 8007cc0:	f7fe fb6c 	bl	800639c <_free_r>
 8007cc4:	230c      	movs	r3, #12
 8007cc6:	f8ca 3000 	str.w	r3, [sl]
 8007cca:	89a3      	ldrh	r3, [r4, #12]
 8007ccc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cd0:	81a3      	strh	r3, [r4, #12]
 8007cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd6:	e7e9      	b.n	8007cac <__ssputs_r+0x88>

08007cd8 <_svfiprintf_r>:
 8007cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cdc:	4698      	mov	r8, r3
 8007cde:	898b      	ldrh	r3, [r1, #12]
 8007ce0:	061b      	lsls	r3, r3, #24
 8007ce2:	b09d      	sub	sp, #116	; 0x74
 8007ce4:	4607      	mov	r7, r0
 8007ce6:	460d      	mov	r5, r1
 8007ce8:	4614      	mov	r4, r2
 8007cea:	d50e      	bpl.n	8007d0a <_svfiprintf_r+0x32>
 8007cec:	690b      	ldr	r3, [r1, #16]
 8007cee:	b963      	cbnz	r3, 8007d0a <_svfiprintf_r+0x32>
 8007cf0:	2140      	movs	r1, #64	; 0x40
 8007cf2:	f7fe fbc7 	bl	8006484 <_malloc_r>
 8007cf6:	6028      	str	r0, [r5, #0]
 8007cf8:	6128      	str	r0, [r5, #16]
 8007cfa:	b920      	cbnz	r0, 8007d06 <_svfiprintf_r+0x2e>
 8007cfc:	230c      	movs	r3, #12
 8007cfe:	603b      	str	r3, [r7, #0]
 8007d00:	f04f 30ff 	mov.w	r0, #4294967295
 8007d04:	e0d0      	b.n	8007ea8 <_svfiprintf_r+0x1d0>
 8007d06:	2340      	movs	r3, #64	; 0x40
 8007d08:	616b      	str	r3, [r5, #20]
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	9309      	str	r3, [sp, #36]	; 0x24
 8007d0e:	2320      	movs	r3, #32
 8007d10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d14:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d18:	2330      	movs	r3, #48	; 0x30
 8007d1a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007ec0 <_svfiprintf_r+0x1e8>
 8007d1e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d22:	f04f 0901 	mov.w	r9, #1
 8007d26:	4623      	mov	r3, r4
 8007d28:	469a      	mov	sl, r3
 8007d2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d2e:	b10a      	cbz	r2, 8007d34 <_svfiprintf_r+0x5c>
 8007d30:	2a25      	cmp	r2, #37	; 0x25
 8007d32:	d1f9      	bne.n	8007d28 <_svfiprintf_r+0x50>
 8007d34:	ebba 0b04 	subs.w	fp, sl, r4
 8007d38:	d00b      	beq.n	8007d52 <_svfiprintf_r+0x7a>
 8007d3a:	465b      	mov	r3, fp
 8007d3c:	4622      	mov	r2, r4
 8007d3e:	4629      	mov	r1, r5
 8007d40:	4638      	mov	r0, r7
 8007d42:	f7ff ff6f 	bl	8007c24 <__ssputs_r>
 8007d46:	3001      	adds	r0, #1
 8007d48:	f000 80a9 	beq.w	8007e9e <_svfiprintf_r+0x1c6>
 8007d4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d4e:	445a      	add	r2, fp
 8007d50:	9209      	str	r2, [sp, #36]	; 0x24
 8007d52:	f89a 3000 	ldrb.w	r3, [sl]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	f000 80a1 	beq.w	8007e9e <_svfiprintf_r+0x1c6>
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8007d62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d66:	f10a 0a01 	add.w	sl, sl, #1
 8007d6a:	9304      	str	r3, [sp, #16]
 8007d6c:	9307      	str	r3, [sp, #28]
 8007d6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d72:	931a      	str	r3, [sp, #104]	; 0x68
 8007d74:	4654      	mov	r4, sl
 8007d76:	2205      	movs	r2, #5
 8007d78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d7c:	4850      	ldr	r0, [pc, #320]	; (8007ec0 <_svfiprintf_r+0x1e8>)
 8007d7e:	f7f8 fa2f 	bl	80001e0 <memchr>
 8007d82:	9a04      	ldr	r2, [sp, #16]
 8007d84:	b9d8      	cbnz	r0, 8007dbe <_svfiprintf_r+0xe6>
 8007d86:	06d0      	lsls	r0, r2, #27
 8007d88:	bf44      	itt	mi
 8007d8a:	2320      	movmi	r3, #32
 8007d8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d90:	0711      	lsls	r1, r2, #28
 8007d92:	bf44      	itt	mi
 8007d94:	232b      	movmi	r3, #43	; 0x2b
 8007d96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d9a:	f89a 3000 	ldrb.w	r3, [sl]
 8007d9e:	2b2a      	cmp	r3, #42	; 0x2a
 8007da0:	d015      	beq.n	8007dce <_svfiprintf_r+0xf6>
 8007da2:	9a07      	ldr	r2, [sp, #28]
 8007da4:	4654      	mov	r4, sl
 8007da6:	2000      	movs	r0, #0
 8007da8:	f04f 0c0a 	mov.w	ip, #10
 8007dac:	4621      	mov	r1, r4
 8007dae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007db2:	3b30      	subs	r3, #48	; 0x30
 8007db4:	2b09      	cmp	r3, #9
 8007db6:	d94d      	bls.n	8007e54 <_svfiprintf_r+0x17c>
 8007db8:	b1b0      	cbz	r0, 8007de8 <_svfiprintf_r+0x110>
 8007dba:	9207      	str	r2, [sp, #28]
 8007dbc:	e014      	b.n	8007de8 <_svfiprintf_r+0x110>
 8007dbe:	eba0 0308 	sub.w	r3, r0, r8
 8007dc2:	fa09 f303 	lsl.w	r3, r9, r3
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	9304      	str	r3, [sp, #16]
 8007dca:	46a2      	mov	sl, r4
 8007dcc:	e7d2      	b.n	8007d74 <_svfiprintf_r+0x9c>
 8007dce:	9b03      	ldr	r3, [sp, #12]
 8007dd0:	1d19      	adds	r1, r3, #4
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	9103      	str	r1, [sp, #12]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	bfbb      	ittet	lt
 8007dda:	425b      	neglt	r3, r3
 8007ddc:	f042 0202 	orrlt.w	r2, r2, #2
 8007de0:	9307      	strge	r3, [sp, #28]
 8007de2:	9307      	strlt	r3, [sp, #28]
 8007de4:	bfb8      	it	lt
 8007de6:	9204      	strlt	r2, [sp, #16]
 8007de8:	7823      	ldrb	r3, [r4, #0]
 8007dea:	2b2e      	cmp	r3, #46	; 0x2e
 8007dec:	d10c      	bne.n	8007e08 <_svfiprintf_r+0x130>
 8007dee:	7863      	ldrb	r3, [r4, #1]
 8007df0:	2b2a      	cmp	r3, #42	; 0x2a
 8007df2:	d134      	bne.n	8007e5e <_svfiprintf_r+0x186>
 8007df4:	9b03      	ldr	r3, [sp, #12]
 8007df6:	1d1a      	adds	r2, r3, #4
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	9203      	str	r2, [sp, #12]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	bfb8      	it	lt
 8007e00:	f04f 33ff 	movlt.w	r3, #4294967295
 8007e04:	3402      	adds	r4, #2
 8007e06:	9305      	str	r3, [sp, #20]
 8007e08:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007ed0 <_svfiprintf_r+0x1f8>
 8007e0c:	7821      	ldrb	r1, [r4, #0]
 8007e0e:	2203      	movs	r2, #3
 8007e10:	4650      	mov	r0, sl
 8007e12:	f7f8 f9e5 	bl	80001e0 <memchr>
 8007e16:	b138      	cbz	r0, 8007e28 <_svfiprintf_r+0x150>
 8007e18:	9b04      	ldr	r3, [sp, #16]
 8007e1a:	eba0 000a 	sub.w	r0, r0, sl
 8007e1e:	2240      	movs	r2, #64	; 0x40
 8007e20:	4082      	lsls	r2, r0
 8007e22:	4313      	orrs	r3, r2
 8007e24:	3401      	adds	r4, #1
 8007e26:	9304      	str	r3, [sp, #16]
 8007e28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e2c:	4825      	ldr	r0, [pc, #148]	; (8007ec4 <_svfiprintf_r+0x1ec>)
 8007e2e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e32:	2206      	movs	r2, #6
 8007e34:	f7f8 f9d4 	bl	80001e0 <memchr>
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	d038      	beq.n	8007eae <_svfiprintf_r+0x1d6>
 8007e3c:	4b22      	ldr	r3, [pc, #136]	; (8007ec8 <_svfiprintf_r+0x1f0>)
 8007e3e:	bb1b      	cbnz	r3, 8007e88 <_svfiprintf_r+0x1b0>
 8007e40:	9b03      	ldr	r3, [sp, #12]
 8007e42:	3307      	adds	r3, #7
 8007e44:	f023 0307 	bic.w	r3, r3, #7
 8007e48:	3308      	adds	r3, #8
 8007e4a:	9303      	str	r3, [sp, #12]
 8007e4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e4e:	4433      	add	r3, r6
 8007e50:	9309      	str	r3, [sp, #36]	; 0x24
 8007e52:	e768      	b.n	8007d26 <_svfiprintf_r+0x4e>
 8007e54:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e58:	460c      	mov	r4, r1
 8007e5a:	2001      	movs	r0, #1
 8007e5c:	e7a6      	b.n	8007dac <_svfiprintf_r+0xd4>
 8007e5e:	2300      	movs	r3, #0
 8007e60:	3401      	adds	r4, #1
 8007e62:	9305      	str	r3, [sp, #20]
 8007e64:	4619      	mov	r1, r3
 8007e66:	f04f 0c0a 	mov.w	ip, #10
 8007e6a:	4620      	mov	r0, r4
 8007e6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e70:	3a30      	subs	r2, #48	; 0x30
 8007e72:	2a09      	cmp	r2, #9
 8007e74:	d903      	bls.n	8007e7e <_svfiprintf_r+0x1a6>
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d0c6      	beq.n	8007e08 <_svfiprintf_r+0x130>
 8007e7a:	9105      	str	r1, [sp, #20]
 8007e7c:	e7c4      	b.n	8007e08 <_svfiprintf_r+0x130>
 8007e7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e82:	4604      	mov	r4, r0
 8007e84:	2301      	movs	r3, #1
 8007e86:	e7f0      	b.n	8007e6a <_svfiprintf_r+0x192>
 8007e88:	ab03      	add	r3, sp, #12
 8007e8a:	9300      	str	r3, [sp, #0]
 8007e8c:	462a      	mov	r2, r5
 8007e8e:	4b0f      	ldr	r3, [pc, #60]	; (8007ecc <_svfiprintf_r+0x1f4>)
 8007e90:	a904      	add	r1, sp, #16
 8007e92:	4638      	mov	r0, r7
 8007e94:	f7fc fad6 	bl	8004444 <_printf_float>
 8007e98:	1c42      	adds	r2, r0, #1
 8007e9a:	4606      	mov	r6, r0
 8007e9c:	d1d6      	bne.n	8007e4c <_svfiprintf_r+0x174>
 8007e9e:	89ab      	ldrh	r3, [r5, #12]
 8007ea0:	065b      	lsls	r3, r3, #25
 8007ea2:	f53f af2d 	bmi.w	8007d00 <_svfiprintf_r+0x28>
 8007ea6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ea8:	b01d      	add	sp, #116	; 0x74
 8007eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eae:	ab03      	add	r3, sp, #12
 8007eb0:	9300      	str	r3, [sp, #0]
 8007eb2:	462a      	mov	r2, r5
 8007eb4:	4b05      	ldr	r3, [pc, #20]	; (8007ecc <_svfiprintf_r+0x1f4>)
 8007eb6:	a904      	add	r1, sp, #16
 8007eb8:	4638      	mov	r0, r7
 8007eba:	f7fc fd67 	bl	800498c <_printf_i>
 8007ebe:	e7eb      	b.n	8007e98 <_svfiprintf_r+0x1c0>
 8007ec0:	08009111 	.word	0x08009111
 8007ec4:	0800911b 	.word	0x0800911b
 8007ec8:	08004445 	.word	0x08004445
 8007ecc:	08007c25 	.word	0x08007c25
 8007ed0:	08009117 	.word	0x08009117

08007ed4 <__sfputc_r>:
 8007ed4:	6893      	ldr	r3, [r2, #8]
 8007ed6:	3b01      	subs	r3, #1
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	b410      	push	{r4}
 8007edc:	6093      	str	r3, [r2, #8]
 8007ede:	da08      	bge.n	8007ef2 <__sfputc_r+0x1e>
 8007ee0:	6994      	ldr	r4, [r2, #24]
 8007ee2:	42a3      	cmp	r3, r4
 8007ee4:	db01      	blt.n	8007eea <__sfputc_r+0x16>
 8007ee6:	290a      	cmp	r1, #10
 8007ee8:	d103      	bne.n	8007ef2 <__sfputc_r+0x1e>
 8007eea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007eee:	f7fd bac0 	b.w	8005472 <__swbuf_r>
 8007ef2:	6813      	ldr	r3, [r2, #0]
 8007ef4:	1c58      	adds	r0, r3, #1
 8007ef6:	6010      	str	r0, [r2, #0]
 8007ef8:	7019      	strb	r1, [r3, #0]
 8007efa:	4608      	mov	r0, r1
 8007efc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f00:	4770      	bx	lr

08007f02 <__sfputs_r>:
 8007f02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f04:	4606      	mov	r6, r0
 8007f06:	460f      	mov	r7, r1
 8007f08:	4614      	mov	r4, r2
 8007f0a:	18d5      	adds	r5, r2, r3
 8007f0c:	42ac      	cmp	r4, r5
 8007f0e:	d101      	bne.n	8007f14 <__sfputs_r+0x12>
 8007f10:	2000      	movs	r0, #0
 8007f12:	e007      	b.n	8007f24 <__sfputs_r+0x22>
 8007f14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f18:	463a      	mov	r2, r7
 8007f1a:	4630      	mov	r0, r6
 8007f1c:	f7ff ffda 	bl	8007ed4 <__sfputc_r>
 8007f20:	1c43      	adds	r3, r0, #1
 8007f22:	d1f3      	bne.n	8007f0c <__sfputs_r+0xa>
 8007f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007f28 <_vfiprintf_r>:
 8007f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f2c:	460d      	mov	r5, r1
 8007f2e:	b09d      	sub	sp, #116	; 0x74
 8007f30:	4614      	mov	r4, r2
 8007f32:	4698      	mov	r8, r3
 8007f34:	4606      	mov	r6, r0
 8007f36:	b118      	cbz	r0, 8007f40 <_vfiprintf_r+0x18>
 8007f38:	6a03      	ldr	r3, [r0, #32]
 8007f3a:	b90b      	cbnz	r3, 8007f40 <_vfiprintf_r+0x18>
 8007f3c:	f7fd f8e4 	bl	8005108 <__sinit>
 8007f40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f42:	07d9      	lsls	r1, r3, #31
 8007f44:	d405      	bmi.n	8007f52 <_vfiprintf_r+0x2a>
 8007f46:	89ab      	ldrh	r3, [r5, #12]
 8007f48:	059a      	lsls	r2, r3, #22
 8007f4a:	d402      	bmi.n	8007f52 <_vfiprintf_r+0x2a>
 8007f4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f4e:	f7fd fba2 	bl	8005696 <__retarget_lock_acquire_recursive>
 8007f52:	89ab      	ldrh	r3, [r5, #12]
 8007f54:	071b      	lsls	r3, r3, #28
 8007f56:	d501      	bpl.n	8007f5c <_vfiprintf_r+0x34>
 8007f58:	692b      	ldr	r3, [r5, #16]
 8007f5a:	b99b      	cbnz	r3, 8007f84 <_vfiprintf_r+0x5c>
 8007f5c:	4629      	mov	r1, r5
 8007f5e:	4630      	mov	r0, r6
 8007f60:	f7fd fac4 	bl	80054ec <__swsetup_r>
 8007f64:	b170      	cbz	r0, 8007f84 <_vfiprintf_r+0x5c>
 8007f66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f68:	07dc      	lsls	r4, r3, #31
 8007f6a:	d504      	bpl.n	8007f76 <_vfiprintf_r+0x4e>
 8007f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007f70:	b01d      	add	sp, #116	; 0x74
 8007f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f76:	89ab      	ldrh	r3, [r5, #12]
 8007f78:	0598      	lsls	r0, r3, #22
 8007f7a:	d4f7      	bmi.n	8007f6c <_vfiprintf_r+0x44>
 8007f7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f7e:	f7fd fb8b 	bl	8005698 <__retarget_lock_release_recursive>
 8007f82:	e7f3      	b.n	8007f6c <_vfiprintf_r+0x44>
 8007f84:	2300      	movs	r3, #0
 8007f86:	9309      	str	r3, [sp, #36]	; 0x24
 8007f88:	2320      	movs	r3, #32
 8007f8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f92:	2330      	movs	r3, #48	; 0x30
 8007f94:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008148 <_vfiprintf_r+0x220>
 8007f98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f9c:	f04f 0901 	mov.w	r9, #1
 8007fa0:	4623      	mov	r3, r4
 8007fa2:	469a      	mov	sl, r3
 8007fa4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fa8:	b10a      	cbz	r2, 8007fae <_vfiprintf_r+0x86>
 8007faa:	2a25      	cmp	r2, #37	; 0x25
 8007fac:	d1f9      	bne.n	8007fa2 <_vfiprintf_r+0x7a>
 8007fae:	ebba 0b04 	subs.w	fp, sl, r4
 8007fb2:	d00b      	beq.n	8007fcc <_vfiprintf_r+0xa4>
 8007fb4:	465b      	mov	r3, fp
 8007fb6:	4622      	mov	r2, r4
 8007fb8:	4629      	mov	r1, r5
 8007fba:	4630      	mov	r0, r6
 8007fbc:	f7ff ffa1 	bl	8007f02 <__sfputs_r>
 8007fc0:	3001      	adds	r0, #1
 8007fc2:	f000 80a9 	beq.w	8008118 <_vfiprintf_r+0x1f0>
 8007fc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fc8:	445a      	add	r2, fp
 8007fca:	9209      	str	r2, [sp, #36]	; 0x24
 8007fcc:	f89a 3000 	ldrb.w	r3, [sl]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f000 80a1 	beq.w	8008118 <_vfiprintf_r+0x1f0>
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8007fdc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fe0:	f10a 0a01 	add.w	sl, sl, #1
 8007fe4:	9304      	str	r3, [sp, #16]
 8007fe6:	9307      	str	r3, [sp, #28]
 8007fe8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007fec:	931a      	str	r3, [sp, #104]	; 0x68
 8007fee:	4654      	mov	r4, sl
 8007ff0:	2205      	movs	r2, #5
 8007ff2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ff6:	4854      	ldr	r0, [pc, #336]	; (8008148 <_vfiprintf_r+0x220>)
 8007ff8:	f7f8 f8f2 	bl	80001e0 <memchr>
 8007ffc:	9a04      	ldr	r2, [sp, #16]
 8007ffe:	b9d8      	cbnz	r0, 8008038 <_vfiprintf_r+0x110>
 8008000:	06d1      	lsls	r1, r2, #27
 8008002:	bf44      	itt	mi
 8008004:	2320      	movmi	r3, #32
 8008006:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800800a:	0713      	lsls	r3, r2, #28
 800800c:	bf44      	itt	mi
 800800e:	232b      	movmi	r3, #43	; 0x2b
 8008010:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008014:	f89a 3000 	ldrb.w	r3, [sl]
 8008018:	2b2a      	cmp	r3, #42	; 0x2a
 800801a:	d015      	beq.n	8008048 <_vfiprintf_r+0x120>
 800801c:	9a07      	ldr	r2, [sp, #28]
 800801e:	4654      	mov	r4, sl
 8008020:	2000      	movs	r0, #0
 8008022:	f04f 0c0a 	mov.w	ip, #10
 8008026:	4621      	mov	r1, r4
 8008028:	f811 3b01 	ldrb.w	r3, [r1], #1
 800802c:	3b30      	subs	r3, #48	; 0x30
 800802e:	2b09      	cmp	r3, #9
 8008030:	d94d      	bls.n	80080ce <_vfiprintf_r+0x1a6>
 8008032:	b1b0      	cbz	r0, 8008062 <_vfiprintf_r+0x13a>
 8008034:	9207      	str	r2, [sp, #28]
 8008036:	e014      	b.n	8008062 <_vfiprintf_r+0x13a>
 8008038:	eba0 0308 	sub.w	r3, r0, r8
 800803c:	fa09 f303 	lsl.w	r3, r9, r3
 8008040:	4313      	orrs	r3, r2
 8008042:	9304      	str	r3, [sp, #16]
 8008044:	46a2      	mov	sl, r4
 8008046:	e7d2      	b.n	8007fee <_vfiprintf_r+0xc6>
 8008048:	9b03      	ldr	r3, [sp, #12]
 800804a:	1d19      	adds	r1, r3, #4
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	9103      	str	r1, [sp, #12]
 8008050:	2b00      	cmp	r3, #0
 8008052:	bfbb      	ittet	lt
 8008054:	425b      	neglt	r3, r3
 8008056:	f042 0202 	orrlt.w	r2, r2, #2
 800805a:	9307      	strge	r3, [sp, #28]
 800805c:	9307      	strlt	r3, [sp, #28]
 800805e:	bfb8      	it	lt
 8008060:	9204      	strlt	r2, [sp, #16]
 8008062:	7823      	ldrb	r3, [r4, #0]
 8008064:	2b2e      	cmp	r3, #46	; 0x2e
 8008066:	d10c      	bne.n	8008082 <_vfiprintf_r+0x15a>
 8008068:	7863      	ldrb	r3, [r4, #1]
 800806a:	2b2a      	cmp	r3, #42	; 0x2a
 800806c:	d134      	bne.n	80080d8 <_vfiprintf_r+0x1b0>
 800806e:	9b03      	ldr	r3, [sp, #12]
 8008070:	1d1a      	adds	r2, r3, #4
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	9203      	str	r2, [sp, #12]
 8008076:	2b00      	cmp	r3, #0
 8008078:	bfb8      	it	lt
 800807a:	f04f 33ff 	movlt.w	r3, #4294967295
 800807e:	3402      	adds	r4, #2
 8008080:	9305      	str	r3, [sp, #20]
 8008082:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008158 <_vfiprintf_r+0x230>
 8008086:	7821      	ldrb	r1, [r4, #0]
 8008088:	2203      	movs	r2, #3
 800808a:	4650      	mov	r0, sl
 800808c:	f7f8 f8a8 	bl	80001e0 <memchr>
 8008090:	b138      	cbz	r0, 80080a2 <_vfiprintf_r+0x17a>
 8008092:	9b04      	ldr	r3, [sp, #16]
 8008094:	eba0 000a 	sub.w	r0, r0, sl
 8008098:	2240      	movs	r2, #64	; 0x40
 800809a:	4082      	lsls	r2, r0
 800809c:	4313      	orrs	r3, r2
 800809e:	3401      	adds	r4, #1
 80080a0:	9304      	str	r3, [sp, #16]
 80080a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080a6:	4829      	ldr	r0, [pc, #164]	; (800814c <_vfiprintf_r+0x224>)
 80080a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080ac:	2206      	movs	r2, #6
 80080ae:	f7f8 f897 	bl	80001e0 <memchr>
 80080b2:	2800      	cmp	r0, #0
 80080b4:	d03f      	beq.n	8008136 <_vfiprintf_r+0x20e>
 80080b6:	4b26      	ldr	r3, [pc, #152]	; (8008150 <_vfiprintf_r+0x228>)
 80080b8:	bb1b      	cbnz	r3, 8008102 <_vfiprintf_r+0x1da>
 80080ba:	9b03      	ldr	r3, [sp, #12]
 80080bc:	3307      	adds	r3, #7
 80080be:	f023 0307 	bic.w	r3, r3, #7
 80080c2:	3308      	adds	r3, #8
 80080c4:	9303      	str	r3, [sp, #12]
 80080c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080c8:	443b      	add	r3, r7
 80080ca:	9309      	str	r3, [sp, #36]	; 0x24
 80080cc:	e768      	b.n	8007fa0 <_vfiprintf_r+0x78>
 80080ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80080d2:	460c      	mov	r4, r1
 80080d4:	2001      	movs	r0, #1
 80080d6:	e7a6      	b.n	8008026 <_vfiprintf_r+0xfe>
 80080d8:	2300      	movs	r3, #0
 80080da:	3401      	adds	r4, #1
 80080dc:	9305      	str	r3, [sp, #20]
 80080de:	4619      	mov	r1, r3
 80080e0:	f04f 0c0a 	mov.w	ip, #10
 80080e4:	4620      	mov	r0, r4
 80080e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080ea:	3a30      	subs	r2, #48	; 0x30
 80080ec:	2a09      	cmp	r2, #9
 80080ee:	d903      	bls.n	80080f8 <_vfiprintf_r+0x1d0>
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d0c6      	beq.n	8008082 <_vfiprintf_r+0x15a>
 80080f4:	9105      	str	r1, [sp, #20]
 80080f6:	e7c4      	b.n	8008082 <_vfiprintf_r+0x15a>
 80080f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80080fc:	4604      	mov	r4, r0
 80080fe:	2301      	movs	r3, #1
 8008100:	e7f0      	b.n	80080e4 <_vfiprintf_r+0x1bc>
 8008102:	ab03      	add	r3, sp, #12
 8008104:	9300      	str	r3, [sp, #0]
 8008106:	462a      	mov	r2, r5
 8008108:	4b12      	ldr	r3, [pc, #72]	; (8008154 <_vfiprintf_r+0x22c>)
 800810a:	a904      	add	r1, sp, #16
 800810c:	4630      	mov	r0, r6
 800810e:	f7fc f999 	bl	8004444 <_printf_float>
 8008112:	4607      	mov	r7, r0
 8008114:	1c78      	adds	r0, r7, #1
 8008116:	d1d6      	bne.n	80080c6 <_vfiprintf_r+0x19e>
 8008118:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800811a:	07d9      	lsls	r1, r3, #31
 800811c:	d405      	bmi.n	800812a <_vfiprintf_r+0x202>
 800811e:	89ab      	ldrh	r3, [r5, #12]
 8008120:	059a      	lsls	r2, r3, #22
 8008122:	d402      	bmi.n	800812a <_vfiprintf_r+0x202>
 8008124:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008126:	f7fd fab7 	bl	8005698 <__retarget_lock_release_recursive>
 800812a:	89ab      	ldrh	r3, [r5, #12]
 800812c:	065b      	lsls	r3, r3, #25
 800812e:	f53f af1d 	bmi.w	8007f6c <_vfiprintf_r+0x44>
 8008132:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008134:	e71c      	b.n	8007f70 <_vfiprintf_r+0x48>
 8008136:	ab03      	add	r3, sp, #12
 8008138:	9300      	str	r3, [sp, #0]
 800813a:	462a      	mov	r2, r5
 800813c:	4b05      	ldr	r3, [pc, #20]	; (8008154 <_vfiprintf_r+0x22c>)
 800813e:	a904      	add	r1, sp, #16
 8008140:	4630      	mov	r0, r6
 8008142:	f7fc fc23 	bl	800498c <_printf_i>
 8008146:	e7e4      	b.n	8008112 <_vfiprintf_r+0x1ea>
 8008148:	08009111 	.word	0x08009111
 800814c:	0800911b 	.word	0x0800911b
 8008150:	08004445 	.word	0x08004445
 8008154:	08007f03 	.word	0x08007f03
 8008158:	08009117 	.word	0x08009117

0800815c <__sflush_r>:
 800815c:	898a      	ldrh	r2, [r1, #12]
 800815e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008162:	4605      	mov	r5, r0
 8008164:	0710      	lsls	r0, r2, #28
 8008166:	460c      	mov	r4, r1
 8008168:	d458      	bmi.n	800821c <__sflush_r+0xc0>
 800816a:	684b      	ldr	r3, [r1, #4]
 800816c:	2b00      	cmp	r3, #0
 800816e:	dc05      	bgt.n	800817c <__sflush_r+0x20>
 8008170:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008172:	2b00      	cmp	r3, #0
 8008174:	dc02      	bgt.n	800817c <__sflush_r+0x20>
 8008176:	2000      	movs	r0, #0
 8008178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800817c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800817e:	2e00      	cmp	r6, #0
 8008180:	d0f9      	beq.n	8008176 <__sflush_r+0x1a>
 8008182:	2300      	movs	r3, #0
 8008184:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008188:	682f      	ldr	r7, [r5, #0]
 800818a:	6a21      	ldr	r1, [r4, #32]
 800818c:	602b      	str	r3, [r5, #0]
 800818e:	d032      	beq.n	80081f6 <__sflush_r+0x9a>
 8008190:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008192:	89a3      	ldrh	r3, [r4, #12]
 8008194:	075a      	lsls	r2, r3, #29
 8008196:	d505      	bpl.n	80081a4 <__sflush_r+0x48>
 8008198:	6863      	ldr	r3, [r4, #4]
 800819a:	1ac0      	subs	r0, r0, r3
 800819c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800819e:	b10b      	cbz	r3, 80081a4 <__sflush_r+0x48>
 80081a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80081a2:	1ac0      	subs	r0, r0, r3
 80081a4:	2300      	movs	r3, #0
 80081a6:	4602      	mov	r2, r0
 80081a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081aa:	6a21      	ldr	r1, [r4, #32]
 80081ac:	4628      	mov	r0, r5
 80081ae:	47b0      	blx	r6
 80081b0:	1c43      	adds	r3, r0, #1
 80081b2:	89a3      	ldrh	r3, [r4, #12]
 80081b4:	d106      	bne.n	80081c4 <__sflush_r+0x68>
 80081b6:	6829      	ldr	r1, [r5, #0]
 80081b8:	291d      	cmp	r1, #29
 80081ba:	d82b      	bhi.n	8008214 <__sflush_r+0xb8>
 80081bc:	4a29      	ldr	r2, [pc, #164]	; (8008264 <__sflush_r+0x108>)
 80081be:	410a      	asrs	r2, r1
 80081c0:	07d6      	lsls	r6, r2, #31
 80081c2:	d427      	bmi.n	8008214 <__sflush_r+0xb8>
 80081c4:	2200      	movs	r2, #0
 80081c6:	6062      	str	r2, [r4, #4]
 80081c8:	04d9      	lsls	r1, r3, #19
 80081ca:	6922      	ldr	r2, [r4, #16]
 80081cc:	6022      	str	r2, [r4, #0]
 80081ce:	d504      	bpl.n	80081da <__sflush_r+0x7e>
 80081d0:	1c42      	adds	r2, r0, #1
 80081d2:	d101      	bne.n	80081d8 <__sflush_r+0x7c>
 80081d4:	682b      	ldr	r3, [r5, #0]
 80081d6:	b903      	cbnz	r3, 80081da <__sflush_r+0x7e>
 80081d8:	6560      	str	r0, [r4, #84]	; 0x54
 80081da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80081dc:	602f      	str	r7, [r5, #0]
 80081de:	2900      	cmp	r1, #0
 80081e0:	d0c9      	beq.n	8008176 <__sflush_r+0x1a>
 80081e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081e6:	4299      	cmp	r1, r3
 80081e8:	d002      	beq.n	80081f0 <__sflush_r+0x94>
 80081ea:	4628      	mov	r0, r5
 80081ec:	f7fe f8d6 	bl	800639c <_free_r>
 80081f0:	2000      	movs	r0, #0
 80081f2:	6360      	str	r0, [r4, #52]	; 0x34
 80081f4:	e7c0      	b.n	8008178 <__sflush_r+0x1c>
 80081f6:	2301      	movs	r3, #1
 80081f8:	4628      	mov	r0, r5
 80081fa:	47b0      	blx	r6
 80081fc:	1c41      	adds	r1, r0, #1
 80081fe:	d1c8      	bne.n	8008192 <__sflush_r+0x36>
 8008200:	682b      	ldr	r3, [r5, #0]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d0c5      	beq.n	8008192 <__sflush_r+0x36>
 8008206:	2b1d      	cmp	r3, #29
 8008208:	d001      	beq.n	800820e <__sflush_r+0xb2>
 800820a:	2b16      	cmp	r3, #22
 800820c:	d101      	bne.n	8008212 <__sflush_r+0xb6>
 800820e:	602f      	str	r7, [r5, #0]
 8008210:	e7b1      	b.n	8008176 <__sflush_r+0x1a>
 8008212:	89a3      	ldrh	r3, [r4, #12]
 8008214:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008218:	81a3      	strh	r3, [r4, #12]
 800821a:	e7ad      	b.n	8008178 <__sflush_r+0x1c>
 800821c:	690f      	ldr	r7, [r1, #16]
 800821e:	2f00      	cmp	r7, #0
 8008220:	d0a9      	beq.n	8008176 <__sflush_r+0x1a>
 8008222:	0793      	lsls	r3, r2, #30
 8008224:	680e      	ldr	r6, [r1, #0]
 8008226:	bf08      	it	eq
 8008228:	694b      	ldreq	r3, [r1, #20]
 800822a:	600f      	str	r7, [r1, #0]
 800822c:	bf18      	it	ne
 800822e:	2300      	movne	r3, #0
 8008230:	eba6 0807 	sub.w	r8, r6, r7
 8008234:	608b      	str	r3, [r1, #8]
 8008236:	f1b8 0f00 	cmp.w	r8, #0
 800823a:	dd9c      	ble.n	8008176 <__sflush_r+0x1a>
 800823c:	6a21      	ldr	r1, [r4, #32]
 800823e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008240:	4643      	mov	r3, r8
 8008242:	463a      	mov	r2, r7
 8008244:	4628      	mov	r0, r5
 8008246:	47b0      	blx	r6
 8008248:	2800      	cmp	r0, #0
 800824a:	dc06      	bgt.n	800825a <__sflush_r+0xfe>
 800824c:	89a3      	ldrh	r3, [r4, #12]
 800824e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008252:	81a3      	strh	r3, [r4, #12]
 8008254:	f04f 30ff 	mov.w	r0, #4294967295
 8008258:	e78e      	b.n	8008178 <__sflush_r+0x1c>
 800825a:	4407      	add	r7, r0
 800825c:	eba8 0800 	sub.w	r8, r8, r0
 8008260:	e7e9      	b.n	8008236 <__sflush_r+0xda>
 8008262:	bf00      	nop
 8008264:	dfbffffe 	.word	0xdfbffffe

08008268 <_fflush_r>:
 8008268:	b538      	push	{r3, r4, r5, lr}
 800826a:	690b      	ldr	r3, [r1, #16]
 800826c:	4605      	mov	r5, r0
 800826e:	460c      	mov	r4, r1
 8008270:	b913      	cbnz	r3, 8008278 <_fflush_r+0x10>
 8008272:	2500      	movs	r5, #0
 8008274:	4628      	mov	r0, r5
 8008276:	bd38      	pop	{r3, r4, r5, pc}
 8008278:	b118      	cbz	r0, 8008282 <_fflush_r+0x1a>
 800827a:	6a03      	ldr	r3, [r0, #32]
 800827c:	b90b      	cbnz	r3, 8008282 <_fflush_r+0x1a>
 800827e:	f7fc ff43 	bl	8005108 <__sinit>
 8008282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d0f3      	beq.n	8008272 <_fflush_r+0xa>
 800828a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800828c:	07d0      	lsls	r0, r2, #31
 800828e:	d404      	bmi.n	800829a <_fflush_r+0x32>
 8008290:	0599      	lsls	r1, r3, #22
 8008292:	d402      	bmi.n	800829a <_fflush_r+0x32>
 8008294:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008296:	f7fd f9fe 	bl	8005696 <__retarget_lock_acquire_recursive>
 800829a:	4628      	mov	r0, r5
 800829c:	4621      	mov	r1, r4
 800829e:	f7ff ff5d 	bl	800815c <__sflush_r>
 80082a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80082a4:	07da      	lsls	r2, r3, #31
 80082a6:	4605      	mov	r5, r0
 80082a8:	d4e4      	bmi.n	8008274 <_fflush_r+0xc>
 80082aa:	89a3      	ldrh	r3, [r4, #12]
 80082ac:	059b      	lsls	r3, r3, #22
 80082ae:	d4e1      	bmi.n	8008274 <_fflush_r+0xc>
 80082b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80082b2:	f7fd f9f1 	bl	8005698 <__retarget_lock_release_recursive>
 80082b6:	e7dd      	b.n	8008274 <_fflush_r+0xc>

080082b8 <__swhatbuf_r>:
 80082b8:	b570      	push	{r4, r5, r6, lr}
 80082ba:	460c      	mov	r4, r1
 80082bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082c0:	2900      	cmp	r1, #0
 80082c2:	b096      	sub	sp, #88	; 0x58
 80082c4:	4615      	mov	r5, r2
 80082c6:	461e      	mov	r6, r3
 80082c8:	da0d      	bge.n	80082e6 <__swhatbuf_r+0x2e>
 80082ca:	89a3      	ldrh	r3, [r4, #12]
 80082cc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80082d0:	f04f 0100 	mov.w	r1, #0
 80082d4:	bf0c      	ite	eq
 80082d6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80082da:	2340      	movne	r3, #64	; 0x40
 80082dc:	2000      	movs	r0, #0
 80082de:	6031      	str	r1, [r6, #0]
 80082e0:	602b      	str	r3, [r5, #0]
 80082e2:	b016      	add	sp, #88	; 0x58
 80082e4:	bd70      	pop	{r4, r5, r6, pc}
 80082e6:	466a      	mov	r2, sp
 80082e8:	f000 f874 	bl	80083d4 <_fstat_r>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	dbec      	blt.n	80082ca <__swhatbuf_r+0x12>
 80082f0:	9901      	ldr	r1, [sp, #4]
 80082f2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80082f6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80082fa:	4259      	negs	r1, r3
 80082fc:	4159      	adcs	r1, r3
 80082fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008302:	e7eb      	b.n	80082dc <__swhatbuf_r+0x24>

08008304 <__smakebuf_r>:
 8008304:	898b      	ldrh	r3, [r1, #12]
 8008306:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008308:	079d      	lsls	r5, r3, #30
 800830a:	4606      	mov	r6, r0
 800830c:	460c      	mov	r4, r1
 800830e:	d507      	bpl.n	8008320 <__smakebuf_r+0x1c>
 8008310:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008314:	6023      	str	r3, [r4, #0]
 8008316:	6123      	str	r3, [r4, #16]
 8008318:	2301      	movs	r3, #1
 800831a:	6163      	str	r3, [r4, #20]
 800831c:	b002      	add	sp, #8
 800831e:	bd70      	pop	{r4, r5, r6, pc}
 8008320:	ab01      	add	r3, sp, #4
 8008322:	466a      	mov	r2, sp
 8008324:	f7ff ffc8 	bl	80082b8 <__swhatbuf_r>
 8008328:	9900      	ldr	r1, [sp, #0]
 800832a:	4605      	mov	r5, r0
 800832c:	4630      	mov	r0, r6
 800832e:	f7fe f8a9 	bl	8006484 <_malloc_r>
 8008332:	b948      	cbnz	r0, 8008348 <__smakebuf_r+0x44>
 8008334:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008338:	059a      	lsls	r2, r3, #22
 800833a:	d4ef      	bmi.n	800831c <__smakebuf_r+0x18>
 800833c:	f023 0303 	bic.w	r3, r3, #3
 8008340:	f043 0302 	orr.w	r3, r3, #2
 8008344:	81a3      	strh	r3, [r4, #12]
 8008346:	e7e3      	b.n	8008310 <__smakebuf_r+0xc>
 8008348:	89a3      	ldrh	r3, [r4, #12]
 800834a:	6020      	str	r0, [r4, #0]
 800834c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008350:	81a3      	strh	r3, [r4, #12]
 8008352:	9b00      	ldr	r3, [sp, #0]
 8008354:	6163      	str	r3, [r4, #20]
 8008356:	9b01      	ldr	r3, [sp, #4]
 8008358:	6120      	str	r0, [r4, #16]
 800835a:	b15b      	cbz	r3, 8008374 <__smakebuf_r+0x70>
 800835c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008360:	4630      	mov	r0, r6
 8008362:	f000 f849 	bl	80083f8 <_isatty_r>
 8008366:	b128      	cbz	r0, 8008374 <__smakebuf_r+0x70>
 8008368:	89a3      	ldrh	r3, [r4, #12]
 800836a:	f023 0303 	bic.w	r3, r3, #3
 800836e:	f043 0301 	orr.w	r3, r3, #1
 8008372:	81a3      	strh	r3, [r4, #12]
 8008374:	89a3      	ldrh	r3, [r4, #12]
 8008376:	431d      	orrs	r5, r3
 8008378:	81a5      	strh	r5, [r4, #12]
 800837a:	e7cf      	b.n	800831c <__smakebuf_r+0x18>

0800837c <memmove>:
 800837c:	4288      	cmp	r0, r1
 800837e:	b510      	push	{r4, lr}
 8008380:	eb01 0402 	add.w	r4, r1, r2
 8008384:	d902      	bls.n	800838c <memmove+0x10>
 8008386:	4284      	cmp	r4, r0
 8008388:	4623      	mov	r3, r4
 800838a:	d807      	bhi.n	800839c <memmove+0x20>
 800838c:	1e43      	subs	r3, r0, #1
 800838e:	42a1      	cmp	r1, r4
 8008390:	d008      	beq.n	80083a4 <memmove+0x28>
 8008392:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008396:	f803 2f01 	strb.w	r2, [r3, #1]!
 800839a:	e7f8      	b.n	800838e <memmove+0x12>
 800839c:	4402      	add	r2, r0
 800839e:	4601      	mov	r1, r0
 80083a0:	428a      	cmp	r2, r1
 80083a2:	d100      	bne.n	80083a6 <memmove+0x2a>
 80083a4:	bd10      	pop	{r4, pc}
 80083a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80083ae:	e7f7      	b.n	80083a0 <memmove+0x24>

080083b0 <strncmp>:
 80083b0:	b510      	push	{r4, lr}
 80083b2:	b16a      	cbz	r2, 80083d0 <strncmp+0x20>
 80083b4:	3901      	subs	r1, #1
 80083b6:	1884      	adds	r4, r0, r2
 80083b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083bc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d103      	bne.n	80083cc <strncmp+0x1c>
 80083c4:	42a0      	cmp	r0, r4
 80083c6:	d001      	beq.n	80083cc <strncmp+0x1c>
 80083c8:	2a00      	cmp	r2, #0
 80083ca:	d1f5      	bne.n	80083b8 <strncmp+0x8>
 80083cc:	1ad0      	subs	r0, r2, r3
 80083ce:	bd10      	pop	{r4, pc}
 80083d0:	4610      	mov	r0, r2
 80083d2:	e7fc      	b.n	80083ce <strncmp+0x1e>

080083d4 <_fstat_r>:
 80083d4:	b538      	push	{r3, r4, r5, lr}
 80083d6:	4d07      	ldr	r5, [pc, #28]	; (80083f4 <_fstat_r+0x20>)
 80083d8:	2300      	movs	r3, #0
 80083da:	4604      	mov	r4, r0
 80083dc:	4608      	mov	r0, r1
 80083de:	4611      	mov	r1, r2
 80083e0:	602b      	str	r3, [r5, #0]
 80083e2:	f7f9 fb6e 	bl	8001ac2 <_fstat>
 80083e6:	1c43      	adds	r3, r0, #1
 80083e8:	d102      	bne.n	80083f0 <_fstat_r+0x1c>
 80083ea:	682b      	ldr	r3, [r5, #0]
 80083ec:	b103      	cbz	r3, 80083f0 <_fstat_r+0x1c>
 80083ee:	6023      	str	r3, [r4, #0]
 80083f0:	bd38      	pop	{r3, r4, r5, pc}
 80083f2:	bf00      	nop
 80083f4:	20000464 	.word	0x20000464

080083f8 <_isatty_r>:
 80083f8:	b538      	push	{r3, r4, r5, lr}
 80083fa:	4d06      	ldr	r5, [pc, #24]	; (8008414 <_isatty_r+0x1c>)
 80083fc:	2300      	movs	r3, #0
 80083fe:	4604      	mov	r4, r0
 8008400:	4608      	mov	r0, r1
 8008402:	602b      	str	r3, [r5, #0]
 8008404:	f7f9 fb6d 	bl	8001ae2 <_isatty>
 8008408:	1c43      	adds	r3, r0, #1
 800840a:	d102      	bne.n	8008412 <_isatty_r+0x1a>
 800840c:	682b      	ldr	r3, [r5, #0]
 800840e:	b103      	cbz	r3, 8008412 <_isatty_r+0x1a>
 8008410:	6023      	str	r3, [r4, #0]
 8008412:	bd38      	pop	{r3, r4, r5, pc}
 8008414:	20000464 	.word	0x20000464

08008418 <_sbrk_r>:
 8008418:	b538      	push	{r3, r4, r5, lr}
 800841a:	4d06      	ldr	r5, [pc, #24]	; (8008434 <_sbrk_r+0x1c>)
 800841c:	2300      	movs	r3, #0
 800841e:	4604      	mov	r4, r0
 8008420:	4608      	mov	r0, r1
 8008422:	602b      	str	r3, [r5, #0]
 8008424:	f7f9 fb76 	bl	8001b14 <_sbrk>
 8008428:	1c43      	adds	r3, r0, #1
 800842a:	d102      	bne.n	8008432 <_sbrk_r+0x1a>
 800842c:	682b      	ldr	r3, [r5, #0]
 800842e:	b103      	cbz	r3, 8008432 <_sbrk_r+0x1a>
 8008430:	6023      	str	r3, [r4, #0]
 8008432:	bd38      	pop	{r3, r4, r5, pc}
 8008434:	20000464 	.word	0x20000464

08008438 <memcpy>:
 8008438:	440a      	add	r2, r1
 800843a:	4291      	cmp	r1, r2
 800843c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008440:	d100      	bne.n	8008444 <memcpy+0xc>
 8008442:	4770      	bx	lr
 8008444:	b510      	push	{r4, lr}
 8008446:	f811 4b01 	ldrb.w	r4, [r1], #1
 800844a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800844e:	4291      	cmp	r1, r2
 8008450:	d1f9      	bne.n	8008446 <memcpy+0xe>
 8008452:	bd10      	pop	{r4, pc}
 8008454:	0000      	movs	r0, r0
	...

08008458 <nan>:
 8008458:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008460 <nan+0x8>
 800845c:	4770      	bx	lr
 800845e:	bf00      	nop
 8008460:	00000000 	.word	0x00000000
 8008464:	7ff80000 	.word	0x7ff80000

08008468 <__assert_func>:
 8008468:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800846a:	4614      	mov	r4, r2
 800846c:	461a      	mov	r2, r3
 800846e:	4b09      	ldr	r3, [pc, #36]	; (8008494 <__assert_func+0x2c>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4605      	mov	r5, r0
 8008474:	68d8      	ldr	r0, [r3, #12]
 8008476:	b14c      	cbz	r4, 800848c <__assert_func+0x24>
 8008478:	4b07      	ldr	r3, [pc, #28]	; (8008498 <__assert_func+0x30>)
 800847a:	9100      	str	r1, [sp, #0]
 800847c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008480:	4906      	ldr	r1, [pc, #24]	; (800849c <__assert_func+0x34>)
 8008482:	462b      	mov	r3, r5
 8008484:	f000 fbca 	bl	8008c1c <fiprintf>
 8008488:	f000 fbda 	bl	8008c40 <abort>
 800848c:	4b04      	ldr	r3, [pc, #16]	; (80084a0 <__assert_func+0x38>)
 800848e:	461c      	mov	r4, r3
 8008490:	e7f3      	b.n	800847a <__assert_func+0x12>
 8008492:	bf00      	nop
 8008494:	20000064 	.word	0x20000064
 8008498:	0800912a 	.word	0x0800912a
 800849c:	08009137 	.word	0x08009137
 80084a0:	08009165 	.word	0x08009165

080084a4 <_calloc_r>:
 80084a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80084a6:	fba1 2402 	umull	r2, r4, r1, r2
 80084aa:	b94c      	cbnz	r4, 80084c0 <_calloc_r+0x1c>
 80084ac:	4611      	mov	r1, r2
 80084ae:	9201      	str	r2, [sp, #4]
 80084b0:	f7fd ffe8 	bl	8006484 <_malloc_r>
 80084b4:	9a01      	ldr	r2, [sp, #4]
 80084b6:	4605      	mov	r5, r0
 80084b8:	b930      	cbnz	r0, 80084c8 <_calloc_r+0x24>
 80084ba:	4628      	mov	r0, r5
 80084bc:	b003      	add	sp, #12
 80084be:	bd30      	pop	{r4, r5, pc}
 80084c0:	220c      	movs	r2, #12
 80084c2:	6002      	str	r2, [r0, #0]
 80084c4:	2500      	movs	r5, #0
 80084c6:	e7f8      	b.n	80084ba <_calloc_r+0x16>
 80084c8:	4621      	mov	r1, r4
 80084ca:	f7fd f867 	bl	800559c <memset>
 80084ce:	e7f4      	b.n	80084ba <_calloc_r+0x16>

080084d0 <rshift>:
 80084d0:	6903      	ldr	r3, [r0, #16]
 80084d2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80084d6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80084da:	ea4f 1261 	mov.w	r2, r1, asr #5
 80084de:	f100 0414 	add.w	r4, r0, #20
 80084e2:	dd45      	ble.n	8008570 <rshift+0xa0>
 80084e4:	f011 011f 	ands.w	r1, r1, #31
 80084e8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80084ec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80084f0:	d10c      	bne.n	800850c <rshift+0x3c>
 80084f2:	f100 0710 	add.w	r7, r0, #16
 80084f6:	4629      	mov	r1, r5
 80084f8:	42b1      	cmp	r1, r6
 80084fa:	d334      	bcc.n	8008566 <rshift+0x96>
 80084fc:	1a9b      	subs	r3, r3, r2
 80084fe:	009b      	lsls	r3, r3, #2
 8008500:	1eea      	subs	r2, r5, #3
 8008502:	4296      	cmp	r6, r2
 8008504:	bf38      	it	cc
 8008506:	2300      	movcc	r3, #0
 8008508:	4423      	add	r3, r4
 800850a:	e015      	b.n	8008538 <rshift+0x68>
 800850c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008510:	f1c1 0820 	rsb	r8, r1, #32
 8008514:	40cf      	lsrs	r7, r1
 8008516:	f105 0e04 	add.w	lr, r5, #4
 800851a:	46a1      	mov	r9, r4
 800851c:	4576      	cmp	r6, lr
 800851e:	46f4      	mov	ip, lr
 8008520:	d815      	bhi.n	800854e <rshift+0x7e>
 8008522:	1a9a      	subs	r2, r3, r2
 8008524:	0092      	lsls	r2, r2, #2
 8008526:	3a04      	subs	r2, #4
 8008528:	3501      	adds	r5, #1
 800852a:	42ae      	cmp	r6, r5
 800852c:	bf38      	it	cc
 800852e:	2200      	movcc	r2, #0
 8008530:	18a3      	adds	r3, r4, r2
 8008532:	50a7      	str	r7, [r4, r2]
 8008534:	b107      	cbz	r7, 8008538 <rshift+0x68>
 8008536:	3304      	adds	r3, #4
 8008538:	1b1a      	subs	r2, r3, r4
 800853a:	42a3      	cmp	r3, r4
 800853c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008540:	bf08      	it	eq
 8008542:	2300      	moveq	r3, #0
 8008544:	6102      	str	r2, [r0, #16]
 8008546:	bf08      	it	eq
 8008548:	6143      	streq	r3, [r0, #20]
 800854a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800854e:	f8dc c000 	ldr.w	ip, [ip]
 8008552:	fa0c fc08 	lsl.w	ip, ip, r8
 8008556:	ea4c 0707 	orr.w	r7, ip, r7
 800855a:	f849 7b04 	str.w	r7, [r9], #4
 800855e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008562:	40cf      	lsrs	r7, r1
 8008564:	e7da      	b.n	800851c <rshift+0x4c>
 8008566:	f851 cb04 	ldr.w	ip, [r1], #4
 800856a:	f847 cf04 	str.w	ip, [r7, #4]!
 800856e:	e7c3      	b.n	80084f8 <rshift+0x28>
 8008570:	4623      	mov	r3, r4
 8008572:	e7e1      	b.n	8008538 <rshift+0x68>

08008574 <__hexdig_fun>:
 8008574:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008578:	2b09      	cmp	r3, #9
 800857a:	d802      	bhi.n	8008582 <__hexdig_fun+0xe>
 800857c:	3820      	subs	r0, #32
 800857e:	b2c0      	uxtb	r0, r0
 8008580:	4770      	bx	lr
 8008582:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008586:	2b05      	cmp	r3, #5
 8008588:	d801      	bhi.n	800858e <__hexdig_fun+0x1a>
 800858a:	3847      	subs	r0, #71	; 0x47
 800858c:	e7f7      	b.n	800857e <__hexdig_fun+0xa>
 800858e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008592:	2b05      	cmp	r3, #5
 8008594:	d801      	bhi.n	800859a <__hexdig_fun+0x26>
 8008596:	3827      	subs	r0, #39	; 0x27
 8008598:	e7f1      	b.n	800857e <__hexdig_fun+0xa>
 800859a:	2000      	movs	r0, #0
 800859c:	4770      	bx	lr
	...

080085a0 <__gethex>:
 80085a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a4:	4617      	mov	r7, r2
 80085a6:	680a      	ldr	r2, [r1, #0]
 80085a8:	b085      	sub	sp, #20
 80085aa:	f102 0b02 	add.w	fp, r2, #2
 80085ae:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80085b2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80085b6:	4681      	mov	r9, r0
 80085b8:	468a      	mov	sl, r1
 80085ba:	9302      	str	r3, [sp, #8]
 80085bc:	32fe      	adds	r2, #254	; 0xfe
 80085be:	eb02 030b 	add.w	r3, r2, fp
 80085c2:	46d8      	mov	r8, fp
 80085c4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80085c8:	9301      	str	r3, [sp, #4]
 80085ca:	2830      	cmp	r0, #48	; 0x30
 80085cc:	d0f7      	beq.n	80085be <__gethex+0x1e>
 80085ce:	f7ff ffd1 	bl	8008574 <__hexdig_fun>
 80085d2:	4604      	mov	r4, r0
 80085d4:	2800      	cmp	r0, #0
 80085d6:	d138      	bne.n	800864a <__gethex+0xaa>
 80085d8:	49a7      	ldr	r1, [pc, #668]	; (8008878 <__gethex+0x2d8>)
 80085da:	2201      	movs	r2, #1
 80085dc:	4640      	mov	r0, r8
 80085de:	f7ff fee7 	bl	80083b0 <strncmp>
 80085e2:	4606      	mov	r6, r0
 80085e4:	2800      	cmp	r0, #0
 80085e6:	d169      	bne.n	80086bc <__gethex+0x11c>
 80085e8:	f898 0001 	ldrb.w	r0, [r8, #1]
 80085ec:	465d      	mov	r5, fp
 80085ee:	f7ff ffc1 	bl	8008574 <__hexdig_fun>
 80085f2:	2800      	cmp	r0, #0
 80085f4:	d064      	beq.n	80086c0 <__gethex+0x120>
 80085f6:	465a      	mov	r2, fp
 80085f8:	7810      	ldrb	r0, [r2, #0]
 80085fa:	2830      	cmp	r0, #48	; 0x30
 80085fc:	4690      	mov	r8, r2
 80085fe:	f102 0201 	add.w	r2, r2, #1
 8008602:	d0f9      	beq.n	80085f8 <__gethex+0x58>
 8008604:	f7ff ffb6 	bl	8008574 <__hexdig_fun>
 8008608:	2301      	movs	r3, #1
 800860a:	fab0 f480 	clz	r4, r0
 800860e:	0964      	lsrs	r4, r4, #5
 8008610:	465e      	mov	r6, fp
 8008612:	9301      	str	r3, [sp, #4]
 8008614:	4642      	mov	r2, r8
 8008616:	4615      	mov	r5, r2
 8008618:	3201      	adds	r2, #1
 800861a:	7828      	ldrb	r0, [r5, #0]
 800861c:	f7ff ffaa 	bl	8008574 <__hexdig_fun>
 8008620:	2800      	cmp	r0, #0
 8008622:	d1f8      	bne.n	8008616 <__gethex+0x76>
 8008624:	4994      	ldr	r1, [pc, #592]	; (8008878 <__gethex+0x2d8>)
 8008626:	2201      	movs	r2, #1
 8008628:	4628      	mov	r0, r5
 800862a:	f7ff fec1 	bl	80083b0 <strncmp>
 800862e:	b978      	cbnz	r0, 8008650 <__gethex+0xb0>
 8008630:	b946      	cbnz	r6, 8008644 <__gethex+0xa4>
 8008632:	1c6e      	adds	r6, r5, #1
 8008634:	4632      	mov	r2, r6
 8008636:	4615      	mov	r5, r2
 8008638:	3201      	adds	r2, #1
 800863a:	7828      	ldrb	r0, [r5, #0]
 800863c:	f7ff ff9a 	bl	8008574 <__hexdig_fun>
 8008640:	2800      	cmp	r0, #0
 8008642:	d1f8      	bne.n	8008636 <__gethex+0x96>
 8008644:	1b73      	subs	r3, r6, r5
 8008646:	009e      	lsls	r6, r3, #2
 8008648:	e004      	b.n	8008654 <__gethex+0xb4>
 800864a:	2400      	movs	r4, #0
 800864c:	4626      	mov	r6, r4
 800864e:	e7e1      	b.n	8008614 <__gethex+0x74>
 8008650:	2e00      	cmp	r6, #0
 8008652:	d1f7      	bne.n	8008644 <__gethex+0xa4>
 8008654:	782b      	ldrb	r3, [r5, #0]
 8008656:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800865a:	2b50      	cmp	r3, #80	; 0x50
 800865c:	d13d      	bne.n	80086da <__gethex+0x13a>
 800865e:	786b      	ldrb	r3, [r5, #1]
 8008660:	2b2b      	cmp	r3, #43	; 0x2b
 8008662:	d02f      	beq.n	80086c4 <__gethex+0x124>
 8008664:	2b2d      	cmp	r3, #45	; 0x2d
 8008666:	d031      	beq.n	80086cc <__gethex+0x12c>
 8008668:	1c69      	adds	r1, r5, #1
 800866a:	f04f 0b00 	mov.w	fp, #0
 800866e:	7808      	ldrb	r0, [r1, #0]
 8008670:	f7ff ff80 	bl	8008574 <__hexdig_fun>
 8008674:	1e42      	subs	r2, r0, #1
 8008676:	b2d2      	uxtb	r2, r2
 8008678:	2a18      	cmp	r2, #24
 800867a:	d82e      	bhi.n	80086da <__gethex+0x13a>
 800867c:	f1a0 0210 	sub.w	r2, r0, #16
 8008680:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008684:	f7ff ff76 	bl	8008574 <__hexdig_fun>
 8008688:	f100 3cff 	add.w	ip, r0, #4294967295
 800868c:	fa5f fc8c 	uxtb.w	ip, ip
 8008690:	f1bc 0f18 	cmp.w	ip, #24
 8008694:	d91d      	bls.n	80086d2 <__gethex+0x132>
 8008696:	f1bb 0f00 	cmp.w	fp, #0
 800869a:	d000      	beq.n	800869e <__gethex+0xfe>
 800869c:	4252      	negs	r2, r2
 800869e:	4416      	add	r6, r2
 80086a0:	f8ca 1000 	str.w	r1, [sl]
 80086a4:	b1dc      	cbz	r4, 80086de <__gethex+0x13e>
 80086a6:	9b01      	ldr	r3, [sp, #4]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	bf14      	ite	ne
 80086ac:	f04f 0800 	movne.w	r8, #0
 80086b0:	f04f 0806 	moveq.w	r8, #6
 80086b4:	4640      	mov	r0, r8
 80086b6:	b005      	add	sp, #20
 80086b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086bc:	4645      	mov	r5, r8
 80086be:	4626      	mov	r6, r4
 80086c0:	2401      	movs	r4, #1
 80086c2:	e7c7      	b.n	8008654 <__gethex+0xb4>
 80086c4:	f04f 0b00 	mov.w	fp, #0
 80086c8:	1ca9      	adds	r1, r5, #2
 80086ca:	e7d0      	b.n	800866e <__gethex+0xce>
 80086cc:	f04f 0b01 	mov.w	fp, #1
 80086d0:	e7fa      	b.n	80086c8 <__gethex+0x128>
 80086d2:	230a      	movs	r3, #10
 80086d4:	fb03 0002 	mla	r0, r3, r2, r0
 80086d8:	e7d0      	b.n	800867c <__gethex+0xdc>
 80086da:	4629      	mov	r1, r5
 80086dc:	e7e0      	b.n	80086a0 <__gethex+0x100>
 80086de:	eba5 0308 	sub.w	r3, r5, r8
 80086e2:	3b01      	subs	r3, #1
 80086e4:	4621      	mov	r1, r4
 80086e6:	2b07      	cmp	r3, #7
 80086e8:	dc0a      	bgt.n	8008700 <__gethex+0x160>
 80086ea:	4648      	mov	r0, r9
 80086ec:	f7fd ff56 	bl	800659c <_Balloc>
 80086f0:	4604      	mov	r4, r0
 80086f2:	b940      	cbnz	r0, 8008706 <__gethex+0x166>
 80086f4:	4b61      	ldr	r3, [pc, #388]	; (800887c <__gethex+0x2dc>)
 80086f6:	4602      	mov	r2, r0
 80086f8:	21e4      	movs	r1, #228	; 0xe4
 80086fa:	4861      	ldr	r0, [pc, #388]	; (8008880 <__gethex+0x2e0>)
 80086fc:	f7ff feb4 	bl	8008468 <__assert_func>
 8008700:	3101      	adds	r1, #1
 8008702:	105b      	asrs	r3, r3, #1
 8008704:	e7ef      	b.n	80086e6 <__gethex+0x146>
 8008706:	f100 0a14 	add.w	sl, r0, #20
 800870a:	2300      	movs	r3, #0
 800870c:	495a      	ldr	r1, [pc, #360]	; (8008878 <__gethex+0x2d8>)
 800870e:	f8cd a004 	str.w	sl, [sp, #4]
 8008712:	469b      	mov	fp, r3
 8008714:	45a8      	cmp	r8, r5
 8008716:	d342      	bcc.n	800879e <__gethex+0x1fe>
 8008718:	9801      	ldr	r0, [sp, #4]
 800871a:	f840 bb04 	str.w	fp, [r0], #4
 800871e:	eba0 000a 	sub.w	r0, r0, sl
 8008722:	1080      	asrs	r0, r0, #2
 8008724:	6120      	str	r0, [r4, #16]
 8008726:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800872a:	4658      	mov	r0, fp
 800872c:	f7fe f828 	bl	8006780 <__hi0bits>
 8008730:	683d      	ldr	r5, [r7, #0]
 8008732:	eba8 0000 	sub.w	r0, r8, r0
 8008736:	42a8      	cmp	r0, r5
 8008738:	dd59      	ble.n	80087ee <__gethex+0x24e>
 800873a:	eba0 0805 	sub.w	r8, r0, r5
 800873e:	4641      	mov	r1, r8
 8008740:	4620      	mov	r0, r4
 8008742:	f7fe fbb7 	bl	8006eb4 <__any_on>
 8008746:	4683      	mov	fp, r0
 8008748:	b1b8      	cbz	r0, 800877a <__gethex+0x1da>
 800874a:	f108 33ff 	add.w	r3, r8, #4294967295
 800874e:	1159      	asrs	r1, r3, #5
 8008750:	f003 021f 	and.w	r2, r3, #31
 8008754:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008758:	f04f 0b01 	mov.w	fp, #1
 800875c:	fa0b f202 	lsl.w	r2, fp, r2
 8008760:	420a      	tst	r2, r1
 8008762:	d00a      	beq.n	800877a <__gethex+0x1da>
 8008764:	455b      	cmp	r3, fp
 8008766:	dd06      	ble.n	8008776 <__gethex+0x1d6>
 8008768:	f1a8 0102 	sub.w	r1, r8, #2
 800876c:	4620      	mov	r0, r4
 800876e:	f7fe fba1 	bl	8006eb4 <__any_on>
 8008772:	2800      	cmp	r0, #0
 8008774:	d138      	bne.n	80087e8 <__gethex+0x248>
 8008776:	f04f 0b02 	mov.w	fp, #2
 800877a:	4641      	mov	r1, r8
 800877c:	4620      	mov	r0, r4
 800877e:	f7ff fea7 	bl	80084d0 <rshift>
 8008782:	4446      	add	r6, r8
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	42b3      	cmp	r3, r6
 8008788:	da41      	bge.n	800880e <__gethex+0x26e>
 800878a:	4621      	mov	r1, r4
 800878c:	4648      	mov	r0, r9
 800878e:	f7fd ff45 	bl	800661c <_Bfree>
 8008792:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008794:	2300      	movs	r3, #0
 8008796:	6013      	str	r3, [r2, #0]
 8008798:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800879c:	e78a      	b.n	80086b4 <__gethex+0x114>
 800879e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80087a2:	2a2e      	cmp	r2, #46	; 0x2e
 80087a4:	d014      	beq.n	80087d0 <__gethex+0x230>
 80087a6:	2b20      	cmp	r3, #32
 80087a8:	d106      	bne.n	80087b8 <__gethex+0x218>
 80087aa:	9b01      	ldr	r3, [sp, #4]
 80087ac:	f843 bb04 	str.w	fp, [r3], #4
 80087b0:	f04f 0b00 	mov.w	fp, #0
 80087b4:	9301      	str	r3, [sp, #4]
 80087b6:	465b      	mov	r3, fp
 80087b8:	7828      	ldrb	r0, [r5, #0]
 80087ba:	9303      	str	r3, [sp, #12]
 80087bc:	f7ff feda 	bl	8008574 <__hexdig_fun>
 80087c0:	9b03      	ldr	r3, [sp, #12]
 80087c2:	f000 000f 	and.w	r0, r0, #15
 80087c6:	4098      	lsls	r0, r3
 80087c8:	ea4b 0b00 	orr.w	fp, fp, r0
 80087cc:	3304      	adds	r3, #4
 80087ce:	e7a1      	b.n	8008714 <__gethex+0x174>
 80087d0:	45a8      	cmp	r8, r5
 80087d2:	d8e8      	bhi.n	80087a6 <__gethex+0x206>
 80087d4:	2201      	movs	r2, #1
 80087d6:	4628      	mov	r0, r5
 80087d8:	9303      	str	r3, [sp, #12]
 80087da:	f7ff fde9 	bl	80083b0 <strncmp>
 80087de:	4926      	ldr	r1, [pc, #152]	; (8008878 <__gethex+0x2d8>)
 80087e0:	9b03      	ldr	r3, [sp, #12]
 80087e2:	2800      	cmp	r0, #0
 80087e4:	d1df      	bne.n	80087a6 <__gethex+0x206>
 80087e6:	e795      	b.n	8008714 <__gethex+0x174>
 80087e8:	f04f 0b03 	mov.w	fp, #3
 80087ec:	e7c5      	b.n	800877a <__gethex+0x1da>
 80087ee:	da0b      	bge.n	8008808 <__gethex+0x268>
 80087f0:	eba5 0800 	sub.w	r8, r5, r0
 80087f4:	4621      	mov	r1, r4
 80087f6:	4642      	mov	r2, r8
 80087f8:	4648      	mov	r0, r9
 80087fa:	f7fe f929 	bl	8006a50 <__lshift>
 80087fe:	eba6 0608 	sub.w	r6, r6, r8
 8008802:	4604      	mov	r4, r0
 8008804:	f100 0a14 	add.w	sl, r0, #20
 8008808:	f04f 0b00 	mov.w	fp, #0
 800880c:	e7ba      	b.n	8008784 <__gethex+0x1e4>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	42b3      	cmp	r3, r6
 8008812:	dd73      	ble.n	80088fc <__gethex+0x35c>
 8008814:	1b9e      	subs	r6, r3, r6
 8008816:	42b5      	cmp	r5, r6
 8008818:	dc34      	bgt.n	8008884 <__gethex+0x2e4>
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2b02      	cmp	r3, #2
 800881e:	d023      	beq.n	8008868 <__gethex+0x2c8>
 8008820:	2b03      	cmp	r3, #3
 8008822:	d025      	beq.n	8008870 <__gethex+0x2d0>
 8008824:	2b01      	cmp	r3, #1
 8008826:	d115      	bne.n	8008854 <__gethex+0x2b4>
 8008828:	42b5      	cmp	r5, r6
 800882a:	d113      	bne.n	8008854 <__gethex+0x2b4>
 800882c:	2d01      	cmp	r5, #1
 800882e:	d10b      	bne.n	8008848 <__gethex+0x2a8>
 8008830:	9a02      	ldr	r2, [sp, #8]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6013      	str	r3, [r2, #0]
 8008836:	2301      	movs	r3, #1
 8008838:	6123      	str	r3, [r4, #16]
 800883a:	f8ca 3000 	str.w	r3, [sl]
 800883e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008840:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008844:	601c      	str	r4, [r3, #0]
 8008846:	e735      	b.n	80086b4 <__gethex+0x114>
 8008848:	1e69      	subs	r1, r5, #1
 800884a:	4620      	mov	r0, r4
 800884c:	f7fe fb32 	bl	8006eb4 <__any_on>
 8008850:	2800      	cmp	r0, #0
 8008852:	d1ed      	bne.n	8008830 <__gethex+0x290>
 8008854:	4621      	mov	r1, r4
 8008856:	4648      	mov	r0, r9
 8008858:	f7fd fee0 	bl	800661c <_Bfree>
 800885c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800885e:	2300      	movs	r3, #0
 8008860:	6013      	str	r3, [r2, #0]
 8008862:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008866:	e725      	b.n	80086b4 <__gethex+0x114>
 8008868:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800886a:	2b00      	cmp	r3, #0
 800886c:	d1f2      	bne.n	8008854 <__gethex+0x2b4>
 800886e:	e7df      	b.n	8008830 <__gethex+0x290>
 8008870:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008872:	2b00      	cmp	r3, #0
 8008874:	d1dc      	bne.n	8008830 <__gethex+0x290>
 8008876:	e7ed      	b.n	8008854 <__gethex+0x2b4>
 8008878:	08008fbc 	.word	0x08008fbc
 800887c:	08008e51 	.word	0x08008e51
 8008880:	08009166 	.word	0x08009166
 8008884:	f106 38ff 	add.w	r8, r6, #4294967295
 8008888:	f1bb 0f00 	cmp.w	fp, #0
 800888c:	d133      	bne.n	80088f6 <__gethex+0x356>
 800888e:	f1b8 0f00 	cmp.w	r8, #0
 8008892:	d004      	beq.n	800889e <__gethex+0x2fe>
 8008894:	4641      	mov	r1, r8
 8008896:	4620      	mov	r0, r4
 8008898:	f7fe fb0c 	bl	8006eb4 <__any_on>
 800889c:	4683      	mov	fp, r0
 800889e:	ea4f 1268 	mov.w	r2, r8, asr #5
 80088a2:	2301      	movs	r3, #1
 80088a4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80088a8:	f008 081f 	and.w	r8, r8, #31
 80088ac:	fa03 f308 	lsl.w	r3, r3, r8
 80088b0:	4213      	tst	r3, r2
 80088b2:	4631      	mov	r1, r6
 80088b4:	4620      	mov	r0, r4
 80088b6:	bf18      	it	ne
 80088b8:	f04b 0b02 	orrne.w	fp, fp, #2
 80088bc:	1bad      	subs	r5, r5, r6
 80088be:	f7ff fe07 	bl	80084d0 <rshift>
 80088c2:	687e      	ldr	r6, [r7, #4]
 80088c4:	f04f 0802 	mov.w	r8, #2
 80088c8:	f1bb 0f00 	cmp.w	fp, #0
 80088cc:	d04a      	beq.n	8008964 <__gethex+0x3c4>
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2b02      	cmp	r3, #2
 80088d2:	d016      	beq.n	8008902 <__gethex+0x362>
 80088d4:	2b03      	cmp	r3, #3
 80088d6:	d018      	beq.n	800890a <__gethex+0x36a>
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d109      	bne.n	80088f0 <__gethex+0x350>
 80088dc:	f01b 0f02 	tst.w	fp, #2
 80088e0:	d006      	beq.n	80088f0 <__gethex+0x350>
 80088e2:	f8da 3000 	ldr.w	r3, [sl]
 80088e6:	ea4b 0b03 	orr.w	fp, fp, r3
 80088ea:	f01b 0f01 	tst.w	fp, #1
 80088ee:	d10f      	bne.n	8008910 <__gethex+0x370>
 80088f0:	f048 0810 	orr.w	r8, r8, #16
 80088f4:	e036      	b.n	8008964 <__gethex+0x3c4>
 80088f6:	f04f 0b01 	mov.w	fp, #1
 80088fa:	e7d0      	b.n	800889e <__gethex+0x2fe>
 80088fc:	f04f 0801 	mov.w	r8, #1
 8008900:	e7e2      	b.n	80088c8 <__gethex+0x328>
 8008902:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008904:	f1c3 0301 	rsb	r3, r3, #1
 8008908:	930f      	str	r3, [sp, #60]	; 0x3c
 800890a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800890c:	2b00      	cmp	r3, #0
 800890e:	d0ef      	beq.n	80088f0 <__gethex+0x350>
 8008910:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008914:	f104 0214 	add.w	r2, r4, #20
 8008918:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800891c:	9301      	str	r3, [sp, #4]
 800891e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8008922:	2300      	movs	r3, #0
 8008924:	4694      	mov	ip, r2
 8008926:	f852 1b04 	ldr.w	r1, [r2], #4
 800892a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800892e:	d01e      	beq.n	800896e <__gethex+0x3ce>
 8008930:	3101      	adds	r1, #1
 8008932:	f8cc 1000 	str.w	r1, [ip]
 8008936:	f1b8 0f02 	cmp.w	r8, #2
 800893a:	f104 0214 	add.w	r2, r4, #20
 800893e:	d13d      	bne.n	80089bc <__gethex+0x41c>
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	3b01      	subs	r3, #1
 8008944:	42ab      	cmp	r3, r5
 8008946:	d10b      	bne.n	8008960 <__gethex+0x3c0>
 8008948:	1169      	asrs	r1, r5, #5
 800894a:	2301      	movs	r3, #1
 800894c:	f005 051f 	and.w	r5, r5, #31
 8008950:	fa03 f505 	lsl.w	r5, r3, r5
 8008954:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008958:	421d      	tst	r5, r3
 800895a:	bf18      	it	ne
 800895c:	f04f 0801 	movne.w	r8, #1
 8008960:	f048 0820 	orr.w	r8, r8, #32
 8008964:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008966:	601c      	str	r4, [r3, #0]
 8008968:	9b02      	ldr	r3, [sp, #8]
 800896a:	601e      	str	r6, [r3, #0]
 800896c:	e6a2      	b.n	80086b4 <__gethex+0x114>
 800896e:	4290      	cmp	r0, r2
 8008970:	f842 3c04 	str.w	r3, [r2, #-4]
 8008974:	d8d6      	bhi.n	8008924 <__gethex+0x384>
 8008976:	68a2      	ldr	r2, [r4, #8]
 8008978:	4593      	cmp	fp, r2
 800897a:	db17      	blt.n	80089ac <__gethex+0x40c>
 800897c:	6861      	ldr	r1, [r4, #4]
 800897e:	4648      	mov	r0, r9
 8008980:	3101      	adds	r1, #1
 8008982:	f7fd fe0b 	bl	800659c <_Balloc>
 8008986:	4682      	mov	sl, r0
 8008988:	b918      	cbnz	r0, 8008992 <__gethex+0x3f2>
 800898a:	4b1b      	ldr	r3, [pc, #108]	; (80089f8 <__gethex+0x458>)
 800898c:	4602      	mov	r2, r0
 800898e:	2184      	movs	r1, #132	; 0x84
 8008990:	e6b3      	b.n	80086fa <__gethex+0x15a>
 8008992:	6922      	ldr	r2, [r4, #16]
 8008994:	3202      	adds	r2, #2
 8008996:	f104 010c 	add.w	r1, r4, #12
 800899a:	0092      	lsls	r2, r2, #2
 800899c:	300c      	adds	r0, #12
 800899e:	f7ff fd4b 	bl	8008438 <memcpy>
 80089a2:	4621      	mov	r1, r4
 80089a4:	4648      	mov	r0, r9
 80089a6:	f7fd fe39 	bl	800661c <_Bfree>
 80089aa:	4654      	mov	r4, sl
 80089ac:	6922      	ldr	r2, [r4, #16]
 80089ae:	1c51      	adds	r1, r2, #1
 80089b0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80089b4:	6121      	str	r1, [r4, #16]
 80089b6:	2101      	movs	r1, #1
 80089b8:	6151      	str	r1, [r2, #20]
 80089ba:	e7bc      	b.n	8008936 <__gethex+0x396>
 80089bc:	6921      	ldr	r1, [r4, #16]
 80089be:	4559      	cmp	r1, fp
 80089c0:	dd0b      	ble.n	80089da <__gethex+0x43a>
 80089c2:	2101      	movs	r1, #1
 80089c4:	4620      	mov	r0, r4
 80089c6:	f7ff fd83 	bl	80084d0 <rshift>
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	3601      	adds	r6, #1
 80089ce:	42b3      	cmp	r3, r6
 80089d0:	f6ff aedb 	blt.w	800878a <__gethex+0x1ea>
 80089d4:	f04f 0801 	mov.w	r8, #1
 80089d8:	e7c2      	b.n	8008960 <__gethex+0x3c0>
 80089da:	f015 051f 	ands.w	r5, r5, #31
 80089de:	d0f9      	beq.n	80089d4 <__gethex+0x434>
 80089e0:	9b01      	ldr	r3, [sp, #4]
 80089e2:	441a      	add	r2, r3
 80089e4:	f1c5 0520 	rsb	r5, r5, #32
 80089e8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 80089ec:	f7fd fec8 	bl	8006780 <__hi0bits>
 80089f0:	42a8      	cmp	r0, r5
 80089f2:	dbe6      	blt.n	80089c2 <__gethex+0x422>
 80089f4:	e7ee      	b.n	80089d4 <__gethex+0x434>
 80089f6:	bf00      	nop
 80089f8:	08008e51 	.word	0x08008e51

080089fc <L_shift>:
 80089fc:	f1c2 0208 	rsb	r2, r2, #8
 8008a00:	0092      	lsls	r2, r2, #2
 8008a02:	b570      	push	{r4, r5, r6, lr}
 8008a04:	f1c2 0620 	rsb	r6, r2, #32
 8008a08:	6843      	ldr	r3, [r0, #4]
 8008a0a:	6804      	ldr	r4, [r0, #0]
 8008a0c:	fa03 f506 	lsl.w	r5, r3, r6
 8008a10:	432c      	orrs	r4, r5
 8008a12:	40d3      	lsrs	r3, r2
 8008a14:	6004      	str	r4, [r0, #0]
 8008a16:	f840 3f04 	str.w	r3, [r0, #4]!
 8008a1a:	4288      	cmp	r0, r1
 8008a1c:	d3f4      	bcc.n	8008a08 <L_shift+0xc>
 8008a1e:	bd70      	pop	{r4, r5, r6, pc}

08008a20 <__match>:
 8008a20:	b530      	push	{r4, r5, lr}
 8008a22:	6803      	ldr	r3, [r0, #0]
 8008a24:	3301      	adds	r3, #1
 8008a26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a2a:	b914      	cbnz	r4, 8008a32 <__match+0x12>
 8008a2c:	6003      	str	r3, [r0, #0]
 8008a2e:	2001      	movs	r0, #1
 8008a30:	bd30      	pop	{r4, r5, pc}
 8008a32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a36:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008a3a:	2d19      	cmp	r5, #25
 8008a3c:	bf98      	it	ls
 8008a3e:	3220      	addls	r2, #32
 8008a40:	42a2      	cmp	r2, r4
 8008a42:	d0f0      	beq.n	8008a26 <__match+0x6>
 8008a44:	2000      	movs	r0, #0
 8008a46:	e7f3      	b.n	8008a30 <__match+0x10>

08008a48 <__hexnan>:
 8008a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a4c:	680b      	ldr	r3, [r1, #0]
 8008a4e:	6801      	ldr	r1, [r0, #0]
 8008a50:	115e      	asrs	r6, r3, #5
 8008a52:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008a56:	f013 031f 	ands.w	r3, r3, #31
 8008a5a:	b087      	sub	sp, #28
 8008a5c:	bf18      	it	ne
 8008a5e:	3604      	addne	r6, #4
 8008a60:	2500      	movs	r5, #0
 8008a62:	1f37      	subs	r7, r6, #4
 8008a64:	4682      	mov	sl, r0
 8008a66:	4690      	mov	r8, r2
 8008a68:	9301      	str	r3, [sp, #4]
 8008a6a:	f846 5c04 	str.w	r5, [r6, #-4]
 8008a6e:	46b9      	mov	r9, r7
 8008a70:	463c      	mov	r4, r7
 8008a72:	9502      	str	r5, [sp, #8]
 8008a74:	46ab      	mov	fp, r5
 8008a76:	784a      	ldrb	r2, [r1, #1]
 8008a78:	1c4b      	adds	r3, r1, #1
 8008a7a:	9303      	str	r3, [sp, #12]
 8008a7c:	b342      	cbz	r2, 8008ad0 <__hexnan+0x88>
 8008a7e:	4610      	mov	r0, r2
 8008a80:	9105      	str	r1, [sp, #20]
 8008a82:	9204      	str	r2, [sp, #16]
 8008a84:	f7ff fd76 	bl	8008574 <__hexdig_fun>
 8008a88:	2800      	cmp	r0, #0
 8008a8a:	d14f      	bne.n	8008b2c <__hexnan+0xe4>
 8008a8c:	9a04      	ldr	r2, [sp, #16]
 8008a8e:	9905      	ldr	r1, [sp, #20]
 8008a90:	2a20      	cmp	r2, #32
 8008a92:	d818      	bhi.n	8008ac6 <__hexnan+0x7e>
 8008a94:	9b02      	ldr	r3, [sp, #8]
 8008a96:	459b      	cmp	fp, r3
 8008a98:	dd13      	ble.n	8008ac2 <__hexnan+0x7a>
 8008a9a:	454c      	cmp	r4, r9
 8008a9c:	d206      	bcs.n	8008aac <__hexnan+0x64>
 8008a9e:	2d07      	cmp	r5, #7
 8008aa0:	dc04      	bgt.n	8008aac <__hexnan+0x64>
 8008aa2:	462a      	mov	r2, r5
 8008aa4:	4649      	mov	r1, r9
 8008aa6:	4620      	mov	r0, r4
 8008aa8:	f7ff ffa8 	bl	80089fc <L_shift>
 8008aac:	4544      	cmp	r4, r8
 8008aae:	d950      	bls.n	8008b52 <__hexnan+0x10a>
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	f1a4 0904 	sub.w	r9, r4, #4
 8008ab6:	f844 3c04 	str.w	r3, [r4, #-4]
 8008aba:	f8cd b008 	str.w	fp, [sp, #8]
 8008abe:	464c      	mov	r4, r9
 8008ac0:	461d      	mov	r5, r3
 8008ac2:	9903      	ldr	r1, [sp, #12]
 8008ac4:	e7d7      	b.n	8008a76 <__hexnan+0x2e>
 8008ac6:	2a29      	cmp	r2, #41	; 0x29
 8008ac8:	d155      	bne.n	8008b76 <__hexnan+0x12e>
 8008aca:	3102      	adds	r1, #2
 8008acc:	f8ca 1000 	str.w	r1, [sl]
 8008ad0:	f1bb 0f00 	cmp.w	fp, #0
 8008ad4:	d04f      	beq.n	8008b76 <__hexnan+0x12e>
 8008ad6:	454c      	cmp	r4, r9
 8008ad8:	d206      	bcs.n	8008ae8 <__hexnan+0xa0>
 8008ada:	2d07      	cmp	r5, #7
 8008adc:	dc04      	bgt.n	8008ae8 <__hexnan+0xa0>
 8008ade:	462a      	mov	r2, r5
 8008ae0:	4649      	mov	r1, r9
 8008ae2:	4620      	mov	r0, r4
 8008ae4:	f7ff ff8a 	bl	80089fc <L_shift>
 8008ae8:	4544      	cmp	r4, r8
 8008aea:	d934      	bls.n	8008b56 <__hexnan+0x10e>
 8008aec:	f1a8 0204 	sub.w	r2, r8, #4
 8008af0:	4623      	mov	r3, r4
 8008af2:	f853 1b04 	ldr.w	r1, [r3], #4
 8008af6:	f842 1f04 	str.w	r1, [r2, #4]!
 8008afa:	429f      	cmp	r7, r3
 8008afc:	d2f9      	bcs.n	8008af2 <__hexnan+0xaa>
 8008afe:	1b3b      	subs	r3, r7, r4
 8008b00:	f023 0303 	bic.w	r3, r3, #3
 8008b04:	3304      	adds	r3, #4
 8008b06:	3e03      	subs	r6, #3
 8008b08:	3401      	adds	r4, #1
 8008b0a:	42a6      	cmp	r6, r4
 8008b0c:	bf38      	it	cc
 8008b0e:	2304      	movcc	r3, #4
 8008b10:	4443      	add	r3, r8
 8008b12:	2200      	movs	r2, #0
 8008b14:	f843 2b04 	str.w	r2, [r3], #4
 8008b18:	429f      	cmp	r7, r3
 8008b1a:	d2fb      	bcs.n	8008b14 <__hexnan+0xcc>
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	b91b      	cbnz	r3, 8008b28 <__hexnan+0xe0>
 8008b20:	4547      	cmp	r7, r8
 8008b22:	d126      	bne.n	8008b72 <__hexnan+0x12a>
 8008b24:	2301      	movs	r3, #1
 8008b26:	603b      	str	r3, [r7, #0]
 8008b28:	2005      	movs	r0, #5
 8008b2a:	e025      	b.n	8008b78 <__hexnan+0x130>
 8008b2c:	3501      	adds	r5, #1
 8008b2e:	2d08      	cmp	r5, #8
 8008b30:	f10b 0b01 	add.w	fp, fp, #1
 8008b34:	dd06      	ble.n	8008b44 <__hexnan+0xfc>
 8008b36:	4544      	cmp	r4, r8
 8008b38:	d9c3      	bls.n	8008ac2 <__hexnan+0x7a>
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b40:	2501      	movs	r5, #1
 8008b42:	3c04      	subs	r4, #4
 8008b44:	6822      	ldr	r2, [r4, #0]
 8008b46:	f000 000f 	and.w	r0, r0, #15
 8008b4a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008b4e:	6020      	str	r0, [r4, #0]
 8008b50:	e7b7      	b.n	8008ac2 <__hexnan+0x7a>
 8008b52:	2508      	movs	r5, #8
 8008b54:	e7b5      	b.n	8008ac2 <__hexnan+0x7a>
 8008b56:	9b01      	ldr	r3, [sp, #4]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d0df      	beq.n	8008b1c <__hexnan+0xd4>
 8008b5c:	f1c3 0320 	rsb	r3, r3, #32
 8008b60:	f04f 32ff 	mov.w	r2, #4294967295
 8008b64:	40da      	lsrs	r2, r3
 8008b66:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008b6a:	4013      	ands	r3, r2
 8008b6c:	f846 3c04 	str.w	r3, [r6, #-4]
 8008b70:	e7d4      	b.n	8008b1c <__hexnan+0xd4>
 8008b72:	3f04      	subs	r7, #4
 8008b74:	e7d2      	b.n	8008b1c <__hexnan+0xd4>
 8008b76:	2004      	movs	r0, #4
 8008b78:	b007      	add	sp, #28
 8008b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008b7e <__ascii_mbtowc>:
 8008b7e:	b082      	sub	sp, #8
 8008b80:	b901      	cbnz	r1, 8008b84 <__ascii_mbtowc+0x6>
 8008b82:	a901      	add	r1, sp, #4
 8008b84:	b142      	cbz	r2, 8008b98 <__ascii_mbtowc+0x1a>
 8008b86:	b14b      	cbz	r3, 8008b9c <__ascii_mbtowc+0x1e>
 8008b88:	7813      	ldrb	r3, [r2, #0]
 8008b8a:	600b      	str	r3, [r1, #0]
 8008b8c:	7812      	ldrb	r2, [r2, #0]
 8008b8e:	1e10      	subs	r0, r2, #0
 8008b90:	bf18      	it	ne
 8008b92:	2001      	movne	r0, #1
 8008b94:	b002      	add	sp, #8
 8008b96:	4770      	bx	lr
 8008b98:	4610      	mov	r0, r2
 8008b9a:	e7fb      	b.n	8008b94 <__ascii_mbtowc+0x16>
 8008b9c:	f06f 0001 	mvn.w	r0, #1
 8008ba0:	e7f8      	b.n	8008b94 <__ascii_mbtowc+0x16>

08008ba2 <_realloc_r>:
 8008ba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ba6:	4680      	mov	r8, r0
 8008ba8:	4614      	mov	r4, r2
 8008baa:	460e      	mov	r6, r1
 8008bac:	b921      	cbnz	r1, 8008bb8 <_realloc_r+0x16>
 8008bae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb2:	4611      	mov	r1, r2
 8008bb4:	f7fd bc66 	b.w	8006484 <_malloc_r>
 8008bb8:	b92a      	cbnz	r2, 8008bc6 <_realloc_r+0x24>
 8008bba:	f7fd fbef 	bl	800639c <_free_r>
 8008bbe:	4625      	mov	r5, r4
 8008bc0:	4628      	mov	r0, r5
 8008bc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bc6:	f000 f842 	bl	8008c4e <_malloc_usable_size_r>
 8008bca:	4284      	cmp	r4, r0
 8008bcc:	4607      	mov	r7, r0
 8008bce:	d802      	bhi.n	8008bd6 <_realloc_r+0x34>
 8008bd0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008bd4:	d812      	bhi.n	8008bfc <_realloc_r+0x5a>
 8008bd6:	4621      	mov	r1, r4
 8008bd8:	4640      	mov	r0, r8
 8008bda:	f7fd fc53 	bl	8006484 <_malloc_r>
 8008bde:	4605      	mov	r5, r0
 8008be0:	2800      	cmp	r0, #0
 8008be2:	d0ed      	beq.n	8008bc0 <_realloc_r+0x1e>
 8008be4:	42bc      	cmp	r4, r7
 8008be6:	4622      	mov	r2, r4
 8008be8:	4631      	mov	r1, r6
 8008bea:	bf28      	it	cs
 8008bec:	463a      	movcs	r2, r7
 8008bee:	f7ff fc23 	bl	8008438 <memcpy>
 8008bf2:	4631      	mov	r1, r6
 8008bf4:	4640      	mov	r0, r8
 8008bf6:	f7fd fbd1 	bl	800639c <_free_r>
 8008bfa:	e7e1      	b.n	8008bc0 <_realloc_r+0x1e>
 8008bfc:	4635      	mov	r5, r6
 8008bfe:	e7df      	b.n	8008bc0 <_realloc_r+0x1e>

08008c00 <__ascii_wctomb>:
 8008c00:	b149      	cbz	r1, 8008c16 <__ascii_wctomb+0x16>
 8008c02:	2aff      	cmp	r2, #255	; 0xff
 8008c04:	bf85      	ittet	hi
 8008c06:	238a      	movhi	r3, #138	; 0x8a
 8008c08:	6003      	strhi	r3, [r0, #0]
 8008c0a:	700a      	strbls	r2, [r1, #0]
 8008c0c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008c10:	bf98      	it	ls
 8008c12:	2001      	movls	r0, #1
 8008c14:	4770      	bx	lr
 8008c16:	4608      	mov	r0, r1
 8008c18:	4770      	bx	lr
	...

08008c1c <fiprintf>:
 8008c1c:	b40e      	push	{r1, r2, r3}
 8008c1e:	b503      	push	{r0, r1, lr}
 8008c20:	4601      	mov	r1, r0
 8008c22:	ab03      	add	r3, sp, #12
 8008c24:	4805      	ldr	r0, [pc, #20]	; (8008c3c <fiprintf+0x20>)
 8008c26:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c2a:	6800      	ldr	r0, [r0, #0]
 8008c2c:	9301      	str	r3, [sp, #4]
 8008c2e:	f7ff f97b 	bl	8007f28 <_vfiprintf_r>
 8008c32:	b002      	add	sp, #8
 8008c34:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c38:	b003      	add	sp, #12
 8008c3a:	4770      	bx	lr
 8008c3c:	20000064 	.word	0x20000064

08008c40 <abort>:
 8008c40:	b508      	push	{r3, lr}
 8008c42:	2006      	movs	r0, #6
 8008c44:	f000 f834 	bl	8008cb0 <raise>
 8008c48:	2001      	movs	r0, #1
 8008c4a:	f7f8 feeb 	bl	8001a24 <_exit>

08008c4e <_malloc_usable_size_r>:
 8008c4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c52:	1f18      	subs	r0, r3, #4
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	bfbc      	itt	lt
 8008c58:	580b      	ldrlt	r3, [r1, r0]
 8008c5a:	18c0      	addlt	r0, r0, r3
 8008c5c:	4770      	bx	lr

08008c5e <_raise_r>:
 8008c5e:	291f      	cmp	r1, #31
 8008c60:	b538      	push	{r3, r4, r5, lr}
 8008c62:	4604      	mov	r4, r0
 8008c64:	460d      	mov	r5, r1
 8008c66:	d904      	bls.n	8008c72 <_raise_r+0x14>
 8008c68:	2316      	movs	r3, #22
 8008c6a:	6003      	str	r3, [r0, #0]
 8008c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c70:	bd38      	pop	{r3, r4, r5, pc}
 8008c72:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008c74:	b112      	cbz	r2, 8008c7c <_raise_r+0x1e>
 8008c76:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c7a:	b94b      	cbnz	r3, 8008c90 <_raise_r+0x32>
 8008c7c:	4620      	mov	r0, r4
 8008c7e:	f000 f831 	bl	8008ce4 <_getpid_r>
 8008c82:	462a      	mov	r2, r5
 8008c84:	4601      	mov	r1, r0
 8008c86:	4620      	mov	r0, r4
 8008c88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c8c:	f000 b818 	b.w	8008cc0 <_kill_r>
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d00a      	beq.n	8008caa <_raise_r+0x4c>
 8008c94:	1c59      	adds	r1, r3, #1
 8008c96:	d103      	bne.n	8008ca0 <_raise_r+0x42>
 8008c98:	2316      	movs	r3, #22
 8008c9a:	6003      	str	r3, [r0, #0]
 8008c9c:	2001      	movs	r0, #1
 8008c9e:	e7e7      	b.n	8008c70 <_raise_r+0x12>
 8008ca0:	2400      	movs	r4, #0
 8008ca2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ca6:	4628      	mov	r0, r5
 8008ca8:	4798      	blx	r3
 8008caa:	2000      	movs	r0, #0
 8008cac:	e7e0      	b.n	8008c70 <_raise_r+0x12>
	...

08008cb0 <raise>:
 8008cb0:	4b02      	ldr	r3, [pc, #8]	; (8008cbc <raise+0xc>)
 8008cb2:	4601      	mov	r1, r0
 8008cb4:	6818      	ldr	r0, [r3, #0]
 8008cb6:	f7ff bfd2 	b.w	8008c5e <_raise_r>
 8008cba:	bf00      	nop
 8008cbc:	20000064 	.word	0x20000064

08008cc0 <_kill_r>:
 8008cc0:	b538      	push	{r3, r4, r5, lr}
 8008cc2:	4d07      	ldr	r5, [pc, #28]	; (8008ce0 <_kill_r+0x20>)
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	4604      	mov	r4, r0
 8008cc8:	4608      	mov	r0, r1
 8008cca:	4611      	mov	r1, r2
 8008ccc:	602b      	str	r3, [r5, #0]
 8008cce:	f7f8 fe99 	bl	8001a04 <_kill>
 8008cd2:	1c43      	adds	r3, r0, #1
 8008cd4:	d102      	bne.n	8008cdc <_kill_r+0x1c>
 8008cd6:	682b      	ldr	r3, [r5, #0]
 8008cd8:	b103      	cbz	r3, 8008cdc <_kill_r+0x1c>
 8008cda:	6023      	str	r3, [r4, #0]
 8008cdc:	bd38      	pop	{r3, r4, r5, pc}
 8008cde:	bf00      	nop
 8008ce0:	20000464 	.word	0x20000464

08008ce4 <_getpid_r>:
 8008ce4:	f7f8 be86 	b.w	80019f4 <_getpid>

08008ce8 <_init>:
 8008ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cea:	bf00      	nop
 8008cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cee:	bc08      	pop	{r3}
 8008cf0:	469e      	mov	lr, r3
 8008cf2:	4770      	bx	lr

08008cf4 <_fini>:
 8008cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cf6:	bf00      	nop
 8008cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cfa:	bc08      	pop	{r3}
 8008cfc:	469e      	mov	lr, r3
 8008cfe:	4770      	bx	lr
