{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654255222136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654255222137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 15:50:21 2022 " "Processing started: Fri Jun 03 15:50:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654255222137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654255222137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654255222137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1654255222641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "../Codes/WB_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/val2_ganerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Val2_Generator " "Found entity 1: Val2_Generator" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/status_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Status_Reg " "Found entity 1: Status_Reg" {  } { { "../Codes/Status_Reg.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Status_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222695 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAM_Controller.v(26) " "Verilog HDL information at SRAM_Controller.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1654255222698 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAM_Controller.v(35) " "Verilog HDL information at SRAM_Controller.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1654255222698 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(57) " "Verilog HDL warning at SRAM_Controller.v(57): extended using \"x\" or \"z\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1654255222698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../Codes/SRAM.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Codes/Register.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "../Codes/Mux4to1.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "../Codes/Mux2to1.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/mem_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Stage_Reg " "Found entity 1: MEM_Stage_Reg" {  } { { "../Codes/MEM_Stage_Reg.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/MEM_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "../Codes/InstMemory.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/if_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage_Reg " "Found entity 1: IF_Stage_Reg" {  } { { "../Codes/IF_Stage_Reg.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Stage " "Found entity 1: IF_Stage" {  } { { "../Codes/IF_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/id_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage_Reg " "Found entity 1: ID_Stage_Reg" {  } { { "../Codes/ID_Stage_Reg.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Stage " "Found entity 1: ID_Stage" {  } { { "../Codes/ID_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit2 " "Found entity 1: Hazard_Detection_Unit2" {  } { { "../Codes/Hazard_Detection_Unit2.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "../Codes/Hazard_Detection_Unit.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/fowarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/fowarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "../Codes/Fowarding_Unit.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Fowarding_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/exe_stage_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage_Reg " "Found entity 1: EXE_Stage_Reg" {  } { { "../Codes/EXE_Stage_Reg.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/exe_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/exe_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_Stage " "Found entity 1: EXE_Stage" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../Codes/ControlUnit.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "../Codes/ConditionCheck.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ConditionCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/arm_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/arm_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_cpu " "Found entity 1: ARM_cpu" {  } { { "../Codes/ARM_cpu.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/arman/documents/uni/term8/computer architecture lab/arm-architecture/codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255222752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255222752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM_cpu " "Elaborating entity \"ARM_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654255222955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage IF_Stage:if_stage " "Elaborating entity \"IF_Stage\" for hierarchy \"IF_Stage:if_stage\"" {  } { { "../Codes/ARM_cpu.v" "if_stage" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255223001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register IF_Stage:if_stage\|Register:PC_reg " "Elaborating entity \"Register\" for hierarchy \"IF_Stage:if_stage\|Register:PC_reg\"" {  } { { "../Codes/IF_Stage.v" "PC_reg" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255223017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 IF_Stage:if_stage\|Mux2to1:mux32b " "Elaborating entity \"Mux2to1\" for hierarchy \"IF_Stage:if_stage\|Mux2to1:mux32b\"" {  } { { "../Codes/IF_Stage.v" "mux32b" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255223030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory IF_Stage:if_stage\|InstMemory:InstMem " "Elaborating entity \"InstMemory\" for hierarchy \"IF_Stage:if_stage\|InstMemory:InstMem\"" {  } { { "../Codes/IF_Stage.v" "InstMem" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/IF_Stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255223043 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 InstMemory.v(8) " "Net \"mem.data_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654255424141 "|ARM_cpu|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 InstMemory.v(8) " "Net \"mem.waddr_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654255424141 "|ARM_cpu|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 InstMemory.v(8) " "Net \"mem.we_a\" at InstMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../Codes/InstMemory.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/InstMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1654255424141 "|ARM_cpu|IF_Stage:if_stage|InstMemory:InstMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Stage_Reg IF_Stage_Reg:if_stage_reg " "Elaborating entity \"IF_Stage_Reg\" for hierarchy \"IF_Stage_Reg:if_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "if_stage_reg" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255425670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage ID_Stage:id_stage " "Elaborating entity \"ID_Stage\" for hierarchy \"ID_Stage:id_stage\"" {  } { { "../Codes/ARM_cpu.v" "id_stage" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255425699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ID_Stage:id_stage\|Mux2to1:mux4b " "Elaborating entity \"Mux2to1\" for hierarchy \"ID_Stage:id_stage\|Mux2to1:mux4b\"" {  } { { "../Codes/ID_Stage.v" "mux4b" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255425735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ID_Stage:id_stage\|Mux2to1:mux9b " "Elaborating entity \"Mux2to1\" for hierarchy \"ID_Stage:id_stage\|Mux2to1:mux9b\"" {  } { { "../Codes/ID_Stage.v" "mux9b" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255425749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ID_Stage:id_stage\|ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ID_Stage:id_stage\|ControlUnit:control_unit\"" {  } { { "../Codes/ID_Stage.v" "control_unit" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255425761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ID_Stage:id_stage\|ConditionCheck:condition_check " "Elaborating entity \"ConditionCheck\" for hierarchy \"ID_Stage:id_stage\|ConditionCheck:condition_check\"" {  } { { "../Codes/ID_Stage.v" "condition_check" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255425777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ID_Stage:id_stage\|RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"ID_Stage:id_stage\|RegisterFile:reg_file\"" {  } { { "../Codes/ID_Stage.v" "reg_file" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255425789 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(22) " "Verilog HDL Always Construct warning at RegisterFile.v(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654255425801 "|ARM_cpu|ID_Stage:id_stage|RegisterFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit Hazard_Detection_Unit:hazard_unit1 " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"Hazard_Detection_Unit:hazard_unit1\"" {  } { { "../Codes/ARM_cpu.v" "hazard_unit1" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255425899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit2 Hazard_Detection_Unit2:hazard_unit2 " "Elaborating entity \"Hazard_Detection_Unit2\" for hierarchy \"Hazard_Detection_Unit2:hazard_unit2\"" {  } { { "../Codes/ARM_cpu.v" "hazard_unit2" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255425913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Stage_Reg ID_Stage_Reg:id_stage_reg " "Elaborating entity \"ID_Stage_Reg\" for hierarchy \"ID_Stage_Reg:id_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "id_stage_reg" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255425925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage EXE_Stage:exe_stage " "Elaborating entity \"EXE_Stage\" for hierarchy \"EXE_Stage:exe_stage\"" {  } { { "../Codes/ARM_cpu.v" "exe_stage" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255425958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_Stage:exe_stage\|ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"EXE_Stage:exe_stage\|ALU:alu_unit\"" {  } { { "../Codes/EXE_Stage.v" "alu_unit" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255425980 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x1 ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"x1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255425981 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x2 ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"x2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255425981 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x3 ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"x3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255425981 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x4 ALU.v(23) " "Verilog HDL Always Construct warning at ALU.v(23): variable \"x4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255425982 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x5 ALU.v(24) " "Verilog HDL Always Construct warning at ALU.v(24): variable \"x5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255425982 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x6 ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): variable \"x6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255425982 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x7 ALU.v(26) " "Verilog HDL Always Construct warning at ALU.v(26): variable \"x7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255425982 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x8 ALU.v(27) " "Verilog HDL Always Construct warning at ALU.v(27): variable \"x8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255425982 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x9 ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): variable \"x9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255425982 "|ARM_cpu|EXE_Stage:exe_stage|ALU:alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Val2_Generator EXE_Stage:exe_stage\|Val2_Generator:val2_gen " "Elaborating entity \"Val2_Generator\" for hierarchy \"EXE_Stage:exe_stage\|Val2_Generator:val2_gen\"" {  } { { "../Codes/EXE_Stage.v" "val2_gen" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255426011 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rotate_wire Val2_Ganerator.v(30) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(30): variable \"rotate_wire\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255426013 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Val2_Ganerator.v(30) " "Verilog HDL assignment warning at Val2_Ganerator.v(30): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654255426013 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "immd Val2_Ganerator.v(34) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(34): variable \"immd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255426013 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rotate_im Val2_Ganerator.v(34) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(34): variable \"rotate_im\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255426013 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Val2_Ganerator.v(34) " "Verilog HDL assignment warning at Val2_Ganerator.v(34): truncated value with size 64 to match size of target (32)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654255426014 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val2 Val2_Ganerator.v(21) " "Verilog HDL Always Construct warning at Val2_Ganerator.v(21): inferring latch(es) for variable \"val2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654255426014 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[0\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[0\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426016 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[1\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[1\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426017 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[2\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[2\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426017 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[3\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[3\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426017 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[4\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[4\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426017 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[5\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[5\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426017 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[6\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[6\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426017 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[7\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[7\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426018 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[8\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[8\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426018 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[9\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[9\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426018 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[10\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[10\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426018 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[11\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[11\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426019 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[12\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[12\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426019 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[13\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[13\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426019 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[14\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[14\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426019 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[15\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[15\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426020 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[16\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[16\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426020 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[17\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[17\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426020 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[18\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[18\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426021 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[19\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[19\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426021 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[20\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[20\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426021 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[21\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[21\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426021 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[22\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[22\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426022 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[23\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[23\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426022 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[24\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[24\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426022 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[25\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[25\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426022 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[26\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[26\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426022 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[27\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[27\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426023 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[28\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[28\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426023 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[29\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[29\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426023 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[30\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[30\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426023 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[31\] Val2_Ganerator.v(21) " "Inferred latch for \"val2\[31\]\" at Val2_Ganerator.v(21)" {  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426023 "|ARM_cpu|EXE_Stage:exe_stage|Val2_Generator:val2_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 EXE_Stage:exe_stage\|Mux4to1:mux_rn " "Elaborating entity \"Mux4to1\" for hierarchy \"EXE_Stage:exe_stage\|Mux4to1:mux_rn\"" {  } { { "../Codes/EXE_Stage.v" "mux_rn" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255426043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_Stage_Reg EXE_Stage_Reg:exe_stage_reg " "Elaborating entity \"EXE_Stage_Reg\" for hierarchy \"EXE_Stage_Reg:exe_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "exe_stage_reg" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255426061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status_Reg Status_Reg:st_reg " "Elaborating entity \"Status_Reg\" for hierarchy \"Status_Reg:st_reg\"" {  } { { "../Codes/ARM_cpu.v" "st_reg" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255426087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit Forwarding_Unit:forwarding_unit " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"Forwarding_Unit:forwarding_unit\"" {  } { { "../Codes/ARM_cpu.v" "forwarding_unit" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255426099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:mux_wb_en " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:mux_wb_en\"" {  } { { "../Codes/ARM_cpu.v" "mux_wb_en" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255426113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:sram_controller " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:sram_controller\"" {  } { { "../Codes/ARM_cpu.v" "sram_controller" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255426123 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_DQ SRAM_Controller.v(37) " "Verilog HDL Always Construct warning at SRAM_Controller.v(37): variable \"SRAM_DQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255426125 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRAM_DQ SRAM_Controller.v(39) " "Verilog HDL Always Construct warning at SRAM_Controller.v(39): variable \"SRAM_DQ\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255426125 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(43) " "Verilog HDL Always Construct warning at SRAM_Controller.v(43): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255426125 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address SRAM_Controller.v(45) " "Verilog HDL Always Construct warning at SRAM_Controller.v(45): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1654255426126 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "low_data SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"low_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654255426126 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "high_data SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"high_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654255426127 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_ADDR SRAM_Controller.v(35) " "Verilog HDL Always Construct warning at SRAM_Controller.v(35): inferring latch(es) for variable \"SRAM_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1654255426127 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[0\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426132 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[1\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426132 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[2\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426132 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[3\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426132 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[4\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426132 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[5\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426133 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[6\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426133 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[7\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426133 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[8\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426133 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[9\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426133 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[10\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426133 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[11\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426134 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[12\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426134 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[13\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426134 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[14\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426134 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "high_data\[15\] SRAM_Controller.v(35) " "Inferred latch for \"high_data\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426134 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[0\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[0\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426134 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[1\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[1\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426134 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[2\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[2\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426135 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[3\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[3\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426135 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[4\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[4\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426135 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[5\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[5\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426135 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[6\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[6\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426135 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[7\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[7\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426135 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[8\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[8\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426135 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[9\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[9\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426135 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[10\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[10\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426136 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[11\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[11\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426136 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[12\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[12\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426136 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[13\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[13\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426136 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[14\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[14\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426136 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "low_data\[15\] SRAM_Controller.v(35) " "Inferred latch for \"low_data\[15\]\" at SRAM_Controller.v(35)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426136 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[0\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[0\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426136 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[1\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[1\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426136 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[2\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[2\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426137 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[3\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[3\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426137 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[4\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[4\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426137 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[5\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[5\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426137 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[6\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[6\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426137 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[7\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[7\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426137 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[8\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[8\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426137 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[9\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[9\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426138 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[10\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[10\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426138 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[11\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[11\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426138 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[12\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[12\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426138 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[13\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[13\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426138 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[14\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[14\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426138 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[15\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[15\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426139 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[16\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[16\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426139 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_ADDR\[17\] SRAM_Controller.v(41) " "Inferred latch for \"SRAM_ADDR\[17\]\" at SRAM_Controller.v(41)" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1654255426139 "|ARM_cpu|SRAM_Controller:sram_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:sram " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:sram\"" {  } { { "../Codes/ARM_cpu.v" "sram" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255426155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Stage_Reg MEM_Stage_Reg:memory_stage_reg " "Elaborating entity \"MEM_Stage_Reg\" for hierarchy \"MEM_Stage_Reg:memory_stage_reg\"" {  } { { "../Codes/ARM_cpu.v" "memory_stage_reg" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255426183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage WB_Stage:wb_stage " "Elaborating entity \"WB_Stage\" for hierarchy \"WB_Stage:wb_stage\"" {  } { { "../Codes/ARM_cpu.v" "wb_stage" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255426205 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "SRAM:sram\|mem " "RAM logic \"SRAM:sram\|mem\" is uninferred due to asynchronous read logic" {  } { { "../Codes/SRAM.v" "mem" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1654255427036 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1654255427036 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/ARM.ram0_InstMemory_9a284327.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1654255430471 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "EXE_Stage:exe_stage\|ALU:alu_unit\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"EXE_Stage:exe_stage\|ALU:alu_unit\|Add2\"" {  } { { "../Codes/ALU.v" "Add2" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 34 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255515528 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1654255515527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2\"" {  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255517207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2 " "Instantiated megafunction \"EXE_Stage:exe_stage\|ALU:alu_unit\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255517207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255517207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255517207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1654255517207 ""}  } { { "../Codes/ALU.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ALU.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1654255517207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654255517325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654255517325 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[0\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[0\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[1\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[1\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[2\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[2\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[3\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[3\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[4\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[4\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[5\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[5\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[6\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[6\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[7\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[7\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[8\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[8\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[9\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[9\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[10\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[10\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[11\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[11\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[12\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[12\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[13\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[13\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[14\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[14\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|SRAM_DQ_REG\[15\] " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|SRAM_DQ_REG\[15\]\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_WE_N SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_WE_N\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523006 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1654255523006 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[0\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[0\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[1\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[1\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[2\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[2\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[3\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[3\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[4\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[4\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[5\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[5\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[6\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[6\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[7\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[7\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[8\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[8\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[9\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[9\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[10\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[10\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[11\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[11\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[12\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[12\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[13\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[13\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[14\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[14\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAM_Controller:sram_controller\|SRAM_DQ\[15\] SRAM:sram\|mem " "Converted the fan-out from the tri-state buffer \"SRAM_Controller:sram_controller\|SRAM_DQ\[15\]\" to the node \"SRAM:sram\|mem\" into an OR gate" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1654255523841 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1654255523841 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[0\] " "Latch SRAM_Controller:sram_controller\|low_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524221 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524221 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[1\] " "Latch SRAM_Controller:sram_controller\|low_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524222 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[2\] " "Latch SRAM_Controller:sram_controller\|low_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524222 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[3\] " "Latch SRAM_Controller:sram_controller\|low_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524222 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524222 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[4\] " "Latch SRAM_Controller:sram_controller\|low_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524223 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[5\] " "Latch SRAM_Controller:sram_controller\|low_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524223 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[6\] " "Latch SRAM_Controller:sram_controller\|low_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524223 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[7\] " "Latch SRAM_Controller:sram_controller\|low_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524223 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[8\] " "Latch SRAM_Controller:sram_controller\|low_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524224 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[9\] " "Latch SRAM_Controller:sram_controller\|low_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524224 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[10\] " "Latch SRAM_Controller:sram_controller\|low_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524224 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[11\] " "Latch SRAM_Controller:sram_controller\|low_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524224 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[12\] " "Latch SRAM_Controller:sram_controller\|low_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524225 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[13\] " "Latch SRAM_Controller:sram_controller\|low_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524225 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[14\] " "Latch SRAM_Controller:sram_controller\|low_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524226 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|low_data\[15\] " "Latch SRAM_Controller:sram_controller\|low_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524226 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[0\] " "Latch SRAM_Controller:sram_controller\|high_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524226 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[1\] " "Latch SRAM_Controller:sram_controller\|high_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524226 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[2\] " "Latch SRAM_Controller:sram_controller\|high_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524227 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[3\] " "Latch SRAM_Controller:sram_controller\|high_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524227 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[4\] " "Latch SRAM_Controller:sram_controller\|high_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524227 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[5\] " "Latch SRAM_Controller:sram_controller\|high_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524227 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[6\] " "Latch SRAM_Controller:sram_controller\|high_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524228 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[7\] " "Latch SRAM_Controller:sram_controller\|high_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524228 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[8\] " "Latch SRAM_Controller:sram_controller\|high_data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524228 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[9\] " "Latch SRAM_Controller:sram_controller\|high_data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524228 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[10\] " "Latch SRAM_Controller:sram_controller\|high_data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524229 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[11\] " "Latch SRAM_Controller:sram_controller\|high_data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524229 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[12\] " "Latch SRAM_Controller:sram_controller\|high_data\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524229 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[13\] " "Latch SRAM_Controller:sram_controller\|high_data\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524229 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[14\] " "Latch SRAM_Controller:sram_controller\|high_data\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524230 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:sram_controller\|high_data\[15\] " "Latch SRAM_Controller:sram_controller\|high_data\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:sram_controller\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:sram_controller\|state\[2\]" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524230 ""}  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[1\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524230 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[0\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524230 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[2\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524231 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[3\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524231 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[4\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_Stage_Reg:id_stage_reg\|shift_operand\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_Stage_Reg:id_stage_reg\|shift_operand\[4\]" {  } { { "../Codes/ID_Stage_Reg.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ID_Stage_Reg.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524231 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[5\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524232 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[6\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524232 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[7\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524232 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[8\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524232 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[9\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524232 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[10\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524233 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[11\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524233 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[12\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524233 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[13\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524234 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[14\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524234 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[15\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524234 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[16\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524234 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[17\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524235 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[31\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524235 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[30\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524235 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[29\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524235 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[28\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524236 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[27\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524236 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[26\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524236 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[25\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524236 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[24\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524236 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[23\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524237 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[22\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524237 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[21\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524237 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[20\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524238 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[19\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524238 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[18\] " "Latch EXE_Stage:exe_stage\|Val2_Generator:val2_gen\|val2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EXE_Stage:exe_stage\|control_input " "Ports D and ENA on the latch are fed by the same signal EXE_Stage:exe_stage\|control_input" {  } { { "../Codes/EXE_Stage.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/EXE_Stage.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1654255524238 ""}  } { { "../Codes/Val2_Ganerator.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/Val2_Ganerator.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1654255524238 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Codes/RegisterFile.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/RegisterFile.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1654255524646 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1654255524646 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[0\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[0\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[1\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[1\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[2\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[2\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[3\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[3\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[4\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[4\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[5\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[5\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[6\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[6\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[7\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[7\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[8\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[8\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[9\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[9\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[10\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[10\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[11\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[11\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[12\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[12\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[13\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[13\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[14\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[14\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRAM_Controller:sram_controller\|SRAM_DQ\[15\]~synth " "Node \"SRAM_Controller:sram_controller\|SRAM_DQ\[15\]~synth\"" {  } { { "../Codes/SRAM_Controller.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/SRAM_Controller.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255537878 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1654255537878 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_if\[0\] GND " "Pin \"pc_if\[0\]\" is stuck at GND" {  } { { "../Codes/ARM_cpu.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654255537882 "|ARM_cpu|pc_if[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_if\[1\] GND " "Pin \"pc_if\[1\]\" is stuck at GND" {  } { { "../Codes/ARM_cpu.v" "" { Text "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Codes/ARM_cpu.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1654255537882 "|ARM_cpu|pc_if[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1654255537882 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1654255571224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.map.smsg " "Generated suppressed messages file D:/Users/arman/Documents/Uni/Term8/Computer Architecture Lab/Arm-Architecture/Quartus/output_files/ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1654255572440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654255574313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654255574313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31693 " "Implemented 31693 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654255577494 ""} { "Info" "ICUT_CUT_TM_OPINS" "421 " "Implemented 421 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654255577494 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31269 " "Implemented 31269 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654255577494 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654255577494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 210 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 210 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654255577631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 15:56:17 2022 " "Processing ended: Fri Jun 03 15:56:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654255577631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:56 " "Elapsed time: 00:05:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654255577631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:48 " "Total CPU time (on all processors): 00:05:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654255577631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654255577631 ""}
