\doxysubsubsubsection{HSE Div}
\hypertarget{group__RCC__HSE__Div}{}\label{group__RCC__HSE__Div}\index{HSE Div@{HSE Div}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__HSE__Div_gaf215e36e03304cc8ae9b645621bd82ad}{RCC\+\_\+\+HSE\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__RCC__HSE__Div_gaa5a998aedf6c2abb1bcf59c4b9525836}{RCC\+\_\+\+HSE\+\_\+\+DIV2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d85ff277e7a8ff1d8bd4fd06d8a0326}{RCC\+\_\+\+CR\+\_\+\+HSEPRE}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__HSE__Div_gaf215e36e03304cc8ae9b645621bd82ad}\label{group__RCC__HSE__Div_gaf215e36e03304cc8ae9b645621bd82ad} 
\index{HSE Div@{HSE Div}!RCC\_HSE\_DIV1@{RCC\_HSE\_DIV1}}
\index{RCC\_HSE\_DIV1@{RCC\_HSE\_DIV1}!HSE Div@{HSE Div}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_HSE\_DIV1}{RCC\_HSE\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSE\+\_\+\+DIV1~0x00000000U}

HSE clock not divided ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00358}{358}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__HSE__Div_gaa5a998aedf6c2abb1bcf59c4b9525836}\label{group__RCC__HSE__Div_gaa5a998aedf6c2abb1bcf59c4b9525836} 
\index{HSE Div@{HSE Div}!RCC\_HSE\_DIV2@{RCC\_HSE\_DIV2}}
\index{RCC\_HSE\_DIV2@{RCC\_HSE\_DIV2}!HSE Div@{HSE Div}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_HSE\_DIV2}{RCC\_HSE\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HSE\+\_\+\+DIV2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0d85ff277e7a8ff1d8bd4fd06d8a0326}{RCC\+\_\+\+CR\+\_\+\+HSEPRE}}}

HSE clock divided by 2 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00359}{359}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

