Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 14 16:16:42 2021
| Host         : DESKTOP-9JC1D09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab4_timing_summary_routed.rpt -rpx lab4_timing_summary_routed.rpx
| Design       : lab4
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: IFC_1/sig_reg_rep[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IFC_1/sig_reg_rep[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IFC_1/sig_reg_rep[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: IFC_1/sig_reg_rep[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.437        0.000                      0                  464        0.138        0.000                      0                  464        3.750        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.437        0.000                      0                  464        0.138        0.000                      0                  464        3.750        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_1/RAM_reg_0_31_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 0.794ns (15.678%)  route 4.270ns (84.322%))
  Logic Levels:           2  (LUT3=1 RAMD32=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.569     5.118    IFC_1/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  IFC_1/sig_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  IFC_1/sig_reg_rep[0]/Q
                         net (fo=87, routed)          1.613     7.249    IFC_1/jadr_reg[1][0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.124     7.373 r  IFC_1/regi_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.932     9.304    IDC_1/RB/regi_reg_r1_0_7_12_15/ADDRB0
    SLICE_X56Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     9.456 r  IDC_1/RB/regi_reg_r1_0_7_12_15/RAMB/O
                         net (fo=7, routed)           0.726    10.182    RAM_1/RAM_reg_0_31_14_14/D
    SLICE_X60Y18         RAMS32                                       r  RAM_1/RAM_reg_0_31_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.877    RAM_1/RAM_reg_0_31_14_14/WCLK
    SLICE_X60Y18         RAMS32                                       r  RAM_1/RAM_reg_0_31_14_14/SP/CLK
                         clock pessimism              0.260    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X60Y18         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.482    14.619    RAM_1/RAM_reg_0_31_14_14/SP
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.980ns (20.503%)  route 3.800ns (79.497%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     5.116    IFC_1/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  IFC_1/sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  IFC_1/sig_reg[6]/Q
                         net (fo=2, routed)           0.723     6.295    IFC_1/sig[6]
    SLICE_X55Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.419 r  IFC_1/sig_rep[2]_i_7/O
                         net (fo=1, routed)           0.601     7.020    IFC_1/sig_rep[2]_i_7_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.144 f  IFC_1/sig_rep[2]_i_6/O
                         net (fo=1, routed)           0.585     7.729    IFC_1/sig_rep[2]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  IFC_1/sig_rep[2]_i_4/O
                         net (fo=2, routed)           0.983     8.835    MPG_1/eqOp
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.152     8.987 r  MPG_1/sig_rep[2]_i_1/O
                         net (fo=18, routed)          0.908     9.896    IFC_1/q2_reg
    SLICE_X58Y13         FDRE                                         r  IFC_1/sig_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.513    14.882    IFC_1/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  IFC_1/sig_reg[10]/C
                         clock pessimism              0.260    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.653    14.453    IFC_1/sig_reg[10]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.980ns (20.503%)  route 3.800ns (79.497%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     5.116    IFC_1/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  IFC_1/sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  IFC_1/sig_reg[6]/Q
                         net (fo=2, routed)           0.723     6.295    IFC_1/sig[6]
    SLICE_X55Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.419 r  IFC_1/sig_rep[2]_i_7/O
                         net (fo=1, routed)           0.601     7.020    IFC_1/sig_rep[2]_i_7_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.144 f  IFC_1/sig_rep[2]_i_6/O
                         net (fo=1, routed)           0.585     7.729    IFC_1/sig_rep[2]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  IFC_1/sig_rep[2]_i_4/O
                         net (fo=2, routed)           0.983     8.835    MPG_1/eqOp
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.152     8.987 r  MPG_1/sig_rep[2]_i_1/O
                         net (fo=18, routed)          0.908     9.896    IFC_1/q2_reg
    SLICE_X58Y13         FDRE                                         r  IFC_1/sig_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.513    14.882    IFC_1/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  IFC_1/sig_reg[14]/C
                         clock pessimism              0.260    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.653    14.453    IFC_1/sig_reg[14]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.980ns (20.503%)  route 3.800ns (79.497%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     5.116    IFC_1/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  IFC_1/sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  IFC_1/sig_reg[6]/Q
                         net (fo=2, routed)           0.723     6.295    IFC_1/sig[6]
    SLICE_X55Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.419 r  IFC_1/sig_rep[2]_i_7/O
                         net (fo=1, routed)           0.601     7.020    IFC_1/sig_rep[2]_i_7_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.144 f  IFC_1/sig_rep[2]_i_6/O
                         net (fo=1, routed)           0.585     7.729    IFC_1/sig_rep[2]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  IFC_1/sig_rep[2]_i_4/O
                         net (fo=2, routed)           0.983     8.835    MPG_1/eqOp
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.152     8.987 r  MPG_1/sig_rep[2]_i_1/O
                         net (fo=18, routed)          0.908     9.896    IFC_1/q2_reg
    SLICE_X58Y13         FDRE                                         r  IFC_1/sig_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.513    14.882    IFC_1/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  IFC_1/sig_reg[5]/C
                         clock pessimism              0.260    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.653    14.453    IFC_1/sig_reg[5]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 0.980ns (20.503%)  route 3.800ns (79.497%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     5.116    IFC_1/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  IFC_1/sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  IFC_1/sig_reg[6]/Q
                         net (fo=2, routed)           0.723     6.295    IFC_1/sig[6]
    SLICE_X55Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.419 r  IFC_1/sig_rep[2]_i_7/O
                         net (fo=1, routed)           0.601     7.020    IFC_1/sig_rep[2]_i_7_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.144 f  IFC_1/sig_rep[2]_i_6/O
                         net (fo=1, routed)           0.585     7.729    IFC_1/sig_rep[2]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  IFC_1/sig_rep[2]_i_4/O
                         net (fo=2, routed)           0.983     8.835    MPG_1/eqOp
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.152     8.987 r  MPG_1/sig_rep[2]_i_1/O
                         net (fo=18, routed)          0.908     9.896    IFC_1/q2_reg
    SLICE_X58Y13         FDRE                                         r  IFC_1/sig_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.513    14.882    IFC_1/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  IFC_1/sig_reg[9]/C
                         clock pessimism              0.260    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X58Y13         FDRE (Setup_fdre_C_R)       -0.653    14.453    IFC_1/sig_reg[9]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 0.980ns (21.173%)  route 3.648ns (78.827%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     5.116    IFC_1/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  IFC_1/sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  IFC_1/sig_reg[6]/Q
                         net (fo=2, routed)           0.723     6.295    IFC_1/sig[6]
    SLICE_X55Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.419 r  IFC_1/sig_rep[2]_i_7/O
                         net (fo=1, routed)           0.601     7.020    IFC_1/sig_rep[2]_i_7_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.144 f  IFC_1/sig_rep[2]_i_6/O
                         net (fo=1, routed)           0.585     7.729    IFC_1/sig_rep[2]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  IFC_1/sig_rep[2]_i_4/O
                         net (fo=2, routed)           0.983     8.835    MPG_1/eqOp
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.152     8.987 r  MPG_1/sig_rep[2]_i_1/O
                         net (fo=18, routed)          0.757     9.744    IFC_1/q2_reg
    SLICE_X54Y13         FDRE                                         r  IFC_1/sig_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.447    14.816    IFC_1/clk_IBUF_BUFG
    SLICE_X54Y13         FDRE                                         r  IFC_1/sig_reg[11]/C
                         clock pessimism              0.274    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X54Y13         FDRE (Setup_fdre_C_R)       -0.748    14.306    IFC_1/sig_reg[11]
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_1/RAM_reg_0_31_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.766ns (14.820%)  route 4.403ns (85.180%))
  Logic Levels:           2  (LUT3=1 RAMD32=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.569     5.118    IFC_1/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  IFC_1/sig_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  IFC_1/sig_reg_rep[0]/Q
                         net (fo=87, routed)          1.613     7.249    IFC_1/jadr_reg[1][0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.124     7.373 r  IFC_1/regi_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.932     9.304    IDC_1/RB/regi_reg_r1_0_7_12_15/ADDRB0
    SLICE_X56Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.428 r  IDC_1/RB/regi_reg_r1_0_7_12_15/RAMB_D1/O
                         net (fo=7, routed)           0.858    10.286    RAM_1/RAM_reg_0_31_15_15/D
    SLICE_X60Y18         RAMS32                                       r  RAM_1/RAM_reg_0_31_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.877    RAM_1/RAM_reg_0_31_15_15/WCLK
    SLICE_X60Y18         RAMS32                                       r  RAM_1/RAM_reg_0_31_15_15/SP/CLK
                         clock pessimism              0.260    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X60Y18         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.228    14.873    RAM_1/RAM_reg_0_31_15_15/SP
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_1/RAM_reg_0_31_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 0.766ns (14.784%)  route 4.415ns (85.216%))
  Logic Levels:           2  (LUT3=1 RAMD32=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.569     5.118    IFC_1/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  IFC_1/sig_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.636 r  IFC_1/sig_reg_rep[0]/Q
                         net (fo=87, routed)          1.613     7.249    IFC_1/jadr_reg[1][0]
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.124     7.373 r  IFC_1/regi_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.942     9.314    IDC_1/RB/regi_reg_r1_0_7_12_15/ADDRA0
    SLICE_X56Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     9.438 r  IDC_1/RB/regi_reg_r1_0_7_12_15/RAMA_D1/O
                         net (fo=7, routed)           0.860    10.299    RAM_1/RAM_reg_0_31_13_13/D
    SLICE_X60Y18         RAMS32                                       r  RAM_1/RAM_reg_0_31_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.877    RAM_1/RAM_reg_0_31_13_13/WCLK
    SLICE_X60Y18         RAMS32                                       r  RAM_1/RAM_reg_0_31_13_13/SP/CLK
                         clock pessimism              0.260    15.137    
                         clock uncertainty           -0.035    15.101    
    SLICE_X60Y18         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    14.893    RAM_1/RAM_reg_0_31_13_13/SP
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM_1/RAM_reg_0_31_8_8/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.730ns (14.989%)  route 4.140ns (85.011%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.183ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.634     5.183    IFC_1/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  IFC_1/sig_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.456     5.639 r  IFC_1/sig_reg_rep[2]/Q
                         net (fo=73, routed)          1.887     7.526    IFC_1/sig_reg_rep[2]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.124     7.650 r  IFC_1/regi_reg_r1_0_7_0_5_i_8/O
                         net (fo=19, routed)          1.317     8.967    IDC_1/RB/regi_reg_r1_0_7_6_11/ADDRB2
    SLICE_X54Y15         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     9.117 r  IDC_1/RB/regi_reg_r1_0_7_6_11/RAMB/O
                         net (fo=7, routed)           0.936    10.053    RAM_1/RAM_reg_0_31_8_8/D
    SLICE_X60Y16         RAMS32                                       r  RAM_1/RAM_reg_0_31_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.511    14.880    RAM_1/RAM_reg_0_31_8_8/WCLK
    SLICE_X60Y16         RAMS32                                       r  RAM_1/RAM_reg_0_31_8_8/SP/CLK
                         clock pessimism              0.274    15.154    
                         clock uncertainty           -0.035    15.118    
    SLICE_X60Y16         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.452    14.666    RAM_1/RAM_reg_0_31_8_8/SP
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 IFC_1/sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.980ns (21.493%)  route 3.580ns (78.507%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.452    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.548 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.567     5.116    IFC_1/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  IFC_1/sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  IFC_1/sig_reg[6]/Q
                         net (fo=2, routed)           0.723     6.295    IFC_1/sig[6]
    SLICE_X55Y12         LUT4 (Prop_lut4_I1_O)        0.124     6.419 r  IFC_1/sig_rep[2]_i_7/O
                         net (fo=1, routed)           0.601     7.020    IFC_1/sig_rep[2]_i_7_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.144 f  IFC_1/sig_rep[2]_i_6/O
                         net (fo=1, routed)           0.585     7.729    IFC_1/sig_rep[2]_i_6_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.853 r  IFC_1/sig_rep[2]_i_4/O
                         net (fo=2, routed)           0.983     8.835    MPG_1/eqOp
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.152     8.987 r  MPG_1/sig_rep[2]_i_1/O
                         net (fo=18, routed)          0.688     9.675    IFC_1/q2_reg
    SLICE_X54Y12         FDRE                                         r  IFC_1/sig_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    T5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         1.415    11.415 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.368 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.448    14.817    IFC_1/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  IFC_1/sig_reg[4]/C
                         clock pessimism              0.277    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X54Y12         FDRE (Setup_fdre_C_R)       -0.748    14.310    IFC_1/sig_reg[4]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  4.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 jadr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.590     1.500    clk_IBUF_BUFG
    SLICE_X59Y13         FDRE                                         r  jadr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  jadr_reg[5]/Q
                         net (fo=1, routed)           0.057     1.699    IFC_1/jadr[4]
    SLICE_X58Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.744 r  IFC_1/sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.744    IFC_1/sig[5]_i_1_n_0
    SLICE_X58Y13         FDRE                                         r  IFC_1/sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.859     2.014    IFC_1/clk_IBUF_BUFG
    SLICE_X58Y13         FDRE                                         r  IFC_1/sig_reg[5]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X58Y13         FDRE (Hold_fdre_C_D)         0.092     1.605    IFC_1/sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MPG_1/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_1/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.562     1.472    MPG_1/clk_IBUF_BUFG
    SLICE_X51Y14         FDRE                                         r  MPG_1/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  MPG_1/q1_reg/Q
                         net (fo=1, routed)           0.110     1.723    MPG_1/q1
    SLICE_X51Y13         FDRE                                         r  MPG_1/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.832     1.987    MPG_1/clk_IBUF_BUFG
    SLICE_X51Y13         FDRE                                         r  MPG_1/q2_reg/C
                         clock pessimism             -0.500     1.487    
    SLICE_X51Y13         FDRE (Hold_fdre_C_D)         0.070     1.557    MPG_1/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 IFC_1/sig_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jadr_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.495%)  route 0.075ns (26.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.566     1.476    IFC_1/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  IFC_1/sig_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.164     1.640 f  IFC_1/sig_reg_rep[0]/Q
                         net (fo=87, routed)          0.075     1.716    IFC_1/jadr_reg[1][0]
    SLICE_X57Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  IFC_1/jadr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.761    IFC_1_n_120
    SLICE_X57Y10         FDSE                                         r  jadr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.835     1.990    clk_IBUF_BUFG
    SLICE_X57Y10         FDSE                                         r  jadr_reg[8]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X57Y10         FDSE (Hold_fdse_C_D)         0.091     1.580    jadr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 jadr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.592%)  route 0.168ns (47.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     1.474    clk_IBUF_BUFG
    SLICE_X57Y13         FDRE                                         r  jadr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  jadr_reg[7]/Q
                         net (fo=1, routed)           0.168     1.783    IFC_1/jadr[5]
    SLICE_X55Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  IFC_1/sig[7]_i_1/O
                         net (fo=1, routed)           0.000     1.828    IFC_1/sig[7]_i_1_n_0
    SLICE_X55Y12         FDRE                                         r  IFC_1/sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     1.988    IFC_1/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  IFC_1/sig_reg[7]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.092     1.601    IFC_1/sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 IFC_1/sig_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jadr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.546%)  route 0.142ns (46.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.566     1.476    IFC_1/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  IFC_1/sig_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  IFC_1/sig_reg_rep[0]/Q
                         net (fo=87, routed)          0.142     1.783    sig_reg_rep[0]
    SLICE_X56Y11         FDRE                                         r  jadr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.835     1.990    clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  jadr_reg[0]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.060     1.552    jadr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 jadr_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IFC_1/sig_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.262%)  route 0.170ns (47.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.566     1.476    clk_IBUF_BUFG
    SLICE_X57Y10         FDSE                                         r  jadr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDSE (Prop_fdse_C_Q)         0.141     1.617 r  jadr_reg[8]/Q
                         net (fo=1, routed)           0.170     1.787    IFC_1/jadr[6]
    SLICE_X55Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  IFC_1/sig[8]_i_1/O
                         net (fo=1, routed)           0.000     1.832    IFC_1/sig[8]_i_1_n_0
    SLICE_X55Y12         FDRE                                         r  IFC_1/sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.833     1.988    IFC_1/clk_IBUF_BUFG
    SLICE_X55Y12         FDRE                                         r  IFC_1/sig_reg[8]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X55Y12         FDRE (Hold_fdre_C_D)         0.092     1.601    IFC_1/sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MPG_2/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_2/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.388%)  route 0.155ns (48.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.564     1.474    MPG_2/clk_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  MPG_2/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  MPG_2/q1_reg/Q
                         net (fo=1, routed)           0.155     1.793    MPG_2/q1_reg_n_0
    SLICE_X53Y11         FDRE                                         r  MPG_2/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.835     1.990    MPG_2/clk_IBUF_BUFG
    SLICE_X53Y11         FDRE                                         r  MPG_2/q2_reg/C
                         clock pessimism             -0.500     1.490    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.070     1.560    MPG_2/q2_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 IFC_1/sig_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCsrc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.758%)  route 0.183ns (49.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.592     1.502    IFC_1/clk_IBUF_BUFG
    SLICE_X58Y11         FDRE                                         r  IFC_1/sig_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  IFC_1/sig_reg_rep[2]/Q
                         net (fo=73, routed)          0.183     1.827    IFC_1/sig_reg_rep[2]
    SLICE_X59Y12         LUT5 (Prop_lut5_I2_O)        0.048     1.875 r  IFC_1/PCsrc_i_2/O
                         net (fo=1, routed)           0.000     1.875    IFC_1_n_80
    SLICE_X59Y12         FDRE                                         r  PCsrc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.860     2.015    clk_IBUF_BUFG
    SLICE_X59Y12         FDRE                                         r  PCsrc_reg/C
                         clock pessimism             -0.499     1.516    
    SLICE_X59Y12         FDRE (Hold_fdre_C_D)         0.105     1.621    PCsrc_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 AFISROM/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFISROM/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.590     1.500    AFISROM/clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  AFISROM/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  AFISROM/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.779    AFISROM/counter_reg_n_0_[10]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  AFISROM/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    AFISROM/counter_reg[8]_i_1_n_5
    SLICE_X64Y16         FDRE                                         r  AFISROM/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.859     2.014    AFISROM/clk_IBUF_BUFG
    SLICE_X64Y16         FDRE                                         r  AFISROM/counter_reg[10]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134     1.634    AFISROM/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 AFISROM/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFISROM/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.885    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.911 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.591     1.501    AFISROM/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  AFISROM/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  AFISROM/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.780    AFISROM/counter_reg_n_0_[6]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.890 r  AFISROM/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    AFISROM/counter_reg[4]_i_1_n_5
    SLICE_X64Y15         FDRE                                         r  AFISROM/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.126    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.860     2.015    AFISROM/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  AFISROM/counter_reg[6]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.134     1.635    AFISROM/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y14   AFISROM/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y16   AFISROM/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y16   AFISROM/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y17   AFISROM/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y17   AFISROM/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y17   AFISROM/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y17   AFISROM/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y14   AFISROM/counter_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y14   AFISROM/counter_reg[2]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y16   IDC_1/RB/regi_reg_r2_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y16   IDC_1/RB/regi_reg_r2_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y16   IDC_1/RB/regi_reg_r2_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y16   IDC_1/RB/regi_reg_r2_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y16   IDC_1/RB/regi_reg_r2_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y16   IDC_1/RB/regi_reg_r2_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y16   IDC_1/RB/regi_reg_r2_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y15   IDC_1/RB/regi_reg_r2_0_7_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y15   IDC_1/RB/regi_reg_r2_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y15   IDC_1/RB/regi_reg_r2_0_7_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y18   IDC_1/RB/regi_reg_r1_0_7_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y18   IDC_1/RB/regi_reg_r1_0_7_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y18   IDC_1/RB/regi_reg_r1_0_7_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y18   IDC_1/RB/regi_reg_r1_0_7_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y18   IDC_1/RB/regi_reg_r1_0_7_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y18   IDC_1/RB/regi_reg_r1_0_7_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y18   IDC_1/RB/regi_reg_r1_0_7_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y17   RAM_1/RAM_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y17   RAM_1/RAM_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y17   RAM_1/RAM_reg_0_31_5_5/SP/CLK



