
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,38}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= FU.OutID1=>A_EX.In                                     Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= FU.OutID2=>B_EX.In                                     Premise(F12)
	S15= B_MEM.Out=>B_WB.In                                     Premise(F13)
	S16= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F14)
	S17= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F15)
	S18= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F16)
	S19= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F17)
	S20= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F18)
	S21= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F19)
	S22= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F20)
	S23= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F21)
	S24= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F23)
	S26= FU.Bub_ID=>CU_ID.Bub                                   Premise(F24)
	S27= FU.Halt_ID=>CU_ID.Halt                                 Premise(F25)
	S28= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F29)
	S32= FU.Bub_IF=>CU_IF.Bub                                   Premise(F30)
	S33= FU.Halt_IF=>CU_IF.Halt                                 Premise(F31)
	S34= ICache.Hit=>CU_IF.ICacheHit                            Premise(F32)
	S35= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F33)
	S36= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F34)
	S37= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F35)
	S38= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F36)
	S39= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F37)
	S40= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F38)
	S41= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F44)
	S47= ICache.Hit=>FU.ICacheHit                               Premise(F45)
	S48= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F46)
	S49= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F47)
	S50= IR_EX.Out=>FU.IR_EX                                    Premise(F48)
	S51= IR_ID.Out=>FU.IR_ID                                    Premise(F49)
	S52= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F50)
	S53= IR_MEM.Out=>FU.IR_MEM                                  Premise(F51)
	S54= IR_WB.Out=>FU.IR_WB                                    Premise(F52)
	S55= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F53)
	S56= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F54)
	S57= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F55)
	S58= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F56)
	S59= ALU.Out=>FU.InEX                                       Premise(F57)
	S60= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F58)
	S61= GPR.Rdata1=>FU.InID1                                   Premise(F59)
	S62= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F60)
	S63= GPR.Rdata2=>FU.InID2                                   Premise(F61)
	S64= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F62)
	S65= ALUOut_MEM.Out=>FU.InMEM                               Premise(F63)
	S66= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F64)
	S67= ALUOut_WB.Out=>FU.InWB                                 Premise(F65)
	S68= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F66)
	S69= IR_ID.Out25_21=>GPR.RReg1                              Premise(F67)
	S70= IR_ID.Out20_16=>GPR.RReg2                              Premise(F68)
	S71= ALUOut_WB.Out=>GPR.WData                               Premise(F69)
	S72= IR_WB.Out15_11=>GPR.WReg                               Premise(F70)
	S73= IMMU.Addr=>IAddrReg.In                                 Premise(F71)
	S74= PC.Out=>ICache.IEA                                     Premise(F72)
	S75= ICache.IEA=addr                                        Path(S4,S74)
	S76= ICache.Hit=ICacheHit(addr)                             ICache-Search(S75)
	S77= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S76,S34)
	S78= FU.ICacheHit=ICacheHit(addr)                           Path(S76,S47)
	S79= PC.Out=>ICache.IEA                                     Premise(F73)
	S80= IMem.MEM8WordOut=>ICache.WData                         Premise(F74)
	S81= ICache.Out=>ICacheReg.In                               Premise(F75)
	S82= PC.Out=>IMMU.IEA                                       Premise(F76)
	S83= IMMU.IEA=addr                                          Path(S4,S82)
	S84= CP0.ASID=>IMMU.PID                                     Premise(F77)
	S85= IMMU.PID=pid                                           Path(S3,S84)
	S86= IMMU.Addr={pid,addr}                                   IMMU-Search(S85,S83)
	S87= IAddrReg.In={pid,addr}                                 Path(S86,S73)
	S88= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S85,S83)
	S89= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S88,S35)
	S90= IAddrReg.Out=>IMem.RAddr                               Premise(F78)
	S91= ICacheReg.Out=>IRMux.CacheData                         Premise(F79)
	S92= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F80)
	S93= IMem.Out=>IRMux.MemData                                Premise(F81)
	S94= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F82)
	S95= IR_MEM.Out=>IR_DMMU1.In                                Premise(F83)
	S96= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F84)
	S97= IR_ID.Out=>IR_EX.In                                    Premise(F85)
	S98= ICache.Out=>IR_ID.In                                   Premise(F86)
	S99= IRMux.Out=>IR_ID.In                                    Premise(F87)
	S100= ICache.Out=>IR_IMMU.In                                Premise(F88)
	S101= IR_EX.Out=>IR_MEM.In                                  Premise(F89)
	S102= IR_DMMU2.Out=>IR_WB.In                                Premise(F90)
	S103= IR_MEM.Out=>IR_WB.In                                  Premise(F91)
	S104= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F92)
	S105= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F93)
	S106= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F94)
	S107= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F95)
	S108= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F96)
	S109= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F97)
	S110= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F98)
	S111= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F99)
	S112= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F100)
	S113= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F101)
	S114= IR_EX.Out31_26=>CU_EX.Op                              Premise(F102)
	S115= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F103)
	S116= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F104)
	S117= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F105)
	S118= IR_ID.Out31_26=>CU_ID.Op                              Premise(F106)
	S119= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F107)
	S120= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F108)
	S121= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F109)
	S122= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F110)
	S123= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F111)
	S124= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F112)
	S125= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F113)
	S126= IR_WB.Out31_26=>CU_WB.Op                              Premise(F114)
	S127= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F115)
	S128= CtrlA_EX=0                                            Premise(F116)
	S129= CtrlB_EX=0                                            Premise(F117)
	S130= CtrlALUOut_MEM=0                                      Premise(F118)
	S131= CtrlALUOut_DMMU1=0                                    Premise(F119)
	S132= CtrlALUOut_DMMU2=0                                    Premise(F120)
	S133= CtrlALUOut_WB=0                                       Premise(F121)
	S134= CtrlA_MEM=0                                           Premise(F122)
	S135= CtrlA_WB=0                                            Premise(F123)
	S136= CtrlB_MEM=0                                           Premise(F124)
	S137= CtrlB_WB=0                                            Premise(F125)
	S138= CtrlICache=0                                          Premise(F126)
	S139= CtrlIMMU=0                                            Premise(F127)
	S140= CtrlIR_DMMU1=0                                        Premise(F128)
	S141= CtrlIR_DMMU2=0                                        Premise(F129)
	S142= CtrlIR_EX=0                                           Premise(F130)
	S143= CtrlIR_ID=0                                           Premise(F131)
	S144= CtrlIR_IMMU=1                                         Premise(F132)
	S145= CtrlIR_MEM=0                                          Premise(F133)
	S146= CtrlIR_WB=0                                           Premise(F134)
	S147= CtrlGPR=0                                             Premise(F135)
	S148= CtrlIAddrReg=1                                        Premise(F136)
	S149= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S87,S148)
	S150= CtrlPC=0                                              Premise(F137)
	S151= CtrlPCInc=0                                           Premise(F138)
	S152= PC[Out]=addr                                          PC-Hold(S1,S150,S151)
	S153= CtrlIMem=0                                            Premise(F139)
	S154= IMem[{pid,addr}]={0,rS,rT,rD,0,38}                    IMem-Hold(S2,S153)
	S155= CtrlICacheReg=1                                       Premise(F140)
	S156= CtrlASIDIn=0                                          Premise(F141)
	S157= CtrlCP0=0                                             Premise(F142)
	S158= CP0[ASID]=pid                                         CP0-Hold(S0,S157)
	S159= CtrlEPCIn=0                                           Premise(F143)
	S160= CtrlExCodeIn=0                                        Premise(F144)
	S161= CtrlIRMux=0                                           Premise(F145)
	S162= GPR[rS]=a                                             Premise(F146)
	S163= GPR[rT]=b                                             Premise(F147)

IMMU	S164= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S149)
	S165= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S149)
	S166= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S149)
	S167= PC.Out=addr                                           PC-Out(S152)
	S168= CP0.ASID=pid                                          CP0-Read-ASID(S158)
	S169= A_EX.Out=>ALU.A                                       Premise(F148)
	S170= B_EX.Out=>ALU.B                                       Premise(F149)
	S171= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F150)
	S172= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F151)
	S173= ALU.Out=>ALUOut_MEM.In                                Premise(F152)
	S174= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F153)
	S175= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F154)
	S176= FU.OutID1=>A_EX.In                                    Premise(F155)
	S177= A_MEM.Out=>A_WB.In                                    Premise(F156)
	S178= FU.OutID2=>B_EX.In                                    Premise(F157)
	S179= B_MEM.Out=>B_WB.In                                    Premise(F158)
	S180= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F159)
	S181= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F160)
	S182= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F161)
	S183= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F162)
	S184= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F163)
	S185= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F164)
	S186= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F165)
	S187= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F166)
	S188= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F167)
	S189= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F168)
	S190= FU.Bub_ID=>CU_ID.Bub                                  Premise(F169)
	S191= FU.Halt_ID=>CU_ID.Halt                                Premise(F170)
	S192= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F171)
	S193= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F172)
	S194= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F173)
	S195= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F174)
	S196= FU.Bub_IF=>CU_IF.Bub                                  Premise(F175)
	S197= FU.Halt_IF=>CU_IF.Halt                                Premise(F176)
	S198= ICache.Hit=>CU_IF.ICacheHit                           Premise(F177)
	S199= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F178)
	S200= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F179)
	S201= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F180)
	S202= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F181)
	S203= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F182)
	S204= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F183)
	S205= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F184)
	S206= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F185)
	S207= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F186)
	S208= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F187)
	S209= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F188)
	S210= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F189)
	S211= ICache.Hit=>FU.ICacheHit                              Premise(F190)
	S212= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F191)
	S213= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F192)
	S214= IR_EX.Out=>FU.IR_EX                                   Premise(F193)
	S215= IR_ID.Out=>FU.IR_ID                                   Premise(F194)
	S216= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F195)
	S217= IR_MEM.Out=>FU.IR_MEM                                 Premise(F196)
	S218= IR_WB.Out=>FU.IR_WB                                   Premise(F197)
	S219= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F198)
	S220= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F199)
	S221= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F200)
	S222= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F201)
	S223= ALU.Out=>FU.InEX                                      Premise(F202)
	S224= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F203)
	S225= GPR.Rdata1=>FU.InID1                                  Premise(F204)
	S226= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F205)
	S227= GPR.Rdata2=>FU.InID2                                  Premise(F206)
	S228= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F207)
	S229= ALUOut_MEM.Out=>FU.InMEM                              Premise(F208)
	S230= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F209)
	S231= ALUOut_WB.Out=>FU.InWB                                Premise(F210)
	S232= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F211)
	S233= IR_ID.Out25_21=>GPR.RReg1                             Premise(F212)
	S234= IR_ID.Out20_16=>GPR.RReg2                             Premise(F213)
	S235= ALUOut_WB.Out=>GPR.WData                              Premise(F214)
	S236= IR_WB.Out15_11=>GPR.WReg                              Premise(F215)
	S237= IMMU.Addr=>IAddrReg.In                                Premise(F216)
	S238= PC.Out=>ICache.IEA                                    Premise(F217)
	S239= ICache.IEA=addr                                       Path(S167,S238)
	S240= ICache.Hit=ICacheHit(addr)                            ICache-Search(S239)
	S241= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S240,S198)
	S242= FU.ICacheHit=ICacheHit(addr)                          Path(S240,S211)
	S243= PC.Out=>ICache.IEA                                    Premise(F218)
	S244= IMem.MEM8WordOut=>ICache.WData                        Premise(F219)
	S245= ICache.Out=>ICacheReg.In                              Premise(F220)
	S246= PC.Out=>IMMU.IEA                                      Premise(F221)
	S247= IMMU.IEA=addr                                         Path(S167,S246)
	S248= CP0.ASID=>IMMU.PID                                    Premise(F222)
	S249= IMMU.PID=pid                                          Path(S168,S248)
	S250= IMMU.Addr={pid,addr}                                  IMMU-Search(S249,S247)
	S251= IAddrReg.In={pid,addr}                                Path(S250,S237)
	S252= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S249,S247)
	S253= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S252,S199)
	S254= IAddrReg.Out=>IMem.RAddr                              Premise(F223)
	S255= IMem.RAddr={pid,addr}                                 Path(S164,S254)
	S256= IMem.Out={0,rS,rT,rD,0,38}                            IMem-Read(S255,S154)
	S257= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S255,S154)
	S258= ICache.WData=IMemGet8Word({pid,addr})                 Path(S257,S244)
	S259= ICacheReg.Out=>IRMux.CacheData                        Premise(F224)
	S260= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F225)
	S261= IMem.Out=>IRMux.MemData                               Premise(F226)
	S262= IRMux.MemData={0,rS,rT,rD,0,38}                       Path(S256,S261)
	S263= IRMux.Out={0,rS,rT,rD,0,38}                           IRMux-Select2(S262)
	S264= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F227)
	S265= IR_MEM.Out=>IR_DMMU1.In                               Premise(F228)
	S266= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F229)
	S267= IR_ID.Out=>IR_EX.In                                   Premise(F230)
	S268= ICache.Out=>IR_ID.In                                  Premise(F231)
	S269= IRMux.Out=>IR_ID.In                                   Premise(F232)
	S270= IR_ID.In={0,rS,rT,rD,0,38}                            Path(S263,S269)
	S271= ICache.Out=>IR_IMMU.In                                Premise(F233)
	S272= IR_EX.Out=>IR_MEM.In                                  Premise(F234)
	S273= IR_DMMU2.Out=>IR_WB.In                                Premise(F235)
	S274= IR_MEM.Out=>IR_WB.In                                  Premise(F236)
	S275= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F237)
	S276= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F238)
	S277= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F239)
	S278= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F240)
	S279= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F241)
	S280= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F242)
	S281= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F243)
	S282= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F244)
	S283= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F245)
	S284= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F246)
	S285= IR_EX.Out31_26=>CU_EX.Op                              Premise(F247)
	S286= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F248)
	S287= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F249)
	S288= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F250)
	S289= IR_ID.Out31_26=>CU_ID.Op                              Premise(F251)
	S290= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F252)
	S291= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F253)
	S292= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F254)
	S293= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F255)
	S294= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F256)
	S295= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F257)
	S296= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F258)
	S297= IR_WB.Out31_26=>CU_WB.Op                              Premise(F259)
	S298= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F260)
	S299= CtrlA_EX=0                                            Premise(F261)
	S300= CtrlB_EX=0                                            Premise(F262)
	S301= CtrlALUOut_MEM=0                                      Premise(F263)
	S302= CtrlALUOut_DMMU1=0                                    Premise(F264)
	S303= CtrlALUOut_DMMU2=0                                    Premise(F265)
	S304= CtrlALUOut_WB=0                                       Premise(F266)
	S305= CtrlA_MEM=0                                           Premise(F267)
	S306= CtrlA_WB=0                                            Premise(F268)
	S307= CtrlB_MEM=0                                           Premise(F269)
	S308= CtrlB_WB=0                                            Premise(F270)
	S309= CtrlICache=1                                          Premise(F271)
	S310= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S239,S258,S309)
	S311= CtrlIMMU=0                                            Premise(F272)
	S312= CtrlIR_DMMU1=0                                        Premise(F273)
	S313= CtrlIR_DMMU2=0                                        Premise(F274)
	S314= CtrlIR_EX=0                                           Premise(F275)
	S315= CtrlIR_ID=1                                           Premise(F276)
	S316= [IR_ID]={0,rS,rT,rD,0,38}                             IR_ID-Write(S270,S315)
	S317= CtrlIR_IMMU=0                                         Premise(F277)
	S318= CtrlIR_MEM=0                                          Premise(F278)
	S319= CtrlIR_WB=0                                           Premise(F279)
	S320= CtrlGPR=0                                             Premise(F280)
	S321= GPR[rS]=a                                             GPR-Hold(S162,S320)
	S322= GPR[rT]=b                                             GPR-Hold(S163,S320)
	S323= CtrlIAddrReg=0                                        Premise(F281)
	S324= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S149,S323)
	S325= CtrlPC=0                                              Premise(F282)
	S326= CtrlPCInc=1                                           Premise(F283)
	S327= PC[Out]=addr+4                                        PC-Inc(S152,S325,S326)
	S328= PC[CIA]=addr                                          PC-Inc(S152,S325,S326)
	S329= CtrlIMem=0                                            Premise(F284)
	S330= IMem[{pid,addr}]={0,rS,rT,rD,0,38}                    IMem-Hold(S154,S329)
	S331= CtrlICacheReg=0                                       Premise(F285)
	S332= CtrlASIDIn=0                                          Premise(F286)
	S333= CtrlCP0=0                                             Premise(F287)
	S334= CP0[ASID]=pid                                         CP0-Hold(S158,S333)
	S335= CtrlEPCIn=0                                           Premise(F288)
	S336= CtrlExCodeIn=0                                        Premise(F289)
	S337= CtrlIRMux=0                                           Premise(F290)

ID	S338= IR_ID.Out={0,rS,rT,rD,0,38}                           IR-Out(S316)
	S339= IR_ID.Out31_26=0                                      IR-Out(S316)
	S340= IR_ID.Out25_21=rS                                     IR-Out(S316)
	S341= IR_ID.Out20_16=rT                                     IR-Out(S316)
	S342= IR_ID.Out15_11=rD                                     IR-Out(S316)
	S343= IR_ID.Out10_6=0                                       IR-Out(S316)
	S344= IR_ID.Out5_0=38                                       IR-Out(S316)
	S345= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S324)
	S346= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S324)
	S347= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S324)
	S348= PC.Out=addr+4                                         PC-Out(S327)
	S349= PC.CIA=addr                                           PC-Out(S328)
	S350= PC.CIA31_28=addr[31:28]                               PC-Out(S328)
	S351= CP0.ASID=pid                                          CP0-Read-ASID(S334)
	S352= A_EX.Out=>ALU.A                                       Premise(F291)
	S353= B_EX.Out=>ALU.B                                       Premise(F292)
	S354= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F293)
	S355= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F294)
	S356= ALU.Out=>ALUOut_MEM.In                                Premise(F295)
	S357= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F296)
	S358= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F297)
	S359= FU.OutID1=>A_EX.In                                    Premise(F298)
	S360= A_MEM.Out=>A_WB.In                                    Premise(F299)
	S361= FU.OutID2=>B_EX.In                                    Premise(F300)
	S362= B_MEM.Out=>B_WB.In                                    Premise(F301)
	S363= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F302)
	S364= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F303)
	S365= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F304)
	S366= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F305)
	S367= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F306)
	S368= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F307)
	S369= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F308)
	S370= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F309)
	S371= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F310)
	S372= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F311)
	S373= FU.Bub_ID=>CU_ID.Bub                                  Premise(F312)
	S374= FU.Halt_ID=>CU_ID.Halt                                Premise(F313)
	S375= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F314)
	S376= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F315)
	S377= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F316)
	S378= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F317)
	S379= FU.Bub_IF=>CU_IF.Bub                                  Premise(F318)
	S380= FU.Halt_IF=>CU_IF.Halt                                Premise(F319)
	S381= ICache.Hit=>CU_IF.ICacheHit                           Premise(F320)
	S382= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F321)
	S383= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F322)
	S384= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F323)
	S385= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F324)
	S386= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F325)
	S387= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F326)
	S388= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F327)
	S389= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F328)
	S390= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F329)
	S391= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F330)
	S392= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F331)
	S393= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F332)
	S394= ICache.Hit=>FU.ICacheHit                              Premise(F333)
	S395= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F334)
	S396= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F335)
	S397= IR_EX.Out=>FU.IR_EX                                   Premise(F336)
	S398= IR_ID.Out=>FU.IR_ID                                   Premise(F337)
	S399= FU.IR_ID={0,rS,rT,rD,0,38}                            Path(S338,S398)
	S400= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F338)
	S401= IR_MEM.Out=>FU.IR_MEM                                 Premise(F339)
	S402= IR_WB.Out=>FU.IR_WB                                   Premise(F340)
	S403= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F341)
	S404= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F342)
	S405= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F343)
	S406= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F344)
	S407= ALU.Out=>FU.InEX                                      Premise(F345)
	S408= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F346)
	S409= GPR.Rdata1=>FU.InID1                                  Premise(F347)
	S410= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F348)
	S411= FU.InID1_RReg=rS                                      Path(S340,S410)
	S412= GPR.Rdata2=>FU.InID2                                  Premise(F349)
	S413= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F350)
	S414= FU.InID2_RReg=rT                                      Path(S341,S413)
	S415= ALUOut_MEM.Out=>FU.InMEM                              Premise(F351)
	S416= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F352)
	S417= ALUOut_WB.Out=>FU.InWB                                Premise(F353)
	S418= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F354)
	S419= IR_ID.Out25_21=>GPR.RReg1                             Premise(F355)
	S420= GPR.RReg1=rS                                          Path(S340,S419)
	S421= GPR.Rdata1=a                                          GPR-Read(S420,S321)
	S422= FU.InID1=a                                            Path(S421,S409)
	S423= FU.OutID1=FU(a)                                       FU-Forward(S422)
	S424= A_EX.In=FU(a)                                         Path(S423,S359)
	S425= IR_ID.Out20_16=>GPR.RReg2                             Premise(F356)
	S426= GPR.RReg2=rT                                          Path(S341,S425)
	S427= GPR.Rdata2=b                                          GPR-Read(S426,S322)
	S428= FU.InID2=b                                            Path(S427,S412)
	S429= FU.OutID2=FU(b)                                       FU-Forward(S428)
	S430= B_EX.In=FU(b)                                         Path(S429,S361)
	S431= ALUOut_WB.Out=>GPR.WData                              Premise(F357)
	S432= IR_WB.Out15_11=>GPR.WReg                              Premise(F358)
	S433= IMMU.Addr=>IAddrReg.In                                Premise(F359)
	S434= PC.Out=>ICache.IEA                                    Premise(F360)
	S435= ICache.IEA=addr+4                                     Path(S348,S434)
	S436= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S435)
	S437= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S436,S381)
	S438= FU.ICacheHit=ICacheHit(addr+4)                        Path(S436,S394)
	S439= PC.Out=>ICache.IEA                                    Premise(F361)
	S440= IMem.MEM8WordOut=>ICache.WData                        Premise(F362)
	S441= ICache.Out=>ICacheReg.In                              Premise(F363)
	S442= PC.Out=>IMMU.IEA                                      Premise(F364)
	S443= IMMU.IEA=addr+4                                       Path(S348,S442)
	S444= CP0.ASID=>IMMU.PID                                    Premise(F365)
	S445= IMMU.PID=pid                                          Path(S351,S444)
	S446= IMMU.Addr={pid,addr+4}                                IMMU-Search(S445,S443)
	S447= IAddrReg.In={pid,addr+4}                              Path(S446,S433)
	S448= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S445,S443)
	S449= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S448,S382)
	S450= IAddrReg.Out=>IMem.RAddr                              Premise(F366)
	S451= IMem.RAddr={pid,addr}                                 Path(S345,S450)
	S452= IMem.Out={0,rS,rT,rD,0,38}                            IMem-Read(S451,S330)
	S453= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S451,S330)
	S454= ICache.WData=IMemGet8Word({pid,addr})                 Path(S453,S440)
	S455= ICacheReg.Out=>IRMux.CacheData                        Premise(F367)
	S456= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F368)
	S457= IMem.Out=>IRMux.MemData                               Premise(F369)
	S458= IRMux.MemData={0,rS,rT,rD,0,38}                       Path(S452,S457)
	S459= IRMux.Out={0,rS,rT,rD,0,38}                           IRMux-Select2(S458)
	S460= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F370)
	S461= IR_MEM.Out=>IR_DMMU1.In                               Premise(F371)
	S462= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F372)
	S463= IR_ID.Out=>IR_EX.In                                   Premise(F373)
	S464= IR_EX.In={0,rS,rT,rD,0,38}                            Path(S338,S463)
	S465= ICache.Out=>IR_ID.In                                  Premise(F374)
	S466= IRMux.Out=>IR_ID.In                                   Premise(F375)
	S467= IR_ID.In={0,rS,rT,rD,0,38}                            Path(S459,S466)
	S468= ICache.Out=>IR_IMMU.In                                Premise(F376)
	S469= IR_EX.Out=>IR_MEM.In                                  Premise(F377)
	S470= IR_DMMU2.Out=>IR_WB.In                                Premise(F378)
	S471= IR_MEM.Out=>IR_WB.In                                  Premise(F379)
	S472= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F380)
	S473= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F381)
	S474= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F382)
	S475= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F383)
	S476= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F384)
	S477= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F385)
	S478= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F386)
	S479= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F387)
	S480= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F388)
	S481= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F389)
	S482= IR_EX.Out31_26=>CU_EX.Op                              Premise(F390)
	S483= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F391)
	S484= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F392)
	S485= CU_ID.IRFunc1=rT                                      Path(S341,S484)
	S486= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F393)
	S487= CU_ID.IRFunc2=rS                                      Path(S340,S486)
	S488= IR_ID.Out31_26=>CU_ID.Op                              Premise(F394)
	S489= CU_ID.Op=0                                            Path(S339,S488)
	S490= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F395)
	S491= CU_ID.IRFunc=38                                       Path(S344,S490)
	S492= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F396)
	S493= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F397)
	S494= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F398)
	S495= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F399)
	S496= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F400)
	S497= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F401)
	S498= IR_WB.Out31_26=>CU_WB.Op                              Premise(F402)
	S499= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F403)
	S500= CtrlA_EX=1                                            Premise(F404)
	S501= [A_EX]=FU(a)                                          A_EX-Write(S424,S500)
	S502= CtrlB_EX=1                                            Premise(F405)
	S503= [B_EX]=FU(b)                                          B_EX-Write(S430,S502)
	S504= CtrlALUOut_MEM=0                                      Premise(F406)
	S505= CtrlALUOut_DMMU1=0                                    Premise(F407)
	S506= CtrlALUOut_DMMU2=0                                    Premise(F408)
	S507= CtrlALUOut_WB=0                                       Premise(F409)
	S508= CtrlA_MEM=0                                           Premise(F410)
	S509= CtrlA_WB=0                                            Premise(F411)
	S510= CtrlB_MEM=0                                           Premise(F412)
	S511= CtrlB_WB=0                                            Premise(F413)
	S512= CtrlICache=0                                          Premise(F414)
	S513= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S310,S512)
	S514= CtrlIMMU=0                                            Premise(F415)
	S515= CtrlIR_DMMU1=0                                        Premise(F416)
	S516= CtrlIR_DMMU2=0                                        Premise(F417)
	S517= CtrlIR_EX=1                                           Premise(F418)
	S518= [IR_EX]={0,rS,rT,rD,0,38}                             IR_EX-Write(S464,S517)
	S519= CtrlIR_ID=0                                           Premise(F419)
	S520= [IR_ID]={0,rS,rT,rD,0,38}                             IR_ID-Hold(S316,S519)
	S521= CtrlIR_IMMU=0                                         Premise(F420)
	S522= CtrlIR_MEM=0                                          Premise(F421)
	S523= CtrlIR_WB=0                                           Premise(F422)
	S524= CtrlGPR=0                                             Premise(F423)
	S525= GPR[rS]=a                                             GPR-Hold(S321,S524)
	S526= GPR[rT]=b                                             GPR-Hold(S322,S524)
	S527= CtrlIAddrReg=0                                        Premise(F424)
	S528= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S324,S527)
	S529= CtrlPC=0                                              Premise(F425)
	S530= CtrlPCInc=0                                           Premise(F426)
	S531= PC[CIA]=addr                                          PC-Hold(S328,S530)
	S532= PC[Out]=addr+4                                        PC-Hold(S327,S529,S530)
	S533= CtrlIMem=0                                            Premise(F427)
	S534= IMem[{pid,addr}]={0,rS,rT,rD,0,38}                    IMem-Hold(S330,S533)
	S535= CtrlICacheReg=0                                       Premise(F428)
	S536= CtrlASIDIn=0                                          Premise(F429)
	S537= CtrlCP0=0                                             Premise(F430)
	S538= CP0[ASID]=pid                                         CP0-Hold(S334,S537)
	S539= CtrlEPCIn=0                                           Premise(F431)
	S540= CtrlExCodeIn=0                                        Premise(F432)
	S541= CtrlIRMux=0                                           Premise(F433)

EX	S542= A_EX.Out=FU(a)                                        A_EX-Out(S501)
	S543= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S501)
	S544= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S501)
	S545= B_EX.Out=FU(b)                                        B_EX-Out(S503)
	S546= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S503)
	S547= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S503)
	S548= IR_EX.Out={0,rS,rT,rD,0,38}                           IR_EX-Out(S518)
	S549= IR_EX.Out31_26=0                                      IR_EX-Out(S518)
	S550= IR_EX.Out25_21=rS                                     IR_EX-Out(S518)
	S551= IR_EX.Out20_16=rT                                     IR_EX-Out(S518)
	S552= IR_EX.Out15_11=rD                                     IR_EX-Out(S518)
	S553= IR_EX.Out10_6=0                                       IR_EX-Out(S518)
	S554= IR_EX.Out5_0=38                                       IR_EX-Out(S518)
	S555= IR_ID.Out={0,rS,rT,rD,0,38}                           IR-Out(S520)
	S556= IR_ID.Out31_26=0                                      IR-Out(S520)
	S557= IR_ID.Out25_21=rS                                     IR-Out(S520)
	S558= IR_ID.Out20_16=rT                                     IR-Out(S520)
	S559= IR_ID.Out15_11=rD                                     IR-Out(S520)
	S560= IR_ID.Out10_6=0                                       IR-Out(S520)
	S561= IR_ID.Out5_0=38                                       IR-Out(S520)
	S562= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S528)
	S563= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S528)
	S564= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S528)
	S565= PC.CIA=addr                                           PC-Out(S531)
	S566= PC.CIA31_28=addr[31:28]                               PC-Out(S531)
	S567= PC.Out=addr+4                                         PC-Out(S532)
	S568= CP0.ASID=pid                                          CP0-Read-ASID(S538)
	S569= A_EX.Out=>ALU.A                                       Premise(F434)
	S570= ALU.A=FU(a)                                           Path(S542,S569)
	S571= B_EX.Out=>ALU.B                                       Premise(F435)
	S572= ALU.B=FU(b)                                           Path(S545,S571)
	S573= ALU.Func=6'b000011                                    Premise(F436)
	S574= ALU.Out=FU(a)^FU(b)                                   ALU(S570,S572)
	S575= ALU.Out1_0={FU(a)^FU(b)}[1:0]                         ALU(S570,S572)
	S576= ALU.CMP=Compare0(FU(a)^FU(b))                         ALU(S570,S572)
	S577= ALU.OV=OverFlow(FU(a)^FU(b))                          ALU(S570,S572)
	S578= ALU.CA=Carry(FU(a)^FU(b))                             ALU(S570,S572)
	S579= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F437)
	S580= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F438)
	S581= ALU.Out=>ALUOut_MEM.In                                Premise(F439)
	S582= ALUOut_MEM.In=FU(a)^FU(b)                             Path(S574,S581)
	S583= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F440)
	S584= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F441)
	S585= FU.OutID1=>A_EX.In                                    Premise(F442)
	S586= A_MEM.Out=>A_WB.In                                    Premise(F443)
	S587= FU.OutID2=>B_EX.In                                    Premise(F444)
	S588= B_MEM.Out=>B_WB.In                                    Premise(F445)
	S589= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F446)
	S590= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F447)
	S591= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F448)
	S592= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F449)
	S593= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F450)
	S594= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F451)
	S595= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F452)
	S596= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F453)
	S597= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F454)
	S598= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F455)
	S599= FU.Bub_ID=>CU_ID.Bub                                  Premise(F456)
	S600= FU.Halt_ID=>CU_ID.Halt                                Premise(F457)
	S601= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F458)
	S602= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F459)
	S603= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F460)
	S604= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F461)
	S605= FU.Bub_IF=>CU_IF.Bub                                  Premise(F462)
	S606= FU.Halt_IF=>CU_IF.Halt                                Premise(F463)
	S607= ICache.Hit=>CU_IF.ICacheHit                           Premise(F464)
	S608= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F465)
	S609= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F466)
	S610= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F467)
	S611= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F468)
	S612= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F469)
	S613= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F470)
	S614= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F471)
	S615= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F472)
	S616= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F473)
	S617= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F474)
	S618= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F475)
	S619= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F476)
	S620= ICache.Hit=>FU.ICacheHit                              Premise(F477)
	S621= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F478)
	S622= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F479)
	S623= IR_EX.Out=>FU.IR_EX                                   Premise(F480)
	S624= FU.IR_EX={0,rS,rT,rD,0,38}                            Path(S548,S623)
	S625= IR_ID.Out=>FU.IR_ID                                   Premise(F481)
	S626= FU.IR_ID={0,rS,rT,rD,0,38}                            Path(S555,S625)
	S627= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F482)
	S628= IR_MEM.Out=>FU.IR_MEM                                 Premise(F483)
	S629= IR_WB.Out=>FU.IR_WB                                   Premise(F484)
	S630= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F485)
	S631= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F486)
	S632= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F487)
	S633= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F488)
	S634= ALU.Out=>FU.InEX                                      Premise(F489)
	S635= FU.InEX=FU(a)^FU(b)                                   Path(S574,S634)
	S636= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F490)
	S637= FU.InEX_WReg=rD                                       Path(S552,S636)
	S638= GPR.Rdata1=>FU.InID1                                  Premise(F491)
	S639= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F492)
	S640= FU.InID1_RReg=rS                                      Path(S557,S639)
	S641= GPR.Rdata2=>FU.InID2                                  Premise(F493)
	S642= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F494)
	S643= FU.InID2_RReg=rT                                      Path(S558,S642)
	S644= ALUOut_MEM.Out=>FU.InMEM                              Premise(F495)
	S645= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F496)
	S646= ALUOut_WB.Out=>FU.InWB                                Premise(F497)
	S647= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F498)
	S648= IR_ID.Out25_21=>GPR.RReg1                             Premise(F499)
	S649= GPR.RReg1=rS                                          Path(S557,S648)
	S650= GPR.Rdata1=a                                          GPR-Read(S649,S525)
	S651= FU.InID1=a                                            Path(S650,S638)
	S652= FU.OutID1=FU(a)                                       FU-Forward(S651)
	S653= A_EX.In=FU(a)                                         Path(S652,S585)
	S654= IR_ID.Out20_16=>GPR.RReg2                             Premise(F500)
	S655= GPR.RReg2=rT                                          Path(S558,S654)
	S656= GPR.Rdata2=b                                          GPR-Read(S655,S526)
	S657= FU.InID2=b                                            Path(S656,S641)
	S658= FU.OutID2=FU(b)                                       FU-Forward(S657)
	S659= B_EX.In=FU(b)                                         Path(S658,S587)
	S660= ALUOut_WB.Out=>GPR.WData                              Premise(F501)
	S661= IR_WB.Out15_11=>GPR.WReg                              Premise(F502)
	S662= IMMU.Addr=>IAddrReg.In                                Premise(F503)
	S663= PC.Out=>ICache.IEA                                    Premise(F504)
	S664= ICache.IEA=addr+4                                     Path(S567,S663)
	S665= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S664)
	S666= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S665,S607)
	S667= FU.ICacheHit=ICacheHit(addr+4)                        Path(S665,S620)
	S668= PC.Out=>ICache.IEA                                    Premise(F505)
	S669= IMem.MEM8WordOut=>ICache.WData                        Premise(F506)
	S670= ICache.Out=>ICacheReg.In                              Premise(F507)
	S671= PC.Out=>IMMU.IEA                                      Premise(F508)
	S672= IMMU.IEA=addr+4                                       Path(S567,S671)
	S673= CP0.ASID=>IMMU.PID                                    Premise(F509)
	S674= IMMU.PID=pid                                          Path(S568,S673)
	S675= IMMU.Addr={pid,addr+4}                                IMMU-Search(S674,S672)
	S676= IAddrReg.In={pid,addr+4}                              Path(S675,S662)
	S677= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S674,S672)
	S678= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S677,S608)
	S679= IAddrReg.Out=>IMem.RAddr                              Premise(F510)
	S680= IMem.RAddr={pid,addr}                                 Path(S562,S679)
	S681= IMem.Out={0,rS,rT,rD,0,38}                            IMem-Read(S680,S534)
	S682= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S680,S534)
	S683= ICache.WData=IMemGet8Word({pid,addr})                 Path(S682,S669)
	S684= ICacheReg.Out=>IRMux.CacheData                        Premise(F511)
	S685= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F512)
	S686= IMem.Out=>IRMux.MemData                               Premise(F513)
	S687= IRMux.MemData={0,rS,rT,rD,0,38}                       Path(S681,S686)
	S688= IRMux.Out={0,rS,rT,rD,0,38}                           IRMux-Select2(S687)
	S689= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F514)
	S690= IR_MEM.Out=>IR_DMMU1.In                               Premise(F515)
	S691= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F516)
	S692= IR_ID.Out=>IR_EX.In                                   Premise(F517)
	S693= IR_EX.In={0,rS,rT,rD,0,38}                            Path(S555,S692)
	S694= ICache.Out=>IR_ID.In                                  Premise(F518)
	S695= IRMux.Out=>IR_ID.In                                   Premise(F519)
	S696= IR_ID.In={0,rS,rT,rD,0,38}                            Path(S688,S695)
	S697= ICache.Out=>IR_IMMU.In                                Premise(F520)
	S698= IR_EX.Out=>IR_MEM.In                                  Premise(F521)
	S699= IR_MEM.In={0,rS,rT,rD,0,38}                           Path(S548,S698)
	S700= IR_DMMU2.Out=>IR_WB.In                                Premise(F522)
	S701= IR_MEM.Out=>IR_WB.In                                  Premise(F523)
	S702= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F524)
	S703= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F525)
	S704= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F526)
	S705= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F527)
	S706= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F528)
	S707= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F529)
	S708= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F530)
	S709= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F531)
	S710= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F532)
	S711= CU_EX.IRFunc1=rT                                      Path(S551,S710)
	S712= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F533)
	S713= CU_EX.IRFunc2=rS                                      Path(S550,S712)
	S714= IR_EX.Out31_26=>CU_EX.Op                              Premise(F534)
	S715= CU_EX.Op=0                                            Path(S549,S714)
	S716= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F535)
	S717= CU_EX.IRFunc=38                                       Path(S554,S716)
	S718= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F536)
	S719= CU_ID.IRFunc1=rT                                      Path(S558,S718)
	S720= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F537)
	S721= CU_ID.IRFunc2=rS                                      Path(S557,S720)
	S722= IR_ID.Out31_26=>CU_ID.Op                              Premise(F538)
	S723= CU_ID.Op=0                                            Path(S556,S722)
	S724= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F539)
	S725= CU_ID.IRFunc=38                                       Path(S561,S724)
	S726= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F540)
	S727= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F541)
	S728= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F542)
	S729= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F543)
	S730= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F544)
	S731= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F545)
	S732= IR_WB.Out31_26=>CU_WB.Op                              Premise(F546)
	S733= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F547)
	S734= CtrlA_EX=0                                            Premise(F548)
	S735= [A_EX]=FU(a)                                          A_EX-Hold(S501,S734)
	S736= CtrlB_EX=0                                            Premise(F549)
	S737= [B_EX]=FU(b)                                          B_EX-Hold(S503,S736)
	S738= CtrlALUOut_MEM=1                                      Premise(F550)
	S739= [ALUOut_MEM]=FU(a)^FU(b)                              ALUOut_MEM-Write(S582,S738)
	S740= CtrlALUOut_DMMU1=0                                    Premise(F551)
	S741= CtrlALUOut_DMMU2=0                                    Premise(F552)
	S742= CtrlALUOut_WB=0                                       Premise(F553)
	S743= CtrlA_MEM=0                                           Premise(F554)
	S744= CtrlA_WB=0                                            Premise(F555)
	S745= CtrlB_MEM=0                                           Premise(F556)
	S746= CtrlB_WB=0                                            Premise(F557)
	S747= CtrlICache=0                                          Premise(F558)
	S748= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S513,S747)
	S749= CtrlIMMU=0                                            Premise(F559)
	S750= CtrlIR_DMMU1=0                                        Premise(F560)
	S751= CtrlIR_DMMU2=0                                        Premise(F561)
	S752= CtrlIR_EX=0                                           Premise(F562)
	S753= [IR_EX]={0,rS,rT,rD,0,38}                             IR_EX-Hold(S518,S752)
	S754= CtrlIR_ID=0                                           Premise(F563)
	S755= [IR_ID]={0,rS,rT,rD,0,38}                             IR_ID-Hold(S520,S754)
	S756= CtrlIR_IMMU=0                                         Premise(F564)
	S757= CtrlIR_MEM=1                                          Premise(F565)
	S758= [IR_MEM]={0,rS,rT,rD,0,38}                            IR_MEM-Write(S699,S757)
	S759= CtrlIR_WB=0                                           Premise(F566)
	S760= CtrlGPR=0                                             Premise(F567)
	S761= GPR[rS]=a                                             GPR-Hold(S525,S760)
	S762= GPR[rT]=b                                             GPR-Hold(S526,S760)
	S763= CtrlIAddrReg=0                                        Premise(F568)
	S764= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S528,S763)
	S765= CtrlPC=0                                              Premise(F569)
	S766= CtrlPCInc=0                                           Premise(F570)
	S767= PC[CIA]=addr                                          PC-Hold(S531,S766)
	S768= PC[Out]=addr+4                                        PC-Hold(S532,S765,S766)
	S769= CtrlIMem=0                                            Premise(F571)
	S770= IMem[{pid,addr}]={0,rS,rT,rD,0,38}                    IMem-Hold(S534,S769)
	S771= CtrlICacheReg=0                                       Premise(F572)
	S772= CtrlASIDIn=0                                          Premise(F573)
	S773= CtrlCP0=0                                             Premise(F574)
	S774= CP0[ASID]=pid                                         CP0-Hold(S538,S773)
	S775= CtrlEPCIn=0                                           Premise(F575)
	S776= CtrlExCodeIn=0                                        Premise(F576)
	S777= CtrlIRMux=0                                           Premise(F577)

MEM	S778= A_EX.Out=FU(a)                                        A_EX-Out(S735)
	S779= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S735)
	S780= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S735)
	S781= B_EX.Out=FU(b)                                        B_EX-Out(S737)
	S782= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S737)
	S783= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S737)
	S784= ALUOut_MEM.Out=FU(a)^FU(b)                            ALUOut_MEM-Out(S739)
	S785= ALUOut_MEM.Out1_0={FU(a)^FU(b)}[1:0]                  ALUOut_MEM-Out(S739)
	S786= ALUOut_MEM.Out4_0={FU(a)^FU(b)}[4:0]                  ALUOut_MEM-Out(S739)
	S787= IR_EX.Out={0,rS,rT,rD,0,38}                           IR_EX-Out(S753)
	S788= IR_EX.Out31_26=0                                      IR_EX-Out(S753)
	S789= IR_EX.Out25_21=rS                                     IR_EX-Out(S753)
	S790= IR_EX.Out20_16=rT                                     IR_EX-Out(S753)
	S791= IR_EX.Out15_11=rD                                     IR_EX-Out(S753)
	S792= IR_EX.Out10_6=0                                       IR_EX-Out(S753)
	S793= IR_EX.Out5_0=38                                       IR_EX-Out(S753)
	S794= IR_ID.Out={0,rS,rT,rD,0,38}                           IR-Out(S755)
	S795= IR_ID.Out31_26=0                                      IR-Out(S755)
	S796= IR_ID.Out25_21=rS                                     IR-Out(S755)
	S797= IR_ID.Out20_16=rT                                     IR-Out(S755)
	S798= IR_ID.Out15_11=rD                                     IR-Out(S755)
	S799= IR_ID.Out10_6=0                                       IR-Out(S755)
	S800= IR_ID.Out5_0=38                                       IR-Out(S755)
	S801= IR_MEM.Out={0,rS,rT,rD,0,38}                          IR_MEM-Out(S758)
	S802= IR_MEM.Out31_26=0                                     IR_MEM-Out(S758)
	S803= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S758)
	S804= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S758)
	S805= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S758)
	S806= IR_MEM.Out10_6=0                                      IR_MEM-Out(S758)
	S807= IR_MEM.Out5_0=38                                      IR_MEM-Out(S758)
	S808= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S764)
	S809= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S764)
	S810= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S764)
	S811= PC.CIA=addr                                           PC-Out(S767)
	S812= PC.CIA31_28=addr[31:28]                               PC-Out(S767)
	S813= PC.Out=addr+4                                         PC-Out(S768)
	S814= CP0.ASID=pid                                          CP0-Read-ASID(S774)
	S815= A_EX.Out=>ALU.A                                       Premise(F578)
	S816= ALU.A=FU(a)                                           Path(S778,S815)
	S817= B_EX.Out=>ALU.B                                       Premise(F579)
	S818= ALU.B=FU(b)                                           Path(S781,S817)
	S819= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F580)
	S820= ALUOut_DMMU1.In=FU(a)^FU(b)                           Path(S784,S819)
	S821= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F581)
	S822= ALU.Out=>ALUOut_MEM.In                                Premise(F582)
	S823= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F583)
	S824= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F584)
	S825= ALUOut_WB.In=FU(a)^FU(b)                              Path(S784,S824)
	S826= FU.OutID1=>A_EX.In                                    Premise(F585)
	S827= A_MEM.Out=>A_WB.In                                    Premise(F586)
	S828= FU.OutID2=>B_EX.In                                    Premise(F587)
	S829= B_MEM.Out=>B_WB.In                                    Premise(F588)
	S830= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F589)
	S831= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F590)
	S832= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F591)
	S833= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F592)
	S834= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F593)
	S835= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F594)
	S836= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F595)
	S837= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F596)
	S838= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F597)
	S839= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F598)
	S840= FU.Bub_ID=>CU_ID.Bub                                  Premise(F599)
	S841= FU.Halt_ID=>CU_ID.Halt                                Premise(F600)
	S842= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F601)
	S843= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F602)
	S844= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F603)
	S845= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F604)
	S846= FU.Bub_IF=>CU_IF.Bub                                  Premise(F605)
	S847= FU.Halt_IF=>CU_IF.Halt                                Premise(F606)
	S848= ICache.Hit=>CU_IF.ICacheHit                           Premise(F607)
	S849= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F608)
	S850= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F609)
	S851= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F610)
	S852= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F611)
	S853= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F612)
	S854= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F613)
	S855= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F614)
	S856= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F615)
	S857= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F616)
	S858= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F617)
	S859= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F618)
	S860= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F619)
	S861= ICache.Hit=>FU.ICacheHit                              Premise(F620)
	S862= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F621)
	S863= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F622)
	S864= IR_EX.Out=>FU.IR_EX                                   Premise(F623)
	S865= FU.IR_EX={0,rS,rT,rD,0,38}                            Path(S787,S864)
	S866= IR_ID.Out=>FU.IR_ID                                   Premise(F624)
	S867= FU.IR_ID={0,rS,rT,rD,0,38}                            Path(S794,S866)
	S868= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F625)
	S869= IR_MEM.Out=>FU.IR_MEM                                 Premise(F626)
	S870= FU.IR_MEM={0,rS,rT,rD,0,38}                           Path(S801,S869)
	S871= IR_WB.Out=>FU.IR_WB                                   Premise(F627)
	S872= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F628)
	S873= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F629)
	S874= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F630)
	S875= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F631)
	S876= ALU.Out=>FU.InEX                                      Premise(F632)
	S877= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F633)
	S878= FU.InEX_WReg=rD                                       Path(S791,S877)
	S879= GPR.Rdata1=>FU.InID1                                  Premise(F634)
	S880= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F635)
	S881= FU.InID1_RReg=rS                                      Path(S796,S880)
	S882= GPR.Rdata2=>FU.InID2                                  Premise(F636)
	S883= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F637)
	S884= FU.InID2_RReg=rT                                      Path(S797,S883)
	S885= ALUOut_MEM.Out=>FU.InMEM                              Premise(F638)
	S886= FU.InMEM=FU(a)^FU(b)                                  Path(S784,S885)
	S887= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F639)
	S888= FU.InMEM_WReg=rD                                      Path(S805,S887)
	S889= ALUOut_WB.Out=>FU.InWB                                Premise(F640)
	S890= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F641)
	S891= IR_ID.Out25_21=>GPR.RReg1                             Premise(F642)
	S892= GPR.RReg1=rS                                          Path(S796,S891)
	S893= GPR.Rdata1=a                                          GPR-Read(S892,S761)
	S894= FU.InID1=a                                            Path(S893,S879)
	S895= FU.OutID1=FU(a)                                       FU-Forward(S894)
	S896= A_EX.In=FU(a)                                         Path(S895,S826)
	S897= IR_ID.Out20_16=>GPR.RReg2                             Premise(F643)
	S898= GPR.RReg2=rT                                          Path(S797,S897)
	S899= GPR.Rdata2=b                                          GPR-Read(S898,S762)
	S900= FU.InID2=b                                            Path(S899,S882)
	S901= FU.OutID2=FU(b)                                       FU-Forward(S900)
	S902= B_EX.In=FU(b)                                         Path(S901,S828)
	S903= ALUOut_WB.Out=>GPR.WData                              Premise(F644)
	S904= IR_WB.Out15_11=>GPR.WReg                              Premise(F645)
	S905= IMMU.Addr=>IAddrReg.In                                Premise(F646)
	S906= PC.Out=>ICache.IEA                                    Premise(F647)
	S907= ICache.IEA=addr+4                                     Path(S813,S906)
	S908= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S907)
	S909= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S908,S848)
	S910= FU.ICacheHit=ICacheHit(addr+4)                        Path(S908,S861)
	S911= PC.Out=>ICache.IEA                                    Premise(F648)
	S912= IMem.MEM8WordOut=>ICache.WData                        Premise(F649)
	S913= ICache.Out=>ICacheReg.In                              Premise(F650)
	S914= PC.Out=>IMMU.IEA                                      Premise(F651)
	S915= IMMU.IEA=addr+4                                       Path(S813,S914)
	S916= CP0.ASID=>IMMU.PID                                    Premise(F652)
	S917= IMMU.PID=pid                                          Path(S814,S916)
	S918= IMMU.Addr={pid,addr+4}                                IMMU-Search(S917,S915)
	S919= IAddrReg.In={pid,addr+4}                              Path(S918,S905)
	S920= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S917,S915)
	S921= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S920,S849)
	S922= IAddrReg.Out=>IMem.RAddr                              Premise(F653)
	S923= IMem.RAddr={pid,addr}                                 Path(S808,S922)
	S924= IMem.Out={0,rS,rT,rD,0,38}                            IMem-Read(S923,S770)
	S925= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S923,S770)
	S926= ICache.WData=IMemGet8Word({pid,addr})                 Path(S925,S912)
	S927= ICacheReg.Out=>IRMux.CacheData                        Premise(F654)
	S928= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F655)
	S929= IMem.Out=>IRMux.MemData                               Premise(F656)
	S930= IRMux.MemData={0,rS,rT,rD,0,38}                       Path(S924,S929)
	S931= IRMux.Out={0,rS,rT,rD,0,38}                           IRMux-Select2(S930)
	S932= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F657)
	S933= IR_MEM.Out=>IR_DMMU1.In                               Premise(F658)
	S934= IR_DMMU1.In={0,rS,rT,rD,0,38}                         Path(S801,S933)
	S935= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F659)
	S936= IR_ID.Out=>IR_EX.In                                   Premise(F660)
	S937= IR_EX.In={0,rS,rT,rD,0,38}                            Path(S794,S936)
	S938= ICache.Out=>IR_ID.In                                  Premise(F661)
	S939= IRMux.Out=>IR_ID.In                                   Premise(F662)
	S940= IR_ID.In={0,rS,rT,rD,0,38}                            Path(S931,S939)
	S941= ICache.Out=>IR_IMMU.In                                Premise(F663)
	S942= IR_EX.Out=>IR_MEM.In                                  Premise(F664)
	S943= IR_MEM.In={0,rS,rT,rD,0,38}                           Path(S787,S942)
	S944= IR_DMMU2.Out=>IR_WB.In                                Premise(F665)
	S945= IR_MEM.Out=>IR_WB.In                                  Premise(F666)
	S946= IR_WB.In={0,rS,rT,rD,0,38}                            Path(S801,S945)
	S947= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F667)
	S948= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F668)
	S949= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F669)
	S950= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F670)
	S951= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F671)
	S952= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F672)
	S953= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F673)
	S954= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F674)
	S955= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F675)
	S956= CU_EX.IRFunc1=rT                                      Path(S790,S955)
	S957= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F676)
	S958= CU_EX.IRFunc2=rS                                      Path(S789,S957)
	S959= IR_EX.Out31_26=>CU_EX.Op                              Premise(F677)
	S960= CU_EX.Op=0                                            Path(S788,S959)
	S961= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F678)
	S962= CU_EX.IRFunc=38                                       Path(S793,S961)
	S963= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F679)
	S964= CU_ID.IRFunc1=rT                                      Path(S797,S963)
	S965= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F680)
	S966= CU_ID.IRFunc2=rS                                      Path(S796,S965)
	S967= IR_ID.Out31_26=>CU_ID.Op                              Premise(F681)
	S968= CU_ID.Op=0                                            Path(S795,S967)
	S969= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F682)
	S970= CU_ID.IRFunc=38                                       Path(S800,S969)
	S971= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F683)
	S972= CU_MEM.IRFunc1=rT                                     Path(S804,S971)
	S973= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F684)
	S974= CU_MEM.IRFunc2=rS                                     Path(S803,S973)
	S975= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F685)
	S976= CU_MEM.Op=0                                           Path(S802,S975)
	S977= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F686)
	S978= CU_MEM.IRFunc=38                                      Path(S807,S977)
	S979= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F687)
	S980= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F688)
	S981= IR_WB.Out31_26=>CU_WB.Op                              Premise(F689)
	S982= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F690)
	S983= CtrlA_EX=0                                            Premise(F691)
	S984= [A_EX]=FU(a)                                          A_EX-Hold(S735,S983)
	S985= CtrlB_EX=0                                            Premise(F692)
	S986= [B_EX]=FU(b)                                          B_EX-Hold(S737,S985)
	S987= CtrlALUOut_MEM=0                                      Premise(F693)
	S988= [ALUOut_MEM]=FU(a)^FU(b)                              ALUOut_MEM-Hold(S739,S987)
	S989= CtrlALUOut_DMMU1=1                                    Premise(F694)
	S990= [ALUOut_DMMU1]=FU(a)^FU(b)                            ALUOut_DMMU1-Write(S820,S989)
	S991= CtrlALUOut_DMMU2=0                                    Premise(F695)
	S992= CtrlALUOut_WB=1                                       Premise(F696)
	S993= [ALUOut_WB]=FU(a)^FU(b)                               ALUOut_WB-Write(S825,S992)
	S994= CtrlA_MEM=0                                           Premise(F697)
	S995= CtrlA_WB=1                                            Premise(F698)
	S996= CtrlB_MEM=0                                           Premise(F699)
	S997= CtrlB_WB=1                                            Premise(F700)
	S998= CtrlICache=0                                          Premise(F701)
	S999= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S748,S998)
	S1000= CtrlIMMU=0                                           Premise(F702)
	S1001= CtrlIR_DMMU1=1                                       Premise(F703)
	S1002= [IR_DMMU1]={0,rS,rT,rD,0,38}                         IR_DMMU1-Write(S934,S1001)
	S1003= CtrlIR_DMMU2=0                                       Premise(F704)
	S1004= CtrlIR_EX=0                                          Premise(F705)
	S1005= [IR_EX]={0,rS,rT,rD,0,38}                            IR_EX-Hold(S753,S1004)
	S1006= CtrlIR_ID=0                                          Premise(F706)
	S1007= [IR_ID]={0,rS,rT,rD,0,38}                            IR_ID-Hold(S755,S1006)
	S1008= CtrlIR_IMMU=0                                        Premise(F707)
	S1009= CtrlIR_MEM=0                                         Premise(F708)
	S1010= [IR_MEM]={0,rS,rT,rD,0,38}                           IR_MEM-Hold(S758,S1009)
	S1011= CtrlIR_WB=1                                          Premise(F709)
	S1012= [IR_WB]={0,rS,rT,rD,0,38}                            IR_WB-Write(S946,S1011)
	S1013= CtrlGPR=0                                            Premise(F710)
	S1014= GPR[rS]=a                                            GPR-Hold(S761,S1013)
	S1015= GPR[rT]=b                                            GPR-Hold(S762,S1013)
	S1016= CtrlIAddrReg=0                                       Premise(F711)
	S1017= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S764,S1016)
	S1018= CtrlPC=0                                             Premise(F712)
	S1019= CtrlPCInc=0                                          Premise(F713)
	S1020= PC[CIA]=addr                                         PC-Hold(S767,S1019)
	S1021= PC[Out]=addr+4                                       PC-Hold(S768,S1018,S1019)
	S1022= CtrlIMem=0                                           Premise(F714)
	S1023= IMem[{pid,addr}]={0,rS,rT,rD,0,38}                   IMem-Hold(S770,S1022)
	S1024= CtrlICacheReg=0                                      Premise(F715)
	S1025= CtrlASIDIn=0                                         Premise(F716)
	S1026= CtrlCP0=0                                            Premise(F717)
	S1027= CP0[ASID]=pid                                        CP0-Hold(S774,S1026)
	S1028= CtrlEPCIn=0                                          Premise(F718)
	S1029= CtrlExCodeIn=0                                       Premise(F719)
	S1030= CtrlIRMux=0                                          Premise(F720)

WB	S1031= A_EX.Out=FU(a)                                       A_EX-Out(S984)
	S1032= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S984)
	S1033= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S984)
	S1034= B_EX.Out=FU(b)                                       B_EX-Out(S986)
	S1035= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S986)
	S1036= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S986)
	S1037= ALUOut_MEM.Out=FU(a)^FU(b)                           ALUOut_MEM-Out(S988)
	S1038= ALUOut_MEM.Out1_0={FU(a)^FU(b)}[1:0]                 ALUOut_MEM-Out(S988)
	S1039= ALUOut_MEM.Out4_0={FU(a)^FU(b)}[4:0]                 ALUOut_MEM-Out(S988)
	S1040= ALUOut_DMMU1.Out=FU(a)^FU(b)                         ALUOut_DMMU1-Out(S990)
	S1041= ALUOut_DMMU1.Out1_0={FU(a)^FU(b)}[1:0]               ALUOut_DMMU1-Out(S990)
	S1042= ALUOut_DMMU1.Out4_0={FU(a)^FU(b)}[4:0]               ALUOut_DMMU1-Out(S990)
	S1043= ALUOut_WB.Out=FU(a)^FU(b)                            ALUOut_WB-Out(S993)
	S1044= ALUOut_WB.Out1_0={FU(a)^FU(b)}[1:0]                  ALUOut_WB-Out(S993)
	S1045= ALUOut_WB.Out4_0={FU(a)^FU(b)}[4:0]                  ALUOut_WB-Out(S993)
	S1046= IR_DMMU1.Out={0,rS,rT,rD,0,38}                       IR_DMMU1-Out(S1002)
	S1047= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1002)
	S1048= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1002)
	S1049= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1002)
	S1050= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1002)
	S1051= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1002)
	S1052= IR_DMMU1.Out5_0=38                                   IR_DMMU1-Out(S1002)
	S1053= IR_EX.Out={0,rS,rT,rD,0,38}                          IR_EX-Out(S1005)
	S1054= IR_EX.Out31_26=0                                     IR_EX-Out(S1005)
	S1055= IR_EX.Out25_21=rS                                    IR_EX-Out(S1005)
	S1056= IR_EX.Out20_16=rT                                    IR_EX-Out(S1005)
	S1057= IR_EX.Out15_11=rD                                    IR_EX-Out(S1005)
	S1058= IR_EX.Out10_6=0                                      IR_EX-Out(S1005)
	S1059= IR_EX.Out5_0=38                                      IR_EX-Out(S1005)
	S1060= IR_ID.Out={0,rS,rT,rD,0,38}                          IR-Out(S1007)
	S1061= IR_ID.Out31_26=0                                     IR-Out(S1007)
	S1062= IR_ID.Out25_21=rS                                    IR-Out(S1007)
	S1063= IR_ID.Out20_16=rT                                    IR-Out(S1007)
	S1064= IR_ID.Out15_11=rD                                    IR-Out(S1007)
	S1065= IR_ID.Out10_6=0                                      IR-Out(S1007)
	S1066= IR_ID.Out5_0=38                                      IR-Out(S1007)
	S1067= IR_MEM.Out={0,rS,rT,rD,0,38}                         IR_MEM-Out(S1010)
	S1068= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1010)
	S1069= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1010)
	S1070= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1010)
	S1071= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1010)
	S1072= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1010)
	S1073= IR_MEM.Out5_0=38                                     IR_MEM-Out(S1010)
	S1074= IR_WB.Out={0,rS,rT,rD,0,38}                          IR-Out(S1012)
	S1075= IR_WB.Out31_26=0                                     IR-Out(S1012)
	S1076= IR_WB.Out25_21=rS                                    IR-Out(S1012)
	S1077= IR_WB.Out20_16=rT                                    IR-Out(S1012)
	S1078= IR_WB.Out15_11=rD                                    IR-Out(S1012)
	S1079= IR_WB.Out10_6=0                                      IR-Out(S1012)
	S1080= IR_WB.Out5_0=38                                      IR-Out(S1012)
	S1081= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1017)
	S1082= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1017)
	S1083= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1017)
	S1084= PC.CIA=addr                                          PC-Out(S1020)
	S1085= PC.CIA31_28=addr[31:28]                              PC-Out(S1020)
	S1086= PC.Out=addr+4                                        PC-Out(S1021)
	S1087= CP0.ASID=pid                                         CP0-Read-ASID(S1027)
	S1088= A_EX.Out=>ALU.A                                      Premise(F1007)
	S1089= ALU.A=FU(a)                                          Path(S1031,S1088)
	S1090= B_EX.Out=>ALU.B                                      Premise(F1008)
	S1091= ALU.B=FU(b)                                          Path(S1034,S1090)
	S1092= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1009)
	S1093= ALUOut_DMMU1.In=FU(a)^FU(b)                          Path(S1037,S1092)
	S1094= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1010)
	S1095= ALUOut_DMMU2.In=FU(a)^FU(b)                          Path(S1040,S1094)
	S1096= ALU.Out=>ALUOut_MEM.In                               Premise(F1011)
	S1097= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F1012)
	S1098= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F1013)
	S1099= ALUOut_WB.In=FU(a)^FU(b)                             Path(S1037,S1098)
	S1100= FU.OutID1=>A_EX.In                                   Premise(F1014)
	S1101= A_MEM.Out=>A_WB.In                                   Premise(F1015)
	S1102= FU.OutID2=>B_EX.In                                   Premise(F1016)
	S1103= B_MEM.Out=>B_WB.In                                   Premise(F1017)
	S1104= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1018)
	S1105= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1019)
	S1106= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1020)
	S1107= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1021)
	S1108= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1022)
	S1109= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1023)
	S1110= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1024)
	S1111= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1025)
	S1112= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1026)
	S1113= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1027)
	S1114= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1028)
	S1115= FU.Halt_ID=>CU_ID.Halt                               Premise(F1029)
	S1116= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1030)
	S1117= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1031)
	S1118= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1032)
	S1119= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1033)
	S1120= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1034)
	S1121= FU.Halt_IF=>CU_IF.Halt                               Premise(F1035)
	S1122= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1036)
	S1123= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1037)
	S1124= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1038)
	S1125= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1039)
	S1126= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1040)
	S1127= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1041)
	S1128= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1042)
	S1129= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1043)
	S1130= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1044)
	S1131= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1045)
	S1132= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1046)
	S1133= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1047)
	S1134= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1048)
	S1135= ICache.Hit=>FU.ICacheHit                             Premise(F1049)
	S1136= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1050)
	S1137= FU.IR_DMMU1={0,rS,rT,rD,0,38}                        Path(S1046,S1136)
	S1138= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1051)
	S1139= IR_EX.Out=>FU.IR_EX                                  Premise(F1052)
	S1140= FU.IR_EX={0,rS,rT,rD,0,38}                           Path(S1053,S1139)
	S1141= IR_ID.Out=>FU.IR_ID                                  Premise(F1053)
	S1142= FU.IR_ID={0,rS,rT,rD,0,38}                           Path(S1060,S1141)
	S1143= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1054)
	S1144= IR_MEM.Out=>FU.IR_MEM                                Premise(F1055)
	S1145= FU.IR_MEM={0,rS,rT,rD,0,38}                          Path(S1067,S1144)
	S1146= IR_WB.Out=>FU.IR_WB                                  Premise(F1056)
	S1147= FU.IR_WB={0,rS,rT,rD,0,38}                           Path(S1074,S1146)
	S1148= ALUOut_DMMU1.Out=>FU.InDMMU1                         Premise(F1057)
	S1149= FU.InDMMU1=FU(a)^FU(b)                               Path(S1040,S1148)
	S1150= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F1058)
	S1151= FU.InDMMU1_WReg=rD                                   Path(S1050,S1150)
	S1152= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F1059)
	S1153= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F1060)
	S1154= ALU.Out=>FU.InEX                                     Premise(F1061)
	S1155= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F1062)
	S1156= FU.InEX_WReg=rD                                      Path(S1057,S1155)
	S1157= GPR.Rdata1=>FU.InID1                                 Premise(F1063)
	S1158= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1064)
	S1159= FU.InID1_RReg=rS                                     Path(S1062,S1158)
	S1160= GPR.Rdata2=>FU.InID2                                 Premise(F1065)
	S1161= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F1066)
	S1162= FU.InID2_RReg=rT                                     Path(S1063,S1161)
	S1163= ALUOut_MEM.Out=>FU.InMEM                             Premise(F1067)
	S1164= FU.InMEM=FU(a)^FU(b)                                 Path(S1037,S1163)
	S1165= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F1068)
	S1166= FU.InMEM_WReg=rD                                     Path(S1071,S1165)
	S1167= ALUOut_WB.Out=>FU.InWB                               Premise(F1069)
	S1168= FU.InWB=FU(a)^FU(b)                                  Path(S1043,S1167)
	S1169= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F1070)
	S1170= FU.InWB_WReg=rD                                      Path(S1078,S1169)
	S1171= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1071)
	S1172= GPR.RReg1=rS                                         Path(S1062,S1171)
	S1173= GPR.Rdata1=a                                         GPR-Read(S1172,S1014)
	S1174= FU.InID1=a                                           Path(S1173,S1157)
	S1175= FU.OutID1=FU(a)                                      FU-Forward(S1174)
	S1176= A_EX.In=FU(a)                                        Path(S1175,S1100)
	S1177= IR_ID.Out20_16=>GPR.RReg2                            Premise(F1072)
	S1178= GPR.RReg2=rT                                         Path(S1063,S1177)
	S1179= GPR.Rdata2=b                                         GPR-Read(S1178,S1015)
	S1180= FU.InID2=b                                           Path(S1179,S1160)
	S1181= FU.OutID2=FU(b)                                      FU-Forward(S1180)
	S1182= B_EX.In=FU(b)                                        Path(S1181,S1102)
	S1183= ALUOut_WB.Out=>GPR.WData                             Premise(F1073)
	S1184= GPR.WData=FU(a)^FU(b)                                Path(S1043,S1183)
	S1185= IR_WB.Out15_11=>GPR.WReg                             Premise(F1074)
	S1186= GPR.WReg=rD                                          Path(S1078,S1185)
	S1187= IMMU.Addr=>IAddrReg.In                               Premise(F1075)
	S1188= PC.Out=>ICache.IEA                                   Premise(F1076)
	S1189= ICache.IEA=addr+4                                    Path(S1086,S1188)
	S1190= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1189)
	S1191= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1190,S1122)
	S1192= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1190,S1135)
	S1193= PC.Out=>ICache.IEA                                   Premise(F1077)
	S1194= IMem.MEM8WordOut=>ICache.WData                       Premise(F1078)
	S1195= ICache.Out=>ICacheReg.In                             Premise(F1079)
	S1196= PC.Out=>IMMU.IEA                                     Premise(F1080)
	S1197= IMMU.IEA=addr+4                                      Path(S1086,S1196)
	S1198= CP0.ASID=>IMMU.PID                                   Premise(F1081)
	S1199= IMMU.PID=pid                                         Path(S1087,S1198)
	S1200= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1199,S1197)
	S1201= IAddrReg.In={pid,addr+4}                             Path(S1200,S1187)
	S1202= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1199,S1197)
	S1203= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1202,S1123)
	S1204= IAddrReg.Out=>IMem.RAddr                             Premise(F1082)
	S1205= IMem.RAddr={pid,addr}                                Path(S1081,S1204)
	S1206= IMem.Out={0,rS,rT,rD,0,38}                           IMem-Read(S1205,S1023)
	S1207= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1205,S1023)
	S1208= ICache.WData=IMemGet8Word({pid,addr})                Path(S1207,S1194)
	S1209= ICacheReg.Out=>IRMux.CacheData                       Premise(F1083)
	S1210= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1084)
	S1211= IMem.Out=>IRMux.MemData                              Premise(F1085)
	S1212= IRMux.MemData={0,rS,rT,rD,0,38}                      Path(S1206,S1211)
	S1213= IRMux.Out={0,rS,rT,rD,0,38}                          IRMux-Select2(S1212)
	S1214= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1086)
	S1215= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1087)
	S1216= IR_DMMU1.In={0,rS,rT,rD,0,38}                        Path(S1067,S1215)
	S1217= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1088)
	S1218= IR_DMMU2.In={0,rS,rT,rD,0,38}                        Path(S1046,S1217)
	S1219= IR_ID.Out=>IR_EX.In                                  Premise(F1089)
	S1220= IR_EX.In={0,rS,rT,rD,0,38}                           Path(S1060,S1219)
	S1221= ICache.Out=>IR_ID.In                                 Premise(F1090)
	S1222= IRMux.Out=>IR_ID.In                                  Premise(F1091)
	S1223= IR_ID.In={0,rS,rT,rD,0,38}                           Path(S1213,S1222)
	S1224= ICache.Out=>IR_IMMU.In                               Premise(F1092)
	S1225= IR_EX.Out=>IR_MEM.In                                 Premise(F1093)
	S1226= IR_MEM.In={0,rS,rT,rD,0,38}                          Path(S1053,S1225)
	S1227= IR_DMMU2.Out=>IR_WB.In                               Premise(F1094)
	S1228= IR_MEM.Out=>IR_WB.In                                 Premise(F1095)
	S1229= IR_WB.In={0,rS,rT,rD,0,38}                           Path(S1067,S1228)
	S1230= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1096)
	S1231= CU_DMMU1.IRFunc1=rT                                  Path(S1049,S1230)
	S1232= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1097)
	S1233= CU_DMMU1.IRFunc2=rS                                  Path(S1048,S1232)
	S1234= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1098)
	S1235= CU_DMMU1.Op=0                                        Path(S1047,S1234)
	S1236= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1099)
	S1237= CU_DMMU1.IRFunc=38                                   Path(S1052,S1236)
	S1238= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1100)
	S1239= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1101)
	S1240= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1102)
	S1241= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1103)
	S1242= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1104)
	S1243= CU_EX.IRFunc1=rT                                     Path(S1056,S1242)
	S1244= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1105)
	S1245= CU_EX.IRFunc2=rS                                     Path(S1055,S1244)
	S1246= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1106)
	S1247= CU_EX.Op=0                                           Path(S1054,S1246)
	S1248= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1107)
	S1249= CU_EX.IRFunc=38                                      Path(S1059,S1248)
	S1250= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1108)
	S1251= CU_ID.IRFunc1=rT                                     Path(S1063,S1250)
	S1252= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1109)
	S1253= CU_ID.IRFunc2=rS                                     Path(S1062,S1252)
	S1254= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1110)
	S1255= CU_ID.Op=0                                           Path(S1061,S1254)
	S1256= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1111)
	S1257= CU_ID.IRFunc=38                                      Path(S1066,S1256)
	S1258= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1112)
	S1259= CU_MEM.IRFunc1=rT                                    Path(S1070,S1258)
	S1260= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1113)
	S1261= CU_MEM.IRFunc2=rS                                    Path(S1069,S1260)
	S1262= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1114)
	S1263= CU_MEM.Op=0                                          Path(S1068,S1262)
	S1264= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1115)
	S1265= CU_MEM.IRFunc=38                                     Path(S1073,S1264)
	S1266= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1116)
	S1267= CU_WB.IRFunc1=rT                                     Path(S1077,S1266)
	S1268= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1117)
	S1269= CU_WB.IRFunc2=rS                                     Path(S1076,S1268)
	S1270= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1118)
	S1271= CU_WB.Op=0                                           Path(S1075,S1270)
	S1272= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1119)
	S1273= CU_WB.IRFunc=38                                      Path(S1080,S1272)
	S1274= CtrlA_EX=0                                           Premise(F1120)
	S1275= [A_EX]=FU(a)                                         A_EX-Hold(S984,S1274)
	S1276= CtrlB_EX=0                                           Premise(F1121)
	S1277= [B_EX]=FU(b)                                         B_EX-Hold(S986,S1276)
	S1278= CtrlALUOut_MEM=0                                     Premise(F1122)
	S1279= [ALUOut_MEM]=FU(a)^FU(b)                             ALUOut_MEM-Hold(S988,S1278)
	S1280= CtrlALUOut_DMMU1=0                                   Premise(F1123)
	S1281= [ALUOut_DMMU1]=FU(a)^FU(b)                           ALUOut_DMMU1-Hold(S990,S1280)
	S1282= CtrlALUOut_DMMU2=0                                   Premise(F1124)
	S1283= CtrlALUOut_WB=0                                      Premise(F1125)
	S1284= [ALUOut_WB]=FU(a)^FU(b)                              ALUOut_WB-Hold(S993,S1283)
	S1285= CtrlA_MEM=0                                          Premise(F1126)
	S1286= CtrlA_WB=0                                           Premise(F1127)
	S1287= CtrlB_MEM=0                                          Premise(F1128)
	S1288= CtrlB_WB=0                                           Premise(F1129)
	S1289= CtrlICache=0                                         Premise(F1130)
	S1290= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S999,S1289)
	S1291= CtrlIMMU=0                                           Premise(F1131)
	S1292= CtrlIR_DMMU1=0                                       Premise(F1132)
	S1293= [IR_DMMU1]={0,rS,rT,rD,0,38}                         IR_DMMU1-Hold(S1002,S1292)
	S1294= CtrlIR_DMMU2=0                                       Premise(F1133)
	S1295= CtrlIR_EX=0                                          Premise(F1134)
	S1296= [IR_EX]={0,rS,rT,rD,0,38}                            IR_EX-Hold(S1005,S1295)
	S1297= CtrlIR_ID=0                                          Premise(F1135)
	S1298= [IR_ID]={0,rS,rT,rD,0,38}                            IR_ID-Hold(S1007,S1297)
	S1299= CtrlIR_IMMU=0                                        Premise(F1136)
	S1300= CtrlIR_MEM=0                                         Premise(F1137)
	S1301= [IR_MEM]={0,rS,rT,rD,0,38}                           IR_MEM-Hold(S1010,S1300)
	S1302= CtrlIR_WB=0                                          Premise(F1138)
	S1303= [IR_WB]={0,rS,rT,rD,0,38}                            IR_WB-Hold(S1012,S1302)
	S1304= CtrlGPR=1                                            Premise(F1139)
	S1305= GPR[rD]=FU(a)^FU(b)                                  GPR-Write(S1186,S1184,S1304)
	S1306= CtrlIAddrReg=0                                       Premise(F1140)
	S1307= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1017,S1306)
	S1308= CtrlPC=0                                             Premise(F1141)
	S1309= CtrlPCInc=0                                          Premise(F1142)
	S1310= PC[CIA]=addr                                         PC-Hold(S1020,S1309)
	S1311= PC[Out]=addr+4                                       PC-Hold(S1021,S1308,S1309)
	S1312= CtrlIMem=0                                           Premise(F1143)
	S1313= IMem[{pid,addr}]={0,rS,rT,rD,0,38}                   IMem-Hold(S1023,S1312)
	S1314= CtrlICacheReg=0                                      Premise(F1144)
	S1315= CtrlASIDIn=0                                         Premise(F1145)
	S1316= CtrlCP0=0                                            Premise(F1146)
	S1317= CP0[ASID]=pid                                        CP0-Hold(S1027,S1316)
	S1318= CtrlEPCIn=0                                          Premise(F1147)
	S1319= CtrlExCodeIn=0                                       Premise(F1148)
	S1320= CtrlIRMux=0                                          Premise(F1149)

POST	S1275= [A_EX]=FU(a)                                         A_EX-Hold(S984,S1274)
	S1277= [B_EX]=FU(b)                                         B_EX-Hold(S986,S1276)
	S1279= [ALUOut_MEM]=FU(a)^FU(b)                             ALUOut_MEM-Hold(S988,S1278)
	S1281= [ALUOut_DMMU1]=FU(a)^FU(b)                           ALUOut_DMMU1-Hold(S990,S1280)
	S1284= [ALUOut_WB]=FU(a)^FU(b)                              ALUOut_WB-Hold(S993,S1283)
	S1290= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S999,S1289)
	S1293= [IR_DMMU1]={0,rS,rT,rD,0,38}                         IR_DMMU1-Hold(S1002,S1292)
	S1296= [IR_EX]={0,rS,rT,rD,0,38}                            IR_EX-Hold(S1005,S1295)
	S1298= [IR_ID]={0,rS,rT,rD,0,38}                            IR_ID-Hold(S1007,S1297)
	S1301= [IR_MEM]={0,rS,rT,rD,0,38}                           IR_MEM-Hold(S1010,S1300)
	S1303= [IR_WB]={0,rS,rT,rD,0,38}                            IR_WB-Hold(S1012,S1302)
	S1305= GPR[rD]=FU(a)^FU(b)                                  GPR-Write(S1186,S1184,S1304)
	S1307= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1017,S1306)
	S1310= PC[CIA]=addr                                         PC-Hold(S1020,S1309)
	S1311= PC[Out]=addr+4                                       PC-Hold(S1021,S1308,S1309)
	S1313= IMem[{pid,addr}]={0,rS,rT,rD,0,38}                   IMem-Hold(S1023,S1312)
	S1317= CP0[ASID]=pid                                        CP0-Hold(S1027,S1316)

