INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.sim/sim_1/synth/func/xsim/topTB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deklet
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/topTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topTB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA-HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/VGA_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_TB
