INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/deciaml_adder/decimal_adder_file/Four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/deciaml_adder/decimal_adder_file/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/deciaml_adder/decimal_adder_file/decimal_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decimal_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/deciaml_adder/decimal_adder_file/two_bits_decimal_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_bits_decimal_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/deciaml_adder/decimal_adder_file/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Code/Vivado/deciaml_adder/decimal_adder/decimal_adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
