

================================================================
== Vitis HLS Report for 'SgdLR'
================================================================
* Date:           Sun Jun 16 06:03:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spam_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.647 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2893201|  2893201|  14.466 ms|  14.466 ms|  2893202|  2893202|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_SgdLR_Pipeline_DOT_fu_93      |SgdLR_Pipeline_DOT     |     5128|     5128|  25.640 us|  25.640 us|  5128|  5128|       no|
        |grp_SgdLR_Pipeline_GRAD_fu_103    |SgdLR_Pipeline_GRAD    |     1031|     1031|   5.155 us|   5.155 us|  1031|  1031|       no|
        |grp_SgdLR_Pipeline_UPDATE_fu_112  |SgdLR_Pipeline_UPDATE  |     1036|     1036|   5.180 us|   5.180 us|  1036|  1036|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- EPOCH_TRAINING_INST  |  2893200|  2893200|      7233|          -|          -|   400|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%training_id = alloca i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 40 'alloca' 'training_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 41 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%result_loc = alloca i64 1"   --->   Operation 42 'alloca' 'result_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln50 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:50]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %label_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %label_r"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %theta"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.29ns)   --->   "%gradient = alloca i64 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:56]   --->   Operation 50 'alloca' 'gradient' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln63 = store i7 0, i7 %training_id" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 52 'store' 'store_ln63' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 53 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.54>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 54 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.90ns)   --->   "%icmp_ln60 = icmp_eq  i9 %indvar_flatten_load, i9 400" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 55 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.90ns)   --->   "%add_ln60 = add i9 %indvar_flatten_load, i9 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 56 'add' 'add_ln60' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc13, void %for.end15" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 57 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%training_id_load = load i7 %training_id" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 58 'load' 'training_id_load' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.85ns)   --->   "%icmp_ln63 = icmp_eq  i7 %training_id_load, i7 80" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 59 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.37ns)   --->   "%select_ln60 = select i1 %icmp_ln63, i7 0, i7 %training_id_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 60 'select' 'select_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.85ns)   --->   "%add_ln63 = add i7 %select_ln60, i7 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 61 'add' 'add_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln60 = store i9 %add_ln60, i9 %indvar_flatten" [benchmarks/rosetta/spam-filter/src/sgd.cpp:60]   --->   Operation 62 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.46>
ST_2 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln63 = store i7 %add_ln63, i7 %training_id" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 63 'store' 'store_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.46>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln75 = ret" [benchmarks/rosetta/spam-filter/src/sgd.cpp:75]   --->   Operation 64 'ret' 'ret_ln75' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %select_ln60, i10 0" [benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (2.41ns)   --->   "%call_ln66 = call void @SgdLR_Pipeline_DOT, i32 %theta, i17 %shl_ln, i32 %data, i32 %result_loc" [benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 66 'call' 'call_ln66' <Predicate = true> <Delay = 2.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln66 = call void @SgdLR_Pipeline_DOT, i32 %theta, i17 %shl_ln, i32 %data, i32 %result_loc" [benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 67 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.28>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%result_loc_load = load i32 %result_loc"   --->   Operation 68 'load' 'result_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %result_loc_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 69 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.28ns)   --->   "%xor_ln26 = xor i32 %bitcast_ln26, i32 2147483648" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 70 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i32 %xor_ln26" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 71 'bitcast' 'bitcast_ln26_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [10/10] (3.39ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 72 'fexp' 'tmp' <Predicate = true> <Delay = 3.39> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.39>
ST_7 : Operation 73 [9/10] (3.39ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 73 'fexp' 'tmp' <Predicate = true> <Delay = 3.39> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.39>
ST_8 : Operation 74 [8/10] (3.39ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 74 'fexp' 'tmp' <Predicate = true> <Delay = 3.39> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.39>
ST_9 : Operation 75 [7/10] (3.39ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 75 'fexp' 'tmp' <Predicate = true> <Delay = 3.39> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.39>
ST_10 : Operation 76 [6/10] (3.39ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 76 'fexp' 'tmp' <Predicate = true> <Delay = 3.39> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.39>
ST_11 : Operation 77 [5/10] (3.39ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 77 'fexp' 'tmp' <Predicate = true> <Delay = 3.39> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.39>
ST_12 : Operation 78 [4/10] (3.39ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 78 'fexp' 'tmp' <Predicate = true> <Delay = 3.39> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.39>
ST_13 : Operation 79 [3/10] (3.39ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 79 'fexp' 'tmp' <Predicate = true> <Delay = 3.39> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.39>
ST_14 : Operation 80 [2/10] (3.39ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 80 'fexp' 'tmp' <Predicate = true> <Delay = 3.39> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.39>
ST_15 : Operation 81 [1/10] (3.39ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln26_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 81 'fexp' 'tmp' <Predicate = true> <Delay = 3.39> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 82 [5/5] (3.57ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 82 'fadd' 'add_i5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 83 [4/5] (3.57ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 83 'fadd' 'add_i5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.57>
ST_18 : Operation 84 [3/5] (3.57ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 84 'fadd' 'add_i5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.57>
ST_19 : Operation 85 [2/5] (3.57ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 85 'fadd' 'add_i5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 86 [1/5] (3.57ns)   --->   "%add_i5 = fadd i32 %tmp, i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 86 'fadd' 'add_i5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.64>
ST_21 : Operation 87 [10/10] (3.64ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 87 'fdiv' 'prob' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.64>
ST_22 : Operation 88 [9/10] (3.64ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 88 'fdiv' 'prob' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.64>
ST_23 : Operation 89 [8/10] (3.64ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 89 'fdiv' 'prob' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.64>
ST_24 : Operation 90 [7/10] (3.64ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 90 'fdiv' 'prob' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.64>
ST_25 : Operation 91 [6/10] (3.64ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 91 'fdiv' 'prob' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.64>
ST_26 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i7 %select_ln60" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 92 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 93 [5/10] (3.64ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 93 'fdiv' 'prob' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 94 [1/1] (0.00ns)   --->   "%label_r_addr = getelementptr i8 %label_r, i64 0, i64 %zext_ln63" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 94 'getelementptr' 'label_r_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 95 [2/2] (0.73ns)   --->   "%label_r_load = load i7 %label_r_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 95 'load' 'label_r_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>

State 27 <SV = 26> <Delay = 3.64>
ST_27 : Operation 96 [4/10] (3.64ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 96 'fdiv' 'prob' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 97 [1/2] (0.73ns)   --->   "%label_r_load = load i7 %label_r_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 97 'load' 'label_r_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 80> <RAM>
ST_27 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i8 %label_r_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 98 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 99 [4/4] (2.91ns)   --->   "%conv = sitofp i32 %zext_ln70" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 99 'sitofp' 'conv' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.64>
ST_28 : Operation 100 [3/10] (3.64ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 100 'fdiv' 'prob' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 101 [3/4] (2.91ns)   --->   "%conv = sitofp i32 %zext_ln70" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 101 'sitofp' 'conv' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.64>
ST_29 : Operation 102 [2/10] (3.64ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 102 'fdiv' 'prob' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 103 [2/4] (2.91ns)   --->   "%conv = sitofp i32 %zext_ln70" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 103 'sitofp' 'conv' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.64>
ST_30 : Operation 104 [1/10] (3.64ns)   --->   "%prob = fdiv i32 1, i32 %add_i5" [benchmarks/rosetta/spam-filter/src/sgd.cpp:26->benchmarks/rosetta/spam-filter/src/sgd.cpp:68]   --->   Operation 104 'fdiv' 'prob' <Predicate = true> <Delay = 3.64> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 3.64> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 105 [1/4] (2.91ns)   --->   "%conv = sitofp i32 %zext_ln70" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 105 'sitofp' 'conv' <Predicate = true> <Delay = 2.91> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.57>
ST_31 : Operation 106 [5/5] (3.57ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 106 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.57>
ST_32 : Operation 107 [4/5] (3.57ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 107 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.57>
ST_33 : Operation 108 [3/5] (3.57ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 108 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.57>
ST_34 : Operation 109 [2/5] (3.57ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 109 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.57>
ST_35 : Operation 110 [1/5] (3.57ns)   --->   "%scale_assign = fsub i32 %prob, i32 %conv" [benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 110 'fsub' 'scale_assign' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.41>
ST_36 : Operation 111 [2/2] (2.41ns)   --->   "%call_ln66 = call void @SgdLR_Pipeline_GRAD, i17 %shl_ln, i32 %data, i32 %scale_assign, i32 %gradient" [benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 111 'call' 'call_ln66' <Predicate = true> <Delay = 2.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln66 = call void @SgdLR_Pipeline_GRAD, i17 %shl_ln, i32 %data, i32 %scale_assign, i32 %gradient" [benchmarks/rosetta/spam-filter/src/sgd.cpp:66]   --->   Operation 112 'call' 'call_ln66' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln0 = call void @SgdLR_Pipeline_UPDATE, i32 %gradient, i32 %theta"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @EPOCH_TRAINING_INST_str"   --->   Operation 114 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln0 = call void @SgdLR_Pipeline_UPDATE, i32 %gradient, i32 %theta"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc" [benchmarks/rosetta/spam-filter/src/sgd.cpp:63]   --->   Operation 117 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ label_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ theta]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
training_id           (alloca           ) [ 0111111111111111111111111111111111111111]
indvar_flatten        (alloca           ) [ 0111111111111111111111111111111111111111]
result_loc            (alloca           ) [ 0011111111111111111111111111111111111111]
spectopmodule_ln50    (spectopmodule    ) [ 0000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000000000000]
gradient              (alloca           ) [ 0011111111111111111111111111111111111111]
store_ln0             (store            ) [ 0000000000000000000000000000000000000000]
store_ln63            (store            ) [ 0000000000000000000000000000000000000000]
br_ln60               (br               ) [ 0000000000000000000000000000000000000000]
indvar_flatten_load   (load             ) [ 0000000000000000000000000000000000000000]
icmp_ln60             (icmp             ) [ 0011111111111111111111111111111111111111]
add_ln60              (add              ) [ 0000000000000000000000000000000000000000]
br_ln60               (br               ) [ 0000000000000000000000000000000000000000]
training_id_load      (load             ) [ 0000000000000000000000000000000000000000]
icmp_ln63             (icmp             ) [ 0000000000000000000000000000000000000000]
select_ln60           (select           ) [ 0001111111111111111111111110000000000000]
add_ln63              (add              ) [ 0000000000000000000000000000000000000000]
store_ln60            (store            ) [ 0000000000000000000000000000000000000000]
store_ln63            (store            ) [ 0000000000000000000000000000000000000000]
ret_ln75              (ret              ) [ 0000000000000000000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 0000111111111111111111111111111111111100]
call_ln66             (call             ) [ 0000000000000000000000000000000000000000]
result_loc_load       (load             ) [ 0000000000000000000000000000000000000000]
bitcast_ln26          (bitcast          ) [ 0000000000000000000000000000000000000000]
xor_ln26              (xor              ) [ 0000001000000000000000000000000000000000]
bitcast_ln26_1        (bitcast          ) [ 0000000111111111000000000000000000000000]
tmp                   (fexp             ) [ 0000000000000000111110000000000000000000]
add_i5                (fadd             ) [ 0000000000000000000001111111111000000000]
zext_ln63             (zext             ) [ 0000000000000000000000000000000000000000]
label_r_addr          (getelementptr    ) [ 0000000000000000000000000001000000000000]
label_r_load          (load             ) [ 0000000000000000000000000000000000000000]
zext_ln70             (zext             ) [ 0000000000000000000000000000111000000000]
prob                  (fdiv             ) [ 0000000000000000000000000000000111110000]
conv                  (sitofp           ) [ 0000000000000000000000000000000111110000]
scale_assign          (fsub             ) [ 0000000000000000000000000000000000001100]
call_ln66             (call             ) [ 0000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000]
call_ln0              (call             ) [ 0000000000000000000000000000000000000000]
br_ln63               (br               ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="label_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="theta">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i7.i10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SgdLR_Pipeline_DOT"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SgdLR_Pipeline_GRAD"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SgdLR_Pipeline_UPDATE"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="EPOCH_TRAINING_INST_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="training_id_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="training_id/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="result_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="gradient_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gradient/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="label_r_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_r_addr/26 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="label_r_load/26 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_SgdLR_Pipeline_DOT_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="17" slack="0"/>
<pin id="97" dir="0" index="3" bw="32" slack="0"/>
<pin id="98" dir="0" index="4" bw="32" slack="2"/>
<pin id="99" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_SgdLR_Pipeline_GRAD_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="17" slack="33"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="0" index="3" bw="32" slack="1"/>
<pin id="108" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="109" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln66/36 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_SgdLR_Pipeline_UPDATE_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/38 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="add_i5/16 scale_assign/31 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="prob/21 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/27 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="137" class="1005" name="reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i5 scale_assign "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="9" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln63_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvar_flatten_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="1"/>
<pin id="155" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln60_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln60_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="training_id_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_id_load/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln63_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="7" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln60_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln63_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln60_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="1"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln63_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="1"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="shl_ln_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="17" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="1"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="result_loc_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="4"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_loc_load/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="bitcast_ln26_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xor_ln26_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bitcast_ln26_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26_1/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln63_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="24"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/26 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln70_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/27 "/>
</bind>
</comp>

<comp id="235" class="1005" name="training_id_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="training_id "/>
</bind>
</comp>

<comp id="242" class="1005" name="indvar_flatten_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="0"/>
<pin id="244" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="249" class="1005" name="result_loc_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="2"/>
<pin id="251" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_loc "/>
</bind>
</comp>

<comp id="258" class="1005" name="select_ln60_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="1"/>
<pin id="260" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln60 "/>
</bind>
</comp>

<comp id="264" class="1005" name="shl_ln_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="17" slack="1"/>
<pin id="266" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="270" class="1005" name="xor_ln26_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="1"/>
<pin id="272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln26 "/>
</bind>
</comp>

<comp id="275" class="1005" name="bitcast_ln26_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln26_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="tmp_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="285" class="1005" name="label_r_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="1"/>
<pin id="287" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="label_r_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="zext_ln70_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln70 "/>
</bind>
</comp>

<comp id="295" class="1005" name="prob_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="prob "/>
</bind>
</comp>

<comp id="300" class="1005" name="conv_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="50" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="4" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="119" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="103" pin=3"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="160"><net_src comp="153" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="153" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="168" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="162" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="185" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="44" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="233"><net_src comp="87" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="238"><net_src comp="64" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="245"><net_src comp="68" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="252"><net_src comp="72" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="261"><net_src comp="177" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="267"><net_src comp="201" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="273"><net_src comp="216" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="278"><net_src comp="222" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="283"><net_src comp="132" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="288"><net_src comp="80" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="293"><net_src comp="230" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="298"><net_src comp="124" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="303"><net_src comp="129" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="119" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: theta | {38 39 }
 - Input state : 
	Port: SgdLR : data | {3 4 36 37 }
	Port: SgdLR : label_r | {26 27 }
	Port: SgdLR : theta | {3 4 38 39 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln63 : 1
	State 2
		icmp_ln60 : 1
		add_ln60 : 1
		br_ln60 : 2
		icmp_ln63 : 1
		select_ln60 : 2
		add_ln63 : 3
		store_ln60 : 2
		store_ln63 : 4
	State 3
		call_ln66 : 1
	State 4
	State 5
		bitcast_ln26 : 1
		xor_ln26 : 2
	State 6
		tmp : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		label_r_addr : 1
		label_r_load : 2
	State 27
		zext_ln70 : 1
		conv : 2
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |   grp_SgdLR_Pipeline_DOT_fu_93   |    5    |   2.3   |   643   |   402   |
|   call   |  grp_SgdLR_Pipeline_GRAD_fu_103  |    3    |   0.92  |   311   |   156   |
|          | grp_SgdLR_Pipeline_UPDATE_fu_112 |    5    |   0.92  |   540   |   351   |
|----------|----------------------------------|---------|---------|---------|---------|
|   fexp   |            grp_fu_132            |    7    |    0    |   281   |   696   |
|----------|----------------------------------|---------|---------|---------|---------|
|   fadd   |            grp_fu_119            |    2    |    0    |   205   |   219   |
|----------|----------------------------------|---------|---------|---------|---------|
|    xor   |          xor_ln26_fu_216         |    0    |    0    |    0    |    32   |
|----------|----------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln60_fu_156         |    0    |    0    |    0    |    16   |
|          |         icmp_ln63_fu_171         |    0    |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |          add_ln60_fu_162         |    0    |    0    |    0    |    16   |
|          |          add_ln63_fu_185         |    0    |    0    |    0    |    14   |
|----------|----------------------------------|---------|---------|---------|---------|
|  select  |        select_ln60_fu_177        |    0    |    0    |    0    |    7    |
|----------|----------------------------------|---------|---------|---------|---------|
|   fdiv   |            grp_fu_124            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|  sitofp  |            grp_fu_129            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_201          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   zext   |         zext_ln63_fu_226         |    0    |    0    |    0    |    0    |
|          |         zext_ln70_fu_230         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    22   |   4.14  |   1980  |   1923  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|gradient|    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|bitcast_ln26_1_reg_275|   32   |
|     conv_reg_300     |   32   |
|indvar_flatten_reg_242|    9   |
| label_r_addr_reg_285 |    7   |
|     prob_reg_295     |   32   |
|        reg_137       |   32   |
|  result_loc_reg_249  |   32   |
|  select_ln60_reg_258 |    7   |
|    shl_ln_reg_264    |   17   |
|      tmp_reg_280     |   32   |
|  training_id_reg_235 |    7   |
|   xor_ln26_reg_270   |   32   |
|   zext_ln70_reg_290  |   32   |
+----------------------+--------+
|         Total        |   303  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_87       |  p0  |   2  |   7  |   14   ||    9    |
| grp_SgdLR_Pipeline_DOT_fu_93 |  p2  |   2  |  17  |   34   ||    9    |
|          grp_fu_119          |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_119          |  p1  |   2  |  32  |   64   ||    9    |
|          grp_fu_129          |  p0  |   2  |   8  |   16   ||    9    |
|          grp_fu_132          |  p1  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   256  ||   2.76  ||    54   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   22   |    4   |  1980  |  1923  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   303  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   22   |    6   |  2283  |  1977  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
