Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr  6 18:57:54 2020
| Host         : DESKTOP-BBSH87J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file divider_timing_top_timing_summary_routed.rpt -pb divider_timing_top_timing_summary_routed.pb -rpx divider_timing_top_timing_summary_routed.rpx -warn_on_violation
| Design       : divider_timing_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 19 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.146      -14.781                     16                  173        0.188        0.000                      0                  173        4.500        0.000                       0                    87  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort            -1.146      -14.781                     16                  173        0.188        0.000                      0                  173        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :           16  Failing Endpoints,  Worst Slack       -1.146ns,  Total Violation      -14.781ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.146ns  (required time - arrival time)
  Source:                 divider/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 4.386ns (39.334%)  route 6.765ns (60.666%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.730     5.333    divider/board_clk
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  divider/x_reg[1]/Q
                         net (fo=5, routed)           0.983     6.772    divider/x_reg_n_0_[1]
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.896 r  divider/state0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.896    divider/state0_carry_i_8_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 f  divider/state0_carry/CO[3]
                         net (fo=18, routed)          0.646     8.074    divider/state0_carry_n_0
    SLICE_X87Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  divider/x_temp0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.530    divider/x_temp0_carry_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.110 r  divider/x_temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    divider/x_temp0_carry_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.423 r  divider/x_temp0_carry__0/O[3]
                         net (fo=9, routed)           0.778    10.201    divider/x_temp0_carry__0_n_4
    SLICE_X87Y53         LUT4 (Prop_lut4_I0_O)        0.306    10.507 r  divider/x_temp1_carry_i_5/O
                         net (fo=1, routed)           0.000    10.507    divider/x_temp1_carry_i_5_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.908 r  divider/x_temp1_carry/CO[3]
                         net (fo=49, routed)          1.037    11.945    divider/p_1_in__0
    SLICE_X84Y53         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  divider/i__carry_i_10/O
                         net (fo=1, routed)           0.457    12.526    divider/i__carry_i_10_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.650 r  divider/i__carry_i_6/O
                         net (fo=1, routed)           0.000    12.650    divider/i__carry_i_6_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.030 r  divider/x_temp1_inferred__0/i__carry/CO[3]
                         net (fo=25, routed)          0.851    13.881    divider/p_2_in
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.005 r  divider/i__carry_i_1/O
                         net (fo=4, routed)           0.602    14.607    divider/x_temp[3]
    SLICE_X83Y55         LUT4 (Prop_lut4_I1_O)        0.124    14.731 r  divider/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    14.731    divider/i__carry_i_7__0_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.281 r  divider/x_temp1_inferred__1/i__carry/CO[3]
                         net (fo=16, routed)          1.078    16.359    divider/x_temp1_inferred__1/i__carry_n_0
    SLICE_X88Y55         LUT5 (Prop_lut5_I0_O)        0.124    16.483 r  divider/x[7]_i_2/O
                         net (fo=1, routed)           0.000    16.483    divider/x[7]
    SLICE_X88Y55         FDRE                                         r  divider/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.612    15.035    divider/board_clk
    SLICE_X88Y55         FDRE                                         r  divider/x_reg[7]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y55         FDRE (Setup_fdre_C_D)        0.079    15.337    divider/x_reg[7]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -16.483    
  -------------------------------------------------------------------
                         slack                                 -1.146    

Slack (VIOLATED) :        -1.052ns  (required time - arrival time)
  Source:                 divider/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.069ns  (logic 4.386ns (39.625%)  route 6.683ns (60.375%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.730     5.333    divider/board_clk
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  divider/x_reg[1]/Q
                         net (fo=5, routed)           0.983     6.772    divider/x_reg_n_0_[1]
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.896 r  divider/state0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.896    divider/state0_carry_i_8_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 f  divider/state0_carry/CO[3]
                         net (fo=18, routed)          0.646     8.074    divider/state0_carry_n_0
    SLICE_X87Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  divider/x_temp0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.530    divider/x_temp0_carry_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.110 r  divider/x_temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    divider/x_temp0_carry_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.423 r  divider/x_temp0_carry__0/O[3]
                         net (fo=9, routed)           0.778    10.201    divider/x_temp0_carry__0_n_4
    SLICE_X87Y53         LUT4 (Prop_lut4_I0_O)        0.306    10.507 r  divider/x_temp1_carry_i_5/O
                         net (fo=1, routed)           0.000    10.507    divider/x_temp1_carry_i_5_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.908 r  divider/x_temp1_carry/CO[3]
                         net (fo=49, routed)          1.037    11.945    divider/p_1_in__0
    SLICE_X84Y53         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  divider/i__carry_i_10/O
                         net (fo=1, routed)           0.457    12.526    divider/i__carry_i_10_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.650 r  divider/i__carry_i_6/O
                         net (fo=1, routed)           0.000    12.650    divider/i__carry_i_6_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.030 r  divider/x_temp1_inferred__0/i__carry/CO[3]
                         net (fo=25, routed)          0.851    13.881    divider/p_2_in
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.005 r  divider/i__carry_i_1/O
                         net (fo=4, routed)           0.602    14.607    divider/x_temp[3]
    SLICE_X83Y55         LUT4 (Prop_lut4_I1_O)        0.124    14.731 r  divider/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    14.731    divider/i__carry_i_7__0_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.281 r  divider/x_temp1_inferred__1/i__carry/CO[3]
                         net (fo=16, routed)          0.997    16.278    divider/x_temp1_inferred__1/i__carry_n_0
    SLICE_X84Y54         LUT5 (Prop_lut5_I0_O)        0.124    16.402 r  divider/x[4]_i_1/O
                         net (fo=1, routed)           0.000    16.402    divider/x[4]
    SLICE_X84Y54         FDRE                                         r  divider/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.610    15.033    divider/board_clk
    SLICE_X84Y54         FDRE                                         r  divider/x_reg[4]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y54         FDRE (Setup_fdre_C_D)        0.077    15.349    divider/x_reg[4]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -16.402    
  -------------------------------------------------------------------
                         slack                                 -1.052    

Slack (VIOLATED) :        -1.008ns  (required time - arrival time)
  Source:                 divider/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.003ns  (logic 4.386ns (39.860%)  route 6.617ns (60.140%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.730     5.333    divider/board_clk
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  divider/x_reg[1]/Q
                         net (fo=5, routed)           0.983     6.772    divider/x_reg_n_0_[1]
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.896 r  divider/state0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.896    divider/state0_carry_i_8_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 f  divider/state0_carry/CO[3]
                         net (fo=18, routed)          0.646     8.074    divider/state0_carry_n_0
    SLICE_X87Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  divider/x_temp0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.530    divider/x_temp0_carry_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.110 r  divider/x_temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    divider/x_temp0_carry_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.423 r  divider/x_temp0_carry__0/O[3]
                         net (fo=9, routed)           0.778    10.201    divider/x_temp0_carry__0_n_4
    SLICE_X87Y53         LUT4 (Prop_lut4_I0_O)        0.306    10.507 r  divider/x_temp1_carry_i_5/O
                         net (fo=1, routed)           0.000    10.507    divider/x_temp1_carry_i_5_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.908 r  divider/x_temp1_carry/CO[3]
                         net (fo=49, routed)          1.037    11.945    divider/p_1_in__0
    SLICE_X84Y53         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  divider/i__carry_i_10/O
                         net (fo=1, routed)           0.457    12.526    divider/i__carry_i_10_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.650 r  divider/i__carry_i_6/O
                         net (fo=1, routed)           0.000    12.650    divider/i__carry_i_6_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.030 r  divider/x_temp1_inferred__0/i__carry/CO[3]
                         net (fo=25, routed)          0.851    13.881    divider/p_2_in
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.005 r  divider/i__carry_i_1/O
                         net (fo=4, routed)           0.602    14.607    divider/x_temp[3]
    SLICE_X83Y55         LUT4 (Prop_lut4_I1_O)        0.124    14.731 r  divider/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    14.731    divider/i__carry_i_7__0_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.281 r  divider/x_temp1_inferred__1/i__carry/CO[3]
                         net (fo=16, routed)          0.931    16.212    divider/x_temp1_inferred__1/i__carry_n_0
    SLICE_X85Y55         LUT5 (Prop_lut5_I0_O)        0.124    16.336 r  divider/x[5]_i_1/O
                         net (fo=1, routed)           0.000    16.336    divider/x[5]
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.610    15.033    divider/board_clk
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[5]/C
                         clock pessimism              0.300    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X85Y55         FDRE (Setup_fdre_C_D)        0.031    15.328    divider/x_reg[5]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -16.336    
  -------------------------------------------------------------------
                         slack                                 -1.008    

Slack (VIOLATED) :        -1.006ns  (required time - arrival time)
  Source:                 divider/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.002ns  (logic 4.386ns (39.864%)  route 6.616ns (60.136%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.730     5.333    divider/board_clk
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  divider/x_reg[1]/Q
                         net (fo=5, routed)           0.983     6.772    divider/x_reg_n_0_[1]
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.896 r  divider/state0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.896    divider/state0_carry_i_8_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 f  divider/state0_carry/CO[3]
                         net (fo=18, routed)          0.646     8.074    divider/state0_carry_n_0
    SLICE_X87Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  divider/x_temp0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.530    divider/x_temp0_carry_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.110 r  divider/x_temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    divider/x_temp0_carry_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.423 r  divider/x_temp0_carry__0/O[3]
                         net (fo=9, routed)           0.778    10.201    divider/x_temp0_carry__0_n_4
    SLICE_X87Y53         LUT4 (Prop_lut4_I0_O)        0.306    10.507 r  divider/x_temp1_carry_i_5/O
                         net (fo=1, routed)           0.000    10.507    divider/x_temp1_carry_i_5_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.908 r  divider/x_temp1_carry/CO[3]
                         net (fo=49, routed)          1.037    11.945    divider/p_1_in__0
    SLICE_X84Y53         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  divider/i__carry_i_10/O
                         net (fo=1, routed)           0.457    12.526    divider/i__carry_i_10_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.650 r  divider/i__carry_i_6/O
                         net (fo=1, routed)           0.000    12.650    divider/i__carry_i_6_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.030 r  divider/x_temp1_inferred__0/i__carry/CO[3]
                         net (fo=25, routed)          0.851    13.881    divider/p_2_in
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.005 r  divider/i__carry_i_1/O
                         net (fo=4, routed)           0.602    14.607    divider/x_temp[3]
    SLICE_X83Y55         LUT4 (Prop_lut4_I1_O)        0.124    14.731 r  divider/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    14.731    divider/i__carry_i_7__0_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.281 r  divider/x_temp1_inferred__1/i__carry/CO[3]
                         net (fo=16, routed)          0.930    16.211    divider/x_temp1_inferred__1/i__carry_n_0
    SLICE_X85Y55         LUT5 (Prop_lut5_I0_O)        0.124    16.335 r  divider/x[6]_i_1/O
                         net (fo=1, routed)           0.000    16.335    divider/x[6]
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.610    15.033    divider/board_clk
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[6]/C
                         clock pessimism              0.300    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X85Y55         FDRE (Setup_fdre_C_D)        0.032    15.329    divider/x_reg[6]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -16.335    
  -------------------------------------------------------------------
                         slack                                 -1.006    

Slack (VIOLATED) :        -0.989ns  (required time - arrival time)
  Source:                 divider/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/Quotient_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        10.944ns  (logic 4.386ns (40.076%)  route 6.558ns (59.924%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.730     5.333    divider/board_clk
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  divider/x_reg[1]/Q
                         net (fo=5, routed)           0.983     6.772    divider/x_reg_n_0_[1]
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.896 r  divider/state0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.896    divider/state0_carry_i_8_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 f  divider/state0_carry/CO[3]
                         net (fo=18, routed)          0.646     8.074    divider/state0_carry_n_0
    SLICE_X87Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  divider/x_temp0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.530    divider/x_temp0_carry_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.110 r  divider/x_temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    divider/x_temp0_carry_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.423 r  divider/x_temp0_carry__0/O[3]
                         net (fo=9, routed)           0.778    10.201    divider/x_temp0_carry__0_n_4
    SLICE_X87Y53         LUT4 (Prop_lut4_I0_O)        0.306    10.507 r  divider/x_temp1_carry_i_5/O
                         net (fo=1, routed)           0.000    10.507    divider/x_temp1_carry_i_5_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.908 r  divider/x_temp1_carry/CO[3]
                         net (fo=49, routed)          1.037    11.945    divider/p_1_in__0
    SLICE_X84Y53         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  divider/i__carry_i_10/O
                         net (fo=1, routed)           0.457    12.526    divider/i__carry_i_10_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.650 r  divider/i__carry_i_6/O
                         net (fo=1, routed)           0.000    12.650    divider/i__carry_i_6_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.030 r  divider/x_temp1_inferred__0/i__carry/CO[3]
                         net (fo=25, routed)          0.851    13.881    divider/p_2_in
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.005 r  divider/i__carry_i_1/O
                         net (fo=4, routed)           0.602    14.607    divider/x_temp[3]
    SLICE_X83Y55         LUT4 (Prop_lut4_I1_O)        0.124    14.731 r  divider/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    14.731    divider/i__carry_i_7__0_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.281 r  divider/x_temp1_inferred__1/i__carry/CO[3]
                         net (fo=16, routed)          0.872    16.153    divider/x_temp1_inferred__1/i__carry_n_0
    SLICE_X89Y55         LUT5 (Prop_lut5_I3_O)        0.124    16.277 r  divider/Quotient[2]_i_1/O
                         net (fo=1, routed)           0.000    16.277    divider/in8[2]
    SLICE_X89Y55         FDRE                                         r  divider/Quotient_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.612    15.035    divider/board_clk
    SLICE_X89Y55         FDRE                                         r  divider/Quotient_reg[2]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.029    15.287    divider/Quotient_reg[2]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -16.277    
  -------------------------------------------------------------------
                         slack                                 -0.989    

Slack (VIOLATED) :        -0.984ns  (required time - arrival time)
  Source:                 divider/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/Quotient_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        10.941ns  (logic 4.386ns (40.087%)  route 6.555ns (59.913%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.730     5.333    divider/board_clk
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  divider/x_reg[1]/Q
                         net (fo=5, routed)           0.983     6.772    divider/x_reg_n_0_[1]
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.896 r  divider/state0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.896    divider/state0_carry_i_8_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 f  divider/state0_carry/CO[3]
                         net (fo=18, routed)          0.646     8.074    divider/state0_carry_n_0
    SLICE_X87Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  divider/x_temp0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.530    divider/x_temp0_carry_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.110 r  divider/x_temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    divider/x_temp0_carry_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.423 r  divider/x_temp0_carry__0/O[3]
                         net (fo=9, routed)           0.778    10.201    divider/x_temp0_carry__0_n_4
    SLICE_X87Y53         LUT4 (Prop_lut4_I0_O)        0.306    10.507 r  divider/x_temp1_carry_i_5/O
                         net (fo=1, routed)           0.000    10.507    divider/x_temp1_carry_i_5_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.908 r  divider/x_temp1_carry/CO[3]
                         net (fo=49, routed)          1.037    11.945    divider/p_1_in__0
    SLICE_X84Y53         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  divider/i__carry_i_10/O
                         net (fo=1, routed)           0.457    12.526    divider/i__carry_i_10_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.650 r  divider/i__carry_i_6/O
                         net (fo=1, routed)           0.000    12.650    divider/i__carry_i_6_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.030 r  divider/x_temp1_inferred__0/i__carry/CO[3]
                         net (fo=25, routed)          0.851    13.881    divider/p_2_in
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.005 r  divider/i__carry_i_1/O
                         net (fo=4, routed)           0.602    14.607    divider/x_temp[3]
    SLICE_X83Y55         LUT4 (Prop_lut4_I1_O)        0.124    14.731 r  divider/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    14.731    divider/i__carry_i_7__0_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.281 r  divider/x_temp1_inferred__1/i__carry/CO[3]
                         net (fo=16, routed)          0.869    16.150    divider/x_temp1_inferred__1/i__carry_n_0
    SLICE_X89Y55         LUT5 (Prop_lut5_I2_O)        0.124    16.274 r  divider/Quotient[3]_i_1/O
                         net (fo=1, routed)           0.000    16.274    divider/in8[3]
    SLICE_X89Y55         FDRE                                         r  divider/Quotient_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.612    15.035    divider/board_clk
    SLICE_X89Y55         FDRE                                         r  divider/Quotient_reg[3]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y55         FDRE (Setup_fdre_C_D)        0.031    15.289    divider/Quotient_reg[3]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -16.274    
  -------------------------------------------------------------------
                         slack                                 -0.984    

Slack (VIOLATED) :        -0.952ns  (required time - arrival time)
  Source:                 divider/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        10.955ns  (logic 4.386ns (40.036%)  route 6.569ns (59.964%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.730     5.333    divider/board_clk
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  divider/x_reg[1]/Q
                         net (fo=5, routed)           0.983     6.772    divider/x_reg_n_0_[1]
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.896 r  divider/state0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.896    divider/state0_carry_i_8_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 f  divider/state0_carry/CO[3]
                         net (fo=18, routed)          0.646     8.074    divider/state0_carry_n_0
    SLICE_X87Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  divider/x_temp0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.530    divider/x_temp0_carry_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.110 r  divider/x_temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    divider/x_temp0_carry_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.423 r  divider/x_temp0_carry__0/O[3]
                         net (fo=9, routed)           0.778    10.201    divider/x_temp0_carry__0_n_4
    SLICE_X87Y53         LUT4 (Prop_lut4_I0_O)        0.306    10.507 r  divider/x_temp1_carry_i_5/O
                         net (fo=1, routed)           0.000    10.507    divider/x_temp1_carry_i_5_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.908 r  divider/x_temp1_carry/CO[3]
                         net (fo=49, routed)          1.037    11.945    divider/p_1_in__0
    SLICE_X84Y53         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  divider/i__carry_i_10/O
                         net (fo=1, routed)           0.457    12.526    divider/i__carry_i_10_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.650 r  divider/i__carry_i_6/O
                         net (fo=1, routed)           0.000    12.650    divider/i__carry_i_6_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.030 r  divider/x_temp1_inferred__0/i__carry/CO[3]
                         net (fo=25, routed)          0.851    13.881    divider/p_2_in
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.005 r  divider/i__carry_i_1/O
                         net (fo=4, routed)           0.602    14.607    divider/x_temp[3]
    SLICE_X83Y55         LUT4 (Prop_lut4_I1_O)        0.124    14.731 r  divider/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    14.731    divider/i__carry_i_7__0_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.281 r  divider/x_temp1_inferred__1/i__carry/CO[3]
                         net (fo=16, routed)          0.883    16.164    divider/x_temp1_inferred__1/i__carry_n_0
    SLICE_X88Y55         LUT5 (Prop_lut5_I0_O)        0.124    16.288 r  divider/x[0]_i_1/O
                         net (fo=1, routed)           0.000    16.288    divider/x[0]
    SLICE_X88Y55         FDRE                                         r  divider/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.612    15.035    divider/board_clk
    SLICE_X88Y55         FDRE                                         r  divider/x_reg[0]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y55         FDRE (Setup_fdre_C_D)        0.077    15.335    divider/x_reg[0]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -16.288    
  -------------------------------------------------------------------
                         slack                                 -0.952    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 divider/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/Quotient_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 4.386ns (40.044%)  route 6.567ns (59.956%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.730     5.333    divider/board_clk
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  divider/x_reg[1]/Q
                         net (fo=5, routed)           0.983     6.772    divider/x_reg_n_0_[1]
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.896 r  divider/state0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.896    divider/state0_carry_i_8_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 f  divider/state0_carry/CO[3]
                         net (fo=18, routed)          0.646     8.074    divider/state0_carry_n_0
    SLICE_X87Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  divider/x_temp0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.530    divider/x_temp0_carry_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.110 r  divider/x_temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    divider/x_temp0_carry_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.423 r  divider/x_temp0_carry__0/O[3]
                         net (fo=9, routed)           0.778    10.201    divider/x_temp0_carry__0_n_4
    SLICE_X87Y53         LUT4 (Prop_lut4_I0_O)        0.306    10.507 r  divider/x_temp1_carry_i_5/O
                         net (fo=1, routed)           0.000    10.507    divider/x_temp1_carry_i_5_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.908 r  divider/x_temp1_carry/CO[3]
                         net (fo=49, routed)          1.037    11.945    divider/p_1_in__0
    SLICE_X84Y53         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  divider/i__carry_i_10/O
                         net (fo=1, routed)           0.457    12.526    divider/i__carry_i_10_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.650 r  divider/i__carry_i_6/O
                         net (fo=1, routed)           0.000    12.650    divider/i__carry_i_6_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.030 r  divider/x_temp1_inferred__0/i__carry/CO[3]
                         net (fo=25, routed)          0.851    13.881    divider/p_2_in
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.005 r  divider/i__carry_i_1/O
                         net (fo=4, routed)           0.602    14.607    divider/x_temp[3]
    SLICE_X83Y55         LUT4 (Prop_lut4_I1_O)        0.124    14.731 r  divider/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    14.731    divider/i__carry_i_7__0_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.281 r  divider/x_temp1_inferred__1/i__carry/CO[3]
                         net (fo=16, routed)          0.881    16.162    divider/x_temp1_inferred__1/i__carry_n_0
    SLICE_X84Y56         LUT6 (Prop_lut6_I0_O)        0.124    16.286 r  divider/Quotient[1]_i_1/O
                         net (fo=1, routed)           0.000    16.286    divider/in8[1]
    SLICE_X84Y56         FDRE                                         r  divider/Quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.610    15.033    divider/board_clk
    SLICE_X84Y56         FDRE                                         r  divider/Quotient_reg[1]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y56         FDRE (Setup_fdre_C_D)        0.079    15.351    divider/Quotient_reg[1]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                         -16.286    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.917ns  (required time - arrival time)
  Source:                 divider/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/Quotient_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 4.386ns (40.115%)  route 6.547ns (59.885%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.730     5.333    divider/board_clk
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  divider/x_reg[1]/Q
                         net (fo=5, routed)           0.983     6.772    divider/x_reg_n_0_[1]
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.896 r  divider/state0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.896    divider/state0_carry_i_8_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 f  divider/state0_carry/CO[3]
                         net (fo=18, routed)          0.646     8.074    divider/state0_carry_n_0
    SLICE_X87Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  divider/x_temp0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.530    divider/x_temp0_carry_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.110 r  divider/x_temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    divider/x_temp0_carry_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.423 r  divider/x_temp0_carry__0/O[3]
                         net (fo=9, routed)           0.778    10.201    divider/x_temp0_carry__0_n_4
    SLICE_X87Y53         LUT4 (Prop_lut4_I0_O)        0.306    10.507 r  divider/x_temp1_carry_i_5/O
                         net (fo=1, routed)           0.000    10.507    divider/x_temp1_carry_i_5_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.908 r  divider/x_temp1_carry/CO[3]
                         net (fo=49, routed)          1.037    11.945    divider/p_1_in__0
    SLICE_X84Y53         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  divider/i__carry_i_10/O
                         net (fo=1, routed)           0.457    12.526    divider/i__carry_i_10_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.650 r  divider/i__carry_i_6/O
                         net (fo=1, routed)           0.000    12.650    divider/i__carry_i_6_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.030 r  divider/x_temp1_inferred__0/i__carry/CO[3]
                         net (fo=25, routed)          0.851    13.881    divider/p_2_in
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.005 r  divider/i__carry_i_1/O
                         net (fo=4, routed)           0.602    14.607    divider/x_temp[3]
    SLICE_X83Y55         LUT4 (Prop_lut4_I1_O)        0.124    14.731 r  divider/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    14.731    divider/i__carry_i_7__0_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.281 r  divider/x_temp1_inferred__1/i__carry/CO[3]
                         net (fo=16, routed)          0.861    16.142    divider/x_temp1_inferred__1/i__carry_n_0
    SLICE_X84Y56         LUT6 (Prop_lut6_I1_O)        0.124    16.266 r  divider/Quotient[6]_i_1/O
                         net (fo=1, routed)           0.000    16.266    divider/in8[6]
    SLICE_X84Y56         FDRE                                         r  divider/Quotient_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.610    15.033    divider/board_clk
    SLICE_X84Y56         FDRE                                         r  divider/Quotient_reg[6]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y56         FDRE (Setup_fdre_C_D)        0.077    15.349    divider/Quotient_reg[6]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -16.266    
  -------------------------------------------------------------------
                         slack                                 -0.917    

Slack (VIOLATED) :        -0.910ns  (required time - arrival time)
  Source:                 divider/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/Quotient_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        10.930ns  (logic 4.386ns (40.126%)  route 6.544ns (59.874%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.730     5.333    divider/board_clk
    SLICE_X85Y55         FDRE                                         r  divider/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  divider/x_reg[1]/Q
                         net (fo=5, routed)           0.983     6.772    divider/x_reg_n_0_[1]
    SLICE_X86Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.896 r  divider/state0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.896    divider/state0_carry_i_8_n_0
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.428 f  divider/state0_carry/CO[3]
                         net (fo=18, routed)          0.646     8.074    divider/state0_carry_n_0
    SLICE_X87Y52         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  divider/x_temp0_carry_i_1/O
                         net (fo=1, routed)           0.331     8.530    divider/x_temp0_carry_i_1_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.110 r  divider/x_temp0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.110    divider/x_temp0_carry_n_0
    SLICE_X87Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.423 r  divider/x_temp0_carry__0/O[3]
                         net (fo=9, routed)           0.778    10.201    divider/x_temp0_carry__0_n_4
    SLICE_X87Y53         LUT4 (Prop_lut4_I0_O)        0.306    10.507 r  divider/x_temp1_carry_i_5/O
                         net (fo=1, routed)           0.000    10.507    divider/x_temp1_carry_i_5_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.908 r  divider/x_temp1_carry/CO[3]
                         net (fo=49, routed)          1.037    11.945    divider/p_1_in__0
    SLICE_X84Y53         LUT3 (Prop_lut3_I1_O)        0.124    12.069 r  divider/i__carry_i_10/O
                         net (fo=1, routed)           0.457    12.526    divider/i__carry_i_10_n_0
    SLICE_X88Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.650 r  divider/i__carry_i_6/O
                         net (fo=1, routed)           0.000    12.650    divider/i__carry_i_6_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.030 r  divider/x_temp1_inferred__0/i__carry/CO[3]
                         net (fo=25, routed)          0.851    13.881    divider/p_2_in
    SLICE_X85Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.005 r  divider/i__carry_i_1/O
                         net (fo=4, routed)           0.602    14.607    divider/x_temp[3]
    SLICE_X83Y55         LUT4 (Prop_lut4_I1_O)        0.124    14.731 r  divider/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000    14.731    divider/i__carry_i_7__0_n_0
    SLICE_X83Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.281 r  divider/x_temp1_inferred__1/i__carry/CO[3]
                         net (fo=16, routed)          0.858    16.139    divider/x_temp1_inferred__1/i__carry_n_0
    SLICE_X84Y56         LUT5 (Prop_lut5_I2_O)        0.124    16.263 r  divider/Quotient[7]_i_2/O
                         net (fo=1, routed)           0.000    16.263    divider/in8[7]
    SLICE_X84Y56         FDRE                                         r  divider/Quotient_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          1.610    15.033    divider/board_clk
    SLICE_X84Y56         FDRE                                         r  divider/Quotient_reg[7]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y56         FDRE (Setup_fdre_C_D)        0.081    15.353    divider/Quotient_reg[7]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -16.263    
  -------------------------------------------------------------------
                         slack                                 -0.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ee201_debouncer_1/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_1/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.905%)  route 0.089ns (41.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.605     1.524    ee201_debouncer_1/board_clk
    SLICE_X82Y59         FDCE                                         r  ee201_debouncer_1/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDCE (Prop_fdce_C_Q)         0.128     1.652 r  ee201_debouncer_1/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.089     1.742    ee201_debouncer_1/FSM_onehot_state_reg_n_0_[7]
    SLICE_X83Y59         FDCE                                         r  ee201_debouncer_1/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.877     2.042    ee201_debouncer_1/board_clk
    SLICE_X83Y59         FDCE                                         r  ee201_debouncer_1/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X83Y59         FDCE (Hold_fdce_C_D)         0.016     1.553    ee201_debouncer_1/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ee201_debouncer_1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_1/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.585%)  route 0.143ns (50.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.605     1.524    ee201_debouncer_1/board_clk
    SLICE_X82Y59         FDCE                                         r  ee201_debouncer_1/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y59         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  ee201_debouncer_1/FSM_onehot_state_reg[4]/Q
                         net (fo=7, routed)           0.143     1.809    ee201_debouncer_1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X82Y59         FDCE                                         r  ee201_debouncer_1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.877     2.042    ee201_debouncer_1/board_clk
    SLICE_X82Y59         FDCE                                         r  ee201_debouncer_1/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X82Y59         FDCE (Hold_fdce_C_D)         0.071     1.595    ee201_debouncer_1/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ee201_debouncer_1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_1/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.600%)  route 0.168ns (47.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.605     1.524    ee201_debouncer_1/board_clk
    SLICE_X83Y59         FDCE                                         r  ee201_debouncer_1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  ee201_debouncer_1/FSM_onehot_state_reg[1]/Q
                         net (fo=5, routed)           0.168     1.833    ee201_debouncer_1/FSM_onehot_state_reg_n_0_[1]
    SLICE_X84Y59         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  ee201_debouncer_1/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    ee201_debouncer_1/FSM_onehot_state[2]_i_1_n_0
    SLICE_X84Y59         FDCE                                         r  ee201_debouncer_1/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.877     2.042    ee201_debouncer_1/board_clk
    SLICE_X84Y59         FDCE                                         r  ee201_debouncer_1/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X84Y59         FDCE (Hold_fdce_C_D)         0.120     1.660    ee201_debouncer_1/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 divider/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.882%)  route 0.141ns (43.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.606     1.525    divider/board_clk
    SLICE_X87Y57         FDCE                                         r  divider/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y57         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  divider/state_reg[1]/Q
                         net (fo=7, routed)           0.141     1.807    divider/Ld6_OBUF
    SLICE_X87Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  divider/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    divider/state[0]_i_1_n_0
    SLICE_X87Y57         FDPE                                         r  divider/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.878     2.043    divider/board_clk
    SLICE_X87Y57         FDPE                                         r  divider/state_reg[0]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y57         FDPE (Hold_fdpe_C_D)         0.092     1.617    divider/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ee201_debouncer_1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.536%)  route 0.162ns (53.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.605     1.524    ee201_debouncer_1/board_clk
    SLICE_X83Y59         FDPE                                         r  ee201_debouncer_1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  ee201_debouncer_1/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.162     1.827    ee201_debouncer_1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X83Y59         FDCE                                         r  ee201_debouncer_1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.877     2.042    ee201_debouncer_1/board_clk
    SLICE_X83Y59         FDCE                                         r  ee201_debouncer_1/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X83Y59         FDCE (Hold_fdce_C_D)         0.066     1.590    ee201_debouncer_1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ee201_debouncer_1/MCEN_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ee201_debouncer_1/MCEN_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.604     1.523    ee201_debouncer_1/board_clk
    SLICE_X82Y60         FDRE                                         r  ee201_debouncer_1/MCEN_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y60         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ee201_debouncer_1/MCEN_count_reg[0]/Q
                         net (fo=6, routed)           0.157     1.822    ee201_debouncer_1/MCEN_count_reg_n_0_[0]
    SLICE_X82Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.867 r  ee201_debouncer_1/MCEN_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.867    ee201_debouncer_1/MCEN_count[3]_i_2_n_0
    SLICE_X82Y60         FDRE                                         r  ee201_debouncer_1/MCEN_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.876     2.041    ee201_debouncer_1/board_clk
    SLICE_X82Y60         FDRE                                         r  ee201_debouncer_1/MCEN_count_reg[3]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X82Y60         FDRE (Hold_fdre_C_D)         0.092     1.615    ee201_debouncer_1/MCEN_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.605     1.524    board_clk
    SLICE_X87Y60         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y60         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.774    DIV_CLK_reg_n_0_[11]
    SLICE_X87Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X87Y60         FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.877     2.042    board_clk
    SLICE_X87Y60         FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y60         FDCE (Hold_fdce_C_D)         0.105     1.629    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.605     1.524    board_clk
    SLICE_X87Y61         FDCE                                         r  DIV_CLK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  DIV_CLK_reg[15]/Q
                         net (fo=1, routed)           0.108     1.774    DIV_CLK_reg_n_0_[15]
    SLICE_X87Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  DIV_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    DIV_CLK_reg[12]_i_1_n_4
    SLICE_X87Y61         FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.877     2.042    board_clk
    SLICE_X87Y61         FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y61         FDCE (Hold_fdce_C_D)         0.105     1.629    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.606     1.525    board_clk
    SLICE_X87Y58         FDCE                                         r  DIV_CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y58         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  DIV_CLK_reg[3]/Q
                         net (fo=1, routed)           0.108     1.775    DIV_CLK_reg_n_0_[3]
    SLICE_X87Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  DIV_CLK_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    DIV_CLK_reg[0]_i_1_n_4
    SLICE_X87Y58         FDCE                                         r  DIV_CLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.878     2.043    board_clk
    SLICE_X87Y58         FDCE                                         r  DIV_CLK_reg[3]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y58         FDCE (Hold_fdce_C_D)         0.105     1.630    DIV_CLK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.606     1.525    board_clk
    SLICE_X87Y59         FDCE                                         r  DIV_CLK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y59         FDCE (Prop_fdce_C_Q)         0.141     1.666 r  DIV_CLK_reg[7]/Q
                         net (fo=1, routed)           0.108     1.775    DIV_CLK_reg_n_0_[7]
    SLICE_X87Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  DIV_CLK_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    DIV_CLK_reg[4]_i_1_n_4
    SLICE_X87Y59         FDCE                                         r  DIV_CLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=86, routed)          0.878     2.043    board_clk
    SLICE_X87Y59         FDCE                                         r  DIV_CLK_reg[7]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X87Y59         FDCE (Hold_fdce_C_D)         0.105     1.630    DIV_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFGP1/BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y61    DIV_CLK_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y61    DIV_CLK_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y61    DIV_CLK_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y62    DIV_CLK_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y62    DIV_CLK_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y62    DIV_CLK_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y62    DIV_CLK_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y58    DIV_CLK_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X87Y63    DIV_CLK_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y63    DIV_CLK_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y61    DIV_CLK_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y61    DIV_CLK_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y61    DIV_CLK_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y61    DIV_CLK_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y58    DIV_CLK_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y58    DIV_CLK_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y58    DIV_CLK_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y59    DIV_CLK_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y59    DIV_CLK_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    DIV_CLK_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    DIV_CLK_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    DIV_CLK_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    DIV_CLK_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    ee201_debouncer_1/debounce_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    ee201_debouncer_1/debounce_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    ee201_debouncer_1/debounce_count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    ee201_debouncer_1/debounce_count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y58    ee201_debouncer_1/debounce_count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y58    ee201_debouncer_1/debounce_count_reg[22]/C



