IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.90        Core1: 39.66        
Core2: 28.43        Core3: 40.32        
Core4: 19.88        Core5: 40.62        
Core6: 21.16        Core7: 35.77        
Core8: 10.30        Core9: 27.10        
Core10: 21.27        Core11: 39.57        
Core12: 17.67        Core13: 43.45        
Core14: 20.57        Core15: 40.14        
Core16: 24.54        Core17: 35.64        
Core18: 27.44        Core19: 32.11        
Core20: 17.97        Core21: 37.97        
Core22: 28.28        Core23: 32.26        
Core24: 28.76        Core25: 38.00        
Core26: 26.83        Core27: 38.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.48
Socket1: 38.83
DDR read Latency(ns)
Socket0: 37740.14
Socket1: 209.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.31        Core1: 39.97        
Core2: 19.07        Core3: 39.27        
Core4: 24.72        Core5: 40.21        
Core6: 21.88        Core7: 34.35        
Core8: 20.26        Core9: 26.78        
Core10: 10.17        Core11: 39.09        
Core12: 17.67        Core13: 45.03        
Core14: 20.72        Core15: 40.01        
Core16: 23.55        Core17: 36.05        
Core18: 25.80        Core19: 33.06        
Core20: 23.96        Core21: 38.30        
Core22: 19.19        Core23: 34.06        
Core24: 25.46        Core25: 38.30        
Core26: 22.70        Core27: 36.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 38.67
DDR read Latency(ns)
Socket0: 37445.81
Socket1: 208.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.26        Core1: 39.90        
Core2: 23.70        Core3: 38.76        
Core4: 24.24        Core5: 39.81        
Core6: 21.80        Core7: 33.77        
Core8: 23.94        Core9: 25.30        
Core10: 30.35        Core11: 38.66        
Core12: 19.28        Core13: 45.14        
Core14: 21.81        Core15: 42.79        
Core16: 17.41        Core17: 36.06        
Core18: 28.43        Core19: 32.38        
Core20: 28.84        Core21: 37.27        
Core22: 27.32        Core23: 33.05        
Core24: 29.10        Core25: 37.62        
Core26: 29.57        Core27: 36.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.11
Socket1: 38.43
DDR read Latency(ns)
Socket0: 37639.69
Socket1: 209.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.78        Core1: 39.56        
Core2: 19.80        Core3: 39.00        
Core4: 26.94        Core5: 40.46        
Core6: 27.98        Core7: 34.13        
Core8: 23.49        Core9: 24.74        
Core10: 19.63        Core11: 39.15        
Core12: 18.42        Core13: 43.65        
Core14: 11.32        Core15: 43.18        
Core16: 21.28        Core17: 35.98        
Core18: 21.06        Core19: 32.41        
Core20: 22.36        Core21: 37.49        
Core22: 21.07        Core23: 32.77        
Core24: 29.82        Core25: 37.51        
Core26: 28.96        Core27: 38.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.57
Socket1: 38.69
DDR read Latency(ns)
Socket0: 39628.27
Socket1: 209.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.19        Core1: 39.37        
Core2: 22.70        Core3: 39.95        
Core4: 21.87        Core5: 40.17        
Core6: 19.73        Core7: 35.58        
Core8: 21.76        Core9: 25.32        
Core10: 22.06        Core11: 37.03        
Core12: 20.57        Core13: 45.19        
Core14: 18.51        Core15: 40.25        
Core16: 9.34        Core17: 36.54        
Core18: 21.82        Core19: 32.05        
Core20: 21.82        Core21: 37.43        
Core22: 22.47        Core23: 33.16        
Core24: 22.59        Core25: 37.71        
Core26: 26.55        Core27: 39.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.44
Socket1: 38.71
DDR read Latency(ns)
Socket0: 37828.32
Socket1: 208.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.62        Core1: 39.96        
Core2: 18.97        Core3: 39.29        
Core4: 26.45        Core5: 40.66        
Core6: 20.62        Core7: 34.49        
Core8: 29.53        Core9: 26.21        
Core10: 20.60        Core11: 39.26        
Core12: 22.12        Core13: 42.41        
Core14: 25.91        Core15: 42.77        
Core16: 22.79        Core17: 36.27        
Core18: 21.41        Core19: 32.65        
Core20: 10.38        Core21: 36.07        
Core22: 16.61        Core23: 32.84        
Core24: 21.58        Core25: 37.55        
Core26: 20.78        Core27: 42.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.45
Socket1: 39.02
DDR read Latency(ns)
Socket0: 38735.96
Socket1: 207.83
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.75        Core1: 39.46        
Core2: 19.90        Core3: 39.82        
Core4: 24.10        Core5: 37.54        
Core6: 23.95        Core7: 33.15        
Core8: 27.36        Core9: 34.13        
Core10: 19.01        Core11: 34.86        
Core12: 19.73        Core13: 40.72        
Core14: 25.78        Core15: 43.01        
Core16: 25.47        Core17: 36.84        
Core18: 26.54        Core19: 33.37        
Core20: 10.86        Core21: 36.17        
Core22: 20.62        Core23: 32.17        
Core24: 22.05        Core25: 36.20        
Core26: 26.42        Core27: 46.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 38.36
DDR read Latency(ns)
Socket0: 37715.52
Socket1: 210.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.53        Core1: 38.00        
Core2: 23.29        Core3: 39.07        
Core4: 15.37        Core5: 37.05        
Core6: 21.71        Core7: 33.64        
Core8: 20.95        Core9: 30.05        
Core10: 10.79        Core11: 34.23        
Core12: 20.50        Core13: 36.85        
Core14: 20.09        Core15: 42.43        
Core16: 21.44        Core17: 35.92        
Core18: 20.91        Core19: 32.53        
Core20: 22.39        Core21: 36.90        
Core22: 25.27        Core23: 31.53        
Core24: 21.90        Core25: 34.40        
Core26: 19.46        Core27: 44.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.68
Socket1: 37.21
DDR read Latency(ns)
Socket0: 36301.30
Socket1: 214.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.05        Core1: 39.76        
Core2: 22.55        Core3: 40.56        
Core4: 21.84        Core5: 36.81        
Core6: 24.33        Core7: 33.03        
Core8: 22.63        Core9: 31.85        
Core10: 10.92        Core11: 34.49        
Core12: 19.13        Core13: 37.64        
Core14: 20.14        Core15: 41.37        
Core16: 21.00        Core17: 36.31        
Core18: 21.86        Core19: 32.69        
Core20: 20.96        Core21: 36.88        
Core22: 21.01        Core23: 31.04        
Core24: 22.31        Core25: 36.28        
Core26: 21.90        Core27: 44.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.91
Socket1: 37.56
DDR read Latency(ns)
Socket0: 35912.00
Socket1: 214.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.09        Core1: 39.29        
Core2: 26.10        Core3: 40.49        
Core4: 22.08        Core5: 36.98        
Core6: 23.32        Core7: 33.37        
Core8: 21.69        Core9: 33.37        
Core10: 10.79        Core11: 34.28        
Core12: 26.94        Core13: 37.84        
Core14: 19.46        Core15: 42.13        
Core16: 19.93        Core17: 36.77        
Core18: 21.40        Core19: 32.20        
Core20: 22.21        Core21: 37.56        
Core22: 20.30        Core23: 31.70        
Core24: 21.89        Core25: 37.30        
Core26: 21.05        Core27: 38.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.98
Socket1: 37.24
DDR read Latency(ns)
Socket0: 36392.76
Socket1: 216.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.80        Core1: 38.02        
Core2: 26.45        Core3: 39.17        
Core4: 20.65        Core5: 36.83        
Core6: 26.50        Core7: 33.03        
Core8: 21.74        Core9: 28.90        
Core10: 20.39        Core11: 34.85        
Core12: 23.36        Core13: 38.33        
Core14: 10.98        Core15: 42.43        
Core16: 20.78        Core17: 34.92        
Core18: 20.84        Core19: 32.43        
Core20: 21.95        Core21: 37.82        
Core22: 20.18        Core23: 31.90        
Core24: 21.90        Core25: 36.07        
Core26: 21.17        Core27: 34.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.11
Socket1: 36.58
DDR read Latency(ns)
Socket0: 35737.29
Socket1: 217.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.70        Core1: 38.23        
Core2: 22.72        Core3: 37.17        
Core4: 32.40        Core5: 36.27        
Core6: 27.52        Core7: 32.91        
Core8: 30.09        Core9: 30.71        
Core10: 27.10        Core11: 34.71        
Core12: 27.17        Core13: 36.63        
Core14: 27.83        Core15: 41.85        
Core16: 25.27        Core17: 35.43        
Core18: 27.95        Core19: 31.06        
Core20: 16.68        Core21: 37.41        
Core22: 27.66        Core23: 31.45        
Core24: 27.89        Core25: 34.54        
Core26: 27.62        Core27: 34.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.56
Socket1: 35.91
DDR read Latency(ns)
Socket0: 36826.61
Socket1: 219.16
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.54        Core1: 38.36        
Core2: 29.42        Core3: 38.96        
Core4: 26.90        Core5: 40.77        
Core6: 22.63        Core7: 33.75        
Core8: 26.05        Core9: 31.47        
Core10: 22.26        Core11: 42.36        
Core12: 20.95        Core13: 39.91        
Core14: 20.96        Core15: 47.57        
Core16: 10.47        Core17: 35.24        
Core18: 18.68        Core19: 31.56        
Core20: 20.15        Core21: 34.48        
Core22: 19.29        Core23: 33.29        
Core24: 28.28        Core25: 35.76        
Core26: 27.86        Core27: 42.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.51
Socket1: 39.06
DDR read Latency(ns)
Socket0: 37459.89
Socket1: 209.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.12        Core1: 39.07        
Core2: 29.05        Core3: 38.84        
Core4: 25.77        Core5: 40.58        
Core6: 20.67        Core7: 33.26        
Core8: 26.18        Core9: 30.98        
Core10: 22.48        Core11: 45.97        
Core12: 25.50        Core13: 40.93        
Core14: 22.59        Core15: 47.61        
Core16: 23.92        Core17: 34.06        
Core18: 22.30        Core19: 32.37        
Core20: 20.34        Core21: 34.98        
Core22: 10.40        Core23: 33.11        
Core24: 22.39        Core25: 35.24        
Core26: 26.19        Core27: 42.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.43
Socket1: 39.39
DDR read Latency(ns)
Socket0: 39728.22
Socket1: 209.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.16        Core1: 39.50        
Core2: 19.71        Core3: 38.28        
Core4: 21.22        Core5: 40.76        
Core6: 22.74        Core7: 34.30        
Core8: 20.30        Core9: 31.54        
Core10: 26.51        Core11: 46.14        
Core12: 27.46        Core13: 41.90        
Core14: 26.59        Core15: 47.49        
Core16: 27.39        Core17: 34.14        
Core18: 28.34        Core19: 32.25        
Core20: 22.65        Core21: 35.21        
Core22: 21.19        Core23: 33.39        
Core24: 23.78        Core25: 35.59        
Core26: 27.93        Core27: 43.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.82
Socket1: 39.66
DDR read Latency(ns)
Socket0: 38936.64
Socket1: 209.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.06        Core1: 39.01        
Core2: 24.90        Core3: 38.70        
Core4: 20.95        Core5: 41.05        
Core6: 21.43        Core7: 34.49        
Core8: 22.77        Core9: 31.70        
Core10: 19.96        Core11: 46.41        
Core12: 24.71        Core13: 39.19        
Core14: 21.33        Core15: 47.36        
Core16: 20.93        Core17: 34.41        
Core18: 22.55        Core19: 32.21        
Core20: 25.82        Core21: 35.04        
Core22: 10.70        Core23: 33.38        
Core24: 18.36        Core25: 35.99        
Core26: 21.62        Core27: 43.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.20
Socket1: 39.46
DDR read Latency(ns)
Socket0: 38241.94
Socket1: 209.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 39.59        
Core2: 25.79        Core3: 38.58        
Core4: 26.20        Core5: 40.82        
Core6: 24.82        Core7: 34.32        
Core8: 20.76        Core9: 30.74        
Core10: 18.31        Core11: 46.17        
Core12: 23.62        Core13: 39.39        
Core14: 22.63        Core15: 47.57        
Core16: 21.16        Core17: 34.59        
Core18: 10.06        Core19: 32.63        
Core20: 21.45        Core21: 34.55        
Core22: 19.50        Core23: 33.10        
Core24: 19.90        Core25: 35.74        
Core26: 21.62        Core27: 43.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.75
Socket1: 39.50
DDR read Latency(ns)
Socket0: 38906.51
Socket1: 208.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.58        Core1: 38.65        
Core2: 20.72        Core3: 38.33        
Core4: 26.85        Core5: 40.72        
Core6: 21.42        Core7: 34.47        
Core8: 19.39        Core9: 31.35        
Core10: 24.09        Core11: 44.57        
Core12: 22.98        Core13: 38.48        
Core14: 24.15        Core15: 47.48        
Core16: 25.25        Core17: 34.46        
Core18: 23.95        Core19: 32.47        
Core20: 20.13        Core21: 34.52        
Core22: 10.80        Core23: 33.26        
Core24: 21.20        Core25: 36.04        
Core26: 20.78        Core27: 42.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.68
Socket1: 39.03
DDR read Latency(ns)
Socket0: 38116.67
Socket1: 210.03
