{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649587263323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649587263323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 06:41:03 2022 " "Processing started: Sun Apr 10 06:41:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649587263323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587263323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off emdad_10thapril_2022_ALU -c emdad_10thapril_2022_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off emdad_10thapril_2022_ALU -c emdad_10thapril_2022_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587263323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649587263630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649587263630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10_2022_rd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10_2022_rd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10_2022_RD-arch " "Found design unit 1: emdad_April10_2022_RD-arch" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10_2022_RD " "Found entity 1: emdad_April10_2022_RD" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_RS-arch " "Found design unit 1: emdad_April10th_2022_RS-arch" {  } { { "emdad_April10th_2022_RS.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_RS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_RS " "Found entity 1: emdad_April10th_2022_RS" {  } { { "emdad_April10th_2022_RS.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_RS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_rt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_rt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_RT-arch " "Found design unit 1: emdad_April10th_2022_RT-arch" {  } { { "emdad_April10th_2022_RT.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_RT.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_RT " "Found entity 1: emdad_April10th_2022_RT" {  } { { "emdad_April10th_2022_RT.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_RT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_imm16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_imm16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_IMM16-arch " "Found design unit 1: emdad_April10th_2022_IMM16-arch" {  } { { "emdad_April10th_2022_IMM16.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_IMM16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_IMM16 " "Found entity 1: emdad_April10th_2022_IMM16" {  } { { "emdad_April10th_2022_IMM16.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_IMM16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_2to1mux_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_2to1mux_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_2to1mux_32-arch " "Found design unit 1: emdad_April10th_2022_2to1mux_32-arch" {  } { { "emdad_April10th_2022_2to1mux_32.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_2to1mux_32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_2to1mux_32 " "Found entity 1: emdad_April10th_2022_2to1mux_32" {  } { { "emdad_April10th_2022_2to1mux_32.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_2to1mux_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_nbit_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_nbit_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_NBit_AddSub-nbitaddsub_behav " "Found design unit 1: emdad_April10th_2022_NBit_AddSub-nbitaddsub_behav" {  } { { "emdad_April10th_2022_NBit_AddSub.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_NBit_AddSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_NBit_AddSub " "Found entity 1: emdad_April10th_2022_NBit_AddSub" {  } { { "emdad_April10th_2022_NBit_AddSub.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_NBit_AddSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_1to2demux_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_1to2demux_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_1to2demux_32-arch " "Found design unit 1: emdad_April10th_2022_1to2demux_32-arch" {  } { { "emdad_April10th_2022_1to2demux_32.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_1to2demux_32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_1to2demux_32 " "Found entity 1: emdad_April10th_2022_1to2demux_32" {  } { { "emdad_April10th_2022_1to2demux_32.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_1to2demux_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_bitwise_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_bitwise_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_bitwise_op-arch " "Found design unit 1: emdad_April10th_2022_bitwise_op-arch" {  } { { "emdad_April10th_2022_bitwise_op.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_bitwise_op.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_bitwise_op " "Found entity 1: emdad_April10th_2022_bitwise_op" {  } { { "emdad_April10th_2022_bitwise_op.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_bitwise_op.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_Sign_Extend-arch " "Found design unit 1: emdad_April10th_2022_Sign_Extend-arch" {  } { { "emdad_April10th_2022_Sign_Extend.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_Sign_Extend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_Sign_Extend " "Found entity 1: emdad_April10th_2022_Sign_Extend" {  } { { "emdad_April10th_2022_Sign_Extend.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_Sign_Extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_MAR-arch " "Found design unit 1: emdad_April10th_2022_MAR-arch" {  } { { "emdad_April10th_2022_MAR.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_MAR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_MAR " "Found entity 1: emdad_April10th_2022_MAR" {  } { { "emdad_April10th_2022_MAR.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_MAR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_MDR-arch " "Found design unit 1: emdad_April10th_2022_MDR-arch" {  } { { "emdad_April10th_2022_MDR.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_MDR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_MDR " "Found entity 1: emdad_April10th_2022_MDR" {  } { { "emdad_April10th_2022_MDR.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_MDR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_april10th_2022_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_april10th_2022_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_April10th_2022_ALU-arch " "Found design unit 1: emdad_April10th_2022_ALU-arch" {  } { { "emdad_April10th_2022_ALU.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_April10th_2022_ALU " "Found entity 1: emdad_April10th_2022_ALU" {  } { { "emdad_April10th_2022_ALU.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10th_2022_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649587271260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "emdad_April10_2022_RD " "Elaborating entity \"emdad_April10_2022_RD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "emdad_April10_2022_result emdad_April10_2022_RD.vhd(24) " "VHDL Process Statement warning at emdad_April10_2022_RD.vhd(24): inferring latch(es) for signal or variable \"emdad_April10_2022_result\", which holds its previous value in one or more paths through the process" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[0\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[0\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[1\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[1\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[2\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[2\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[3\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[3\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[4\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[4\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[5\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[5\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[6\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[6\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[7\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[7\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[8\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[8\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[9\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[9\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[10\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[10\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[11\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[11\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[12\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[12\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[13\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[13\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[14\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[14\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[15\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[15\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[16\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[16\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[17\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[17\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[18\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[18\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[19\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[19\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[20\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[20\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[21\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[21\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[22\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[22\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[23\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[23\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[24\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[24\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[25\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[25\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[26\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[26\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[27\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[27\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[28\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[28\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[29\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[29\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[30\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[30\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_April10_2022_result\[31\] emdad_April10_2022_RD.vhd(24) " "Inferred latch for \"emdad_April10_2022_result\[31\]\" at emdad_April10_2022_RD.vhd(24)" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587271285 "|emdad_April10_2022_RD"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[0\]\$latch " "Latch emdad_April10_2022_result\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[1\]\$latch " "Latch emdad_April10_2022_result\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[2\]\$latch " "Latch emdad_April10_2022_result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[3\]\$latch " "Latch emdad_April10_2022_result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[4\]\$latch " "Latch emdad_April10_2022_result\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[5\]\$latch " "Latch emdad_April10_2022_result\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[6\]\$latch " "Latch emdad_April10_2022_result\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[7\]\$latch " "Latch emdad_April10_2022_result\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[8\]\$latch " "Latch emdad_April10_2022_result\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[9\]\$latch " "Latch emdad_April10_2022_result\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[10\]\$latch " "Latch emdad_April10_2022_result\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[11\]\$latch " "Latch emdad_April10_2022_result\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[12\]\$latch " "Latch emdad_April10_2022_result\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[13\]\$latch " "Latch emdad_April10_2022_result\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[14\]\$latch " "Latch emdad_April10_2022_result\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[15\]\$latch " "Latch emdad_April10_2022_result\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[16\]\$latch " "Latch emdad_April10_2022_result\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[17\]\$latch " "Latch emdad_April10_2022_result\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[18\]\$latch " "Latch emdad_April10_2022_result\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[19\]\$latch " "Latch emdad_April10_2022_result\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[20\]\$latch " "Latch emdad_April10_2022_result\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[21\]\$latch " "Latch emdad_April10_2022_result\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[22\]\$latch " "Latch emdad_April10_2022_result\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[23\]\$latch " "Latch emdad_April10_2022_result\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[24\]\$latch " "Latch emdad_April10_2022_result\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[25\]\$latch " "Latch emdad_April10_2022_result\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[26\]\$latch " "Latch emdad_April10_2022_result\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[27\]\$latch " "Latch emdad_April10_2022_result\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[28\]\$latch " "Latch emdad_April10_2022_result\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[29\]\$latch " "Latch emdad_April10_2022_result\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[30\]\$latch " "Latch emdad_April10_2022_result\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_April10_2022_result\[31\]\$latch " "Latch emdad_April10_2022_result\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_April10_2022_read " "Ports D and ENA on the latch are fed by the same signal emdad_April10_2022_read" {  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649587271643 ""}  } { { "emdad_April10_2022_RD.vhd" "" { Text "E:/CSC_342/Assignments/Lab ALU/emdad_10thapril_2022_ALU/emdad_April10_2022_RD.vhd" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649587271643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649587271728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649587271990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649587271990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649587272024 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649587272024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649587272024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649587272024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649587272044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 06:41:12 2022 " "Processing ended: Sun Apr 10 06:41:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649587272044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649587272044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649587272044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649587272044 ""}
