Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Aug  6 15:20:24 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (772)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/core_1/core_pipeline/de_ex_register_reg[alu_op_sel][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/core_1/core_pipeline/de_ex_register_reg[alu_op_sel][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/core_1/core_pipeline/de_ex_register_reg[alu_op_sel][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu/core_1/core_pipeline/de_ex_register_reg[alu_op_sel][3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (772)
--------------------------------
 There are 772 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     42.250        0.000                      0                 1490        0.029        0.000                      0                 1490        3.000        0.000                       0                   778  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0_1   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0          42.250        0.000                      0                 1490        0.178        0.000                      0                 1490       49.500        0.000                       0                   774  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0_1        42.260        0.000                      0                 1490        0.178        0.000                      0                 1490       49.500        0.000                       0                   774  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_clk_wiz_0_1  clk_cpu_clk_wiz_0         42.250        0.000                      0                 1490        0.029        0.000                      0                 1490  
clk_cpu_clk_wiz_0    clk_cpu_clk_wiz_0_1       42.250        0.000                      0                 1490        0.029        0.000                      0                 1490  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.250ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.527ns  (logic 1.248ns (16.579%)  route 6.279ns (83.421%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 98.584 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.301    54.928    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124    55.052 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][10]_i_6/O
                         net (fo=1, routed)           0.000    55.052    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][10]_i_6_n_0
    SLICE_X3Y94          MUXF7 (Prop_muxf7_I1_O)      0.245    55.297 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][10]_i_3/O
                         net (fo=1, routed)           0.000    55.297    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][10]_i_3_n_0
    SLICE_X3Y94          MUXF8 (Prop_muxf8_I0_O)      0.104    55.401 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][10]_i_2/O
                         net (fo=1, routed)           0.978    56.379    cpu/core_1/rom/de_ex_register_reg[reg_1_data][10]
    SLICE_X5Y97          LUT2 (Prop_lut2_I1_O)        0.316    56.695 r  cpu/core_1/rom/de_ex_register[reg_1_data][10]_i_1/O
                         net (fo=1, routed)           0.000    56.695    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[10]
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.604    98.584    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/C
                         clock pessimism              0.480    99.064    
                         clock uncertainty           -0.149    98.915    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.031    98.946    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]
  -------------------------------------------------------------------
                         required time                         98.946    
                         arrival time                         -56.695    
  -------------------------------------------------------------------
                         slack                                 42.250    

Slack (MET) :             42.284ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.414ns  (logic 1.241ns (16.738%)  route 6.173ns (83.262%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.153    54.780    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.124    54.904 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_5/O
                         net (fo=1, routed)           0.000    54.904    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_5_n_0
    SLICE_X6Y93          MUXF7 (Prop_muxf7_I0_O)      0.241    55.145 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3/O
                         net (fo=1, routed)           0.000    55.145    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3_n_0
    SLICE_X6Y93          MUXF8 (Prop_muxf8_I0_O)      0.098    55.243 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           1.020    56.263    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.319    56.582 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    56.582    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.524    98.504    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.480    98.984    
                         clock uncertainty           -0.149    98.835    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031    98.866    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         98.866    
                         arrival time                         -56.582    
  -------------------------------------------------------------------
                         slack                                 42.284    

Slack (MET) :             42.451ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.291ns  (logic 1.231ns (16.883%)  route 6.060ns (83.117%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.055    54.682    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124    54.806 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_7/O
                         net (fo=1, routed)           0.000    54.806    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_7_n_0
    SLICE_X5Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    55.018 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4/O
                         net (fo=1, routed)           0.000    55.018    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4_n_0
    SLICE_X5Y94          MUXF8 (Prop_muxf8_I1_O)      0.094    55.112 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_2/O
                         net (fo=1, routed)           1.005    56.117    cpu/core_1/rom/de_ex_register_reg[reg_1_data][2]
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.342    56.459 r  cpu/core_1/rom/de_ex_register[reg_1_data][2]_i_1/O
                         net (fo=1, routed)           0.000    56.459    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[2]
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.524    98.504    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
                         clock pessimism              0.480    98.984    
                         clock uncertainty           -0.149    98.835    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.075    98.910    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -56.459    
  -------------------------------------------------------------------
                         slack                                 42.451    

Slack (MET) :             42.582ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.257ns  (logic 1.248ns (17.197%)  route 6.009ns (82.803%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 98.567 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.892    54.519    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    54.643 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][13]_i_6/O
                         net (fo=1, routed)           0.000    54.643    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][13]_i_6_n_0
    SLICE_X4Y97          MUXF7 (Prop_muxf7_I1_O)      0.245    54.888 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][13]_i_3/O
                         net (fo=1, routed)           0.000    54.888    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][13]_i_3_n_0
    SLICE_X4Y97          MUXF8 (Prop_muxf8_I0_O)      0.104    54.992 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][13]_i_2/O
                         net (fo=1, routed)           1.117    56.109    cpu/core_1/rom/de_ex_register_reg[reg_1_data][13]
    SLICE_X7Y100         LUT2 (Prop_lut2_I1_O)        0.316    56.425 r  cpu/core_1/rom/de_ex_register[reg_1_data][13]_i_1/O
                         net (fo=1, routed)           0.000    56.425    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[13]
    SLICE_X7Y100         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.588    98.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y100         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]/C
                         clock pessimism              0.560    99.127    
                         clock uncertainty           -0.149    98.977    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.029    99.006    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]
  -------------------------------------------------------------------
                         required time                         99.006    
                         arrival time                         -56.425    
  -------------------------------------------------------------------
                         slack                                 42.582    

Slack (MET) :             42.674ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.077ns  (logic 1.205ns (17.026%)  route 5.872ns (82.974%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 98.508 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.891    54.518    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X9Y94          LUT6 (Prop_lut6_I2_O)        0.124    54.642 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7/O
                         net (fo=1, routed)           0.000    54.642    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7_n_0
    SLICE_X9Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    54.854 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4/O
                         net (fo=1, routed)           0.000    54.854    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4_n_0
    SLICE_X9Y94          MUXF8 (Prop_muxf8_I1_O)      0.094    54.948 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_2/O
                         net (fo=1, routed)           0.981    55.929    cpu/core_1/rom/de_ex_register_reg[reg_1_data][7]
    SLICE_X10Y97         LUT2 (Prop_lut2_I1_O)        0.316    56.245 r  cpu/core_1/rom/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    56.245    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[7]
    SLICE_X10Y97         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.528    98.508    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X10Y97         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.480    98.988    
                         clock uncertainty           -0.149    98.839    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.081    98.920    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -56.245    
  -------------------------------------------------------------------
                         slack                                 42.674    

Slack (MET) :             42.781ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.995ns  (logic 0.772ns (11.036%)  route 6.223ns (88.964%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/core_1/rom/data_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.524    49.693 r  cpu/core_1/rom/data_reg[20]/Q
                         net (fo=66, routed)          5.416    55.108    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[4]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124    55.232 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_2/O
                         net (fo=1, routed)           0.808    56.040    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_2_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.124    56.164 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_1/O
                         net (fo=1, routed)           0.000    56.164    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][3]
    SLICE_X0Y95          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.605    98.585    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X0Y95          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/C
                         clock pessimism              0.480    99.065    
                         clock uncertainty           -0.149    98.916    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.029    98.945    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]
  -------------------------------------------------------------------
                         required time                         98.945    
                         arrival time                         -56.164    
  -------------------------------------------------------------------
                         slack                                 42.781    

Slack (MET) :             42.939ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.805ns  (logic 1.248ns (18.340%)  route 5.557ns (81.660%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.907    54.534    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.124    54.658 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6/O
                         net (fo=1, routed)           0.000    54.658    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6_n_0
    SLICE_X4Y95          MUXF7 (Prop_muxf7_I1_O)      0.245    54.903 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3/O
                         net (fo=1, routed)           0.000    54.903    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3_n_0
    SLICE_X4Y95          MUXF8 (Prop_muxf8_I0_O)      0.104    55.007 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.650    55.657    cpu/core_1/rom/de_ex_register_reg[reg_1_data][3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I1_O)        0.316    55.973 r  cpu/core_1/rom/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    55.973    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[3]
    SLICE_X8Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.524    98.504    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.480    98.984    
                         clock uncertainty           -0.149    98.835    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.077    98.912    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.912    
                         arrival time                         -55.973    
  -------------------------------------------------------------------
                         slack                                 42.939    

Slack (MET) :             43.055ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.720ns  (logic 0.772ns (11.489%)  route 5.948ns (88.511%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 98.584 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/core_1/rom/data_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.524    49.693 r  cpu/core_1/rom/data_reg[20]/Q
                         net (fo=66, routed)          5.283    54.976    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[4]
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.124    55.100 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_2/O
                         net (fo=1, routed)           0.665    55.765    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_2_n_0
    SLICE_X5Y97          LUT4 (Prop_lut4_I0_O)        0.124    55.889 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_1/O
                         net (fo=1, routed)           0.000    55.889    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][13]
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.604    98.584    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/C
                         clock pessimism              0.480    99.064    
                         clock uncertainty           -0.149    98.915    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.029    98.944    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]
  -------------------------------------------------------------------
                         required time                         98.944    
                         arrival time                         -55.889    
  -------------------------------------------------------------------
                         slack                                 43.055    

Slack (MET) :             43.120ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.657ns  (logic 0.707ns (10.620%)  route 5.950ns (89.380%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/core_1/rom/data_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.459    49.628 r  cpu/core_1/rom/data_reg[23]/Q
                         net (fo=67, routed)          5.356    54.983    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[6]
    SLICE_X3Y96          LUT5 (Prop_lut5_I2_O)        0.124    55.107 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][9]_i_2/O
                         net (fo=1, routed)           0.595    55.702    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][9]_i_2_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.124    55.826 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][9]_i_1/O
                         net (fo=1, routed)           0.000    55.826    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][9]
    SLICE_X0Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.606    98.586    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X0Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/C
                         clock pessimism              0.480    99.066    
                         clock uncertainty           -0.149    98.917    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.029    98.946    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]
  -------------------------------------------------------------------
                         required time                         98.946    
                         arrival time                         -55.826    
  -------------------------------------------------------------------
                         slack                                 43.120    

Slack (MET) :             43.120ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.704ns  (logic 0.707ns (10.546%)  route 5.997ns (89.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/core_1/rom/data_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.459    49.628 r  cpu/core_1/rom/data_reg[23]/Q
                         net (fo=67, routed)          5.168    54.796    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[6]
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.124    54.920 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][10]_i_2/O
                         net (fo=1, routed)           0.829    55.749    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][10]_i_2_n_0
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124    55.873 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][10]_i_1/O
                         net (fo=1, routed)           0.000    55.873    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][10]
    SLICE_X2Y94          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.605    98.585    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X2Y94          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]/C
                         clock pessimism              0.480    99.065    
                         clock uncertainty           -0.149    98.916    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.077    98.993    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]
  -------------------------------------------------------------------
                         required time                         98.993    
                         arrival time                         -55.873    
  -------------------------------------------------------------------
                         slack                                 43.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.299    cpu/led_device/D[11]
    SLICE_X4Y89          FDRE                                         r  cpu/led_device/data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.872    -0.801    cpu/led_device/clk_cpu
    SLICE_X4Y89          FDRE                                         r  cpu/led_device/data_reg_reg[11]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070    -0.477    cpu/led_device/data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.597    -0.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y104         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.122    -0.304    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.867    -0.805    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.070    -0.484    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y92          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.122    -0.299    cpu/axi_interconnect/axi_slave_1/D[11]
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.873    -0.800    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.066    -0.480    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.960%)  route 0.120ns (46.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y92          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.301    cpu/axi_interconnect/axi_slave_1/D[11]
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.873    -0.800    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.046    -0.500    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.106%)  route 0.160ns (45.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.597    -0.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/Q
                         net (fo=35, routed)          0.160    -0.266    cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register_reg[mem_data][11]
    SLICE_X6Y105         LUT3 (Prop_lut3_I2_O)        0.048    -0.218 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][24]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][24]
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.867    -0.805    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.131    -0.420    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/Q
                         net (fo=1, routed)           0.169    -0.252    cpu/led_device/D[12]
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.875    -0.798    cpu/led_device/clk_cpu
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[12]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.066    -0.457    cpu/led_device/data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.603    -0.561    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y90          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.114    -0.320    cpu/led_device/D[5]
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.875    -0.798    cpu/led_device/clk_cpu
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[5]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.019    -0.527    cpu/led_device/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.709%)  route 0.160ns (46.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.597    -0.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/Q
                         net (fo=35, routed)          0.160    -0.266    cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register_reg[mem_data][11]
    SLICE_X6Y105         LUT3 (Prop_lut3_I2_O)        0.045    -0.221 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][23]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][23]
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.867    -0.805    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.121    -0.430    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.846%)  route 0.131ns (48.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y92          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.290    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.873    -0.800    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.046    -0.500    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.603    -0.561    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y90          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.320    cpu/led_device/D[4]
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.875    -0.798    cpu/led_device/clk_cpu
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[4]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.016    -0.530    cpu/led_device/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X2Y91      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y91      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y91      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y91      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X0Y93      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y93      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y103    cpu/core_1/core_pipeline/de_ex_register_reg[immediate_used]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y103    cpu/core_1/core_pipeline/de_ex_register_reg[immediate_used]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y97      cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y106    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y97      cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y97      cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y98      cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y97      cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y97      cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y97      cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y97      cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y109     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[10][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y109     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[10][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[11][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[11][18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[11][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y110     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y112     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y110     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y110     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y108    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.260ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.527ns  (logic 1.248ns (16.579%)  route 6.279ns (83.421%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 98.584 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.301    54.928    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124    55.052 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][10]_i_6/O
                         net (fo=1, routed)           0.000    55.052    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][10]_i_6_n_0
    SLICE_X3Y94          MUXF7 (Prop_muxf7_I1_O)      0.245    55.297 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][10]_i_3/O
                         net (fo=1, routed)           0.000    55.297    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][10]_i_3_n_0
    SLICE_X3Y94          MUXF8 (Prop_muxf8_I0_O)      0.104    55.401 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][10]_i_2/O
                         net (fo=1, routed)           0.978    56.379    cpu/core_1/rom/de_ex_register_reg[reg_1_data][10]
    SLICE_X5Y97          LUT2 (Prop_lut2_I1_O)        0.316    56.695 r  cpu/core_1/rom/de_ex_register[reg_1_data][10]_i_1/O
                         net (fo=1, routed)           0.000    56.695    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[10]
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.604    98.584    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/C
                         clock pessimism              0.480    99.064    
                         clock uncertainty           -0.140    98.925    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.031    98.956    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]
  -------------------------------------------------------------------
                         required time                         98.956    
                         arrival time                         -56.695    
  -------------------------------------------------------------------
                         slack                                 42.260    

Slack (MET) :             42.293ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.414ns  (logic 1.241ns (16.738%)  route 6.173ns (83.262%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.153    54.780    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.124    54.904 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_5/O
                         net (fo=1, routed)           0.000    54.904    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_5_n_0
    SLICE_X6Y93          MUXF7 (Prop_muxf7_I0_O)      0.241    55.145 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3/O
                         net (fo=1, routed)           0.000    55.145    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3_n_0
    SLICE_X6Y93          MUXF8 (Prop_muxf8_I0_O)      0.098    55.243 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           1.020    56.263    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.319    56.582 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    56.582    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.524    98.504    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.480    98.984    
                         clock uncertainty           -0.140    98.845    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031    98.876    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         98.876    
                         arrival time                         -56.582    
  -------------------------------------------------------------------
                         slack                                 42.293    

Slack (MET) :             42.460ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.291ns  (logic 1.231ns (16.883%)  route 6.060ns (83.117%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.055    54.682    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124    54.806 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_7/O
                         net (fo=1, routed)           0.000    54.806    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_7_n_0
    SLICE_X5Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    55.018 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4/O
                         net (fo=1, routed)           0.000    55.018    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4_n_0
    SLICE_X5Y94          MUXF8 (Prop_muxf8_I1_O)      0.094    55.112 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_2/O
                         net (fo=1, routed)           1.005    56.117    cpu/core_1/rom/de_ex_register_reg[reg_1_data][2]
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.342    56.459 r  cpu/core_1/rom/de_ex_register[reg_1_data][2]_i_1/O
                         net (fo=1, routed)           0.000    56.459    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[2]
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.524    98.504    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
                         clock pessimism              0.480    98.984    
                         clock uncertainty           -0.140    98.845    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.075    98.920    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -56.459    
  -------------------------------------------------------------------
                         slack                                 42.460    

Slack (MET) :             42.591ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.257ns  (logic 1.248ns (17.197%)  route 6.009ns (82.803%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 98.567 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.892    54.519    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    54.643 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][13]_i_6/O
                         net (fo=1, routed)           0.000    54.643    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][13]_i_6_n_0
    SLICE_X4Y97          MUXF7 (Prop_muxf7_I1_O)      0.245    54.888 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][13]_i_3/O
                         net (fo=1, routed)           0.000    54.888    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][13]_i_3_n_0
    SLICE_X4Y97          MUXF8 (Prop_muxf8_I0_O)      0.104    54.992 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][13]_i_2/O
                         net (fo=1, routed)           1.117    56.109    cpu/core_1/rom/de_ex_register_reg[reg_1_data][13]
    SLICE_X7Y100         LUT2 (Prop_lut2_I1_O)        0.316    56.425 r  cpu/core_1/rom/de_ex_register[reg_1_data][13]_i_1/O
                         net (fo=1, routed)           0.000    56.425    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[13]
    SLICE_X7Y100         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.588    98.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y100         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]/C
                         clock pessimism              0.560    99.127    
                         clock uncertainty           -0.140    98.987    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.029    99.016    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]
  -------------------------------------------------------------------
                         required time                         99.016    
                         arrival time                         -56.425    
  -------------------------------------------------------------------
                         slack                                 42.591    

Slack (MET) :             42.684ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.077ns  (logic 1.205ns (17.026%)  route 5.872ns (82.974%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 98.508 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.891    54.518    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X9Y94          LUT6 (Prop_lut6_I2_O)        0.124    54.642 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7/O
                         net (fo=1, routed)           0.000    54.642    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7_n_0
    SLICE_X9Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    54.854 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4/O
                         net (fo=1, routed)           0.000    54.854    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4_n_0
    SLICE_X9Y94          MUXF8 (Prop_muxf8_I1_O)      0.094    54.948 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_2/O
                         net (fo=1, routed)           0.981    55.929    cpu/core_1/rom/de_ex_register_reg[reg_1_data][7]
    SLICE_X10Y97         LUT2 (Prop_lut2_I1_O)        0.316    56.245 r  cpu/core_1/rom/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    56.245    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[7]
    SLICE_X10Y97         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.528    98.508    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X10Y97         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.480    98.988    
                         clock uncertainty           -0.140    98.849    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.081    98.930    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         98.930    
                         arrival time                         -56.245    
  -------------------------------------------------------------------
                         slack                                 42.684    

Slack (MET) :             42.790ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.995ns  (logic 0.772ns (11.036%)  route 6.223ns (88.964%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/core_1/rom/data_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.524    49.693 r  cpu/core_1/rom/data_reg[20]/Q
                         net (fo=66, routed)          5.416    55.108    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[4]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124    55.232 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_2/O
                         net (fo=1, routed)           0.808    56.040    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_2_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.124    56.164 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_1/O
                         net (fo=1, routed)           0.000    56.164    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][3]
    SLICE_X0Y95          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.605    98.585    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X0Y95          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/C
                         clock pessimism              0.480    99.065    
                         clock uncertainty           -0.140    98.926    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.029    98.955    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]
  -------------------------------------------------------------------
                         required time                         98.955    
                         arrival time                         -56.164    
  -------------------------------------------------------------------
                         slack                                 42.790    

Slack (MET) :             42.949ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.805ns  (logic 1.248ns (18.340%)  route 5.557ns (81.660%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.907    54.534    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.124    54.658 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6/O
                         net (fo=1, routed)           0.000    54.658    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6_n_0
    SLICE_X4Y95          MUXF7 (Prop_muxf7_I1_O)      0.245    54.903 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3/O
                         net (fo=1, routed)           0.000    54.903    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3_n_0
    SLICE_X4Y95          MUXF8 (Prop_muxf8_I0_O)      0.104    55.007 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.650    55.657    cpu/core_1/rom/de_ex_register_reg[reg_1_data][3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I1_O)        0.316    55.973 r  cpu/core_1/rom/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    55.973    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[3]
    SLICE_X8Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.524    98.504    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.480    98.984    
                         clock uncertainty           -0.140    98.845    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.077    98.922    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.922    
                         arrival time                         -55.973    
  -------------------------------------------------------------------
                         slack                                 42.949    

Slack (MET) :             43.065ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.720ns  (logic 0.772ns (11.489%)  route 5.948ns (88.511%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 98.584 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/core_1/rom/data_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.524    49.693 r  cpu/core_1/rom/data_reg[20]/Q
                         net (fo=66, routed)          5.283    54.976    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[4]
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.124    55.100 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_2/O
                         net (fo=1, routed)           0.665    55.765    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_2_n_0
    SLICE_X5Y97          LUT4 (Prop_lut4_I0_O)        0.124    55.889 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_1/O
                         net (fo=1, routed)           0.000    55.889    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][13]
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.604    98.584    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/C
                         clock pessimism              0.480    99.064    
                         clock uncertainty           -0.140    98.925    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.029    98.954    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]
  -------------------------------------------------------------------
                         required time                         98.954    
                         arrival time                         -55.889    
  -------------------------------------------------------------------
                         slack                                 43.065    

Slack (MET) :             43.129ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.657ns  (logic 0.707ns (10.620%)  route 5.950ns (89.380%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/core_1/rom/data_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.459    49.628 r  cpu/core_1/rom/data_reg[23]/Q
                         net (fo=67, routed)          5.356    54.983    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[6]
    SLICE_X3Y96          LUT5 (Prop_lut5_I2_O)        0.124    55.107 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][9]_i_2/O
                         net (fo=1, routed)           0.595    55.702    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][9]_i_2_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.124    55.826 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][9]_i_1/O
                         net (fo=1, routed)           0.000    55.826    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][9]
    SLICE_X0Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.606    98.586    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X0Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/C
                         clock pessimism              0.480    99.066    
                         clock uncertainty           -0.140    98.927    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.029    98.956    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]
  -------------------------------------------------------------------
                         required time                         98.956    
                         arrival time                         -55.826    
  -------------------------------------------------------------------
                         slack                                 43.129    

Slack (MET) :             43.129ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.704ns  (logic 0.707ns (10.546%)  route 5.997ns (89.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/core_1/rom/data_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.459    49.628 r  cpu/core_1/rom/data_reg[23]/Q
                         net (fo=67, routed)          5.168    54.796    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[6]
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.124    54.920 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][10]_i_2/O
                         net (fo=1, routed)           0.829    55.749    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][10]_i_2_n_0
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124    55.873 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][10]_i_1/O
                         net (fo=1, routed)           0.000    55.873    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][10]
    SLICE_X2Y94          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.605    98.585    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X2Y94          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]/C
                         clock pessimism              0.480    99.065    
                         clock uncertainty           -0.140    98.926    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.077    99.003    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]
  -------------------------------------------------------------------
                         required time                         99.003    
                         arrival time                         -55.873    
  -------------------------------------------------------------------
                         slack                                 43.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.299    cpu/led_device/D[11]
    SLICE_X4Y89          FDRE                                         r  cpu/led_device/data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.872    -0.801    cpu/led_device/clk_cpu
    SLICE_X4Y89          FDRE                                         r  cpu/led_device/data_reg_reg[11]/C
                         clock pessimism              0.254    -0.547    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070    -0.477    cpu/led_device/data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.597    -0.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y104         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.122    -0.304    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.867    -0.805    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.251    -0.554    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.070    -0.484    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y92          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.122    -0.299    cpu/axi_interconnect/axi_slave_1/D[11]
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.873    -0.800    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.066    -0.480    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.960%)  route 0.120ns (46.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y92          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.301    cpu/axi_interconnect/axi_slave_1/D[11]
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.873    -0.800    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.046    -0.500    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.106%)  route 0.160ns (45.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.597    -0.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/Q
                         net (fo=35, routed)          0.160    -0.266    cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register_reg[mem_data][11]
    SLICE_X6Y105         LUT3 (Prop_lut3_I2_O)        0.048    -0.218 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][24]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][24]
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.867    -0.805    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.131    -0.420    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/Q
                         net (fo=1, routed)           0.169    -0.252    cpu/led_device/D[12]
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.875    -0.798    cpu/led_device/clk_cpu
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[12]/C
                         clock pessimism              0.275    -0.523    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.066    -0.457    cpu/led_device/data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.603    -0.561    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y90          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.114    -0.320    cpu/led_device/D[5]
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.875    -0.798    cpu/led_device/clk_cpu
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[5]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.019    -0.527    cpu/led_device/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.709%)  route 0.160ns (46.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.597    -0.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/Q
                         net (fo=35, routed)          0.160    -0.266    cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register_reg[mem_data][11]
    SLICE_X6Y105         LUT3 (Prop_lut3_I2_O)        0.045    -0.221 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][23]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][23]
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.867    -0.805    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.121    -0.430    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.846%)  route 0.131ns (48.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y92          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.290    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.873    -0.800    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.046    -0.500    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.603    -0.561    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y90          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.320    cpu/led_device/D[4]
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.875    -0.798    cpu/led_device/clk_cpu
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[4]/C
                         clock pessimism              0.252    -0.546    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.016    -0.530    cpu/led_device/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X2Y91      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y91      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y91      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y91      cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X0Y93      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y93      cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X10Y103    cpu/core_1/core_pipeline/de_ex_register_reg[immediate_used]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X10Y103    cpu/core_1/core_pipeline/de_ex_register_reg[immediate_used]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y97      cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y106    cpu/core_1/core_pipeline/ex_mem_register_reg[reg_wr_en]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y97      cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y97      cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y98      cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y97      cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y97      cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y97      cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y97      cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y109     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[10][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y109     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[10][31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[11][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[11][18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y107    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[11][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y110     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y112     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y110     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y110     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[14][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X14Y108    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       42.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.250ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.527ns  (logic 1.248ns (16.579%)  route 6.279ns (83.421%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 98.584 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.301    54.928    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124    55.052 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][10]_i_6/O
                         net (fo=1, routed)           0.000    55.052    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][10]_i_6_n_0
    SLICE_X3Y94          MUXF7 (Prop_muxf7_I1_O)      0.245    55.297 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][10]_i_3/O
                         net (fo=1, routed)           0.000    55.297    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][10]_i_3_n_0
    SLICE_X3Y94          MUXF8 (Prop_muxf8_I0_O)      0.104    55.401 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][10]_i_2/O
                         net (fo=1, routed)           0.978    56.379    cpu/core_1/rom/de_ex_register_reg[reg_1_data][10]
    SLICE_X5Y97          LUT2 (Prop_lut2_I1_O)        0.316    56.695 r  cpu/core_1/rom/de_ex_register[reg_1_data][10]_i_1/O
                         net (fo=1, routed)           0.000    56.695    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[10]
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.604    98.584    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/C
                         clock pessimism              0.480    99.064    
                         clock uncertainty           -0.149    98.915    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.031    98.946    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]
  -------------------------------------------------------------------
                         required time                         98.946    
                         arrival time                         -56.695    
  -------------------------------------------------------------------
                         slack                                 42.250    

Slack (MET) :             42.284ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.414ns  (logic 1.241ns (16.738%)  route 6.173ns (83.262%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.153    54.780    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.124    54.904 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_5/O
                         net (fo=1, routed)           0.000    54.904    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_5_n_0
    SLICE_X6Y93          MUXF7 (Prop_muxf7_I0_O)      0.241    55.145 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3/O
                         net (fo=1, routed)           0.000    55.145    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3_n_0
    SLICE_X6Y93          MUXF8 (Prop_muxf8_I0_O)      0.098    55.243 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           1.020    56.263    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.319    56.582 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    56.582    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.524    98.504    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.480    98.984    
                         clock uncertainty           -0.149    98.835    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031    98.866    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         98.866    
                         arrival time                         -56.582    
  -------------------------------------------------------------------
                         slack                                 42.284    

Slack (MET) :             42.451ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.291ns  (logic 1.231ns (16.883%)  route 6.060ns (83.117%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.055    54.682    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124    54.806 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_7/O
                         net (fo=1, routed)           0.000    54.806    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_7_n_0
    SLICE_X5Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    55.018 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4/O
                         net (fo=1, routed)           0.000    55.018    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4_n_0
    SLICE_X5Y94          MUXF8 (Prop_muxf8_I1_O)      0.094    55.112 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_2/O
                         net (fo=1, routed)           1.005    56.117    cpu/core_1/rom/de_ex_register_reg[reg_1_data][2]
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.342    56.459 r  cpu/core_1/rom/de_ex_register[reg_1_data][2]_i_1/O
                         net (fo=1, routed)           0.000    56.459    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[2]
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.524    98.504    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
                         clock pessimism              0.480    98.984    
                         clock uncertainty           -0.149    98.835    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.075    98.910    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -56.459    
  -------------------------------------------------------------------
                         slack                                 42.451    

Slack (MET) :             42.582ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.257ns  (logic 1.248ns (17.197%)  route 6.009ns (82.803%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 98.567 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.892    54.519    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    54.643 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][13]_i_6/O
                         net (fo=1, routed)           0.000    54.643    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][13]_i_6_n_0
    SLICE_X4Y97          MUXF7 (Prop_muxf7_I1_O)      0.245    54.888 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][13]_i_3/O
                         net (fo=1, routed)           0.000    54.888    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][13]_i_3_n_0
    SLICE_X4Y97          MUXF8 (Prop_muxf8_I0_O)      0.104    54.992 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][13]_i_2/O
                         net (fo=1, routed)           1.117    56.109    cpu/core_1/rom/de_ex_register_reg[reg_1_data][13]
    SLICE_X7Y100         LUT2 (Prop_lut2_I1_O)        0.316    56.425 r  cpu/core_1/rom/de_ex_register[reg_1_data][13]_i_1/O
                         net (fo=1, routed)           0.000    56.425    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[13]
    SLICE_X7Y100         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.588    98.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y100         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]/C
                         clock pessimism              0.560    99.127    
                         clock uncertainty           -0.149    98.977    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.029    99.006    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]
  -------------------------------------------------------------------
                         required time                         99.006    
                         arrival time                         -56.425    
  -------------------------------------------------------------------
                         slack                                 42.582    

Slack (MET) :             42.674ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        7.077ns  (logic 1.205ns (17.026%)  route 5.872ns (82.974%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 98.508 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.891    54.518    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X9Y94          LUT6 (Prop_lut6_I2_O)        0.124    54.642 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7/O
                         net (fo=1, routed)           0.000    54.642    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7_n_0
    SLICE_X9Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    54.854 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4/O
                         net (fo=1, routed)           0.000    54.854    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4_n_0
    SLICE_X9Y94          MUXF8 (Prop_muxf8_I1_O)      0.094    54.948 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_2/O
                         net (fo=1, routed)           0.981    55.929    cpu/core_1/rom/de_ex_register_reg[reg_1_data][7]
    SLICE_X10Y97         LUT2 (Prop_lut2_I1_O)        0.316    56.245 r  cpu/core_1/rom/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    56.245    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[7]
    SLICE_X10Y97         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.528    98.508    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X10Y97         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.480    98.988    
                         clock uncertainty           -0.149    98.839    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.081    98.920    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -56.245    
  -------------------------------------------------------------------
                         slack                                 42.674    

Slack (MET) :             42.781ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.995ns  (logic 0.772ns (11.036%)  route 6.223ns (88.964%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/core_1/rom/data_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.524    49.693 r  cpu/core_1/rom/data_reg[20]/Q
                         net (fo=66, routed)          5.416    55.108    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[4]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124    55.232 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_2/O
                         net (fo=1, routed)           0.808    56.040    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_2_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.124    56.164 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_1/O
                         net (fo=1, routed)           0.000    56.164    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][3]
    SLICE_X0Y95          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.605    98.585    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X0Y95          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/C
                         clock pessimism              0.480    99.065    
                         clock uncertainty           -0.149    98.916    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.029    98.945    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]
  -------------------------------------------------------------------
                         required time                         98.945    
                         arrival time                         -56.164    
  -------------------------------------------------------------------
                         slack                                 42.781    

Slack (MET) :             42.939ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.805ns  (logic 1.248ns (18.340%)  route 5.557ns (81.660%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.907    54.534    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.124    54.658 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6/O
                         net (fo=1, routed)           0.000    54.658    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6_n_0
    SLICE_X4Y95          MUXF7 (Prop_muxf7_I1_O)      0.245    54.903 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3/O
                         net (fo=1, routed)           0.000    54.903    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3_n_0
    SLICE_X4Y95          MUXF8 (Prop_muxf8_I0_O)      0.104    55.007 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.650    55.657    cpu/core_1/rom/de_ex_register_reg[reg_1_data][3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I1_O)        0.316    55.973 r  cpu/core_1/rom/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    55.973    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[3]
    SLICE_X8Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.524    98.504    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.480    98.984    
                         clock uncertainty           -0.149    98.835    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.077    98.912    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.912    
                         arrival time                         -55.973    
  -------------------------------------------------------------------
                         slack                                 42.939    

Slack (MET) :             43.055ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.720ns  (logic 0.772ns (11.489%)  route 5.948ns (88.511%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 98.584 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/core_1/rom/data_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.524    49.693 r  cpu/core_1/rom/data_reg[20]/Q
                         net (fo=66, routed)          5.283    54.976    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[4]
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.124    55.100 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_2/O
                         net (fo=1, routed)           0.665    55.765    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_2_n_0
    SLICE_X5Y97          LUT4 (Prop_lut4_I0_O)        0.124    55.889 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_1/O
                         net (fo=1, routed)           0.000    55.889    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][13]
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.604    98.584    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/C
                         clock pessimism              0.480    99.064    
                         clock uncertainty           -0.149    98.915    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.029    98.944    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]
  -------------------------------------------------------------------
                         required time                         98.944    
                         arrival time                         -55.889    
  -------------------------------------------------------------------
                         slack                                 43.055    

Slack (MET) :             43.120ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.657ns  (logic 0.707ns (10.620%)  route 5.950ns (89.380%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/core_1/rom/data_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.459    49.628 r  cpu/core_1/rom/data_reg[23]/Q
                         net (fo=67, routed)          5.356    54.983    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[6]
    SLICE_X3Y96          LUT5 (Prop_lut5_I2_O)        0.124    55.107 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][9]_i_2/O
                         net (fo=1, routed)           0.595    55.702    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][9]_i_2_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.124    55.826 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][9]_i_1/O
                         net (fo=1, routed)           0.000    55.826    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][9]
    SLICE_X0Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.606    98.586    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X0Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/C
                         clock pessimism              0.480    99.066    
                         clock uncertainty           -0.149    98.917    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.029    98.946    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]
  -------------------------------------------------------------------
                         required time                         98.946    
                         arrival time                         -55.826    
  -------------------------------------------------------------------
                         slack                                 43.120    

Slack (MET) :             43.120ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        6.704ns  (logic 0.707ns (10.546%)  route 5.997ns (89.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/core_1/rom/data_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.459    49.628 r  cpu/core_1/rom/data_reg[23]/Q
                         net (fo=67, routed)          5.168    54.796    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[6]
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.124    54.920 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][10]_i_2/O
                         net (fo=1, routed)           0.829    55.749    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][10]_i_2_n_0
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124    55.873 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][10]_i_1/O
                         net (fo=1, routed)           0.000    55.873    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][10]
    SLICE_X2Y94          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.605    98.585    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X2Y94          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]/C
                         clock pessimism              0.480    99.065    
                         clock uncertainty           -0.149    98.916    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.077    98.993    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]
  -------------------------------------------------------------------
                         required time                         98.993    
                         arrival time                         -55.873    
  -------------------------------------------------------------------
                         slack                                 43.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.299    cpu/led_device/D[11]
    SLICE_X4Y89          FDRE                                         r  cpu/led_device/data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.872    -0.801    cpu/led_device/clk_cpu
    SLICE_X4Y89          FDRE                                         r  cpu/led_device/data_reg_reg[11]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.149    -0.398    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070    -0.328    cpu/led_device/data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.597    -0.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y104         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.122    -0.304    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.867    -0.805    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.149    -0.405    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.070    -0.335    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y92          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.122    -0.299    cpu/axi_interconnect/axi_slave_1/D[11]
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.873    -0.800    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/C
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.149    -0.397    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.066    -0.331    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.960%)  route 0.120ns (46.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y92          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.301    cpu/axi_interconnect/axi_slave_1/D[11]
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.873    -0.800    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/C
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.149    -0.397    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.046    -0.351    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.106%)  route 0.160ns (45.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.597    -0.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/Q
                         net (fo=35, routed)          0.160    -0.266    cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register_reg[mem_data][11]
    SLICE_X6Y105         LUT3 (Prop_lut3_I2_O)        0.048    -0.218 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][24]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][24]
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.867    -0.805    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.131    -0.271    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/Q
                         net (fo=1, routed)           0.169    -0.252    cpu/led_device/D[12]
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.875    -0.798    cpu/led_device/clk_cpu
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[12]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.149    -0.374    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.066    -0.308    cpu/led_device/data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.603    -0.561    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y90          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.114    -0.320    cpu/led_device/D[5]
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.875    -0.798    cpu/led_device/clk_cpu
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[5]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.149    -0.397    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.019    -0.378    cpu/led_device/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.709%)  route 0.160ns (46.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.597    -0.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/Q
                         net (fo=35, routed)          0.160    -0.266    cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register_reg[mem_data][11]
    SLICE_X6Y105         LUT3 (Prop_lut3_I2_O)        0.045    -0.221 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][23]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][23]
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.867    -0.805    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.121    -0.281    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.846%)  route 0.131ns (48.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y92          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.290    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.873    -0.800    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.149    -0.397    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.046    -0.351    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.603    -0.561    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y90          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.320    cpu/led_device/D[4]
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.875    -0.798    cpu/led_device/clk_cpu
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[4]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.149    -0.397    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.016    -0.381    cpu/led_device/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       42.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.250ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.527ns  (logic 1.248ns (16.579%)  route 6.279ns (83.421%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 98.584 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.301    54.928    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X3Y94          LUT6 (Prop_lut6_I2_O)        0.124    55.052 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][10]_i_6/O
                         net (fo=1, routed)           0.000    55.052    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][10]_i_6_n_0
    SLICE_X3Y94          MUXF7 (Prop_muxf7_I1_O)      0.245    55.297 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][10]_i_3/O
                         net (fo=1, routed)           0.000    55.297    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][10]_i_3_n_0
    SLICE_X3Y94          MUXF8 (Prop_muxf8_I0_O)      0.104    55.401 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][10]_i_2/O
                         net (fo=1, routed)           0.978    56.379    cpu/core_1/rom/de_ex_register_reg[reg_1_data][10]
    SLICE_X5Y97          LUT2 (Prop_lut2_I1_O)        0.316    56.695 r  cpu/core_1/rom/de_ex_register[reg_1_data][10]_i_1/O
                         net (fo=1, routed)           0.000    56.695    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[10]
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.604    98.584    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]/C
                         clock pessimism              0.480    99.064    
                         clock uncertainty           -0.149    98.915    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.031    98.946    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][10]
  -------------------------------------------------------------------
                         required time                         98.946    
                         arrival time                         -56.695    
  -------------------------------------------------------------------
                         slack                                 42.250    

Slack (MET) :             42.284ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.414ns  (logic 1.241ns (16.738%)  route 6.173ns (83.262%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.153    54.780    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.124    54.904 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_5/O
                         net (fo=1, routed)           0.000    54.904    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_5_n_0
    SLICE_X6Y93          MUXF7 (Prop_muxf7_I0_O)      0.241    55.145 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3/O
                         net (fo=1, routed)           0.000    55.145    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3_n_0
    SLICE_X6Y93          MUXF8 (Prop_muxf8_I0_O)      0.098    55.243 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           1.020    56.263    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.319    56.582 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    56.582    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.524    98.504    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.480    98.984    
                         clock uncertainty           -0.149    98.835    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.031    98.866    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         98.866    
                         arrival time                         -56.582    
  -------------------------------------------------------------------
                         slack                                 42.284    

Slack (MET) :             42.451ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.291ns  (logic 1.231ns (16.883%)  route 6.060ns (83.117%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         5.055    54.682    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.124    54.806 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_7/O
                         net (fo=1, routed)           0.000    54.806    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][2]_i_7_n_0
    SLICE_X5Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    55.018 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4/O
                         net (fo=1, routed)           0.000    55.018    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_4_n_0
    SLICE_X5Y94          MUXF8 (Prop_muxf8_I1_O)      0.094    55.112 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][2]_i_2/O
                         net (fo=1, routed)           1.005    56.117    cpu/core_1/rom/de_ex_register_reg[reg_1_data][2]
    SLICE_X9Y96          LUT2 (Prop_lut2_I1_O)        0.342    56.459 r  cpu/core_1/rom/de_ex_register[reg_1_data][2]_i_1/O
                         net (fo=1, routed)           0.000    56.459    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[2]
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.524    98.504    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]/C
                         clock pessimism              0.480    98.984    
                         clock uncertainty           -0.149    98.835    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)        0.075    98.910    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][2]
  -------------------------------------------------------------------
                         required time                         98.910    
                         arrival time                         -56.459    
  -------------------------------------------------------------------
                         slack                                 42.451    

Slack (MET) :             42.582ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.257ns  (logic 1.248ns (17.197%)  route 6.009ns (82.803%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 98.567 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.892    54.519    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    54.643 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][13]_i_6/O
                         net (fo=1, routed)           0.000    54.643    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][13]_i_6_n_0
    SLICE_X4Y97          MUXF7 (Prop_muxf7_I1_O)      0.245    54.888 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][13]_i_3/O
                         net (fo=1, routed)           0.000    54.888    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][13]_i_3_n_0
    SLICE_X4Y97          MUXF8 (Prop_muxf8_I0_O)      0.104    54.992 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][13]_i_2/O
                         net (fo=1, routed)           1.117    56.109    cpu/core_1/rom/de_ex_register_reg[reg_1_data][13]
    SLICE_X7Y100         LUT2 (Prop_lut2_I1_O)        0.316    56.425 r  cpu/core_1/rom/de_ex_register[reg_1_data][13]_i_1/O
                         net (fo=1, routed)           0.000    56.425    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[13]
    SLICE_X7Y100         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.588    98.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y100         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]/C
                         clock pessimism              0.560    99.127    
                         clock uncertainty           -0.149    98.977    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.029    99.006    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][13]
  -------------------------------------------------------------------
                         required time                         99.006    
                         arrival time                         -56.425    
  -------------------------------------------------------------------
                         slack                                 42.582    

Slack (MET) :             42.674ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        7.077ns  (logic 1.205ns (17.026%)  route 5.872ns (82.974%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 98.508 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.891    54.518    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X9Y94          LUT6 (Prop_lut6_I2_O)        0.124    54.642 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7/O
                         net (fo=1, routed)           0.000    54.642    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][7]_i_7_n_0
    SLICE_X9Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    54.854 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4/O
                         net (fo=1, routed)           0.000    54.854    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_4_n_0
    SLICE_X9Y94          MUXF8 (Prop_muxf8_I1_O)      0.094    54.948 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][7]_i_2/O
                         net (fo=1, routed)           0.981    55.929    cpu/core_1/rom/de_ex_register_reg[reg_1_data][7]
    SLICE_X10Y97         LUT2 (Prop_lut2_I1_O)        0.316    56.245 r  cpu/core_1/rom/de_ex_register[reg_1_data][7]_i_1/O
                         net (fo=1, routed)           0.000    56.245    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[7]
    SLICE_X10Y97         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.528    98.508    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X10Y97         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]/C
                         clock pessimism              0.480    98.988    
                         clock uncertainty           -0.149    98.839    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.081    98.920    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][7]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -56.245    
  -------------------------------------------------------------------
                         slack                                 42.674    

Slack (MET) :             42.781ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.995ns  (logic 0.772ns (11.036%)  route 6.223ns (88.964%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/core_1/rom/data_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.524    49.693 r  cpu/core_1/rom/data_reg[20]/Q
                         net (fo=66, routed)          5.416    55.108    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[4]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124    55.232 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_2/O
                         net (fo=1, routed)           0.808    56.040    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_2_n_0
    SLICE_X0Y95          LUT4 (Prop_lut4_I0_O)        0.124    56.164 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][3]_i_1/O
                         net (fo=1, routed)           0.000    56.164    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][3]
    SLICE_X0Y95          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.605    98.585    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X0Y95          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]/C
                         clock pessimism              0.480    99.065    
                         clock uncertainty           -0.149    98.916    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)        0.029    98.945    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][3]
  -------------------------------------------------------------------
                         required time                         98.945    
                         arrival time                         -56.164    
  -------------------------------------------------------------------
                         slack                                 42.781    

Slack (MET) :             42.939ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.805ns  (logic 1.248ns (18.340%)  route 5.557ns (81.660%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 98.504 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.708    49.168    cpu/core_1/rom/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.459    49.627 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         4.907    54.534    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.124    54.658 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6/O
                         net (fo=1, routed)           0.000    54.658    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][3]_i_6_n_0
    SLICE_X4Y95          MUXF7 (Prop_muxf7_I1_O)      0.245    54.903 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3/O
                         net (fo=1, routed)           0.000    54.903    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_3_n_0
    SLICE_X4Y95          MUXF8 (Prop_muxf8_I0_O)      0.104    55.007 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][3]_i_2/O
                         net (fo=1, routed)           0.650    55.657    cpu/core_1/rom/de_ex_register_reg[reg_1_data][3]
    SLICE_X8Y96          LUT2 (Prop_lut2_I1_O)        0.316    55.973 r  cpu/core_1/rom/de_ex_register[reg_1_data][3]_i_1/O
                         net (fo=1, routed)           0.000    55.973    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[3]
    SLICE_X8Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.524    98.504    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X8Y96          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]/C
                         clock pessimism              0.480    98.984    
                         clock uncertainty           -0.149    98.835    
    SLICE_X8Y96          FDRE (Setup_fdre_C_D)        0.077    98.912    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][3]
  -------------------------------------------------------------------
                         required time                         98.912    
                         arrival time                         -55.973    
  -------------------------------------------------------------------
                         slack                                 42.939    

Slack (MET) :             43.055ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[20]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.720ns  (logic 0.772ns (11.489%)  route 5.948ns (88.511%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 98.584 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X2Y106         FDRE                                         r  cpu/core_1/rom/data_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.524    49.693 r  cpu/core_1/rom/data_reg[20]/Q
                         net (fo=66, routed)          5.283    54.976    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[4]
    SLICE_X5Y97          LUT5 (Prop_lut5_I4_O)        0.124    55.100 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_2/O
                         net (fo=1, routed)           0.665    55.765    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_2_n_0
    SLICE_X5Y97          LUT4 (Prop_lut4_I0_O)        0.124    55.889 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][13]_i_1/O
                         net (fo=1, routed)           0.000    55.889    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][13]
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.604    98.584    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]/C
                         clock pessimism              0.480    99.064    
                         clock uncertainty           -0.149    98.915    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.029    98.944    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][13]
  -------------------------------------------------------------------
                         required time                         98.944    
                         arrival time                         -55.889    
  -------------------------------------------------------------------
                         slack                                 43.055    

Slack (MET) :             43.120ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.657ns  (logic 0.707ns (10.620%)  route 5.950ns (89.380%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 98.586 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/core_1/rom/data_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.459    49.628 r  cpu/core_1/rom/data_reg[23]/Q
                         net (fo=67, routed)          5.356    54.983    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[6]
    SLICE_X3Y96          LUT5 (Prop_lut5_I2_O)        0.124    55.107 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][9]_i_2/O
                         net (fo=1, routed)           0.595    55.702    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][9]_i_2_n_0
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.124    55.826 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][9]_i_1/O
                         net (fo=1, routed)           0.000    55.826    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][9]
    SLICE_X0Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.606    98.586    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X0Y97          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]/C
                         clock pessimism              0.480    99.066    
                         clock uncertainty           -0.149    98.917    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.029    98.946    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][9]
  -------------------------------------------------------------------
                         required time                         98.946    
                         arrival time                         -55.826    
  -------------------------------------------------------------------
                         slack                                 43.120    

Slack (MET) :             43.120ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[23]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        6.704ns  (logic 0.707ns (10.546%)  route 5.997ns (89.454%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 49.169 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.709    49.169    cpu/core_1/rom/clk_cpu
    SLICE_X1Y106         FDRE                                         r  cpu/core_1/rom/data_reg[23]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.459    49.628 r  cpu/core_1/rom/data_reg[23]/Q
                         net (fo=67, routed)          5.168    54.796    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[6]
    SLICE_X4Y94          LUT5 (Prop_lut5_I2_O)        0.124    54.920 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][10]_i_2/O
                         net (fo=1, routed)           0.829    55.749    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][10]_i_2_n_0
    SLICE_X2Y94          LUT4 (Prop_lut4_I0_O)        0.124    55.873 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_2_data][10]_i_1/O
                         net (fo=1, routed)           0.000    55.873    cpu/core_1/core_pipeline/de_ex_register_next[reg_2_data][10]
    SLICE_X2Y94          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         1.605    98.585    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X2Y94          FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]/C
                         clock pessimism              0.480    99.065    
                         clock uncertainty           -0.149    98.916    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.077    98.993    cpu/core_1/core_pipeline/de_ex_register_reg[reg_2_data][10]
  -------------------------------------------------------------------
                         required time                         98.993    
                         arrival time                         -55.873    
  -------------------------------------------------------------------
                         slack                                 43.120    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/Q
                         net (fo=1, routed)           0.122    -0.299    cpu/led_device/D[11]
    SLICE_X4Y89          FDRE                                         r  cpu/led_device/data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.872    -0.801    cpu/led_device/clk_cpu
    SLICE_X4Y89          FDRE                                         r  cpu/led_device/data_reg_reg[11]/C
                         clock pessimism              0.254    -0.547    
                         clock uncertainty            0.149    -0.398    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.070    -0.328    cpu/led_device/data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.597    -0.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y104         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]/Q
                         net (fo=1, routed)           0.122    -0.304    cpu/core_1/core_pipeline/de_ex_register_reg[execute_read]__0
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.867    -0.805    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                         clock pessimism              0.251    -0.554    
                         clock uncertainty            0.149    -0.405    
    SLICE_X4Y104         FDRE (Hold_fdre_C_D)         0.070    -0.335    cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y92          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.122    -0.299    cpu/axi_interconnect/axi_slave_1/D[11]
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.873    -0.800    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]/C
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.149    -0.397    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.066    -0.331    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.960%)  route 0.120ns (46.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y92          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.301    cpu/axi_interconnect/axi_slave_1/D[11]
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.873    -0.800    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]/C
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.149    -0.397    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.046    -0.351    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.106%)  route 0.160ns (45.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.597    -0.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/Q
                         net (fo=35, routed)          0.160    -0.266    cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register_reg[mem_data][11]
    SLICE_X6Y105         LUT3 (Prop_lut3_I2_O)        0.048    -0.218 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][24]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][24]
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.867    -0.805    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.131    -0.271    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][24]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[12]/Q
                         net (fo=1, routed)           0.169    -0.252    cpu/led_device/D[12]
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.875    -0.798    cpu/led_device/clk_cpu
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[12]/C
                         clock pessimism              0.275    -0.523    
                         clock uncertainty            0.149    -0.374    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.066    -0.308    cpu/led_device/data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.603    -0.561    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y90          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.114    -0.320    cpu/led_device/D[5]
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.875    -0.798    cpu/led_device/clk_cpu
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[5]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.149    -0.397    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.019    -0.378    cpu/led_device/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.709%)  route 0.160ns (46.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.597    -0.567    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y104         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/core_1/core_pipeline/ex_mem_register_reg[execute_read]/Q
                         net (fo=35, routed)          0.160    -0.266    cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register_reg[mem_data][11]
    SLICE_X6Y105         LUT3 (Prop_lut3_I2_O)        0.045    -0.221 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][23]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][23]
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.867    -0.805    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X6Y105         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.121    -0.281    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][23]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.846%)  route 0.131ns (48.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.602    -0.562    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X5Y92          FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.290    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.873    -0.800    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X4Y91          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]/C
                         clock pessimism              0.254    -0.546    
                         clock uncertainty            0.149    -0.397    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.046    -0.351    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.603    -0.561    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X3Y90          FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.114    -0.320    cpu/led_device/D[4]
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=763, routed)         0.875    -0.798    cpu/led_device/clk_cpu
    SLICE_X3Y89          FDRE                                         r  cpu/led_device/data_reg_reg[4]/C
                         clock pessimism              0.252    -0.546    
                         clock uncertainty            0.149    -0.397    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.016    -0.381    cpu/led_device/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.061    





