timestamp 1619449071
version 8.0
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use inverter inverter_0 1 0 135 0 1 34
node "gnd" 69 212.088 93 8 ndc 64 56 0 0 0 0 0 0 0 0 0 0 0 0 288 152 0 0 0 0 0 0 0 0 0 0
node "a_100_8#" 55 177.931 100 8 ndif 48 40 40 26 0 0 0 0 0 0 0 0 0 0 360 180 0 0 0 0 0 0 0 0 0 0
node "a_116_44#" 10 0 116 44 pdif 0 0 48 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_108_44#" 10 0 108 44 pdif 0 0 48 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_100_44#" 10 0 100 44 pdif 0 0 48 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdd" 13 116.765 93 44 pdc 0 0 40 26 0 0 0 0 0 0 0 0 0 0 248 132 0 0 0 0 0 0 0 0 0 0
node "D" 208 238.614 120 29 pc 0 0 0 0 0 0 0 0 0 0 124 120 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "C" 193 222.834 110 29 pc 0 0 0 0 0 0 0 0 0 0 116 112 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "B" 208 240.264 100 33 pc 0 0 0 0 0 0 0 0 0 0 124 120 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "A" 223 246.074 90 33 pc 0 0 0 0 0 0 0 0 0 0 132 128 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "w_87_38#" 2230 964.224 87 38 nw 0 0 0 0 960 136 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "A" "B" 95.478
cap "B" "a_100_8#" 96.768
cap "C" "a_100_8#" 76.572
cap "B" "C" 90.648
cap "D" "a_100_8#" 123.728
cap "A" "vdd" 5.89114
cap "vdd" "a_100_8#" 54.984
cap "C" "D" 114.363
cap "w_87_38#" "A" 88.01
cap "w_87_38#" "a_100_8#" 49.7544
cap "w_87_38#" "B" 70.58
cap "w_87_38#" "C" 64.77
cap "w_87_38#" "D" 72.23
cap "w_87_38#" "vdd" 75.7176
cap "gnd" "a_100_8#" 357.396
fet nfet 122 8 123 9 8 12 "Gnd!" "D" 4 0 "a_100_8#" 4 0 "gnd" 4 0
fet nfet 114 8 115 9 8 12 "Gnd!" "C" 4 0 "gnd" 4 0 "a_100_8#" 4 0
fet nfet 106 8 107 9 8 12 "Gnd!" "B" 4 0 "a_100_8#" 4 0 "gnd" 4 0
fet nfet 98 8 99 9 8 12 "Gnd!" "A" 4 0 "gnd" 4 0 "a_100_8#" 4 0
fet pfet 122 44 123 45 16 20 "w_87_38#" "D" 4 0 "a_116_44#" 8 0 "a_100_8#" 8 0
fet pfet 114 44 115 45 16 20 "w_87_38#" "C" 4 0 "a_108_44#" 8 0 "a_116_44#" 8 0
fet pfet 106 44 107 45 16 20 "w_87_38#" "B" 4 0 "a_100_44#" 8 0 "a_108_44#" 8 0
fet pfet 98 44 99 45 16 20 "w_87_38#" "A" 4 0 "vdd" 8 0 "a_100_44#" 8 0
cap "inverter_0/w_0_0#" "vdd" -8.88178e-16
merge "inverter_0/INP" "a_100_8#" -11.2836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -10 0 0 0 0 0 0 0 0 0 0
merge "inverter_0/gnd" "gnd" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "inverter_0/w_0_0#" "w_87_38#" 0 0 0 0 0 0 -32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inverter_0/vdd" "vdd" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
