Running: D:\ISE14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/49292/Desktop/Computer Hardware Experiments/experiment/fulladder/halfaddertest_isim_beh.exe -prj C:/Users/49292/Desktop/Computer Hardware Experiments/experiment/fulladder/halfaddertest_beh.prj work.halfaddertest 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/49292/Desktop/Computer Hardware Experiments/experiment/fulladder/myxor.vhd" into library work
Parsing VHDL file "C:/Users/49292/Desktop/Computer Hardware Experiments/experiment/fulladder/myand.vhd" into library work
Parsing VHDL file "C:/Users/49292/Desktop/Computer Hardware Experiments/experiment/fulladder/halfadder.vhd" into library work
Parsing VHDL file "C:/Users/49292/Desktop/Computer Hardware Experiments/experiment/fulladder/halfaddertest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity myxor [myxor_default]
Compiling architecture behavioral of entity myand [myand_default]
Compiling architecture behavioral of entity halfadder [halfadder_default]
Compiling architecture behavior of entity halfaddertest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable C:/Users/49292/Desktop/Computer Hardware Experiments/experiment/fulladder/halfaddertest_isim_beh.exe
Fuse Memory Usage: 30500 KB
Fuse CPU Usage: 468 ms
