static void\r\nF_1 ( unsigned char * V_1 , int V_2 , int V_3 )\r\n{\r\nint V_4 = ( V_1 [ 0 ] >> 4 ) & 0x0f ;\r\nif ( ! V_5 [ V_4 ] ) {\r\nF_2 ( V_6 L_1 ,\r\nV_4 , V_1 [ 0 ] , V_1 [ 1 ] , V_1 [ 2 ] , V_1 [ 3 ] ) ;\r\nreturn;\r\n}\r\nif ( V_2 != 3 || ( V_1 [ 0 ] & 3 ) != V_7 )\r\nreturn;\r\nF_3 ( V_4 , V_1 [ 1 ] , 0 ) ;\r\nif ( ! ( V_1 [ 2 ] == 0xff || ( V_1 [ 2 ] == 0x7f && V_1 [ 1 ] == 0x7f ) ) )\r\nF_3 ( V_4 , V_1 [ 2 ] , 0 ) ;\r\n}\r\nstatic void\r\nF_3 ( int V_4 , int V_8 , int V_9 )\r\n{\r\nstruct V_5 * V_10 = V_5 [ V_4 ] ;\r\nint V_11 , V_12 , V_13 ;\r\nV_11 = V_8 & 0x7f ;\r\nV_12 = V_8 & 0x80 ;\r\nif ( V_14 ) {\r\nif ( V_11 == V_15 && ! V_12 ) {\r\nif ( V_10 -> V_16 & V_17 ) {\r\nV_10 -> V_16 &= ~ V_17 ;\r\nreturn;\r\n} else {\r\nV_10 -> V_16 |= V_18\r\n| V_19 ;\r\n}\r\n} else if ( V_8 == 0xff &&\r\n! ( V_10 -> V_16 & V_20 ) ) {\r\nif ( V_10 -> V_16 & V_18 ) {\r\nV_11 = V_15 ;\r\nif ( V_10 -> V_16 & V_19 ) {\r\nV_12 = 1 ;\r\nV_10 -> V_16 &= ~ V_19 ;\r\n} else {\r\nV_12 = 0 ;\r\nV_10 -> V_16 &= ~ V_18 ;\r\n}\r\n} else {\r\nF_2 ( V_21 L_2\r\nL_3 ) ;\r\n}\r\n}\r\n}\r\nswitch ( V_11 ) {\r\ncase V_15 :\r\nif ( ! V_14 ) {\r\nF_4 ( V_10 -> V_22 , V_23 , 1 ) ;\r\nF_5 ( V_10 -> V_22 ) ;\r\nF_4 ( V_10 -> V_22 , V_23 , 0 ) ;\r\nF_5 ( V_10 -> V_22 ) ;\r\nreturn;\r\n}\r\nbreak;\r\n#ifdef F_6\r\ncase V_24 :\r\nswitch( F_7 ( V_25 ,\r\nNULL , V_26 , 0 ) ) {\r\ncase V_27 :\r\ncase V_28 :\r\ncase V_29 :\r\nV_11 = V_30 ;\r\n}\r\nbreak;\r\ncase V_30 :\r\nif ( V_12 )\r\nV_10 -> V_16 &= ~ V_20 ;\r\nelse\r\nV_10 -> V_16 |= V_20 ;\r\nif ( V_10 -> V_16 & V_31 ) {\r\nV_11 = V_32 ;\r\nif ( V_12 )\r\nV_10 -> V_16 &= ~ V_33 ;\r\nelse\r\nV_10 -> V_16 |= V_33 ;\r\n} else if ( V_10 -> V_16 & V_33 ) {\r\nV_11 = V_32 ;\r\nV_10 -> V_16 &= ~ V_33 ;\r\n}\r\nbreak;\r\ncase V_34 :\r\nif ( V_12 ) {\r\nV_10 -> V_16 &= ~ V_31 ;\r\nif ( V_10 -> V_16 & V_35 ) {\r\nV_10 -> V_16 &= ~ V_35 ;\r\nV_11 = V_36 ;\r\nbreak;\r\n}\r\n} else\r\nV_10 -> V_16 |= V_31 ;\r\nbreak;\r\ncase V_37 :\r\nif ( V_10 -> V_16 & V_31 ) {\r\nV_11 = V_36 ;\r\nif ( V_12 )\r\nV_10 -> V_16 &= ~ V_35 ;\r\nelse\r\nV_10 -> V_16 |= V_35 ;\r\n}\r\nbreak;\r\n#endif\r\n}\r\nV_13 = V_5 [ V_4 ] -> V_11 [ V_11 ] ;\r\nif ( V_13 ) {\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_13 , ! V_12 ) ;\r\nF_5 ( V_5 [ V_4 ] -> V_22 ) ;\r\n} else\r\nF_2 ( V_21 L_4 , V_11 ,\r\nV_12 ? L_5 : L_6 ) ;\r\n}\r\nstatic void\r\nF_8 ( unsigned char * V_1 , int V_2 , int V_38 )\r\n{\r\nint V_4 = ( V_1 [ 0 ] >> 4 ) & 0x0f ;\r\nif ( ! V_5 [ V_4 ] ) {\r\nF_2 ( V_6 L_7 , V_4 ) ;\r\nreturn;\r\n}\r\nswitch ( V_5 [ V_4 ] -> V_39 )\r\n{\r\ncase V_40 :\r\nV_1 [ 1 ] = ( V_1 [ 1 ] & 0x7f ) | ( ( V_1 [ 1 ] & V_1 [ 2 ] ) & 0x80 ) ;\r\nV_1 [ 2 ] = V_1 [ 2 ] | 0x80 ;\r\nbreak;\r\ncase V_41 :\r\nV_1 [ 1 ] = ( V_1 [ 1 ] & 0x7f ) | ( ( V_1 [ 3 ] & 0x01 ) << 7 ) ;\r\nV_1 [ 2 ] = ( V_1 [ 2 ] & 0x7f ) | ( ( V_1 [ 3 ] & 0x02 ) << 6 ) ;\r\nV_1 [ 3 ] = ( V_1 [ 3 ] & 0x77 ) | ( ( V_1 [ 3 ] & 0x04 ) << 5 )\r\n| ( V_1 [ 3 ] & 0x08 ) ;\r\nbreak;\r\ncase V_42 :\r\nV_1 [ 1 ] = ( V_1 [ 1 ] & 0x7f ) | ( ( ( V_1 [ 3 ] & 0x04 ) << 5 )\r\n& ( ( V_1 [ 3 ] & 0x08 ) << 4 ) ) ;\r\nV_1 [ 2 ] = ( V_1 [ 2 ] & 0x7f ) | ( ( V_1 [ 3 ] & 0x01 ) << 7 ) ;\r\nV_1 [ 3 ] = ( V_1 [ 3 ] & 0x77 ) | ( ( V_1 [ 3 ] & 0x02 ) << 6 ) ;\r\nbreak;\r\ncase V_43 :\r\nV_1 [ 1 ] = ( V_1 [ 1 ] & 0x7f ) | ( ( V_1 [ 3 ] & 0x01 ) << 7 ) ;\r\nV_1 [ 2 ] = ( V_1 [ 2 ] & 0x7f ) | ( ( V_1 [ 3 ] & 0x02 ) << 6 ) ;\r\nV_1 [ 3 ] = ( ( V_1 [ 3 ] & 0x04 ) << 5 ) ;\r\nbreak;\r\ncase V_44 :\r\nV_1 [ 3 ] = ( V_1 [ 2 ] & 0x80 ) ? 0x80 : 0x00 ;\r\nV_1 [ 2 ] |= 0x80 ;\r\nV_2 = 4 ;\r\nbreak;\r\n}\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_45 , ! ( ( V_1 [ 1 ] >> 7 ) & 1 ) ) ;\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_46 , ! ( ( V_1 [ 2 ] >> 7 ) & 1 ) ) ;\r\nif ( V_2 >= 4 && V_5 [ V_4 ] -> V_39 != V_40 )\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_47 , ! ( ( V_1 [ 3 ] >> 7 ) & 1 ) ) ;\r\nF_9 ( V_5 [ V_4 ] -> V_22 , V_48 ,\r\n( ( V_1 [ 2 ] & 0x7f ) < 64 ? ( V_1 [ 2 ] & 0x7f ) : ( V_1 [ 2 ] & 0x7f ) - 128 ) ) ;\r\nF_9 ( V_5 [ V_4 ] -> V_22 , V_49 ,\r\n( ( V_1 [ 1 ] & 0x7f ) < 64 ? ( V_1 [ 1 ] & 0x7f ) : ( V_1 [ 1 ] & 0x7f ) - 128 ) ) ;\r\nF_5 ( V_5 [ V_4 ] -> V_22 ) ;\r\n}\r\nstatic void\r\nF_10 ( unsigned char * V_1 , int V_2 , int V_38 )\r\n{\r\nint V_4 = ( V_1 [ 0 ] >> 4 ) & 0x0f ;\r\nif ( ! V_5 [ V_4 ] ) {\r\nF_2 ( V_6 L_7 , V_4 ) ;\r\nreturn;\r\n}\r\nswitch ( V_5 [ V_4 ] -> V_50 ) {\r\ndefault:\r\ncase 0x02 :\r\n{\r\nint V_51 = ( V_1 [ 1 ] == ( V_1 [ 1 ] & 0xf ) ) ;\r\nswitch ( V_1 [ 1 ] & 0x0f ) {\r\ncase 0x0 :\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_52 , V_51 ) ;\r\nbreak;\r\ncase 0x1 :\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_53 , V_51 ) ;\r\nbreak;\r\ncase 0x2 :\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_54 , V_51 ) ;\r\nbreak;\r\ncase 0x3 :\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_55 , V_51 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( V_21 L_8 ,\r\nV_1 [ 0 ] , V_1 [ 1 ] , V_1 [ 2 ] , V_1 [ 3 ] ) ;\r\nbreak;\r\n}\r\n}\r\nbreak;\r\ncase 0x1f :\r\n{\r\nint V_51 = ( V_1 [ 1 ] == ( V_1 [ 1 ] & 0xf ) ) ;\r\nswitch ( V_1 [ 1 ] & 0x0f ) {\r\ncase 0x8 :\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_53 , V_51 ) ;\r\nbreak;\r\ncase 0x7 :\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_54 , V_51 ) ;\r\nbreak;\r\ncase 0x6 :\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_55 , V_51 ) ;\r\nbreak;\r\ncase 0xb :\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_56 , V_51 ) ;\r\nbreak;\r\ncase 0xa :\r\n#ifdef F_11\r\nif ( V_51 )\r\nF_12 () ;\r\n#endif\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_57 , V_51 ) ;\r\nbreak;\r\ncase 0x9 :\r\n#ifdef F_11\r\nif ( V_51 )\r\nF_13 () ;\r\n#endif\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_58 , V_51 ) ;\r\nbreak;\r\ncase 0xc :\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_59 , V_51 ) ;\r\nbreak;\r\ncase 0xd :\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_60 , V_51 ) ;\r\nbreak;\r\ncase 0xe :\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_61 , V_51 ) ;\r\nbreak;\r\ncase 0xf :\r\nswitch ( V_1 [ 1 ] ) {\r\ncase 0x8f :\r\ncase 0x0f :\r\nF_4 ( V_5 [ V_4 ] -> V_22 , V_62 , V_51 ) ;\r\nbreak;\r\ncase 0x7f :\r\ncase 0xff :\r\nbreak;\r\ndefault:\r\nF_2 ( V_21 L_8 ,\r\nV_1 [ 0 ] , V_1 [ 1 ] , V_1 [ 2 ] , V_1 [ 3 ] ) ;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\nF_2 ( V_21 L_8 ,\r\nV_1 [ 0 ] , V_1 [ 1 ] , V_1 [ 2 ] , V_1 [ 3 ] ) ;\r\nbreak;\r\n}\r\n}\r\nbreak;\r\n}\r\nF_5 ( V_5 [ V_4 ] -> V_22 ) ;\r\n}\r\nstatic void F_14 ( struct V_63 * V_64 )\r\n{\r\nint V_65 = 0 , V_66 = 0 , V_67 = 0 ;\r\nunsigned long V_16 ;\r\nF_15 ( & V_68 , V_16 ) ;\r\nif ( V_69 != V_70 ) {\r\nV_66 = V_71 [ V_69 ] ;\r\nV_65 = V_72 [ V_66 ] & 0xff ;\r\nV_72 [ V_66 ] = 0 ;\r\nV_69 ++ ;\r\nV_69 = ( V_69 < 16 ) ? V_69 : 0 ;\r\nV_67 = V_73 ;\r\n} else\r\nV_73 = 0 ;\r\nF_16 ( & V_68 , V_16 ) ;\r\nif ( V_67 )\r\nV_63 ( & V_74 , F_14 , 0 , 3 ,\r\nF_17 ( V_66 , V_75 ) , 0xff , ~ V_65 ) ;\r\n}\r\nstatic void F_18 ( unsigned char V_65 , int V_66 )\r\n{\r\nunsigned long V_16 ;\r\nF_15 ( & V_68 , V_16 ) ;\r\nif ( ! V_73 ) {\r\nV_73 = 1 ;\r\nF_16 ( & V_68 , V_16 ) ;\r\nV_63 ( & V_74 , F_14 , 0 , 3 ,\r\nF_17 ( V_66 , V_75 ) , 0xff , ~ V_65 ) ;\r\nreturn;\r\n} else {\r\nif ( ! ( V_72 [ V_66 ] & 0x100 ) ) {\r\nV_71 [ V_70 ] = V_66 ;\r\nV_70 ++ ;\r\nV_70 = ( V_70 < 16 ) ? V_70 : 0 ;\r\n}\r\nV_72 [ V_66 ] = V_65 | 0x100 ;\r\n}\r\nF_16 ( & V_68 , V_16 ) ;\r\n}\r\nstatic int F_19 ( struct V_76 * V_77 , unsigned int type , unsigned int V_78 , int V_79 )\r\n{\r\nstruct V_5 * V_5 = F_20 ( V_77 ) ;\r\nunsigned char V_65 ;\r\nswitch ( type ) {\r\ncase V_80 :\r\nV_65 = ( F_21 ( V_81 , V_77 -> V_82 ) ? 4 : 0 ) |\r\n( F_21 ( V_83 , V_77 -> V_82 ) ? 1 : 0 ) |\r\n( F_21 ( V_84 , V_77 -> V_82 ) ? 2 : 0 ) ;\r\nF_18 ( V_65 , V_5 -> V_4 ) ;\r\nreturn 0 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic void\r\nF_22 ( void )\r\n{\r\nstruct V_5 * V_10 ;\r\nint V_85 ;\r\nfor ( V_85 = 1 ; V_85 < 16 ; V_85 ++ ) {\r\nV_10 = V_5 [ V_85 ] ;\r\nif ( V_10 && V_10 -> V_4 == V_86 )\r\nif ( V_10 -> V_16 & V_18 )\r\nV_10 -> V_16 |= V_17 ;\r\n}\r\n}\r\nstatic int\r\nF_23 ( struct V_87 * V_88 , unsigned long V_78 , void * V_89 )\r\n{\r\nswitch ( V_78 ) {\r\ncase V_90 :\r\ncase V_91 :\r\n{\r\nint V_85 ;\r\nfor ( V_85 = 1 ; V_85 < 16 ; V_85 ++ ) {\r\nif ( V_5 [ V_85 ] )\r\nF_24 ( & V_5 [ V_85 ] -> V_22 -> V_92 ) ;\r\n}\r\n}\r\nwhile ( V_73 )\r\nF_25 () ;\r\nif ( V_14 )\r\nF_22 () ;\r\nbreak;\r\ncase V_93 :\r\nF_26 () ;\r\nbreak;\r\n}\r\nreturn V_94 ;\r\n}\r\nstatic int\r\nF_27 ( int V_4 , int V_95 , int V_50 ,\r\nint V_96 , int V_39 )\r\n{\r\nstruct V_5 * V_97 ;\r\nstruct V_76 * V_76 ;\r\nint V_98 ;\r\nint V_85 ;\r\nif ( V_5 [ V_4 ] ) {\r\nF_2 ( V_6 L_9 , V_4 ) ;\r\nreturn - V_99 ;\r\n}\r\nV_5 [ V_4 ] = V_97 = F_28 ( sizeof( struct V_5 ) , V_100 ) ;\r\nV_76 = F_29 () ;\r\nif ( ! V_97 || ! V_76 ) {\r\nV_98 = - V_101 ;\r\ngoto V_102;\r\n}\r\nsprintf ( V_97 -> V_103 , L_10 , V_4 , V_95 , V_50 ) ;\r\nV_97 -> V_22 = V_76 ;\r\nV_97 -> V_4 = V_95 ;\r\nV_97 -> V_50 = V_50 ;\r\nV_97 -> V_96 = V_96 ;\r\nV_97 -> V_39 = V_39 ;\r\nV_97 -> V_16 = 0 ;\r\nF_30 ( V_76 , V_97 ) ;\r\nV_76 -> V_104 = V_97 -> V_104 ;\r\nV_76 -> V_103 = V_97 -> V_103 ;\r\nV_76 -> V_4 . V_105 = V_106 ;\r\nV_76 -> V_4 . V_107 = 0x0001 ;\r\nV_76 -> V_4 . V_108 = ( V_4 << 12 ) | ( V_95 << 8 ) | V_50 ;\r\nV_76 -> V_4 . V_109 = 0x0100 ;\r\nswitch ( V_95 ) {\r\ncase V_86 :\r\nV_97 -> V_11 = F_31 ( sizeof( V_110 ) , V_100 ) ;\r\nif ( ! V_97 -> V_11 ) {\r\nV_98 = - V_101 ;\r\ngoto V_102;\r\n}\r\nsprintf ( V_97 -> V_104 , L_11 ) ;\r\nmemcpy ( V_97 -> V_11 , V_110 , sizeof( V_110 ) ) ;\r\nF_2 ( V_21 L_12 ) ;\r\nswitch ( V_50 ) {\r\ndefault:\r\nF_2 ( L_13 ) ;\r\nV_76 -> V_4 . V_109 = V_111 ;\r\nbreak;\r\ncase 0x01 : case 0x02 : case 0x03 : case 0x06 : case 0x08 :\r\ncase 0x0C : case 0x10 : case 0x18 : case 0x1B : case 0x1C :\r\ncase 0xC0 : case 0xC3 : case 0xC6 :\r\nF_2 ( L_14 ) ;\r\nV_76 -> V_4 . V_109 = V_112 ;\r\nbreak;\r\ncase 0x04 : case 0x05 : case 0x07 : case 0x09 : case 0x0D :\r\ncase 0x11 : case 0x14 : case 0x19 : case 0x1D : case 0xC1 :\r\ncase 0xC4 : case 0xC7 :\r\nF_2 ( L_15 ) ;\r\nV_76 -> V_4 . V_109 = V_113 ;\r\nV_85 = V_97 -> V_11 [ 10 ] ;\r\nV_97 -> V_11 [ 10 ] = V_97 -> V_11 [ 50 ] ;\r\nV_97 -> V_11 [ 50 ] = V_85 ;\r\nbreak;\r\ncase 0x12 : case 0x15 : case 0x16 : case 0x17 : case 0x1A :\r\ncase 0x1E : case 0xC2 : case 0xC5 : case 0xC8 : case 0xC9 :\r\nF_2 ( L_16 ) ;\r\nV_76 -> V_4 . V_109 = V_114 ;\r\nbreak;\r\n}\r\nfor ( V_85 = 0 ; V_85 < 128 ; V_85 ++ )\r\nif ( V_97 -> V_11 [ V_85 ] )\r\nF_32 ( V_97 -> V_11 [ V_85 ] , V_76 -> V_115 ) ;\r\nV_76 -> V_116 [ 0 ] = F_33 ( V_117 ) | F_33 ( V_80 ) |\r\nF_33 ( V_118 ) ;\r\nV_76 -> V_119 [ 0 ] = F_33 ( V_81 ) |\r\nF_33 ( V_84 ) | F_33 ( V_83 ) ;\r\nV_76 -> V_120 = F_19 ;\r\nV_76 -> V_121 = V_122 ;\r\nV_76 -> V_123 = sizeof( V_97 -> V_11 [ 0 ] ) ;\r\nbreak;\r\ncase V_124 :\r\nsprintf ( V_97 -> V_104 , L_17 ) ;\r\nV_76 -> V_116 [ 0 ] = F_33 ( V_117 ) | F_33 ( V_125 ) ;\r\nV_76 -> V_115 [ F_34 ( V_126 ) ] = F_33 ( V_45 ) |\r\nF_33 ( V_46 ) | F_33 ( V_47 ) ;\r\nV_76 -> V_127 [ 0 ] = F_33 ( V_48 ) | F_33 ( V_49 ) ;\r\nbreak;\r\ncase V_128 :\r\nswitch ( V_50 ) {\r\ncase 0x02 :\r\nsprintf ( V_97 -> V_104 , L_18 ) ;\r\nV_76 -> V_116 [ 0 ] = F_33 ( V_117 ) |\r\nF_33 ( V_118 ) ;\r\nF_32 ( V_52 , V_76 -> V_115 ) ;\r\nF_32 ( V_53 , V_76 -> V_115 ) ;\r\nF_32 ( V_55 , V_76 -> V_115 ) ;\r\nF_32 ( V_54 , V_76 -> V_115 ) ;\r\nbreak;\r\ncase 0x1f :\r\nsprintf ( V_97 -> V_104 , L_19 ) ;\r\nV_76 -> V_116 [ 0 ] = F_33 ( V_117 ) |\r\nF_33 ( V_118 ) ;\r\nF_32 ( V_53 , V_76 -> V_115 ) ;\r\nF_32 ( V_55 , V_76 -> V_115 ) ;\r\nF_32 ( V_54 , V_76 -> V_115 ) ;\r\nF_32 ( V_58 , V_76 -> V_115 ) ;\r\nF_32 ( V_57 , V_76 -> V_115 ) ;\r\nF_32 ( V_56 , V_76 -> V_115 ) ;\r\nF_32 ( V_59 , V_76 -> V_115 ) ;\r\nF_32 ( V_60 , V_76 -> V_115 ) ;\r\nF_32 ( V_61 , V_76 -> V_115 ) ;\r\nF_32 ( V_62 , V_76 -> V_115 ) ;\r\nbreak;\r\n}\r\nif ( V_97 -> V_104 [ 0 ] )\r\nbreak;\r\ndefault:\r\nF_2 ( V_21 L_20 ) ;\r\nV_98 = - V_129 ;\r\ngoto V_102;\r\n}\r\nV_76 -> V_11 = V_97 -> V_11 ;\r\nV_98 = F_35 ( V_76 ) ;\r\nif ( V_98 )\r\ngoto V_102;\r\nif ( V_95 == V_86 ) {\r\nV_76 -> V_130 [ V_131 ] = 500 ;\r\nV_76 -> V_130 [ V_132 ] = 66 ;\r\n}\r\nreturn 0 ;\r\nV_102: F_36 ( V_76 ) ;\r\nif ( V_97 ) {\r\nF_37 ( V_97 -> V_11 ) ;\r\nF_37 ( V_97 ) ;\r\n}\r\nV_5 [ V_4 ] = NULL ;\r\nreturn V_98 ;\r\n}\r\nstatic void F_38 ( int V_4 )\r\n{\r\nF_39 ( V_5 [ V_4 ] -> V_22 ) ;\r\nF_37 ( V_5 [ V_4 ] -> V_11 ) ;\r\nF_37 ( V_5 [ V_4 ] ) ;\r\nV_5 [ V_4 ] = NULL ;\r\n}\r\nstatic T_1\r\nF_40 ( int V_4 , int V_95 , int V_133 ,\r\nint V_134 , int V_135 )\r\n{\r\nif ( V_5 [ V_4 ] ) {\r\nif ( V_5 [ V_4 ] -> V_22 -> V_4 . V_108 !=\r\n( ( V_4 << 12 ) | ( V_95 << 8 ) | V_133 ) ) {\r\nF_38 ( V_4 ) ;\r\nF_27 ( V_4 , V_95 , V_133 ,\r\nV_134 , V_135 ) ;\r\n}\r\n} else\r\nF_27 ( V_4 , V_95 , V_133 ,\r\nV_134 , V_135 ) ;\r\nreturn 1 << V_4 ;\r\n}\r\nstatic void\r\nF_41 ( T_1 V_136 )\r\n{\r\nint V_85 ;\r\nfor( V_85 = 1 ; V_85 < 16 ; V_85 ++ )\r\nif ( V_5 [ V_85 ] && ! ( V_136 & ( 1 << V_85 ) ) )\r\nF_38 ( V_85 ) ;\r\n}\r\nstatic void\r\nF_26 ( void )\r\n{\r\nstruct V_63 V_64 ;\r\nint V_85 , V_95 , V_133 , V_134 ;\r\nT_1 V_137 = 0 ;\r\nF_42 ( V_124 , 0 , & V_138 , F_8 ) ;\r\nF_42 ( V_86 , 0 , & V_139 , F_1 ) ;\r\nF_42 ( V_128 , 0 , & V_140 , F_10 ) ;\r\nfor ( V_85 = 0 ; V_85 < V_139 . V_141 ; V_85 ++ ) {\r\nint V_4 = V_139 . V_4 [ V_85 ] ;\r\nF_43 ( V_4 , & V_95 , & V_133 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 3 ,\r\nF_17 ( V_4 , V_75 ) , 0xff , 0xff ) ;\r\n#if 0\r\nif (adb_try_handler_change(id, 5))\r\nprintk("ADB keyboard at %d, handler set to 5\n", id);\r\nelse\r\n#endif\r\nif ( F_44 ( V_4 , 3 ) )\r\nF_2 ( L_21 , V_4 ) ;\r\nelse\r\nF_2 ( L_22 , V_4 ) ;\r\nF_43 ( V_4 , & V_95 , & V_134 ) ;\r\nV_137 |= F_40 ( V_4 , V_95 , V_133 ,\r\nV_134 , 0 ) ;\r\n}\r\nfor ( V_85 = 0 ; V_85 < V_140 . V_141 ; V_85 ++ ) {\r\nint V_4 = V_140 . V_4 [ V_85 ] ;\r\nF_43 ( V_4 , & V_95 , & V_133 ) ;\r\nV_137 |= F_40 ( V_4 , V_95 , V_133 ,\r\nV_133 , 0 ) ;\r\n}\r\nfor ( V_85 = 0 ; V_85 < V_138 . V_141 ; V_85 ++ ) {\r\nint V_4 = V_138 . V_4 [ V_85 ] ;\r\nint V_39 ;\r\nF_43 ( V_4 , & V_95 , & V_133 ) ;\r\nif ( F_44 ( V_4 , 4 ) ) {\r\nF_2 ( L_23 , V_4 ) ;\r\nV_39 = V_143 ;\r\n}\r\nelse if ( F_44 ( V_4 , 0x2F ) ) {\r\nF_2 ( L_24 , V_4 ) ;\r\nV_39 = V_41 ;\r\n}\r\nelse if ( F_44 ( V_4 , 0x42 ) ) {\r\nF_2 ( L_25 , V_4 ) ;\r\nV_39 = V_42 ;\r\n}\r\nelse if ( F_44 ( V_4 , 0x66 ) ) {\r\nF_2 ( L_26 , V_4 ) ;\r\nV_39 = V_41 ;\r\n}\r\nelse if ( F_44 ( V_4 , 0x5F ) ) {\r\nF_2 ( L_27 , V_4 ) ;\r\nV_39 = V_41 ;\r\n}\r\nelse if ( F_44 ( V_4 , 3 ) ) {\r\nF_2 ( L_28 , V_4 ) ;\r\nV_39 = V_43 ;\r\n}\r\nelse if ( F_44 ( V_4 , 2 ) ) {\r\nF_2 ( L_29 , V_4 ) ;\r\nV_39 = V_144 ;\r\n}\r\nelse {\r\nF_2 ( L_30 , V_4 ) ;\r\nV_39 = V_145 ;\r\n}\r\nif ( ( V_39 == V_42 )\r\n|| ( V_39 == V_41 ) ) {\r\nF_45 ( V_4 ) ;\r\n} else if ( V_39 == V_43 ) {\r\nF_46 ( V_4 ) ;\r\n} else if ( V_39 == V_143 ) {\r\nV_63 ( & V_64 , NULL , V_142 | V_146 , 1 ,\r\nF_47 ( V_4 , 1 ) ) ;\r\nif ( ( V_64 . V_147 ) &&\r\n( V_64 . V_148 [ 1 ] == 0x9a ) && ( ( V_64 . V_148 [ 2 ] == 0x21 )\r\n|| ( V_64 . V_148 [ 2 ] == 0x20 ) ) ) {\r\nV_39 = V_149 ;\r\nF_48 ( V_4 ) ;\r\n}\r\nelse if ( ( V_64 . V_147 >= 4 ) &&\r\n( V_64 . V_148 [ 1 ] == 0x74 ) && ( V_64 . V_148 [ 2 ] == 0x70 ) &&\r\n( V_64 . V_148 [ 3 ] == 0x61 ) && ( V_64 . V_148 [ 4 ] == 0x64 ) ) {\r\nV_39 = V_40 ;\r\nF_49 ( V_4 ) ;\r\n}\r\nelse if ( ( V_64 . V_147 >= 4 ) &&\r\n( V_64 . V_148 [ 1 ] == 0x4b ) && ( V_64 . V_148 [ 2 ] == 0x4d ) &&\r\n( V_64 . V_148 [ 3 ] == 0x4c ) && ( V_64 . V_148 [ 4 ] == 0x31 ) ) {\r\nV_39 = V_150 ;\r\nF_50 ( V_4 ) ;\r\n}\r\nelse if ( ( V_64 . V_147 == 9 ) &&\r\n( V_64 . V_148 [ 1 ] == 0x4b ) && ( V_64 . V_148 [ 2 ] == 0x4f ) &&\r\n( V_64 . V_148 [ 3 ] == 0x49 ) && ( V_64 . V_148 [ 4 ] == 0x54 ) ) {\r\nif ( F_44 ( V_4 , 0x42 ) ) {\r\nF_2 ( L_31 , V_4 ) ;\r\nV_39 = V_44 ;\r\n}\r\n}\r\n}\r\nF_2 ( L_32 ) ;\r\nF_43 ( V_4 , & V_95 , & V_134 ) ;\r\nV_137 |= F_40 ( V_4 , V_95 , V_133 ,\r\nV_134 , V_39 ) ;\r\n}\r\nF_41 ( V_137 ) ;\r\n}\r\nstatic void\r\nF_49 ( int V_4 )\r\n{\r\nstruct V_63 V_64 ;\r\nunsigned char V_151 [ 8 ] ;\r\nF_2 ( L_33 ) ;\r\nV_63 ( & V_64 , NULL , V_142 | V_146 , 1 ,\r\nF_47 ( V_4 , 1 ) ) ;\r\nif ( V_64 . V_147 < 8 )\r\nF_2 ( L_34 ) ;\r\nelse\r\n{\r\nmemcpy ( V_151 , & V_64 . V_148 [ 1 ] , 8 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 9 ,\r\nF_17 ( V_4 , 1 ) ,\r\nV_151 [ 0 ] ,\r\nV_151 [ 1 ] ,\r\nV_151 [ 2 ] ,\r\nV_151 [ 3 ] ,\r\nV_151 [ 4 ] ,\r\nV_151 [ 5 ] ,\r\n0x0d ,\r\nV_151 [ 7 ] ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 9 ,\r\nF_17 ( V_4 , 2 ) ,\r\n0x99 ,\r\n0x94 ,\r\n0x19 ,\r\n0xff ,\r\n0xb2 ,\r\n0x8a ,\r\n0x1b ,\r\n0x50 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 9 ,\r\nF_17 ( V_4 , 1 ) ,\r\nV_151 [ 0 ] ,\r\nV_151 [ 1 ] ,\r\nV_151 [ 2 ] ,\r\nV_151 [ 3 ] ,\r\nV_151 [ 4 ] ,\r\nV_151 [ 5 ] ,\r\n0x03 ,\r\nV_151 [ 7 ] ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 1 , F_51 ( V_4 ) ) ;\r\n}\r\n}\r\nstatic void\r\nF_48 ( int V_4 )\r\n{\r\nstruct V_63 V_64 ;\r\nF_2 ( L_35 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 3 ,\r\nF_17 ( V_4 , 1 ) , 00 , 0x81 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 3 ,\r\nF_17 ( V_4 , 1 ) , 01 , 0x81 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 3 ,\r\nF_17 ( V_4 , 1 ) , 02 , 0x81 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 3 ,\r\nF_17 ( V_4 , 1 ) , 03 , 0x38 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 3 ,\r\nF_17 ( V_4 , 1 ) , 00 , 0x81 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 3 ,\r\nF_17 ( V_4 , 1 ) , 01 , 0x81 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 3 ,\r\nF_17 ( V_4 , 1 ) , 02 , 0x81 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 3 ,\r\nF_17 ( V_4 , 1 ) , 03 , 0x38 ) ;\r\n}\r\nstatic void\r\nF_50 ( int V_4 )\r\n{\r\nstruct V_63 V_64 ;\r\nF_2 ( L_36 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 1 , F_51 ( V_4 ) ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 1 , F_51 ( 3 ) ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 9 ,\r\nF_17 ( 3 , 2 ) ,\r\n0xe7 ,\r\n0x8c ,\r\n0 ,\r\n0 ,\r\n0 ,\r\n0xff ,\r\n0xff ,\r\n0x94 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 1 , F_51 ( 3 ) ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 9 ,\r\nF_17 ( 3 , 2 ) ,\r\n0xa5 ,\r\n0x14 ,\r\n0 ,\r\n0 ,\r\n0x69 ,\r\n0xff ,\r\n0xff ,\r\n0x27 ) ;\r\n}\r\nstatic void\r\nF_45 ( int V_4 )\r\n{\r\nstruct V_63 V_64 ;\r\nF_2 ( L_37 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 1 , F_51 ( V_4 ) ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 5 ,\r\nF_17 ( V_4 , 1 ) ,\r\n0x20 ,\r\n0x00 ,\r\n0x10 ,\r\n0x07 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 1 , F_51 ( V_4 ) ) ;\r\n}\r\nstatic void\r\nF_46 ( int V_4 )\r\n{\r\nstruct V_63 V_64 ;\r\nF_2 ( L_38 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 3 ,\r\nF_17 ( V_4 , 0x2 ) ,\r\n0x00 ,\r\n0x07 ) ;\r\nV_63 ( & V_64 , NULL , V_142 , 1 , F_51 ( V_4 ) ) ;\r\n}\r\nstatic int T_2 F_52 ( void )\r\n{\r\n#ifndef F_53\r\nif ( ! F_54 ( V_152 ) && ! F_54 ( V_153 ) )\r\nreturn 0 ;\r\n#endif\r\nV_74 . V_154 = 1 ;\r\nF_26 () ;\r\nF_55 ( & V_155 ,\r\n& V_156 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_3 F_56 ( void )\r\n{\r\n}
