#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Apr 29 17:42:44 2023
# Process ID: 1184
# Current directory: D:/VERILOG/331finalproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5100 D:\VERILOG\331finalproject\331finalproject.xpr
# Log file: D:/VERILOG/331finalproject/vivado.log
# Journal file: D:/VERILOG/331finalproject\vivado.jou
# Running On: E5-CSE-136-10, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 16888 MB
#-----------------------------------------------------------
start_gui
open_project D:/VERILOG/331finalproject/331finalproject.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 29 17:43:06 2023...
[IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 1235.816 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3248] data object 'shift' is already declared [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:48]
WARNING: [VRFC 10-9364] second declaration of 'shift' is ignored [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:48]
WARNING: [VRFC 10-2938] 'wnfinal' is already implicitly declared on line 59 [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:90]
WARNING: [VRFC 10-3380] identifier 'addrext' is used before its declaration [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/finalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/immExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/jalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slljump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slljump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/wnmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wnmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'aluimm' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wnfinal' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:92]
WARNING: [VRFC 10-3705] select index 0 into 'register' is out of bounds [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadder
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.instMemMux
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.slli
Compiling module xil_defaultlib.pcadder2
Compiling module xil_defaultlib.pcmux
Compiling module xil_defaultlib.immExt
Compiling module xil_defaultlib.regfilemux
Compiling module xil_defaultlib.regfilemux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.finalmux
Compiling module xil_defaultlib.slljump
Compiling module xil_defaultlib.jalmux
Compiling module xil_defaultlib.wnmux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.184 ; gain = 15.836
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3248] data object 'shift' is already declared [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:48]
WARNING: [VRFC 10-9364] second declaration of 'shift' is ignored [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:48]
WARNING: [VRFC 10-2938] 'wnfinal' is already implicitly declared on line 59 [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:90]
WARNING: [VRFC 10-3380] identifier 'addrext' is used before its declaration [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/finalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/immExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/jalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slljump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slljump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/wnmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wnmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'aluimm' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wnfinal' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:92]
WARNING: [VRFC 10-3705] select index 0 into 'register' is out of bounds [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadder
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.instMemMux
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.slli
Compiling module xil_defaultlib.pcadder2
Compiling module xil_defaultlib.pcmux
Compiling module xil_defaultlib.immExt
Compiling module xil_defaultlib.regfilemux
Compiling module xil_defaultlib.regfilemux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.finalmux
Compiling module xil_defaultlib.slljump
Compiling module xil_defaultlib.jalmux
Compiling module xil_defaultlib.wnmux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1285.863 ; gain = 26.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3248] data object 'shift' is already declared [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:48]
WARNING: [VRFC 10-9364] second declaration of 'shift' is ignored [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:48]
WARNING: [VRFC 10-2938] 'wnfinal' is already implicitly declared on line 59 [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:90]
WARNING: [VRFC 10-3380] identifier 'addrext' is used before its declaration [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/finalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/immExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/jalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slljump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slljump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/wnmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wnmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'aluimm' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wnfinal' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:92]
WARNING: [VRFC 10-3705] select index 0 into 'register' is out of bounds [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadder
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.instMemMux
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.slli
Compiling module xil_defaultlib.pcadder2
Compiling module xil_defaultlib.pcmux
Compiling module xil_defaultlib.immExt
Compiling module xil_defaultlib.regfilemux
Compiling module xil_defaultlib.regfilemux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.finalmux
Compiling module xil_defaultlib.slljump
Compiling module xil_defaultlib.jalmux
Compiling module xil_defaultlib.wnmux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3248] data object 'shift' is already declared [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:48]
WARNING: [VRFC 10-9364] second declaration of 'shift' is ignored [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:48]
WARNING: [VRFC 10-2938] 'wnfinal' is already implicitly declared on line 59 [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:90]
WARNING: [VRFC 10-3380] identifier 'addrext' is used before its declaration [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/finalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/immExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/jalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slljump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slljump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/wnmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wnmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'aluimm' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wnfinal' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:92]
WARNING: [VRFC 10-3705] select index 0 into 'register' is out of bounds [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadder
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.instMemMux
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.slli
Compiling module xil_defaultlib.pcadder2
Compiling module xil_defaultlib.pcmux
Compiling module xil_defaultlib.immExt
Compiling module xil_defaultlib.regfilemux
Compiling module xil_defaultlib.regfilemux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.finalmux
Compiling module xil_defaultlib.slljump
Compiling module xil_defaultlib.jalmux
Compiling module xil_defaultlib.wnmux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.891 ; gain = 0.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3248] data object 'shift' is already declared [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:48]
WARNING: [VRFC 10-9364] second declaration of 'shift' is ignored [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:48]
WARNING: [VRFC 10-2938] 'wnfinal' is already implicitly declared on line 59 [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:90]
WARNING: [VRFC 10-3380] identifier 'addrext' is used before its declaration [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/finalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/immExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/jalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slljump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slljump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/wnmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wnmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'aluimm' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:55]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wnfinal' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:92]
WARNING: [VRFC 10-3705] select index 0 into 'register' is out of bounds [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadder
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.instMemMux
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.slli
Compiling module xil_defaultlib.pcadder2
Compiling module xil_defaultlib.pcmux
Compiling module xil_defaultlib.immExt
Compiling module xil_defaultlib.regfilemux
Compiling module xil_defaultlib.regfilemux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.finalmux
Compiling module xil_defaultlib.slljump
Compiling module xil_defaultlib.jalmux
Compiling module xil_defaultlib.wnmux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1286.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3248] data object 'shift' is already declared [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:45]
WARNING: [VRFC 10-9364] second declaration of 'shift' is ignored [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:45]
WARNING: [VRFC 10-2938] 'wnfinal' is already implicitly declared on line 56 [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:87]
WARNING: [VRFC 10-3380] identifier 'addrext' is used before its declaration [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/finalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/immExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/jalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slljump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slljump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/wnmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wnmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'aluimm' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:52]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wnfinal' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:89]
WARNING: [VRFC 10-3705] select index 0 into 'register' is out of bounds [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadder
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.instMemMux
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.slli
Compiling module xil_defaultlib.pcadder2
Compiling module xil_defaultlib.pcmux
Compiling module xil_defaultlib.immExt
Compiling module xil_defaultlib.regfilemux
Compiling module xil_defaultlib.regfilemux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.finalmux
Compiling module xil_defaultlib.slljump
Compiling module xil_defaultlib.jalmux
Compiling module xil_defaultlib.wnmux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1286.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3248] data object 'shift' is already declared [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:45]
WARNING: [VRFC 10-9364] second declaration of 'shift' is ignored [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:45]
WARNING: [VRFC 10-2938] 'wnfinal' is already implicitly declared on line 56 [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:87]
WARNING: [VRFC 10-3380] identifier 'addrext' is used before its declaration [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/finalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/immExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/jalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slljump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slljump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/wnmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wnmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'aluimm' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:52]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wnfinal' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:89]
WARNING: [VRFC 10-3705] select index 0 into 'register' is out of bounds [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadder
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.instMemMux
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.slli
Compiling module xil_defaultlib.pcadder2
Compiling module xil_defaultlib.pcmux
Compiling module xil_defaultlib.immExt
Compiling module xil_defaultlib.regfilemux
Compiling module xil_defaultlib.regfilemux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.finalmux
Compiling module xil_defaultlib.slljump
Compiling module xil_defaultlib.jalmux
Compiling module xil_defaultlib.wnmux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.129 ; gain = 0.000
run 15 us
run 1500 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 8
[Sat Apr 29 18:32:34 2023] Launched synth_1...
Run output will be captured here: D:/VERILOG/331finalproject/331finalproject.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-3
INFO: [Device 21-403] Loading part xc7z010clg400-3
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1687.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 361 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1781.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1923.199 ; gain = 569.457
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr 29 18:37:19 2023] Launched impl_1...
Run output will be captured here: D:/VERILOG/331finalproject/331finalproject.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 8 -scripts_only
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8 -scripts_only
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8 -scripts_only
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr 29 18:40:46 2023] Launched impl_1...
Run output will be captured here: D:/VERILOG/331finalproject/331finalproject.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sat Apr 29 18:42:12 2023] Launched impl_1...
Run output will be captured here: D:/VERILOG/331finalproject/331finalproject.runs/impl_1/runme.log
set_property is_loc_fixed true [get_ports [list  {dataOut[31]} {dataOut[30]} {dataOut[29]} {dataOut[28]} {dataOut[27]} {dataOut[26]} {dataOut[25]} {dataOut[24]} {dataOut[23]} {dataOut[22]} {dataOut[21]} {dataOut[20]} {dataOut[19]} {dataOut[18]} {dataOut[17]} {dataOut[16]} {dataOut[15]} {dataOut[14]} {dataOut[13]} {dataOut[12]} {dataOut[11]} {dataOut[10]} {dataOut[9]} {dataOut[8]} {dataOut[7]} {dataOut[6]} {dataOut[5]} {dataOut[4]} {dataOut[3]} {dataOut[2]} {dataOut[1]} {dataOut[0]}]]
set_property is_loc_fixed true [get_ports [list  {dataOut[31]} {dataOut[30]} {dataOut[29]} {dataOut[28]} {dataOut[27]} {dataOut[26]} {dataOut[25]} {dataOut[24]} {dataOut[23]} {dataOut[22]} {dataOut[21]} {dataOut[20]} {dataOut[19]} {dataOut[18]} {dataOut[17]} {dataOut[16]} {dataOut[15]} {dataOut[14]} {dataOut[13]} {dataOut[12]} {dataOut[11]} {dataOut[10]} {dataOut[9]} {dataOut[8]} {dataOut[7]} {dataOut[6]} {dataOut[5]} {dataOut[4]} {dataOut[3]} {dataOut[2]} {dataOut[1]} {dataOut[0]}]]
set_property is_loc_fixed true [get_ports [list  {instrOut[31]} {instrOut[30]} {instrOut[29]} {instrOut[28]} {instrOut[27]} {instrOut[26]} {instrOut[25]} {instrOut[24]} {instrOut[23]} {instrOut[22]} {instrOut[21]} {instrOut[20]} {instrOut[19]} {instrOut[18]} {instrOut[17]} {instrOut[16]} {instrOut[15]} {instrOut[14]} {instrOut[13]} {instrOut[12]} {instrOut[11]} {instrOut[10]} {instrOut[9]} {instrOut[8]} {instrOut[7]} {instrOut[6]} {instrOut[5]} {instrOut[4]} {instrOut[3]} {instrOut[2]} {instrOut[1]} {instrOut[0]}]]
set_property is_loc_fixed true [get_ports [list  {pcout[31]} {pcout[30]} {pcout[29]} {pcout[28]} {pcout[27]} {pcout[26]} {pcout[25]} {pcout[24]} {pcout[23]} {pcout[22]} {pcout[21]} {pcout[20]} {pcout[19]} {pcout[18]} {pcout[17]} {pcout[16]} {pcout[15]} {pcout[14]} {pcout[13]} {pcout[12]} {pcout[11]} {pcout[10]} {pcout[9]} {pcout[8]} {pcout[7]} {pcout[6]} {pcout[5]} {pcout[4]} {pcout[3]} {pcout[2]} {pcout[1]} {pcout[0]}]]
set_property is_loc_fixed true [get_ports [list  clrn]]
set_property is_loc_fixed true [get_ports [list  {aluOut[31]} {aluOut[30]} {aluOut[29]} {aluOut[28]} {aluOut[27]} {aluOut[26]} {aluOut[25]} {aluOut[24]} {aluOut[23]} {aluOut[22]} {aluOut[21]} {aluOut[20]} {aluOut[19]} {aluOut[18]} {aluOut[17]} {aluOut[16]} {aluOut[15]} {aluOut[14]} {aluOut[13]} {aluOut[12]} {aluOut[11]} {aluOut[10]} {aluOut[9]} {aluOut[8]} {aluOut[7]} {aluOut[6]} {aluOut[5]} {aluOut[4]} {aluOut[3]} {aluOut[2]} {aluOut[1]} {aluOut[0]}]]
set_property is_loc_fixed true [get_ports [list  {aluOut[31]} {aluOut[30]} {aluOut[29]} {aluOut[28]} {aluOut[27]} {aluOut[26]} {aluOut[25]} {aluOut[24]} {aluOut[23]} {aluOut[22]} {aluOut[21]} {aluOut[20]} {aluOut[19]} {aluOut[18]} {aluOut[17]} {aluOut[16]} {aluOut[15]} {aluOut[14]} {aluOut[13]} {aluOut[12]} {aluOut[11]} {aluOut[10]} {aluOut[9]} {aluOut[8]} {aluOut[7]} {aluOut[6]} {aluOut[5]} {aluOut[4]} {aluOut[3]} {aluOut[2]} {aluOut[1]} {aluOut[0]}]]
set_property is_loc_fixed true [get_ports [list  {aluOut[31]} {aluOut[30]} {aluOut[29]} {aluOut[28]} {aluOut[27]} {aluOut[26]} {aluOut[25]} {aluOut[24]} {aluOut[23]} {aluOut[22]} {aluOut[21]} {aluOut[20]} {aluOut[19]} {aluOut[18]} {aluOut[17]} {aluOut[16]} {aluOut[15]} {aluOut[14]} {aluOut[13]} {aluOut[12]} {aluOut[11]} {aluOut[10]} {aluOut[9]} {aluOut[8]} {aluOut[7]} {aluOut[6]} {aluOut[5]} {aluOut[4]} {aluOut[3]} {aluOut[2]} {aluOut[1]} {aluOut[0]}]]
set_property PULLTYPE NONE [get_ports [list {aluOut[31]} {aluOut[30]} {aluOut[29]} {aluOut[28]} {aluOut[27]} {aluOut[26]} {aluOut[25]} {aluOut[24]} {aluOut[23]} {aluOut[22]} {aluOut[21]} {aluOut[20]} {aluOut[19]} {aluOut[18]} {aluOut[17]} {aluOut[16]} {aluOut[15]} {aluOut[14]} {aluOut[13]} {aluOut[12]} {aluOut[11]} {aluOut[10]} {aluOut[9]} {aluOut[8]} {aluOut[7]} {aluOut[6]} {aluOut[5]} {aluOut[4]} {aluOut[3]} {aluOut[2]} {aluOut[1]} {aluOut[0]}]]
save_constraints -force
INFO: [Project 1-239] Creating target file 'D:/VERILOG/331finalproject/331finalproject.srcs/constrs_1/new/datapath.xdc' for the 'constrs_1' constraints set.
INFO: [Project 1-96] Target constrs file set to 'D:/VERILOG/331finalproject/331finalproject.srcs/constrs_1/new/datapath.xdc' for the 'constrs_1' constraints set.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/VERILOG/Lab5/Lab5.srcs/utils_1/imports/synth_1/datapath.dcp with file D:/VERILOG/331finalproject/331finalproject.runs/synth_1/datapath.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Apr 29 18:44:41 2023] Launched synth_1...
Run output will be captured here: D:/VERILOG/331finalproject/331finalproject.runs/synth_1/runme.log
[Sat Apr 29 18:44:41 2023] Launched impl_1...
Run output will be captured here: D:/VERILOG/331finalproject/331finalproject.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-2938] 'wnfinal' is already implicitly declared on line 55 [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:86]
WARNING: [VRFC 10-3380] identifier 'addrext' is used before its declaration [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/finalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module finalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/immExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/instMemMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMemMux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/jalmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jalmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcadder2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/pcmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfilemux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfilemux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slli.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slli
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/slljump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slljump
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/wnmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wnmux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VERILOG/Lab5/Lab5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'aluimm' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:51]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'wnfinal' [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/datapath.v:88]
WARNING: [VRFC 10-3705] select index 0 into 'register' is out of bounds [D:/VERILOG/Lab5/Lab5.srcs/sources_1/new/regfile.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pcadder
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.instMemMux
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.slli
Compiling module xil_defaultlib.pcadder2
Compiling module xil_defaultlib.pcmux
Compiling module xil_defaultlib.immExt
Compiling module xil_defaultlib.regfilemux
Compiling module xil_defaultlib.regfilemux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.finalmux
Compiling module xil_defaultlib.slljump
Compiling module xil_defaultlib.jalmux
Compiling module xil_defaultlib.wnmux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VERILOG/331finalproject/331finalproject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2471.746 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Apr 29 18:48:26 2023] Launched impl_1...
Run output will be captured here: D:/VERILOG/331finalproject/331finalproject.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 29 18:50:00 2023...
