INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga_proj/dsp/dsp.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/fpga_proj/dsp/dsp.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
