#ifndef __SCU_H__
#define __SCU_H__

#include <platform.h>
#include <utils.h>

/* SCU0: CPU-die SCU */
#define SCU0_HWSTRAP				(SCU0_REG + 0x010)
#define   SCU0_HWSTRAP_DIS_RVAS			BIT(30)
#define   SCU0_HWSTRAP_DIS_WDTFULL		BIT(25)
#define   SCU0_HWSTRAP_DISARMICE_TZ		BIT(22)
#define   SCU0_HWSTRAP_DISABLE_XHCI		BIT(21)
#define   SCU0_HWSTRAP_BOOTEMMCSPEED		BIT(20)
#define   SCU0_HWSTRAP_VGA_CC			BIT(18)
#define   SCU0_HWSTRAP_EN_OPROM			BIT(17)
#define   SCU0_HWSTRAP_DISARMICE		BIT(16)
#define   SCU0_HWSTRAP_TSPRSNTSEL		BIT(9)
#define   SCU0_HWSTRAP_DISDEBUG			BIT(8)
#define   SCU0_HWSTRAP_HCLKHPLL			BIT(7)
#define   SCU0_HWSTRAP_HCLKSEL			GENMASK(6, 5)
#define   SCU0_HWSTRAP_CPUHPLL			BIT(4)
#define   SCU0_HWSTRAP_HPLLFREQ			GENMASK(3, 2)
#define   SCU0_HWSTRAP_BOOTSPI			BIT(1)
#define   SCU0_HWSTRAP_HWSTRAP_DISCPU		BIT(0)
#define SCU0_DBGCTL				(SCU0_REG + 0x0c8)
#define   SCU0_DBGCTL_MASK			GENMASK(14, 0)
#define   SCU0_DBGCTL_UARTDBG			BIT(1)
#define SCU0_RSTCTL1				(SCU0_REG + 0x200)
#define   SCU0_RSTCTL1_EMMC			BIT(17)
#define   SCU0_RSTCTL1_HACE			BIT(4)
#define SCU0_RSTCTL1_CLR			(SCU0_REG + 0x204)
#define   SCU0_RSTCTL1_CLR_EMMC			BIT(17)
#define   SCU0_RSTCTL1_CLR_HACE			BIT(4)
#define SCU0_CLKGATE1				(SCU0_REG + 0x240)
#define   SCU0_CLKGATE1_EMMC			BIT(27)
#define SCU0_CLKGATE1_CLR			(SCU0_REG + 0x244)
#define   SCU0_CLKGATE1_CLR_EMMC		BIT(27)
#define   SCU0_CLKGATE1_CLR_HACE		BIT(13)
#define SCU0_PCI_MISC70				(SCU0_REG + 0xa70)
#define   SCU0_PCI_MISC70_EN_PCIEXHCI0		BIT(3)
#define   SCU0_PCI_MISC70_EN_PCIEEHCI0		BIT(2)
#define   SCU0_PCI_MISC70_EN_PCIEVGA0		BIT(0)
#define SCU0_PCI_MISCF0				(SCU0_REG + 0xaf0)
#define   SCU0_PCI_MISCF0_EN_PCIEXHCI1		BIT(3)
#define   SCU0_PCI_MISCF0_EN_PCIEEHCI1		BIT(2)
#define   SCU0_PCI_MISCF0_EN_PCIEVGA1		BIT(0)
#define SCU0_WPROT1				(SCU0_REG + 0xe04)
#define   SCU0_WPROT1_0C8			BIT(18)

/* SCU1: IO-die SCU */
#define SCU1_CHIP_REV_ID			SCU1_REG
#define SCU1_HWSTRAP1				(SCU1_REG + 0x010)
#define   SCU1_HWSTRAP1_DIS_CPTRA		BIT(30)
#define   SCU1_HWSTRAP1_RECOVERY_USB_PORT	GENMASK(29, 28)
#define   SCU1_HWSTRAP1_RECOVERY_INTERFACE	GENMASK(27, 26)
#define   SCU1_HWSTRAP1_RECOVERY_I3C		(BIT(26) | BIT(27))
#define   SCU1_HWSTRAP1_RECOVERY_I2C		BIT(27)
#define   SCU1_HWSTRAP1_RECOVERY_USB		BIT(26)
#define   SCU1_HWSTRAP1_SPI_FLASH_4_BYTE_MODE	BIT(25)
#define   SCU1_HWSTRAP1_SPI_FLASH_WAIT_READY	BIT(24)
#define   SCU1_HWSTRAP1_BOOT_UFS		BIT(23)
#define   SCU1_HWSTRAP1_DIS_ROM			BIT(22)
#define   SCU1_HWSTRAP1_EN_ROM_INT		BIT(21)
#define   SCU1_HWSTRAP1_DIS_CPTRAJTAG		BIT(20)
#define   SCU1_HWSTRAP1_UARTDBGSEL		BIT(19)
#define   SCU1_HWSTRAP1_DIS_UARTDBG		BIT(18)
#define   SCU1_HWSTRAP1_DIS_WDTFULL		BIT(17)
#define   SCU1_HWSTRAP1_DISDEBUG1		BIT(16)
#define   SCU1_HWSTRAP1_LTPI0_IO_DRIVING	GENMASK(15, 14)
#define   SCU1_HWSTRAP1_ACPI_1			BIT(13)
#define   SCU1_HWSTRAP1_ACPI_0			BIT(12)
#define   SCU1_HWSTRAP1_BOOT_EMMC_UFS		BIT(11)
#define   SCU1_HWSTRAP1_HEARTBEAT_LED		BIT(10)
#define   SCU1_HWSTRAP1_LOW_SECURE		BIT(8)
#define   SCU1_HWSTRAP1_EN_EMCS			BIT(7)
#define   SCU1_HWSTRAP1_EN_GPIOPT		BIT(6)
#define   SCU1_HWSTRAP1_EN_SECBOOT		BIT(5)
#define   SCU1_HWSTRAP1_EN_RECOVERY_BOOT	BIT(4)
#define   SCU1_HWSTRAP1_LTPI0_EN		BIT(3)
#define   SCU1_HWSTRAP1_LTPI_IDX		BIT(2)
#define   SCU1_HWSTRAP1_LTPI1_EN		BIT(1)
#define   SCU1_HWSTRAP1_LTPI_MODE		BIT(0)
#define SCU1_HWSTRAP2				(SCU1_REG + 0x030)
#define   SCU1_HWSTRAP2_FMC_ABR_SINGLE_FLASH	BIT(29)
#define   SCU1_HWSTRAP2_FMC_ABR_CS_SWAP_DIS	BIT(28)
#define   SCU1_HWSTRAP2_ABR_REC_DIS		BIT(27)
#define   SCU1_HWSTRAP2_CHECK_FLASH_ACCESS	BIT(25)
#define   SCU1_HWSTRAP2_BOOT_SPI_FREQ		GENMASK(24, 23)
#define   SCU1_HWSTRAP2_RESERVED		GENMASK(22, 19)
#define   SCU1_HWSTRAP2_FWSPI_CRTM		GENMASK(18, 17)
#define   SCU1_HWSTRAP2_EN_FWSPIAUX		BIT(16)
#define   SCU1_HWSTRAP2_FWSPISIZE		GENMASK(15, 13)
#define   SCU1_HWSTRAP2_EN_CPTRA_DBG		BIT(11)
#define   SCU1_HWSTRAP2_TPM_PCR_INDEX		GENMASK(6, 2)
#define   SCU1_HWSTRAP2_ROM_CLEAR_SRAM		BIT(1)
#define   SCU1_HWSTRAP2_ABR			BIT(0)
#define SCU1_RSTLOG0				(SCU1_REG + 0x050)
#define   SCU1_RSTLOG0_BMC_CPU			BIT(12)
#define   SCU1_RSTLOG0_ABR			BIT(2)
#define   SCU1_RSTLOG0_EXTRSTN			BIT(1)
#define   SCU1_RSTLOG0_SRST			BIT(0)
#define SCU1_MISC1				(SCU1_REG + 0x0c0)
#define   SCU1_MISC1_UARTDBG_ROUTE		GENMASK(23, 22)
#define   SCU1_MISC1_UART12_ROUTE		GENMASK(21, 20)
#define SCU1_DBGCTL				(SCU1_REG + 0x0c8)
#define   SCU1_DBGCTL_MASK			GENMASK(7, 0)
#define   SCU1_DBGCTL_UARTDBG			BIT(6)
#define SCU1_RNG_CTRL				(SCU1_REG + 0x0f0)
#define   SCU1_RNG_CTRL_VLD			BIT(31)
#define SCU1_RNG_DATA				(SCU1_REG + 0x0f4)
#define SCU1_RSTCTL1				(SCU1_REG + 0x200)
#define   SCU1_RSTCTL1_I3C(x)			(BIT(16) << (x))
#define SCU1_RSTCTL1_CLR			(SCU1_REG + 0x204)
#define   SCU1_RSTCTL1_CLR_I3C(x)		(BIT(16) << (x))
#define SCU1_RSTCTL2				(SCU1_REG + 0x220)
#define   SCU1_RSTCTL2_LTPI1			BIT(22)
#define   SCU1_RSTCTL2_LTPI0			BIT(20)
#define   SCU1_RSTCTL2_I2C			BIT(15)
#define   SCU1_RSTCTL2_CPTRA			BIT(9)
#define SCU1_RSTCTL2_CLR			(SCU1_REG + 0x224)
#define   SCU1_RSTCTL2_CLR_I2C			BIT(15)
#define   SCU1_RSTCTL2_CLR_CPTRA		BIT(9)
#define SCU1_CLKGATE1				(SCU1_REG + 0x240)
#define   SCU1_CLKGATE1_I3C(x)			(BIT(16) << (x))
#define   SCU1_CLKGATE1_I2C			BIT(15)
#define SCU1_CLKGATE1_CLR			(SCU1_REG + 0x244)
#define   SCU1_CLKGATE1_CLR_I3C(x)		(BIT(16) << (x))
#define   SCU1_CLKGATE1_CLR_I2C		BIT(15)
#define SCU1_CLKGATE2				(SCU1_REG + 0x260)
#define   SCU1_CLKGATE2_LTPI1_TX		BIT(19)
#define   SCU1_CLKGATE2_LTPI_AHB		BIT(10)
#define   SCU1_CLKGATE2_LTPI0_TX		BIT(9)
#define SCU1_CLKGATE2_CLR			(SCU1_REG + 0x264)
#define SCU1_CPTRA_CTRL				(SCU1_REG + 0x130)
#define   SCU1_CPTRA_CTRL_SEC_STAT		GENMASK(10, 8)
#define   SCU1_CPTRA_CTRL_PWRGOOD		BIT(0)
#define SCU1_CPTRA_OBF_KEY(n)			(SCU1_REG + 0x140 + ((n) << 2))
#define SCU1_IO_SCRATCH_01			(SCU1_REG + 0x180)
#define SCU1_IO_SCRATCH_32			(SCU1_REG + 0x1fc)
#define   SCU1_IO_EXPDR_LTPI_DBG		BIT(31)
#define   SCU1_IO_EXPDR_FW_READY		BIT(0)
#define SCU1_HPLL_1				(SCU1_REG + 0x300)
#define SCU1_HPLL_2				(SCU1_REG + 0x304)
#define SCU1_APLL_1				(SCU1_REG + 0x310)
#define SCU1_APLL_2				(SCU1_REG + 0x314)
#define SCU1_DPLL_1				(SCU1_REG + 0x320)
#define SCU1_DPLL_2				(SCU1_REG + 0x324)
#define SCU1_L0PLL_1				(SCU1_REG + 0x340)
#define SCU1_L0PLL_2				(SCU1_REG + 0x344)
#define SCU1_L1PLL_1				(SCU1_REG + 0x350)
#define SCU1_L1PLL_2				(SCU1_REG + 0x354)
#define SCU1_PINMUX_GRP_A			(SCU1_REG + 0x400)
#define SCU1_PINMUX_GRP_B			(SCU1_REG + 0x404)
#define SCU1_PINMUX_GRP_C			(SCU1_REG + 0x408)
#define SCU1_PINMUX_GRP_D			(SCU1_REG + 0x40c)
#define SCU1_PINMUX_GRP_E			(SCU1_REG + 0x410)
#define SCU1_PINMUX_GRP_F			(SCU1_REG + 0x414)
#define SCU1_PINMUX_GRP_G			(SCU1_REG + 0x418)
#define SCU1_PINMUX_GRP_H			(SCU1_REG + 0x41c)
#define SCU1_PINMUX_GRP_I			(SCU1_REG + 0x420)
#define SCU1_PINMUX_GRP_J			(SCU1_REG + 0x424)
#define SCU1_PINMUX_GRP_K			(SCU1_REG + 0x428)
#define SCU1_PINMUX_GRP_L			(SCU1_REG + 0x42c)
#define SCU1_PINMUX_GRP_M			(SCU1_REG + 0x430)
#define SCU1_PINMUX_GRP_N			(SCU1_REG + 0x434)
#define SCU1_PINMUX_GRP_O			(SCU1_REG + 0x438)
#define SCU1_PINMUX_GRP_P			(SCU1_REG + 0x43c)
#define SCU1_PINMUX_GRP_Q			(SCU1_REG + 0x440)
#define SCU1_PINMUX_GRP_R			(SCU1_REG + 0x444)
#define SCU1_PINMUX_GRP_S			(SCU1_REG + 0x448)
#define SCU1_PINMUX_GRP_T			(SCU1_REG + 0x44c)
#define SCU1_PINMUX_GRP_U			(SCU1_REG + 0x450)
#define SCU1_PINMUX_GRP_V			(SCU1_REG + 0x454)
#define SCU1_PINMUX_GRP_W			(SCU1_REG + 0x458)
#define SCU1_PINMUX_GRP_X			(SCU1_REG + 0x45c)
#define SCU1_PINMUX_GRP_Y			(SCU1_REG + 0x460)
#define SCU1_PINMUX_GRP_Z			(SCU1_REG + 0x464)
#define SCU1_PINMUX_GRP_AA			(SCU1_REG + 0x468)
#define SCU1_PINMUX_GRP_AB			(SCU1_REG + 0x46c)
#define   SCU1_PINMUX_PIN7			GENMASK(31, 28)
#define   SCU1_PINMUX_PIN6			GENMASK(27, 24)
#define   SCU1_PINMUX_PIN5			GENMASK(23, 20)
#define   SCU1_PINMUX_PIN4			GENMASK(19, 16)
#define   SCU1_PINMUX_PIN3			GENMASK(15, 12)
#define   SCU1_PINMUX_PIN2			GENMASK(11, 8)
#define   SCU1_PINMUX_PIN1			GENMASK(7, 4)
#define   SCU1_PINMUX_PIN0			GENMASK(3, 0)
#define SCU1_PRIV_SCRATCH_0			(SCU1_REG + 0x7e0)
#define SCU1_EFUSE				(SCU1_REG + 0x804)
#define   SCU1_EFUSE_DIS_PROG_PUF		BIT(12)
#define   SCU1_EFUSE_DIS_ROM_PATCH		BIT(11)
#define   SCU1_EFUSE_DIS_CPTRA			BIT(6)
#define SCU1_CHIP_UNIQ_ID0			(SCU1_REG + 0x810)
#define SCU1_CHIP_UNIQ_ID1			(SCU1_REG + 0x814)

#define SCU1_OTPCFG				(SCU1_REG + 0x880)
#define SCU1_OTPCFG_01_00			(SCU1_OTPCFG + 0x0)
#define   OTPCFG0_WR_PROT_PUF			BIT(14)
#define SCU1_OTPCFG_03_02			(SCU1_OTPCFG + 0x4)
#define   OTPCFG2_DIS_SEC_BOOT_HW_STRAP		BIT(12)
#define   OTPCFG2_DIS_LOW_SECURE_KEY		BIT(11)
#define   OTPCFG2_EN_LMS_VERIFY			BIT(10)
#define   OTPCFG2_DEV_LIFE_CYCLE		(BIT(9) | BIT(8))
#define   OTPCFG2_RC_UART_PORT_SEL		GENMASK(7, 6)
#define   OTPCFG2_EN_EMMC_SW_RST		BIT(5)
#define   OTPCFG2_DIS_BOOT_MSG			BIT(4)
#define   OTPCFG2_DIS_RECOVERY_MODE		BIT(3)
#define   OTPCFG2_DIS_POST_ROM_PATCH		BIT(2)
#define   OTPCFG2_DIS_PRE_ROM_PATCH		BIT(1)
#define   OTPCFG2_BOOT_FROM_UART_PORT_SEL	BIT(0)

#define SCU1_OTPCFG_05_04			(SCU1_OTPCFG + 0x8)
#define   OTPCFG5_PRE_OTP_PATCH_SIZE		GENMASK(25, 16)
#define   OTPCFG4_PRE_OTP_PATCH_LOCATION	GENMASK(10, 1)
#define   OTPCFG4_PRE_OTP_PATCH_VLD		BIT(0)

#define SCU1_OTPCFG_07_06			(SCU1_OTPCFG + 0xc)
#define   OTPCFG7_POST_OTP_PATCH_SIZE		GENMASK(25, 16)
#define   OTPCFG6_POST_OTP_PATCH_LOCATION	GENMASK(10, 1)
#define   OTPCFG6_POST_OTP_PATCH_VLD		BIT(0)

#define SCU1_OTPCFG_09_08			(SCU1_OTPCFG + 0x10)
#define   OTPCFG9_EN_AUTO_LOAD			BIT(31)
#define   OTPCFG9_CPU_SCU0C8_AUTO_VAL		GENMASK(30, 16)

#define SCU1_OTPCFG_11_10			(SCU1_OTPCFG + 0x14)
#define   SCU1_OTPCFG11_EN_AUTO_LOAD_USR0	BIT(31)
#define   SCU1_OTPCFG11_R_PROT_USR0		BIT(30)
#define   SCU1_OTPCFG11_W_PROT_USR0		BIT(29)
#define   SCU1_OTPCFG11_OFFSET_USR0		GENMASK(27, 16)
#define   OTPCFG10_WR_PROT_SCU0C8		BIT(15)
#define   OTPCFG10_IO_SCU0C8_AUTO_VAL		GENMASK(14, 0)

#define SCU1_OTPCFG_13_12			(SCU1_OTPCFG + 0x18)
#define   SCU1_OTPCFG13_EN_AUTO_LOAD_SEC0	BIT(31)
#define   SCU1_OTPCFG13_R_PROT_SEC0		BIT(30)
#define   SCU1_OTPCFG13_W_PROT_SEC0		BIT(29)
#define   SCU1_OTPCFG13_OFFSET_SEC0		GENMASK(27, 16)
#define   SCU1_OTPCFG12_SIZE_USR0		GENMASK(15, 0)

#define SCU1_OTPCFG_15_14			(SCU1_OTPCFG + 0x1c)
#define   SCU1_OTPCFG14_SIZE_SEC0		GENMASK(15, 0)
#define   SCU1_OTPCFG15_I3C_I2C_CH		GENMASK(19, 16)
#define   SCU1_OTPCFG15_I3C_HJ_REQ		BIT(20)
#define   SCU1_OTPCFG15_I3C_DCR			GENMASK(31, 24)
#define   SCU1_OTPCFG15_I2C_SLAVE_ADDR	GENMASK(31, 24)

#define SCU1_OTPCFG_17_16			(SCU1_OTPCFG + 0x20)
#define SCU1_OTPCFG_19_18			(SCU1_OTPCFG + 0x24)
#define   SCU1_OTPCFG19_USB2UART_23_PORTS	BIT(23)
#define   SCU1_OTPCFG19_USB2UART_MODE3	        BIT(24)
#define   SCU1_OTPCFG19_USB2UART_ALL_MSG	BIT(25)
#define   SCU1_OTPCFG19_IO7_ROUTE_TO_UART11	BIT(31)
#define SCU1_OTPCFG_21_20			(SCU1_OTPCFG + 0x28)
#define   SCU1_OTPCFG21_SIZE_CPTRA0		GENMASK(31, 16)
#define   SCU1_OTPCFG20_EN_AUTO_LOAD_CPTRA0	BIT(15)
#define   SCU1_OTPCFG20_R_PROT_CPTRA0		BIT(14)
#define   SCU1_OTPCFG20_W_PROT_CPTRA0		BIT(13)
#define   SCU1_OTPCFG20_OFFSET_CPTRA0		GENMASK(11, 0)

#define SCU1_OTPCFG_23_22			(SCU1_OTPCFG + 0x2c)
#define   SCU1_OTPCFG23_RESERVED		GENMASK(31, 24)
#define   SCU1_OTPCFG23_LTPI1_PHYCLK_INV	GENMASK(23, 22)
#define   SCU1_OTPCFG23_LTPI0_PHYCLK_INV	GENMASK(21, 20)
#define   SCU1_OTPCFG23_LTPI1_IO_DRIVING	GENMASK(19, 18)
#define   SCU1_OTPCFG23_LTPI_FW_DL_ENA		BIT(17)
#define   SCU1_OTPCFG23_LTPI_CRC_FORMAT		BIT(16)
#define   SCU1_OTPCFG22_RESERVED		GENMASK(15, 0)

#define SCU1_OTPCFG_25_24			(SCU1_OTPCFG + 0x30)
#define   SCU1_OTPCFG25_CPU_SLI_TXCLK_SEL	GENMASK(31, 28)
#define   SCU1_OTPCFG25_CPU_SLI_TXCLK_INV	BIT(27)
#define   SCU1_OTPCFG25_CPU_SLI_RXCLK_INV	BIT(26)
#define   SCU1_OTPCFG25_CPU_SLI_V_PN_SWAP	BIT(21)
#define   SCU1_OTPCFG25_CPU_SLI_M_PN_SWAP	BIT(20)
#define   SCU1_OTPCFG25_CPU_SLI_H_PN_SWAP	BIT(19)
#define   SCU1_OTPCFG25_IO_SLI_V_PN_SWAP	BIT(18)
#define   SCU1_OTPCFG25_IO_SLI_M_PN_SWAP	BIT(17)
#define   SCU1_OTPCFG25_IO_SLI_H_PN_SWAP	BIT(16)
#define   SCU1_OTPCFG24_IO_SLI_TXCLK_SEL	GENMASK(15, 12)
#define   SCU1_OTPCFG24_IO_SLI_TXCLK_INV	BIT(11)
#define   SCU1_OTPCFG24_IO_SLI_TXCLK_DLY	GENMASK(10, 6)
#define   SCU1_OTPCFG24_IO_SLI_RXCLK_INV	BIT(5)
#define   SCU1_OTPCFG24_IO_SLI_RXCLK_DLY	GENMASK(4, 0)

#define SCU1_OTPCFG_27_26			(SCU1_OTPCFG + 0x34)
#define   SCU1_OTPCFG27_CPU_SLI_M_RXDLY_3	GENMASK(31, 28)
#define   SCU1_OTPCFG27_CPU_SLI_M_RXDLY_2	GENMASK(27, 24)
#define   SCU1_OTPCFG27_CPU_SLI_M_RXDLY_1	GENMASK(23, 20)
#define   SCU1_OTPCFG27_CPU_SLI_M_RXDLY_0	GENMASK(19, 16)
#define   SCU1_OTPCFG26_CPU_SLI_H_RXDLY_1	GENMASK(15, 12)
#define   SCU1_OTPCFG26_CPU_SLI_H_RXDLY_0	GENMASK(11, 8)
#define   SCU1_OTPCFG26_IO_SLI_H_RXDLY_1	GENMASK(7, 4)
#define   SCU1_OTPCFG26_IO_SLI_H_RXDLY_0	GENMASK(3, 0)

#define SCU1_OTPCFG_29_28			(SCU1_OTPCFG + 0x38)
#define   SCU1_OTPCFG29_CPU_SLI_V_RXDLY_1	GENMASK(31, 28)
#define   SCU1_OTPCFG29_CPU_SLI_V_RXDLY_0	GENMASK(27, 24)
#define   SCU1_OTPCFG29_IO_SLI_V_RXDLY_1	GENMASK(23, 20)
#define   SCU1_OTPCFG29_IO_SLI_V_RXDLY_0	GENMASK(19, 16)
#define   SCU1_OTPCFG28_IO_SLI_M_RXDLY_3	GENMASK(15, 12)
#define   SCU1_OTPCFG28_IO_SLI_M_RXDLY_2	GENMASK(11, 8)
#define   SCU1_OTPCFG28_IO_SLI_M_RXDLY_1	GENMASK(7, 4)
#define   SCU1_OTPCFG28_IO_SLI_M_RXDLY_0	GENMASK(3, 0)

#define SCU1_OTPCFG_31_30			(SCU1_OTPCFG + 0x3c)
#define   SCU1_OTPCFG31_LTPI1_DDR_DIS		BIT(31)
#define   SCU1_OTPCFG31_LTPI1_SPEED_CAPA_DIS	GENMASK(30, 16)
#define   SCU1_OTPCFG30_LTPI0_DDR_DIS		BIT(15)
#define   SCU1_OTPCFG30_LTPI0_SPEED_CAPA_DIS	GENMASK(14, 0)

#define SCU1_HCFG0				(SCU1_REG + 0xa00)
#define   SCU1_HCFG0_N0_EN_ERTC			BIT(11)
#define   SCU1_HCFG0_N0_EN_EDAF			BIT(10)
#define   SCU1_HCFG0_N0_EN_LPC			BIT(9)
#define   SCU1_HCFG0_N0_EN_ACPI			BIT(8)
#define   SCU1_HCFG0_N0_DIS_SIODEC		BIT(7)
#define   SCU1_HCFG0_N0_SIODECSEL		BIT(6)
#define   SCU1_HCFG0_N0_HSPI0_CRTM		GENMASK(5, 4)
#define   SCU1_HCFG0_N0_EN_HSPIAUX		BIT(3)
#define   SCU1_HCFG0_N0_HOSTSPISIZE0		GENMASK(2, 0)
#define SCU1_HCFG1				(SCU1_REG + 0xa10)
#define   SCU1_HCFG1_N1_EN_ERTC			BIT(11)
#define   SCU1_HCFG1_N1_EN_EDAF			BIT(10)
#define   SCU1_HCFG1_N1_EN_LPC			BIT(9)
#define   SCU1_HCFG1_N1_EN_ACPI			BIT(8)
#define   SCU1_HCFG1_N1_DIS_SIODEC		BIT(7)
#define   SCU1_HCFG1_N1_SIODECSEL		BIT(6)
#define   SCU1_HCFG1_N1_HSPI0_CRTM		GENMASK(5, 4)
#define   SCU1_HCFG1_N1_EN_HSPIAUX		BIT(3)
#define   SCU1_HCFG1_N1_HOSTSPISIZE0		GENMASK(2, 0)
#define SCU1_WPROT2				(SCU1_REG + 0xb04)
#define   SCU1_WPROT2_0C8			BIT(18)

#endif
