{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1659910637466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1659910637466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 07 19:17:17 2022 " "Processing started: Sun Aug 07 19:17:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1659910637466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1659910637466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off DetectorAndGenerator -c DetectorAndGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1659910637467 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1659910637606 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1659910637676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectorandgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectorandgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorAndGenerator-arch " "Found design unit 1: DetectorAndGenerator-arch" {  } { { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637931 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorAndGenerator " "Found entity 1: DetectorAndGenerator" {  } { { "DetectorAndGenerator.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1659910637931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DetectorAndGenerator " "Elaborating entity \"DetectorAndGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1659910637949 ""}
{ "Warning" "WSGN_SEARCH_FILE" "gerador.vhd 2 1 " "Using design file gerador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador-arch " "Found design unit 1: gerador-arch" {  } { { "gerador.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637955 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador " "Found entity 1: gerador" {  } { { "gerador.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637955 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910637955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador gerador:g " "Elaborating entity \"gerador\" for hierarchy \"gerador:g\"" {  } { { "DetectorAndGenerator.vhd" "g" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910637955 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generatorcontroller.vhd 2 1 " "Using design file generatorcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeneratorController-arch " "Found design unit 1: GeneratorController-arch" {  } { { "generatorcontroller.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/generatorcontroller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637961 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeneratorController " "Found entity 1: GeneratorController" {  } { { "generatorcontroller.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/generatorcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637961 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910637961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneratorController gerador:g\|GeneratorController:control " "Elaborating entity \"GeneratorController\" for hierarchy \"gerador:g\|GeneratorController:control\"" {  } { { "gerador.vhd" "control" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910637961 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn generatorcontroller.vhd(18) " "VHDL Process Statement warning at generatorcontroller.vhd(18): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "generatorcontroller.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/generatorcontroller.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1659910637962 "|DetectorAndGenerator|gerador:g|GeneratorController:control"}
{ "Warning" "WSGN_SEARCH_FILE" "message.vhd 2 1 " "Using design file message.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Message-arch " "Found design unit 1: Message-arch" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637967 ""} { "Info" "ISGN_ENTITY_NAME" "1 Message " "Found entity 1: Message" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910637967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Message gerador:g\|Message:m " "Elaborating entity \"Message\" for hierarchy \"gerador:g\|Message:m\"" {  } { { "gerador.vhd" "m" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910637967 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "firstMessage message.vhd(16) " "VHDL Variable Declaration warning at message.vhd(16): used initial value expression for variable \"firstMessage\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 16 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "secondMessage message.vhd(17) " "VHDL Variable Declaration warning at message.vhd(17): used initial value expression for variable \"secondMessage\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 17 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "thirdMessage message.vhd(18) " "VHDL Variable Declaration warning at message.vhd(18): used initial value expression for variable \"thirdMessage\" because variable was never assigned a value" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 18 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter message.vhd(14) " "VHDL Process Statement warning at message.vhd(14): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] message.vhd(20) " "Inferred latch for \"counter\[0\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] message.vhd(20) " "Inferred latch for \"counter\[1\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] message.vhd(20) " "Inferred latch for \"counter\[2\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] message.vhd(20) " "Inferred latch for \"counter\[3\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] message.vhd(20) " "Inferred latch for \"counter\[4\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] message.vhd(20) " "Inferred latch for \"counter\[5\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] message.vhd(20) " "Inferred latch for \"counter\[6\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] message.vhd(20) " "Inferred latch for \"counter\[7\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] message.vhd(20) " "Inferred latch for \"counter\[8\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] message.vhd(20) " "Inferred latch for \"counter\[9\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] message.vhd(20) " "Inferred latch for \"counter\[10\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] message.vhd(20) " "Inferred latch for \"counter\[11\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] message.vhd(20) " "Inferred latch for \"counter\[12\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] message.vhd(20) " "Inferred latch for \"counter\[13\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] message.vhd(20) " "Inferred latch for \"counter\[14\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] message.vhd(20) " "Inferred latch for \"counter\[15\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] message.vhd(20) " "Inferred latch for \"counter\[16\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] message.vhd(20) " "Inferred latch for \"counter\[17\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637968 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] message.vhd(20) " "Inferred latch for \"counter\[18\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] message.vhd(20) " "Inferred latch for \"counter\[19\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] message.vhd(20) " "Inferred latch for \"counter\[20\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] message.vhd(20) " "Inferred latch for \"counter\[21\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] message.vhd(20) " "Inferred latch for \"counter\[22\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] message.vhd(20) " "Inferred latch for \"counter\[23\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] message.vhd(20) " "Inferred latch for \"counter\[24\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] message.vhd(20) " "Inferred latch for \"counter\[25\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] message.vhd(20) " "Inferred latch for \"counter\[26\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] message.vhd(20) " "Inferred latch for \"counter\[27\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] message.vhd(20) " "Inferred latch for \"counter\[28\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] message.vhd(20) " "Inferred latch for \"counter\[29\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] message.vhd(20) " "Inferred latch for \"counter\[30\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] message.vhd(20) " "Inferred latch for \"counter\[31\]\" at message.vhd(20)" {  } { { "message.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/message.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637969 "|DetectorAndGenerator|gerador:g|Message:m"}
{ "Warning" "WSGN_SEARCH_FILE" "header.vhd 2 1 " "Using design file header.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Header-arch " "Found design unit 1: Header-arch" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Header " "Found entity 1: Header" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637974 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910637974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Header gerador:g\|Header:h " "Elaborating entity \"Header\" for hierarchy \"gerador:g\|Header:h\"" {  } { { "gerador.vhd" "h" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910637974 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[4\] header.vhd(13) " "Inferred latch for \"transmissionBus\[4\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637975 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[3\] header.vhd(13) " "Inferred latch for \"transmissionBus\[3\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637975 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[2\] header.vhd(13) " "Inferred latch for \"transmissionBus\[2\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637975 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[1\] header.vhd(13) " "Inferred latch for \"transmissionBus\[1\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637975 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "transmissionBus\[0\] header.vhd(13) " "Inferred latch for \"transmissionBus\[0\]\" at header.vhd(13)" {  } { { "header.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/header.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637975 "|DetectorAndGenerator|gerador:g|Header:h"}
{ "Warning" "WSGN_SEARCH_FILE" "transmissor.vhd 2 1 " "Using design file transmissor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmissor-arch " "Found design unit 1: transmissor-arch" {  } { { "transmissor.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/transmissor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637980 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmissor " "Found entity 1: transmissor" {  } { { "transmissor.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/transmissor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637980 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910637980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmissor gerador:g\|transmissor:t " "Elaborating entity \"transmissor\" for hierarchy \"gerador:g\|transmissor:t\"" {  } { { "gerador.vhd" "t" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/gerador.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910637980 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s\[0\] transmissor.vhd(19) " "Using initial value X (don't care) for net \"s\[0\]\" at transmissor.vhd(19)" {  } { { "transmissor.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/transmissor.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1659910637981 "|DetectorAndGenerator|gerador:g|transmissor:t"}
{ "Warning" "WSGN_SEARCH_FILE" "flipflop.vhd 2 1 " "Using design file flipflop.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-behaviour " "Found design unit 1: flipFlop-behaviour" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637986 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910637986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop gerador:g\|transmissor:t\|flipFlop:f0 " "Elaborating entity \"flipFlop\" for hierarchy \"gerador:g\|transmissor:t\|flipFlop:f0\"" {  } { { "transmissor.vhd" "f0" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/transmissor.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910637986 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set flipflop.vhd(18) " "VHDL Process Statement warning at flipflop.vhd(18): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1659910637987 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "setIn flipflop.vhd(19) " "VHDL Process Statement warning at flipflop.vhd(19): signal \"setIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1659910637987 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f0"}
{ "Warning" "WSGN_SEARCH_FILE" "detector.vhd 2 1 " "Using design file detector.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Detector-arch " "Found design unit 1: Detector-arch" {  } { { "detector.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637996 ""} { "Info" "ISGN_ENTITY_NAME" "1 Detector " "Found entity 1: Detector" {  } { { "detector.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910637996 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910637996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detector Detector:d " "Elaborating entity \"Detector\" for hierarchy \"Detector:d\"" {  } { { "DetectorAndGenerator.vhd" "d" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/DetectorAndGenerator.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910637997 ""}
{ "Warning" "WSGN_SEARCH_FILE" "receptor.vhd 2 1 " "Using design file receptor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receptor-arch " "Found design unit 1: Receptor-arch" {  } { { "receptor.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/receptor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910638006 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receptor " "Found entity 1: Receptor" {  } { { "receptor.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/receptor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910638006 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910638006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receptor Detector:d\|Receptor:r " "Elaborating entity \"Receptor\" for hierarchy \"Detector:d\|Receptor:r\"" {  } { { "detector.vhd" "r" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detector.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910638007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "detectorcontroller.vhd 2 1 " "Using design file detectorcontroller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorController-arch " "Found design unit 1: DetectorController-arch" {  } { { "detectorcontroller.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detectorcontroller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910638021 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorController " "Found entity 1: DetectorController" {  } { { "detectorcontroller.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detectorcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910638021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910638021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorController Detector:d\|DetectorController:c " "Elaborating entity \"DetectorController\" for hierarchy \"Detector:d\|DetectorController:c\"" {  } { { "detector.vhd" "c" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detector.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910638022 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a detectorcontroller.vhd(19) " "Verilog HDL or VHDL warning at detectorcontroller.vhd(19): object \"a\" assigned a value but never read" {  } { { "detectorcontroller.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detectorcontroller.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1659910638022 "|DetectorAndGenerator|Detector:d|DetectorController:c"}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador.vhd 2 1 " "Using design file decodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-arch " "Found design unit 1: Decodificador-arch" {  } { { "decodificador.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/decodificador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910638027 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "decodificador.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1659910638027 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1659910638027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Detector:d\|Decodificador:d " "Elaborating entity \"Decodificador\" for hierarchy \"Detector:d\|Decodificador:d\"" {  } { { "detector.vhd" "d" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/detector.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1659910638028 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f12\|data gerador:g\|transmissor:t\|flipFlop:f12\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f12\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f12\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f12\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f12\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910638348 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f12|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f11\|data gerador:g\|transmissor:t\|flipFlop:f11\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f11\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f11\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f11\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f11\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910638348 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f11|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f10\|data gerador:g\|transmissor:t\|flipFlop:f10\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f10\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f10\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f10\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f10\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910638348 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f10|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f9\|data gerador:g\|transmissor:t\|flipFlop:f9\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f9\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f9\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f9\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f9\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910638348 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f9|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f8\|data gerador:g\|transmissor:t\|flipFlop:f8\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f8\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f8\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f8\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f8\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910638348 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f8|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f6\|data gerador:g\|transmissor:t\|flipFlop:f6\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f6\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f6\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f6\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f6\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910638348 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f6|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f3\|data gerador:g\|transmissor:t\|flipFlop:f3\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f3\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f3\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f3\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f3\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910638348 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f3|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f2\|data gerador:g\|transmissor:t\|flipFlop:f2\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f3\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f2\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f2\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f3\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910638348 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f2|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f1\|data gerador:g\|transmissor:t\|flipFlop:f1\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f1\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f1\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f1\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f1\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910638348 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f1|data"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gerador:g\|transmissor:t\|flipFlop:f0\|data gerador:g\|transmissor:t\|flipFlop:f0\|data~_emulated gerador:g\|transmissor:t\|flipFlop:f6\|data~1 " "Register \"gerador:g\|transmissor:t\|flipFlop:f0\|data\" is converted into an equivalent circuit using register \"gerador:g\|transmissor:t\|flipFlop:f0\|data~_emulated\" and latch \"gerador:g\|transmissor:t\|flipFlop:f6\|data~1\"" {  } { { "flipflop.vhd" "" { Text "D:/Externo/Projetos/UFABC/ufabc-sistemas-digitais/quartus/flipflop.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1659910638348 "|DetectorAndGenerator|gerador:g|transmissor:t|flipFlop:f0|data"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1659910638348 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1659910638468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1659910638649 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1659910638649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "286 " "Implemented 286 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1659910638703 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1659910638703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "275 " "Implemented 275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1659910638703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1659910638703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1659910638723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 07 19:17:18 2022 " "Processing ended: Sun Aug 07 19:17:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1659910638723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1659910638723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1659910638723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1659910638723 ""}
