;redcode
;assert 1
	SPL 0, <362
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	SLT -0, 900
	ADD 3, 320
	DAT #0, <332
	MOV -7, <-20
	JMN -1, @-20
	JMN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SLT 805, 232
	JMP <127, 106
	SUB 12, @10
	SUB #300, 90
	CMP 300, 80
	CMP 300, 80
	JMN 0, <67
	MOV -7, <-20
	SUB #0, -10
	SUB #0, -10
	SUB @121, 106
	JMP <127, 106
	ADD <-30, 9
	DJN @106, 80
	SUB #0, -10
	JMZ 700, #602
	JMZ 700, #602
	JMP @12, #200
	DJN @106, 80
	DJN @106, 80
	SUB #300, 90
	SUB <10, 8
	SUB 12, @10
	CMP @127, 106
	SPL 0, <332
	CMP @127, 106
	MOV -1, <-20
	CMP @127, 106
	SUB <10, 8
	SPL 0, <332
	CMP -207, <-120
	SUB <10, 8
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <362
	CMP -207, <-120
	MOV -1, <-20
