{
  "design": {
    "design_info": {
      "boundary_crc": "0xB8C012E0B197A6FC",
      "device": "xcku060-ffva1156-2-e",
      "name": "dsp1",
      "synth_flow_mode": "Singular",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "adc_ch0": {
        "ddc": {
          "ddc_sat_or": "",
          "axis_combiner": "",
          "axis_subset_i": "",
          "axis_subset_q": "",
          "ddc_axi_interc": {
            "xbar": "",
            "s00_couplers": {
              "s00_regslice": "",
              "auto_pc": ""
            },
            "m00_couplers": {},
            "m01_couplers": {},
            "m02_couplers": {},
            "m03_couplers": {},
            "m04_couplers": {},
            "m05_couplers": {}
          },
          "ddc_in_broadcast": "",
          "ddc_iq_fmtr": "",
          "ddc_mixer": "",
          "ddc_nco": "",
          "ddc_sat_sc2vctr": "",
          "ddc_stage2_fir": "",
          "ddc_stage3_fir": "",
          "iq_broadcast": "",
          "ddc_stage1_fir": "",
          "round_16i": "",
          "round_16q": ""
        },
        "thresh_gating": {
          "detect_axis_decompose": "",
          "threshold_gate_cntl": "",
          "detect_vctr_subset": "",
          "thresh_axi_interconnect": {
            "xbar": "",
            "s00_couplers": {
              "s00_regslice": "",
              "auto_pc": ""
            },
            "m00_couplers": {},
            "m01_couplers": {}
          },
          "thresh_det": ""
        },
        "axi_interc": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {},
          "m01_couplers": {
            "auto_pc": ""
          },
          "m02_couplers": {},
          "m03_couplers": {
            "auto_pc": ""
          },
          "m04_couplers": {
            "auto_pc": ""
          }
        },
        "axis_broadcast": "",
        "axis_combine": "",
        "irq_pls_aggr": "",
        "irq_vctr": "",
        "pwr_meter": "",
        "bypass_mux": ""
      },
      "adc_ch1": {
        "thresh_gating": {
          "detect_axis_decompose": "",
          "detect_vctr_subset": "",
          "thresh_axi_interconnect": {
            "xbar": "",
            "s00_couplers": {
              "s00_regslice": "",
              "auto_pc": ""
            },
            "m00_couplers": {},
            "m01_couplers": {}
          },
          "thresh_det": "",
          "threshold_gate_cntl": ""
        },
        "ddc": {
          "ddc_sat_or": "",
          "axis_combiner": "",
          "axis_subset_i": "",
          "axis_subset_q": "",
          "ddc_axi_interc": {
            "xbar": "",
            "s00_couplers": {
              "s00_regslice": "",
              "auto_pc": ""
            },
            "m00_couplers": {},
            "m01_couplers": {},
            "m02_couplers": {},
            "m03_couplers": {},
            "m04_couplers": {},
            "m05_couplers": {}
          },
          "ddc_in_broadcast": "",
          "ddc_iq_fmtr": "",
          "ddc_mixer": "",
          "ddc_nco": "",
          "ddc_sat_sc2vctr": "",
          "ddc_stage1_fir": "",
          "ddc_stage2_fir": "",
          "ddc_stage3_fir": "",
          "iq_broadcast": "",
          "round_16i": "",
          "round_16q": ""
        },
        "axi_interc": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {},
          "m01_couplers": {
            "auto_pc": ""
          },
          "m02_couplers": {},
          "m03_couplers": {
            "auto_pc": ""
          },
          "m04_couplers": {
            "auto_pc": ""
          }
        },
        "axis_broadcast": "",
        "axis_combine": "",
        "bypass_mux": "",
        "irq_pls_aggr": "",
        "irq_vctr": "",
        "pwr_meter": ""
      },
      "adc_ch2": {
        "thresh_gating": {
          "detect_axis_decompose": "",
          "detect_vctr_subset": "",
          "thresh_axi_interconnect": {
            "xbar": "",
            "s00_couplers": {
              "s00_regslice": "",
              "auto_pc": ""
            },
            "m00_couplers": {},
            "m01_couplers": {}
          },
          "thresh_det": "",
          "threshold_gate_cntl": ""
        },
        "ddc": {
          "ddc_sat_or": "",
          "axis_combiner": "",
          "axis_subset_i": "",
          "axis_subset_q": "",
          "ddc_axi_interc": {
            "xbar": "",
            "s00_couplers": {
              "s00_regslice": "",
              "auto_pc": ""
            },
            "m00_couplers": {},
            "m01_couplers": {},
            "m02_couplers": {},
            "m03_couplers": {},
            "m04_couplers": {},
            "m05_couplers": {}
          },
          "ddc_in_broadcast": "",
          "ddc_iq_fmtr": "",
          "ddc_mixer": "",
          "ddc_nco": "",
          "ddc_sat_sc2vctr": "",
          "ddc_stage1_fir": "",
          "ddc_stage2_fir": "",
          "ddc_stage3_fir": "",
          "iq_broadcast": "",
          "round_16i": "",
          "round_16q": ""
        },
        "axi_interc": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {},
          "m01_couplers": {
            "auto_pc": ""
          },
          "m02_couplers": {},
          "m03_couplers": {
            "auto_pc": ""
          },
          "m04_couplers": {
            "auto_pc": ""
          }
        },
        "axis_broadcast": "",
        "axis_combine": "",
        "bypass_mux": "",
        "irq_pls_aggr": "",
        "irq_vctr": "",
        "pwr_meter": ""
      },
      "dac0": {
        "interp": {
          "ddc_sat_or": "",
          "ddc_axi_interconnect": {
            "xbar": "",
            "s00_couplers": {
              "s00_regslice": "",
              "auto_pc": ""
            },
            "m00_couplers": {},
            "m01_couplers": {},
            "m02_couplers": {}
          },
          "ddc_sat_scalar2vctr": "",
          "interp_stage2": "",
          "interp_stage3": "",
          "interp_stage1": ""
        },
        "axi_interc": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {},
          "m01_couplers": {
            "auto_pc": ""
          },
          "m02_couplers": {
            "auto_pc": ""
          }
        },
        "axis_broadcast": "",
        "bypass_mux": "",
        "irq_pls_aggr": "",
        "irq_vctr": ""
      },
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {}
      },
      "px_scalar2vctr_0": "",
      "zero_const": ""
    },
    "interface_ports": {
      "s_axi_csr": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "26"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dsp_s_axi_csr_aclk"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_adc_ch0_pdti": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "2"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "128"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dsp_s_axis_pdti_aclk"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_adc_ch0_pdti": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "128",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dsp_s_axis_pdti_aclk"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_adc_ch1_pdti": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "128",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dsp_s_axis_pdti_aclk"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_adc_ch1_pdti": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "2"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "128"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dsp_s_axis_pdti_aclk"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_adc_ch2_pdti": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "2"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "128"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "200000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dsp_s_axis_pdti_aclk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "s_axis_dac_pdti": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "128"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dsp_s_axis_pdti_aclk",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_adc_ch2_pdti": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "128",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dsp_s_axis_pdti_aclk"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "m_axis_dac_pdti": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "128",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "dsp_s_axis_pdti_aclk"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "s_axis_adc_pdti_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "s_axis_adc_pdti_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axis_adc_ch0_pdti:m_axis_adc_ch0_pdti:m_axis_adc_ch1_pdti:s_axis_adc_ch1_pdti:s_axis_adc_ch2_pdti:m_axis_adc_ch2_pdti"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_adc_pdti_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "dsp_s_axis_pdti_aclk"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "s_axi_csr_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axi_csr"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_csr_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "dsp_s_axi_csr_aclk"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "s_axi_csr_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "dsp_irq": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "s_axis_dac_pdti_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s_axis_dac_pdti:m_axis_dac_pdti"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axis_dac_pdti_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "dsp_s_axis_pdti_aclk"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "s_axis_dac_pdti_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "adc_ch0": {
        "interface_ports": {
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axis_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_pdti": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axis_pdti_aresetn": {
            "direction": "I"
          },
          "s_axis_pdti_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "irq": {
            "direction": "O"
          }
        },
        "components": {
          "ddc": {
            "interface_ports": {
              "s_axis_pdti": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_pdti": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axi_csr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axis_16bit_pdti": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "s_axis_pdti_aclk": {
                "direction": "I"
              },
              "s_axi_csr_ack": {
                "direction": "I"
              },
              "s_axi_csr_aresetn": {
                "direction": "I"
              },
              "s_axis_pdti_aresetn": {
                "direction": "I"
              },
              "sat1_irq": {
                "direction": "O"
              },
              "sat": {
                "direction": "O"
              },
              "sat2_irq": {
                "direction": "O"
              },
              "sat3_irq": {
                "direction": "O"
              }
            },
            "components": {
              "ddc_sat_or": {
                "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
                "xci_name": "dsp1_ddc_sat_or_0",
                "parameters": {
                  "C_OPERATION": {
                    "value": "or"
                  },
                  "C_SIZE": {
                    "value": "3"
                  }
                }
              },
              "axis_combiner": {
                "vlnv": "xilinx.com:ip:axis_combiner:1.1",
                "xci_name": "dsp1_axis_combiner_0_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2"
                  },
                  "TUSER_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "axis_subset_i": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "dsp1_axis_subset_i_0",
                "parameters": {
                  "M_HAS_TREADY": {
                    "value": "0"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "64"
                  },
                  "S_HAS_TREADY": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "6"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "128"
                  },
                  "TDATA_REMAP": {
                    "value": "tdata[23:0]"
                  },
                  "TUSER_REMAP": {
                    "value": "tuser[63:0]"
                  }
                }
              },
              "axis_subset_q": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "dsp1_axis_subset_q_0",
                "parameters": {
                  "M_HAS_TREADY": {
                    "value": "0"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "64"
                  },
                  "S_HAS_TREADY": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "6"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "128"
                  },
                  "TDATA_REMAP": {
                    "value": "tdata[47:24]"
                  },
                  "TUSER_REMAP": {
                    "value": "tuser[127:64]"
                  }
                }
              },
              "ddc_axi_interc": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "dsp1_ddc_axi_interconnect_0",
                "parameters": {
                  "M00_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M01_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M02_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M03_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M04_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M05_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "NUM_MI": {
                    "value": "6"
                  },
                  "S00_HAS_REGSLICE": {
                    "value": "1"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M02_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M03_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M04_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M05_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M02_ARESETN"
                      }
                    }
                  },
                  "M02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M03_ARESETN"
                      }
                    }
                  },
                  "M03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M04_ARESETN"
                      }
                    }
                  },
                  "M04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M05_ARESETN"
                      }
                    }
                  },
                  "M05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "dsp1_xbar_31",
                    "parameters": {
                      "NUM_MI": {
                        "value": "6"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "s00_regslice": {
                        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                        "xci_name": "dsp1_s00_regslice_50"
                      },
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "dsp1_auto_pc_0",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "s00_regslice_to_auto_pc": {
                        "interface_ports": [
                          "s00_regslice/M_AXI",
                          "auto_pc/S_AXI"
                        ]
                      },
                      "auto_pc_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      },
                      "s00_couplers_to_s00_regslice": {
                        "interface_ports": [
                          "S_AXI",
                          "s00_regslice/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "s00_regslice/aclk",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "s00_regslice/aresetn",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m02_couplers_to_m02_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m03_couplers_to_m03_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m04_couplers_to_m04_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m05_couplers_to_m05_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "m01_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "m05_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M05_AXI",
                      "m05_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m05_couplers": {
                    "interface_ports": [
                      "xbar/M05_AXI",
                      "m05_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m04_couplers": {
                    "interface_ports": [
                      "xbar/M04_AXI",
                      "m04_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m03_couplers": {
                    "interface_ports": [
                      "xbar/M03_AXI",
                      "m03_couplers/S_AXI"
                    ]
                  },
                  "m04_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M04_AXI",
                      "m04_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "m02_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M02_AXI",
                      "m02_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m02_couplers": {
                    "interface_ports": [
                      "xbar/M02_AXI",
                      "m02_couplers/S_AXI"
                    ]
                  },
                  "m03_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M03_AXI",
                      "m03_couplers/M_AXI"
                    ]
                  },
                  "m00_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "ddc_axi_interc_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  }
                },
                "nets": {
                  "ddc_axi_interc_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m02_couplers/M_ACLK",
                      "m03_couplers/M_ACLK",
                      "m04_couplers/M_ACLK",
                      "m05_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK",
                      "m02_couplers/S_ACLK",
                      "m03_couplers/S_ACLK",
                      "m04_couplers/S_ACLK",
                      "m05_couplers/S_ACLK"
                    ]
                  },
                  "ddc_axi_interc_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m02_couplers/M_ARESETN",
                      "m03_couplers/M_ARESETN",
                      "m04_couplers/M_ARESETN",
                      "m05_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN",
                      "m02_couplers/S_ARESETN",
                      "m03_couplers/S_ARESETN",
                      "m04_couplers/S_ARESETN",
                      "m05_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "ddc_in_broadcast": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "xci_name": "dsp1_ddc_in_broadcast_0",
                "parameters": {
                  "HAS_TREADY": {
                    "value": "0"
                  },
                  "M00_TDATA_REMAP": {
                    "value": "tdata[15:0]"
                  },
                  "M00_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "M01_TDATA_REMAP": {
                    "value": "tdata[15:0]"
                  },
                  "M01_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "2"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "128"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "2"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "ddc_iq_fmtr": {
                "vlnv": "pentek.com:px_ip:px_axis_iq_fmtr_1:1.0",
                "xci_name": "dsp1_ddc_iq_fmtr_0"
              },
              "ddc_mixer": {
                "vlnv": "pentek.com:px_ip:px_axis_mixer_1:1.0",
                "xci_name": "dsp1_ddc_mixer_0",
                "parameters": {
                  "chan": {
                    "value": "4"
                  },
                  "sub_chan": {
                    "value": "false"
                  }
                }
              },
              "ddc_nco": {
                "vlnv": "pentek.com:px_ip:px_axis_nco_1:1.0",
                "xci_name": "dsp1_ddc_nco_0"
              },
              "ddc_sat_sc2vctr": {
                "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
                "xci_name": "dsp1_ddc_sat_scalar2vctr_0",
                "parameters": {
                  "number_inputs": {
                    "value": "3"
                  }
                }
              },
              "ddc_stage2_fir": {
                "vlnv": "pentek.com:px_ip:px_axis_fdecfir32_1:1.0",
                "xci_name": "dsp1_ddc_stage1_fir_3"
              },
              "ddc_stage3_fir": {
                "vlnv": "pentek.com:px_ip:px_axis_fdecfir32_1:1.0",
                "xci_name": "dsp1_ddc_stage2_fir_3",
                "parameters": {
                  "bypass_in_lower": {
                    "value": "false"
                  },
                  "out_res": {
                    "value": "24"
                  }
                }
              },
              "iq_broadcast": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "xci_name": "dsp1_iq_broadcast_0",
                "parameters": {
                  "M00_TDATA_REMAP": {
                    "value": "tdata[47:0]"
                  },
                  "M00_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "M01_TDATA_REMAP": {
                    "value": "tdata[47:0]"
                  },
                  "M01_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "M02_TDATA_REMAP": {
                    "value": "tdata[47:0]"
                  },
                  "M02_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "NUM_MI": {
                    "value": "3"
                  }
                }
              },
              "ddc_stage1_fir": {
                "vlnv": "pentek.com:px_ip:px_axis_fdecfir32_1:1.0",
                "xci_name": "dsp1_px_axis_fdecfir32_1_0_0"
              },
              "round_16i": {
                "vlnv": "pentek.com:px_ip:px_axis_round:1.0",
                "xci_name": "dsp1_round_16i_0",
                "parameters": {
                  "has_tuser": {
                    "value": "true"
                  },
                  "tuser_width": {
                    "value": "64"
                  }
                }
              },
              "round_16q": {
                "vlnv": "pentek.com:px_ip:px_axis_round:1.0",
                "xci_name": "dsp1_round_16q_0",
                "parameters": {
                  "has_tuser": {
                    "value": "true"
                  },
                  "tuser_width": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "s_axis_pdti_1": {
                "interface_ports": [
                  "s_axis_pdti",
                  "ddc_in_broadcast/S_AXIS"
                ]
              },
              "axis_combiner_0_M_AXIS": {
                "interface_ports": [
                  "m_axis_16bit_pdti",
                  "axis_combiner/M_AXIS"
                ]
              },
              "ddc_stage2_fir1_m_axis_pdti": {
                "interface_ports": [
                  "ddc_stage3_fir/m_axis_pdti",
                  "iq_broadcast/S_AXIS"
                ]
              },
              "round_16i_m_axis": {
                "interface_ports": [
                  "round_16i/m_axis",
                  "axis_combiner/S00_AXIS"
                ]
              },
              "axis_subset_q_M_AXIS": {
                "interface_ports": [
                  "round_16q/s_axis",
                  "axis_subset_q/M_AXIS"
                ]
              },
              "ddc_mixer_m_axis_pdti": {
                "interface_ports": [
                  "ddc_mixer/m_axis_pdti",
                  "ddc_stage1_fir/s_axis_pdti"
                ]
              },
              "ddc_stage1_fir_m_axis_pdti": {
                "interface_ports": [
                  "ddc_stage1_fir/m_axis_pdti",
                  "ddc_stage2_fir/s_axis_pdti"
                ]
              },
              "ddc_axi_interc_M03_AXI": {
                "interface_ports": [
                  "ddc_stage2_fir/s_axi_csr",
                  "ddc_axi_interc/M03_AXI"
                ]
              },
              "round_16q_m_axis": {
                "interface_ports": [
                  "round_16q/m_axis",
                  "axis_combiner/S01_AXIS"
                ]
              },
              "iq_broadcast_M01_AXIS": {
                "interface_ports": [
                  "iq_broadcast/M01_AXIS",
                  "axis_subset_q/S_AXIS"
                ]
              },
              "ddc_axi_interc_M02_AXI": {
                "interface_ports": [
                  "ddc_axi_interc/M02_AXI",
                  "ddc_stage1_fir/s_axi_csr"
                ]
              },
              "s_axi_csr_1": {
                "interface_ports": [
                  "s_axi_csr",
                  "ddc_axi_interc/S00_AXI"
                ]
              },
              "ch0_iq_fmtr_m_axis_pdti": {
                "interface_ports": [
                  "m_axis_pdti",
                  "ddc_iq_fmtr/m_axis_pdti"
                ]
              },
              "axis_broadcaster_0_M01_AXIS": {
                "interface_ports": [
                  "ddc_in_broadcast/M01_AXIS",
                  "ddc_nco/s_axis_pdti"
                ]
              },
              "iq_broadcast_M00_AXIS": {
                "interface_ports": [
                  "iq_broadcast/M00_AXIS",
                  "axis_subset_i/S_AXIS"
                ]
              },
              "ddc_stage2_fir_m_axis_pdti": {
                "interface_ports": [
                  "ddc_stage2_fir/m_axis_pdti",
                  "ddc_stage3_fir/s_axis_pdti"
                ]
              },
              "iq_broadcast_M02_AXIS": {
                "interface_ports": [
                  "iq_broadcast/M02_AXIS",
                  "ddc_iq_fmtr/s_axis_pdti"
                ]
              },
              "ddc_axi_interc_M04_AXI": {
                "interface_ports": [
                  "ddc_stage3_fir/s_axi_csr",
                  "ddc_axi_interc/M04_AXI"
                ]
              },
              "axi_interconnect_0_M01_AXI": {
                "interface_ports": [
                  "ddc_axi_interc/M01_AXI",
                  "ddc_nco/s_axi_csr"
                ]
              },
              "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                  "ddc_axi_interc/M00_AXI",
                  "ddc_mixer/s_axi_csr"
                ]
              },
              "axis_broadcaster_0_M00_AXIS": {
                "interface_ports": [
                  "ddc_mixer/s_axis_pdti",
                  "ddc_in_broadcast/M00_AXIS"
                ]
              },
              "axi_interconnect_0_M05_AXI": {
                "interface_ports": [
                  "ddc_axi_interc/M05_AXI",
                  "ddc_iq_fmtr/s_axi_csr"
                ]
              },
              "axis_subset_i_M_AXIS": {
                "interface_ports": [
                  "axis_subset_i/M_AXIS",
                  "round_16i/s_axis"
                ]
              },
              "px_axis_nco_1_0_m_axis_pd": {
                "interface_ports": [
                  "ddc_mixer/s_axis_nco",
                  "ddc_nco/m_axis_pd"
                ]
              }
            },
            "nets": {
              "s_axis_pdti_aclk_1": {
                "ports": [
                  "s_axis_pdti_aclk",
                  "axis_combiner/aclk",
                  "axis_subset_i/aclk",
                  "axis_subset_q/aclk",
                  "ddc_in_broadcast/aclk",
                  "ddc_iq_fmtr/aclk",
                  "ddc_mixer/aclk",
                  "ddc_nco/aclk",
                  "ddc_stage2_fir/aclk",
                  "ddc_stage3_fir/aclk",
                  "iq_broadcast/aclk",
                  "ddc_stage1_fir/aclk",
                  "round_16i/axis_aclk",
                  "round_16q/axis_aclk"
                ]
              },
              "s_axi_csr_ack_1": {
                "ports": [
                  "s_axi_csr_ack",
                  "ddc_axi_interc/ACLK",
                  "ddc_axi_interc/S00_ACLK",
                  "ddc_axi_interc/M00_ACLK",
                  "ddc_axi_interc/M01_ACLK",
                  "ddc_axi_interc/M02_ACLK",
                  "ddc_axi_interc/M03_ACLK",
                  "ddc_axi_interc/M04_ACLK",
                  "ddc_axi_interc/M05_ACLK",
                  "ddc_iq_fmtr/s_axi_csr_aclk",
                  "ddc_mixer/s_axi_csr_aclk",
                  "ddc_nco/s_axi_csr_aclk",
                  "ddc_stage2_fir/s_axi_csr_aclk",
                  "ddc_stage3_fir/s_axi_csr_aclk",
                  "ddc_stage1_fir/s_axi_csr_aclk"
                ]
              },
              "s_axi_csr_aresetn_1": {
                "ports": [
                  "s_axi_csr_aresetn",
                  "ddc_axi_interc/ARESETN",
                  "ddc_axi_interc/S00_ARESETN",
                  "ddc_axi_interc/M00_ARESETN",
                  "ddc_axi_interc/M01_ARESETN",
                  "ddc_axi_interc/M02_ARESETN",
                  "ddc_axi_interc/M03_ARESETN",
                  "ddc_axi_interc/M04_ARESETN",
                  "ddc_axi_interc/M05_ARESETN",
                  "ddc_iq_fmtr/s_axi_csr_aresetn",
                  "ddc_mixer/s_axi_csr_aresetn",
                  "ddc_nco/s_axi_csr_aresetn",
                  "ddc_stage2_fir/s_axi_csr_aresetn",
                  "ddc_stage3_fir/s_axi_csr_aresetn",
                  "ddc_stage1_fir/s_axi_csr_aresetn"
                ]
              },
              "s_axis_pdti_aresetn_1": {
                "ports": [
                  "s_axis_pdti_aresetn",
                  "axis_combiner/aresetn",
                  "axis_subset_i/aresetn",
                  "axis_subset_q/aresetn",
                  "ddc_in_broadcast/aresetn",
                  "ddc_iq_fmtr/aresetn",
                  "ddc_mixer/aresetn",
                  "ddc_nco/aresetn",
                  "ddc_stage2_fir/aresetn",
                  "ddc_stage3_fir/aresetn",
                  "iq_broadcast/aresetn",
                  "ddc_stage1_fir/aresetn",
                  "round_16i/axis_aresetn",
                  "round_16q/axis_aresetn"
                ]
              },
              "px_scalar2vctr_0_output_vector1": {
                "ports": [
                  "ddc_sat_sc2vctr/output_vector",
                  "ddc_sat_or/Op1"
                ]
              },
              "ch0_sat_or_Res": {
                "ports": [
                  "ddc_sat_or/Res",
                  "sat"
                ]
              },
              "ddc_stage3_fir_irq": {
                "ports": [
                  "ddc_stage3_fir/irq",
                  "sat3_irq"
                ]
              },
              "ddc_stage2_fir_irq": {
                "ports": [
                  "ddc_stage2_fir/irq",
                  "sat2_irq"
                ]
              },
              "ddc_stage1_fir_irq": {
                "ports": [
                  "ddc_stage1_fir/irq",
                  "sat1_irq"
                ]
              },
              "ddc_stage3_fir_sat": {
                "ports": [
                  "ddc_stage3_fir/sat",
                  "ddc_sat_sc2vctr/input2"
                ]
              },
              "ddc_stage2_fir_sat": {
                "ports": [
                  "ddc_stage2_fir/sat",
                  "ddc_sat_sc2vctr/input1"
                ]
              },
              "ddc_stage1_fir_sat": {
                "ports": [
                  "ddc_stage1_fir/sat",
                  "ddc_sat_sc2vctr/input0"
                ]
              }
            }
          },
          "thresh_gating": {
            "interface_ports": {
              "s_axi_csr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axis_mag": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axis_pdti": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_pdti": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_csr_aclk": {
                "direction": "I"
              },
              "s_axi_csr_aresetn": {
                "direction": "I"
              },
              "s_axis_pdti_aclk": {
                "direction": "I"
              },
              "s_axis_pdti_aresetn": {
                "direction": "I"
              },
              "irq": {
                "direction": "O"
              }
            },
            "components": {
              "detect_axis_decompose": {
                "vlnv": "pentek.com:px_ip:px_axis_decompose:1.1",
                "xci_name": "dsp1_detect_axis_decompose_0",
                "parameters": {
                  "tdata_width": {
                    "value": "8"
                  }
                }
              },
              "threshold_gate_cntl": {
                "vlnv": "pentek.com:px_ip:px_axispdti_gatesub:1.0",
                "xci_name": "dsp1_px_axispdti_gatesub_0_1",
                "parameters": {
                  "num_bytes": {
                    "value": "4"
                  }
                }
              },
              "detect_vctr_subset": {
                "vlnv": "pentek.com:px_ip:px_subset_vctr:1.1",
                "xci_name": "dsp1_px_subset_vctr_0_0",
                "parameters": {
                  "in_vector_length": {
                    "value": "8"
                  },
                  "out_end_index": {
                    "value": "0"
                  },
                  "out_start_index": {
                    "value": "0"
                  }
                }
              },
              "thresh_axi_interconnect": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "dsp1_thresh_axi_interconnect_0",
                "parameters": {
                  "M00_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M01_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "S00_HAS_REGSLICE": {
                    "value": "1"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "dsp1_xbar_33",
                    "parameters": {
                      "NUM_MI": {
                        "value": "2"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "s00_regslice": {
                        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                        "xci_name": "dsp1_s00_regslice_51"
                      },
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "dsp1_auto_pc_1",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_regslice": {
                        "interface_ports": [
                          "S_AXI",
                          "s00_regslice/S_AXI"
                        ]
                      },
                      "s00_regslice_to_auto_pc": {
                        "interface_ports": [
                          "s00_regslice/M_AXI",
                          "auto_pc/S_AXI"
                        ]
                      },
                      "auto_pc_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "s00_regslice/aclk",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "s00_regslice/aresetn",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "m00_couplers_to_thresh_axi_interconnect": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "thresh_axi_interconnect_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "m01_couplers_to_thresh_axi_interconnect": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "thresh_axi_interconnect_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK"
                    ]
                  },
                  "thresh_axi_interconnect_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "thresh_det": {
                "vlnv": "pentek.com:px_ip:px_axis_thresh_det:1.0",
                "xci_name": "dsp1_thresh_det_0",
                "parameters": {
                  "data_width": {
                    "value": "16"
                  },
                  "default_thresh": {
                    "value": "255"
                  }
                }
              }
            },
            "interface_nets": {
              "s_axi_csr_1": {
                "interface_ports": [
                  "s_axi_csr",
                  "thresh_axi_interconnect/S00_AXI"
                ]
              },
              "thresh_axi_interconnect_M00_AXI": {
                "interface_ports": [
                  "thresh_axi_interconnect/M00_AXI",
                  "threshold_gate_cntl/s_axi_csr"
                ]
              },
              "axi_interconnect_0_M01_AXI": {
                "interface_ports": [
                  "thresh_axi_interconnect/M01_AXI",
                  "thresh_det/s_axi_csr"
                ]
              },
              "thresh_det_m_axis_detect": {
                "interface_ports": [
                  "thresh_det/m_axis_detect",
                  "detect_axis_decompose/s_axis"
                ]
              },
              "s_axis_1": {
                "interface_ports": [
                  "s_axis_mag",
                  "thresh_det/s_axis"
                ]
              },
              "threshold_gate_cntl_m_axis_pdti": {
                "interface_ports": [
                  "m_axis_pdti",
                  "threshold_gate_cntl/m_axis_pdti"
                ]
              },
              "s_axis_pdti_1": {
                "interface_ports": [
                  "s_axis_pdti",
                  "threshold_gate_cntl/s_axis_pdti"
                ]
              }
            },
            "nets": {
              "s_axi_csr_aclk_1": {
                "ports": [
                  "s_axi_csr_aclk",
                  "threshold_gate_cntl/s_axi_csr_aclk",
                  "thresh_axi_interconnect/ACLK",
                  "thresh_axi_interconnect/S00_ACLK",
                  "thresh_axi_interconnect/M00_ACLK",
                  "thresh_axi_interconnect/M01_ACLK",
                  "thresh_det/s_axi_csr_aclk"
                ]
              },
              "s_axi_csr_aresetn_1": {
                "ports": [
                  "s_axi_csr_aresetn",
                  "threshold_gate_cntl/s_axi_csr_aresetn",
                  "thresh_axi_interconnect/ARESETN",
                  "thresh_axi_interconnect/S00_ARESETN",
                  "thresh_axi_interconnect/M00_ARESETN",
                  "thresh_axi_interconnect/M01_ARESETN",
                  "thresh_det/s_axi_csr_aresetn"
                ]
              },
              "axis_aclk_1": {
                "ports": [
                  "s_axis_pdti_aclk",
                  "detect_axis_decompose/aclk",
                  "threshold_gate_cntl/axis_aclk",
                  "thresh_det/axis_aclk"
                ]
              },
              "axis_aresetn_1": {
                "ports": [
                  "s_axis_pdti_aresetn",
                  "detect_axis_decompose/aresetn",
                  "threshold_gate_cntl/axis_aresetn",
                  "thresh_det/axis_aresetn"
                ]
              },
              "thresh_det_irq": {
                "ports": [
                  "thresh_det/irq",
                  "irq"
                ]
              },
              "detect_axis_decompose_m_axis_tdata": {
                "ports": [
                  "detect_axis_decompose/m_axis_tdata",
                  "detect_vctr_subset/in_vector"
                ]
              },
              "detect_vctr_subset_out_vector": {
                "ports": [
                  "detect_vctr_subset/out_vector",
                  "threshold_gate_cntl/gate_in"
                ]
              }
            }
          },
          "axi_interc": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "dsp1_axi_interc0_0",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "M01_HAS_REGSLICE": {
                "value": "3"
              },
              "M02_HAS_REGSLICE": {
                "value": "3"
              },
              "M03_HAS_REGSLICE": {
                "value": "3"
              },
              "M04_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "5"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "dsp1_xbar_24",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "dsp1_s00_regslice_49"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "dsp1_auto_pc_2",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "dsp1_auto_pc_3",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "dsp1_auto_pc_4",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_axi_interc": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "axi_interc_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_axi_interc": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interc": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interc": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_axi_interc": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interc_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK"
                ]
              },
              "axi_interc_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axis_broadcast": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "dsp1_axis_broadcaster_0_0",
            "parameters": {
              "HAS_TREADY": {
                "value": "0"
              },
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M00_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M02_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "NUM_MI": {
                "value": "3"
              }
            }
          },
          "axis_combine": {
            "vlnv": "xilinx.com:ip:axis_combiner:1.1",
            "xci_name": "dsp1_axis_combiner_0_4",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2"
              }
            }
          },
          "irq_pls_aggr": {
            "vlnv": "pentek.com:px_ip:px_irq_pls_aggr:1.0",
            "xci_name": "dsp1_irq_pls_aggr0_0",
            "parameters": {
              "num_interrupt_sources": {
                "value": "5"
              }
            }
          },
          "irq_vctr": {
            "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
            "xci_name": "dsp1_irq_vctr0_0",
            "parameters": {
              "number_inputs": {
                "value": "5"
              }
            }
          },
          "pwr_meter": {
            "vlnv": "pentek.com:px_ip:px_axis_pwr_meter:1.0",
            "xci_name": "dsp1_pwr_meter0_0",
            "parameters": {
              "has_axis_pwr_out": {
                "value": "false"
              }
            }
          },
          "bypass_mux": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti_mux:1.1",
            "xci_name": "dsp1_px_axis_pdti_mux_0_0",
            "parameters": {
              "add_input_regs": {
                "value": "false"
              },
              "data_byte_width": {
                "value": "4"
              }
            }
          }
        },
        "interface_nets": {
          "axis_broadcaster_0_M01_AXIS": {
            "interface_ports": [
              "axis_broadcast/M01_AXIS",
              "axis_combine/S00_AXIS"
            ]
          },
          "axis_combiner_0_M_AXIS": {
            "interface_ports": [
              "axis_combine/M_AXIS",
              "bypass_mux/s_axis_i0_pdti"
            ]
          },
          "axi_interc_M03_AXI": {
            "interface_ports": [
              "irq_pls_aggr/s_axi_csr",
              "axi_interc/M03_AXI"
            ]
          },
          "axis_broadcaster_0_M02_AXIS": {
            "interface_ports": [
              "axis_broadcast/M02_AXIS",
              "axis_combine/S01_AXIS"
            ]
          },
          "axi_interc0_M02_AXI": {
            "interface_ports": [
              "axi_interc/M02_AXI",
              "thresh_gating/s_axi_csr"
            ]
          },
          "ch0_ddc_m_axis_pdti": {
            "interface_ports": [
              "ddc/m_axis_pdti",
              "thresh_gating/s_axis_pdti"
            ]
          },
          "s_axis_mag_1": {
            "interface_ports": [
              "thresh_gating/s_axis_mag",
              "pwr_meter/m_axis_mag"
            ]
          },
          "axi_interc_M01_AXI": {
            "interface_ports": [
              "axi_interc/M01_AXI",
              "pwr_meter/s_axi_csr"
            ]
          },
          "axi_interc0_M00_AXI": {
            "interface_ports": [
              "axi_interc/M00_AXI",
              "ddc/s_axi_csr"
            ]
          },
          "axi_interc_M04_AXI": {
            "interface_ports": [
              "axi_interc/M04_AXI",
              "bypass_mux/s_axi_csr"
            ]
          },
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "axi_interc/S00_AXI"
            ]
          },
          "ddc_thr_gating_m_axis_pdti": {
            "interface_ports": [
              "thresh_gating/m_axis_pdti",
              "bypass_mux/s_axis_i1_pdti"
            ]
          },
          "axis_broadcaster_0_M00_AXIS": {
            "interface_ports": [
              "axis_broadcast/M00_AXIS",
              "ddc/s_axis_pdti"
            ]
          },
          "ddc_m_axis_16bit_pdti": {
            "interface_ports": [
              "ddc/m_axis_16bit_pdti",
              "pwr_meter/s_axis_pdti"
            ]
          },
          "s_axis_pdti_1": {
            "interface_ports": [
              "s_axis_pdti",
              "axis_broadcast/S_AXIS"
            ]
          },
          "px_axis_pdti_mux_0_m_axis_pdti": {
            "interface_ports": [
              "m_axis_pdti",
              "bypass_mux/m_axis_pdti"
            ]
          }
        },
        "nets": {
          "s_axis_pdti_aresetn_1": {
            "ports": [
              "s_axis_pdti_aresetn",
              "ddc/s_axis_pdti_aresetn",
              "thresh_gating/s_axis_pdti_aresetn",
              "axis_broadcast/aresetn",
              "axis_combine/aresetn",
              "pwr_meter/axis_aresetn",
              "bypass_mux/s_axis_aresetn"
            ]
          },
          "s_axis_pdti_aclk_1": {
            "ports": [
              "s_axis_pdti_aclk",
              "ddc/s_axis_pdti_aclk",
              "thresh_gating/s_axis_pdti_aclk",
              "axis_broadcast/aclk",
              "axis_combine/aclk",
              "pwr_meter/axis_aclk",
              "bypass_mux/s_axis_aclk"
            ]
          },
          "s_axi_csr_ack_1": {
            "ports": [
              "s_axi_csr_aclk",
              "ddc/s_axi_csr_ack",
              "thresh_gating/s_axi_csr_aclk",
              "axi_interc/ACLK",
              "axi_interc/S00_ACLK",
              "axi_interc/M00_ACLK",
              "axi_interc/M01_ACLK",
              "axi_interc/M02_ACLK",
              "axi_interc/M03_ACLK",
              "axi_interc/M04_ACLK",
              "irq_pls_aggr/s_axi_csr_aclk",
              "pwr_meter/s_axi_csr_aclk",
              "bypass_mux/s_axi_csr_aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "ddc/s_axi_csr_aresetn",
              "thresh_gating/s_axi_csr_aresetn",
              "axi_interc/ARESETN",
              "axi_interc/S00_ARESETN",
              "axi_interc/M00_ARESETN",
              "axi_interc/M01_ARESETN",
              "axi_interc/M02_ARESETN",
              "axi_interc/M03_ARESETN",
              "axi_interc/M04_ARESETN",
              "irq_pls_aggr/s_axi_csr_aresetn",
              "pwr_meter/s_axi_csr_aresetn",
              "bypass_mux/s_axi_csr_aresetn"
            ]
          },
          "px_scalar2vctr_0_output_vector": {
            "ports": [
              "irq_vctr/output_vector",
              "irq_pls_aggr/intrpt_in"
            ]
          },
          "ddc_sat1_irq": {
            "ports": [
              "ddc/sat1_irq",
              "irq_vctr/input0"
            ]
          },
          "ddc_sat2_irq": {
            "ports": [
              "ddc/sat2_irq",
              "irq_vctr/input1"
            ]
          },
          "ddc_sat3_irq": {
            "ports": [
              "ddc/sat3_irq",
              "irq_vctr/input2"
            ]
          },
          "thresh_gating_irq": {
            "ports": [
              "thresh_gating/irq",
              "irq_vctr/input4"
            ]
          },
          "px_irq_pls_aggr_0_irq_out": {
            "ports": [
              "irq_pls_aggr/irq_out",
              "irq"
            ]
          },
          "pwr_meter_irq": {
            "ports": [
              "pwr_meter/irq",
              "irq_vctr/input3"
            ]
          }
        }
      },
      "adc_ch1": {
        "interface_ports": {
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axis_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_pdti": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axis_pdti_aresetn": {
            "direction": "I"
          },
          "s_axis_pdti_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "irq": {
            "direction": "O"
          }
        },
        "components": {
          "thresh_gating": {
            "interface_ports": {
              "s_axi_csr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axis_mag": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axis_pdti": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_pdti": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_csr_aclk": {
                "direction": "I"
              },
              "s_axi_csr_aresetn": {
                "direction": "I"
              },
              "s_axis_pdti_aclk": {
                "direction": "I"
              },
              "s_axis_pdti_aresetn": {
                "direction": "I"
              },
              "irq": {
                "direction": "O"
              }
            },
            "components": {
              "detect_axis_decompose": {
                "vlnv": "pentek.com:px_ip:px_axis_decompose:1.1",
                "xci_name": "dsp1_detect_axis_decompose_1",
                "parameters": {
                  "tdata_width": {
                    "value": "8"
                  }
                }
              },
              "detect_vctr_subset": {
                "vlnv": "pentek.com:px_ip:px_subset_vctr:1.1",
                "xci_name": "dsp1_detect_vctr_subset_1",
                "parameters": {
                  "in_vector_length": {
                    "value": "8"
                  },
                  "out_end_index": {
                    "value": "0"
                  },
                  "out_start_index": {
                    "value": "0"
                  }
                }
              },
              "thresh_axi_interconnect": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "dsp1_thresh_axi_interconnect_1",
                "parameters": {
                  "M00_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M01_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "S00_HAS_REGSLICE": {
                    "value": "1"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "dsp1_xbar_34",
                    "parameters": {
                      "NUM_MI": {
                        "value": "2"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "s00_regslice": {
                        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                        "xci_name": "dsp1_s00_regslice_53"
                      },
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "dsp1_auto_pc_5",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "s00_regslice_to_auto_pc": {
                        "interface_ports": [
                          "s00_regslice/M_AXI",
                          "auto_pc/S_AXI"
                        ]
                      },
                      "auto_pc_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      },
                      "s00_couplers_to_s00_regslice": {
                        "interface_ports": [
                          "S_AXI",
                          "s00_regslice/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "s00_regslice/aclk",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "s00_regslice/aresetn",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "thresh_axi_interconnect_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "m00_couplers_to_thresh_axi_interconnect": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "m01_couplers_to_thresh_axi_interconnect": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "thresh_axi_interconnect_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK"
                    ]
                  },
                  "thresh_axi_interconnect_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "thresh_det": {
                "vlnv": "pentek.com:px_ip:px_axis_thresh_det:1.0",
                "xci_name": "dsp1_thresh_det_1",
                "parameters": {
                  "data_width": {
                    "value": "16"
                  },
                  "default_thresh": {
                    "value": "255"
                  }
                }
              },
              "threshold_gate_cntl": {
                "vlnv": "pentek.com:px_ip:px_axispdti_gatesub:1.0",
                "xci_name": "dsp1_threshold_gate_cntl_5",
                "parameters": {
                  "num_bytes": {
                    "value": "4"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_M01_AXI": {
                "interface_ports": [
                  "thresh_axi_interconnect/M01_AXI",
                  "thresh_det/s_axi_csr"
                ]
              },
              "thresh_axi_interconnect_M00_AXI": {
                "interface_ports": [
                  "thresh_axi_interconnect/M00_AXI",
                  "threshold_gate_cntl/s_axi_csr"
                ]
              },
              "thresh_det_m_axis_detect": {
                "interface_ports": [
                  "thresh_det/m_axis_detect",
                  "detect_axis_decompose/s_axis"
                ]
              },
              "s_axi_csr_1": {
                "interface_ports": [
                  "s_axi_csr",
                  "thresh_axi_interconnect/S00_AXI"
                ]
              },
              "s_axis_1": {
                "interface_ports": [
                  "s_axis_mag",
                  "thresh_det/s_axis"
                ]
              },
              "threshold_gate_cntl1_m_axis_pdti": {
                "interface_ports": [
                  "m_axis_pdti",
                  "threshold_gate_cntl/m_axis_pdti"
                ]
              },
              "s_axis_pdti_1": {
                "interface_ports": [
                  "s_axis_pdti",
                  "threshold_gate_cntl/s_axis_pdti"
                ]
              }
            },
            "nets": {
              "s_axi_csr_aclk_1": {
                "ports": [
                  "s_axi_csr_aclk",
                  "thresh_axi_interconnect/ACLK",
                  "thresh_axi_interconnect/S00_ACLK",
                  "thresh_axi_interconnect/M00_ACLK",
                  "thresh_axi_interconnect/M01_ACLK",
                  "thresh_det/s_axi_csr_aclk",
                  "threshold_gate_cntl/s_axi_csr_aclk"
                ]
              },
              "s_axi_csr_aresetn_1": {
                "ports": [
                  "s_axi_csr_aresetn",
                  "thresh_axi_interconnect/ARESETN",
                  "thresh_axi_interconnect/S00_ARESETN",
                  "thresh_axi_interconnect/M00_ARESETN",
                  "thresh_axi_interconnect/M01_ARESETN",
                  "thresh_det/s_axi_csr_aresetn",
                  "threshold_gate_cntl/s_axi_csr_aresetn"
                ]
              },
              "axis_aclk_1": {
                "ports": [
                  "s_axis_pdti_aclk",
                  "detect_axis_decompose/aclk",
                  "thresh_det/axis_aclk",
                  "threshold_gate_cntl/axis_aclk"
                ]
              },
              "axis_aresetn_1": {
                "ports": [
                  "s_axis_pdti_aresetn",
                  "detect_axis_decompose/aresetn",
                  "thresh_det/axis_aresetn",
                  "threshold_gate_cntl/axis_aresetn"
                ]
              },
              "thresh_det_irq": {
                "ports": [
                  "thresh_det/irq",
                  "irq"
                ]
              },
              "detect_vctr_subset_out_vector": {
                "ports": [
                  "detect_vctr_subset/out_vector",
                  "threshold_gate_cntl/gate_in"
                ]
              },
              "detect_axis_decompose_m_axis_tdata": {
                "ports": [
                  "detect_axis_decompose/m_axis_tdata",
                  "detect_vctr_subset/in_vector"
                ]
              }
            }
          },
          "ddc": {
            "interface_ports": {
              "s_axis_pdti": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_pdti": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axi_csr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axis_16bit_pdti": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "s_axis_pdti_aclk": {
                "direction": "I"
              },
              "s_axi_csr_ack": {
                "direction": "I"
              },
              "s_axi_csr_aresetn": {
                "direction": "I"
              },
              "s_axis_pdti_aresetn": {
                "direction": "I"
              },
              "sat1_irq": {
                "direction": "O"
              },
              "sat": {
                "direction": "O"
              },
              "sat2_irq": {
                "direction": "O"
              },
              "sat3_irq": {
                "direction": "O"
              }
            },
            "components": {
              "ddc_sat_or": {
                "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
                "xci_name": "dsp1_ddc_sat_or_4",
                "parameters": {
                  "C_OPERATION": {
                    "value": "or"
                  },
                  "C_SIZE": {
                    "value": "3"
                  }
                }
              },
              "axis_combiner": {
                "vlnv": "xilinx.com:ip:axis_combiner:1.1",
                "xci_name": "dsp1_axis_combiner_0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2"
                  },
                  "TUSER_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "axis_subset_i": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "dsp1_axis_subset_i_3",
                "parameters": {
                  "M_HAS_TREADY": {
                    "value": "0"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "64"
                  },
                  "S_HAS_TREADY": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "6"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "128"
                  },
                  "TDATA_REMAP": {
                    "value": "tdata[23:0]"
                  },
                  "TUSER_REMAP": {
                    "value": "tuser[63:0]"
                  }
                }
              },
              "axis_subset_q": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "dsp1_axis_subset_q_3",
                "parameters": {
                  "M_HAS_TREADY": {
                    "value": "0"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "64"
                  },
                  "S_HAS_TREADY": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "6"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "128"
                  },
                  "TDATA_REMAP": {
                    "value": "tdata[47:24]"
                  },
                  "TUSER_REMAP": {
                    "value": "tuser[127:64]"
                  }
                }
              },
              "ddc_axi_interc": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "dsp1_ddc_axi_interc_0",
                "parameters": {
                  "M00_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M01_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M02_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M03_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M04_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M05_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "NUM_MI": {
                    "value": "6"
                  },
                  "S00_HAS_REGSLICE": {
                    "value": "1"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M02_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M03_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M04_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M05_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M02_ARESETN"
                      }
                    }
                  },
                  "M02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M03_ARESETN"
                      }
                    }
                  },
                  "M03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M04_ARESETN"
                      }
                    }
                  },
                  "M04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M05_ARESETN"
                      }
                    }
                  },
                  "M05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "dsp1_xbar_29",
                    "parameters": {
                      "NUM_MI": {
                        "value": "6"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "s00_regslice": {
                        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                        "xci_name": "dsp1_s00_regslice_54"
                      },
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "dsp1_auto_pc_6",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_pc_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      },
                      "s00_regslice_to_auto_pc": {
                        "interface_ports": [
                          "s00_regslice/M_AXI",
                          "auto_pc/S_AXI"
                        ]
                      },
                      "s00_couplers_to_s00_regslice": {
                        "interface_ports": [
                          "S_AXI",
                          "s00_regslice/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "s00_regslice/aclk",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "s00_regslice/aresetn",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m02_couplers_to_m02_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m03_couplers_to_m03_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m04_couplers_to_m04_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m05_couplers_to_m05_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "xbar_to_m05_couplers": {
                    "interface_ports": [
                      "xbar/M05_AXI",
                      "m05_couplers/S_AXI"
                    ]
                  },
                  "ddc_axi_interc_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "m00_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "m01_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "m02_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M02_AXI",
                      "m02_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m02_couplers": {
                    "interface_ports": [
                      "xbar/M02_AXI",
                      "m02_couplers/S_AXI"
                    ]
                  },
                  "m03_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M03_AXI",
                      "m03_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m03_couplers": {
                    "interface_ports": [
                      "xbar/M03_AXI",
                      "m03_couplers/S_AXI"
                    ]
                  },
                  "m04_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M04_AXI",
                      "m04_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m04_couplers": {
                    "interface_ports": [
                      "xbar/M04_AXI",
                      "m04_couplers/S_AXI"
                    ]
                  },
                  "m05_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M05_AXI",
                      "m05_couplers/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "ddc_axi_interc_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m02_couplers/M_ACLK",
                      "m03_couplers/M_ACLK",
                      "m04_couplers/M_ACLK",
                      "m05_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK",
                      "m02_couplers/S_ACLK",
                      "m03_couplers/S_ACLK",
                      "m04_couplers/S_ACLK",
                      "m05_couplers/S_ACLK"
                    ]
                  },
                  "ddc_axi_interc_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m02_couplers/M_ARESETN",
                      "m03_couplers/M_ARESETN",
                      "m04_couplers/M_ARESETN",
                      "m05_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN",
                      "m02_couplers/S_ARESETN",
                      "m03_couplers/S_ARESETN",
                      "m04_couplers/S_ARESETN",
                      "m05_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "ddc_in_broadcast": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "xci_name": "dsp1_ddc_in_broadcast_3",
                "parameters": {
                  "HAS_TREADY": {
                    "value": "0"
                  },
                  "M00_TDATA_REMAP": {
                    "value": "tdata[15:0]"
                  },
                  "M00_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "M01_TDATA_REMAP": {
                    "value": "tdata[15:0]"
                  },
                  "M01_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "2"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "128"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "2"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "ddc_iq_fmtr": {
                "vlnv": "pentek.com:px_ip:px_axis_iq_fmtr_1:1.0",
                "xci_name": "dsp1_ddc_iq_fmtr_3"
              },
              "ddc_mixer": {
                "vlnv": "pentek.com:px_ip:px_axis_mixer_1:1.0",
                "xci_name": "dsp1_ddc_mixer_3",
                "parameters": {
                  "chan": {
                    "value": "4"
                  },
                  "sub_chan": {
                    "value": "false"
                  }
                }
              },
              "ddc_nco": {
                "vlnv": "pentek.com:px_ip:px_axis_nco_1:1.0",
                "xci_name": "dsp1_ddc_nco_3"
              },
              "ddc_sat_sc2vctr": {
                "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
                "xci_name": "dsp1_ddc_sat_sc2vctr_0",
                "parameters": {
                  "number_inputs": {
                    "value": "3"
                  }
                }
              },
              "ddc_stage1_fir": {
                "vlnv": "pentek.com:px_ip:px_axis_fdecfir32_1:1.0",
                "xci_name": "dsp1_ddc_stage1_fir_4"
              },
              "ddc_stage2_fir": {
                "vlnv": "pentek.com:px_ip:px_axis_fdecfir32_1:1.0",
                "xci_name": "dsp1_ddc_stage2_fir_4"
              },
              "ddc_stage3_fir": {
                "vlnv": "pentek.com:px_ip:px_axis_fdecfir32_1:1.0",
                "xci_name": "dsp1_ddc_stage3_fir_3",
                "parameters": {
                  "bypass_in_lower": {
                    "value": "false"
                  },
                  "out_res": {
                    "value": "24"
                  }
                }
              },
              "iq_broadcast": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "xci_name": "dsp1_iq_broadcast_3",
                "parameters": {
                  "M00_TDATA_REMAP": {
                    "value": "tdata[47:0]"
                  },
                  "M00_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "M01_TDATA_REMAP": {
                    "value": "tdata[47:0]"
                  },
                  "M01_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "M02_TDATA_REMAP": {
                    "value": "tdata[47:0]"
                  },
                  "M02_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "NUM_MI": {
                    "value": "3"
                  }
                }
              },
              "round_16i": {
                "vlnv": "pentek.com:px_ip:px_axis_round:1.0",
                "xci_name": "dsp1_round_16i_3",
                "parameters": {
                  "has_tuser": {
                    "value": "true"
                  },
                  "tuser_width": {
                    "value": "64"
                  }
                }
              },
              "round_16q": {
                "vlnv": "pentek.com:px_ip:px_axis_round:1.0",
                "xci_name": "dsp1_round_16q_3",
                "parameters": {
                  "has_tuser": {
                    "value": "true"
                  },
                  "tuser_width": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "round_16q_m_axis": {
                "interface_ports": [
                  "round_16q/m_axis",
                  "axis_combiner/S01_AXIS"
                ]
              },
              "ddc_stage2_fir1_m_axis_pdti": {
                "interface_ports": [
                  "ddc_stage3_fir/m_axis_pdti",
                  "iq_broadcast/S_AXIS"
                ]
              },
              "ch0_iq_fmtr_m_axis_pdti": {
                "interface_ports": [
                  "m_axis_pdti",
                  "ddc_iq_fmtr/m_axis_pdti"
                ]
              },
              "axi_interconnect_0_M05_AXI": {
                "interface_ports": [
                  "ddc_axi_interc/M05_AXI",
                  "ddc_iq_fmtr/s_axi_csr"
                ]
              },
              "axis_broadcaster_0_M01_AXIS": {
                "interface_ports": [
                  "ddc_in_broadcast/M01_AXIS",
                  "ddc_nco/s_axis_pdti"
                ]
              },
              "ddc_stage1_fir_m_axis_pdti": {
                "interface_ports": [
                  "ddc_stage1_fir/m_axis_pdti",
                  "ddc_stage2_fir/s_axis_pdti"
                ]
              },
              "s_axis_pdti_1": {
                "interface_ports": [
                  "s_axis_pdti",
                  "ddc_in_broadcast/S_AXIS"
                ]
              },
              "axis_subset_i_M_AXIS": {
                "interface_ports": [
                  "axis_subset_i/M_AXIS",
                  "round_16i/s_axis"
                ]
              },
              "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                  "ddc_axi_interc/M00_AXI",
                  "ddc_mixer/s_axi_csr"
                ]
              },
              "ddc_axi_interc_M03_AXI": {
                "interface_ports": [
                  "ddc_stage2_fir/s_axi_csr",
                  "ddc_axi_interc/M03_AXI"
                ]
              },
              "ddc_axi_interc_M04_AXI": {
                "interface_ports": [
                  "ddc_stage3_fir/s_axi_csr",
                  "ddc_axi_interc/M04_AXI"
                ]
              },
              "px_axis_nco_1_0_m_axis_pd": {
                "interface_ports": [
                  "ddc_mixer/s_axis_nco",
                  "ddc_nco/m_axis_pd"
                ]
              },
              "round_16i_m_axis": {
                "interface_ports": [
                  "round_16i/m_axis",
                  "axis_combiner/S00_AXIS"
                ]
              },
              "iq_broadcast_M01_AXIS": {
                "interface_ports": [
                  "iq_broadcast/M01_AXIS",
                  "axis_subset_q/S_AXIS"
                ]
              },
              "axis_broadcaster_0_M00_AXIS": {
                "interface_ports": [
                  "ddc_mixer/s_axis_pdti",
                  "ddc_in_broadcast/M00_AXIS"
                ]
              },
              "ddc_stage2_fir_m_axis_pdti": {
                "interface_ports": [
                  "ddc_stage2_fir/m_axis_pdti",
                  "ddc_stage3_fir/s_axis_pdti"
                ]
              },
              "ddc_mixer_m_axis_pdti": {
                "interface_ports": [
                  "ddc_mixer/m_axis_pdti",
                  "ddc_stage1_fir/s_axis_pdti"
                ]
              },
              "ddc_axi_interc_M02_AXI": {
                "interface_ports": [
                  "ddc_axi_interc/M02_AXI",
                  "ddc_stage1_fir/s_axi_csr"
                ]
              },
              "iq_broadcast_M02_AXIS": {
                "interface_ports": [
                  "iq_broadcast/M02_AXIS",
                  "ddc_iq_fmtr/s_axis_pdti"
                ]
              },
              "axis_subset_q_M_AXIS": {
                "interface_ports": [
                  "round_16q/s_axis",
                  "axis_subset_q/M_AXIS"
                ]
              },
              "s_axi_csr_1": {
                "interface_ports": [
                  "s_axi_csr",
                  "ddc_axi_interc/S00_AXI"
                ]
              },
              "iq_broadcast_M00_AXIS": {
                "interface_ports": [
                  "iq_broadcast/M00_AXIS",
                  "axis_subset_i/S_AXIS"
                ]
              },
              "axi_interconnect_0_M01_AXI": {
                "interface_ports": [
                  "ddc_axi_interc/M01_AXI",
                  "ddc_nco/s_axi_csr"
                ]
              },
              "axis_combiner_0_M_AXIS": {
                "interface_ports": [
                  "m_axis_16bit_pdti",
                  "axis_combiner/M_AXIS"
                ]
              }
            },
            "nets": {
              "s_axis_pdti_aclk_1": {
                "ports": [
                  "s_axis_pdti_aclk",
                  "axis_combiner/aclk",
                  "axis_subset_i/aclk",
                  "axis_subset_q/aclk",
                  "ddc_in_broadcast/aclk",
                  "ddc_iq_fmtr/aclk",
                  "ddc_mixer/aclk",
                  "ddc_nco/aclk",
                  "ddc_stage1_fir/aclk",
                  "ddc_stage2_fir/aclk",
                  "ddc_stage3_fir/aclk",
                  "iq_broadcast/aclk",
                  "round_16i/axis_aclk",
                  "round_16q/axis_aclk"
                ]
              },
              "s_axi_csr_ack_1": {
                "ports": [
                  "s_axi_csr_ack",
                  "ddc_axi_interc/ACLK",
                  "ddc_axi_interc/S00_ACLK",
                  "ddc_axi_interc/M00_ACLK",
                  "ddc_axi_interc/M01_ACLK",
                  "ddc_axi_interc/M02_ACLK",
                  "ddc_axi_interc/M03_ACLK",
                  "ddc_axi_interc/M04_ACLK",
                  "ddc_axi_interc/M05_ACLK",
                  "ddc_iq_fmtr/s_axi_csr_aclk",
                  "ddc_mixer/s_axi_csr_aclk",
                  "ddc_nco/s_axi_csr_aclk",
                  "ddc_stage1_fir/s_axi_csr_aclk",
                  "ddc_stage2_fir/s_axi_csr_aclk",
                  "ddc_stage3_fir/s_axi_csr_aclk"
                ]
              },
              "s_axi_csr_aresetn_1": {
                "ports": [
                  "s_axi_csr_aresetn",
                  "ddc_axi_interc/ARESETN",
                  "ddc_axi_interc/S00_ARESETN",
                  "ddc_axi_interc/M00_ARESETN",
                  "ddc_axi_interc/M01_ARESETN",
                  "ddc_axi_interc/M02_ARESETN",
                  "ddc_axi_interc/M03_ARESETN",
                  "ddc_axi_interc/M04_ARESETN",
                  "ddc_axi_interc/M05_ARESETN",
                  "ddc_iq_fmtr/s_axi_csr_aresetn",
                  "ddc_mixer/s_axi_csr_aresetn",
                  "ddc_nco/s_axi_csr_aresetn",
                  "ddc_stage1_fir/s_axi_csr_aresetn",
                  "ddc_stage2_fir/s_axi_csr_aresetn",
                  "ddc_stage3_fir/s_axi_csr_aresetn"
                ]
              },
              "s_axis_pdti_aresetn_1": {
                "ports": [
                  "s_axis_pdti_aresetn",
                  "axis_combiner/aresetn",
                  "axis_subset_i/aresetn",
                  "axis_subset_q/aresetn",
                  "ddc_in_broadcast/aresetn",
                  "ddc_iq_fmtr/aresetn",
                  "ddc_mixer/aresetn",
                  "ddc_nco/aresetn",
                  "ddc_stage1_fir/aresetn",
                  "ddc_stage2_fir/aresetn",
                  "ddc_stage3_fir/aresetn",
                  "iq_broadcast/aresetn",
                  "round_16i/axis_aresetn",
                  "round_16q/axis_aresetn"
                ]
              },
              "px_scalar2vctr_0_output_vector1": {
                "ports": [
                  "ddc_sat_sc2vctr/output_vector",
                  "ddc_sat_or/Op1"
                ]
              },
              "ch0_sat_or_Res": {
                "ports": [
                  "ddc_sat_or/Res",
                  "sat"
                ]
              },
              "ddc_stage3_fir_irq": {
                "ports": [
                  "ddc_stage3_fir/irq",
                  "sat3_irq"
                ]
              },
              "ddc_stage2_fir_irq": {
                "ports": [
                  "ddc_stage2_fir/irq",
                  "sat2_irq"
                ]
              },
              "ddc_stage1_fir_irq": {
                "ports": [
                  "ddc_stage1_fir/irq",
                  "sat1_irq"
                ]
              },
              "ddc_stage3_fir_sat": {
                "ports": [
                  "ddc_stage3_fir/sat",
                  "ddc_sat_sc2vctr/input2"
                ]
              },
              "ddc_stage2_fir_sat": {
                "ports": [
                  "ddc_stage2_fir/sat",
                  "ddc_sat_sc2vctr/input1"
                ]
              },
              "ddc_stage1_fir_sat": {
                "ports": [
                  "ddc_stage1_fir/sat",
                  "ddc_sat_sc2vctr/input0"
                ]
              }
            }
          },
          "axi_interc": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "dsp1_axi_interc0_1",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "M01_HAS_REGSLICE": {
                "value": "3"
              },
              "M02_HAS_REGSLICE": {
                "value": "3"
              },
              "M03_HAS_REGSLICE": {
                "value": "3"
              },
              "M04_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "5"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "dsp1_xbar_25",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "dsp1_s00_regslice_52"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "dsp1_auto_pc_7",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "dsp1_auto_pc_8",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "dsp1_auto_pc_9",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m04_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interc_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interc": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interc": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_axi_interc": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_axi_interc": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interc": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "axi_interc_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK"
                ]
              },
              "axi_interc_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axis_broadcast": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "dsp1_axis_broadcast_0",
            "parameters": {
              "HAS_TREADY": {
                "value": "0"
              },
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M00_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M02_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "NUM_MI": {
                "value": "3"
              }
            }
          },
          "axis_combine": {
            "vlnv": "xilinx.com:ip:axis_combiner:1.1",
            "xci_name": "dsp1_axis_combine_0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2"
              }
            }
          },
          "bypass_mux": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti_mux:1.1",
            "xci_name": "dsp1_bypass_mux_0",
            "parameters": {
              "add_input_regs": {
                "value": "false"
              },
              "data_byte_width": {
                "value": "4"
              }
            }
          },
          "irq_pls_aggr": {
            "vlnv": "pentek.com:px_ip:px_irq_pls_aggr:1.0",
            "xci_name": "dsp1_irq_pls_aggr0_1",
            "parameters": {
              "num_interrupt_sources": {
                "value": "5"
              }
            }
          },
          "irq_vctr": {
            "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
            "xci_name": "dsp1_irq_vctr0_1",
            "parameters": {
              "number_inputs": {
                "value": "5"
              }
            }
          },
          "pwr_meter": {
            "vlnv": "pentek.com:px_ip:px_axis_pwr_meter:1.0",
            "xci_name": "dsp1_pwr_meter0_1",
            "parameters": {
              "has_axis_pwr_out": {
                "value": "false"
              }
            }
          }
        },
        "interface_nets": {
          "axis_broadcast_M01_AXIS": {
            "interface_ports": [
              "axis_broadcast/M01_AXIS",
              "axis_combine/S00_AXIS"
            ]
          },
          "axi_interc_M04_AXI": {
            "interface_ports": [
              "bypass_mux/s_axi_csr",
              "axi_interc/M04_AXI"
            ]
          },
          "s_axis_pdti_2": {
            "interface_ports": [
              "thresh_gating/s_axis_pdti",
              "ddc/m_axis_pdti"
            ]
          },
          "axi_interc0_M02_AXI": {
            "interface_ports": [
              "axi_interc/M02_AXI",
              "thresh_gating/s_axi_csr"
            ]
          },
          "s_axis_mag_1": {
            "interface_ports": [
              "thresh_gating/s_axis_mag",
              "pwr_meter/m_axis_mag"
            ]
          },
          "axis_broadcast_M00_AXIS": {
            "interface_ports": [
              "axis_broadcast/M00_AXIS",
              "ddc/s_axis_pdti"
            ]
          },
          "thresh_gating_m_axis_pdti": {
            "interface_ports": [
              "bypass_mux/s_axis_i1_pdti",
              "thresh_gating/m_axis_pdti"
            ]
          },
          "axi_interc_M03_AXI": {
            "interface_ports": [
              "irq_pls_aggr/s_axi_csr",
              "axi_interc/M03_AXI"
            ]
          },
          "axi_interc_M00_AXI": {
            "interface_ports": [
              "axi_interc/M00_AXI",
              "ddc/s_axi_csr"
            ]
          },
          "axis_broadcast_M02_AXIS": {
            "interface_ports": [
              "axis_broadcast/M02_AXIS",
              "axis_combine/S01_AXIS"
            ]
          },
          "axis_combine_M_AXIS": {
            "interface_ports": [
              "axis_combine/M_AXIS",
              "bypass_mux/s_axis_i0_pdti"
            ]
          },
          "axi_interc_M01_AXI": {
            "interface_ports": [
              "axi_interc/M01_AXI",
              "pwr_meter/s_axi_csr"
            ]
          },
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "axi_interc/S00_AXI"
            ]
          },
          "ddc1_m_axis_16bit_pdti": {
            "interface_ports": [
              "ddc/m_axis_16bit_pdti",
              "pwr_meter/s_axis_pdti"
            ]
          },
          "bypass_mux_m_axis_pdti": {
            "interface_ports": [
              "m_axis_pdti",
              "bypass_mux/m_axis_pdti"
            ]
          },
          "s_axis_pdti_1": {
            "interface_ports": [
              "s_axis_pdti",
              "axis_broadcast/S_AXIS"
            ]
          }
        },
        "nets": {
          "s_axis_pdti_aresetn_1": {
            "ports": [
              "s_axis_pdti_aresetn",
              "thresh_gating/s_axis_pdti_aresetn",
              "ddc/s_axis_pdti_aresetn",
              "axis_broadcast/aresetn",
              "axis_combine/aresetn",
              "bypass_mux/s_axis_aresetn",
              "pwr_meter/axis_aresetn"
            ]
          },
          "s_axis_pdti_aclk_1": {
            "ports": [
              "s_axis_pdti_aclk",
              "thresh_gating/s_axis_pdti_aclk",
              "ddc/s_axis_pdti_aclk",
              "axis_broadcast/aclk",
              "axis_combine/aclk",
              "bypass_mux/s_axis_aclk",
              "pwr_meter/axis_aclk"
            ]
          },
          "s_axi_csr_ack_1": {
            "ports": [
              "s_axi_csr_aclk",
              "thresh_gating/s_axi_csr_aclk",
              "ddc/s_axi_csr_ack",
              "axi_interc/ACLK",
              "axi_interc/S00_ACLK",
              "axi_interc/M00_ACLK",
              "axi_interc/M01_ACLK",
              "axi_interc/M02_ACLK",
              "axi_interc/M03_ACLK",
              "axi_interc/M04_ACLK",
              "bypass_mux/s_axi_csr_aclk",
              "irq_pls_aggr/s_axi_csr_aclk",
              "pwr_meter/s_axi_csr_aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "thresh_gating/s_axi_csr_aresetn",
              "ddc/s_axi_csr_aresetn",
              "axi_interc/ARESETN",
              "axi_interc/S00_ARESETN",
              "axi_interc/M00_ARESETN",
              "axi_interc/M01_ARESETN",
              "axi_interc/M02_ARESETN",
              "axi_interc/M03_ARESETN",
              "axi_interc/M04_ARESETN",
              "bypass_mux/s_axi_csr_aresetn",
              "irq_pls_aggr/s_axi_csr_aresetn",
              "pwr_meter/s_axi_csr_aresetn"
            ]
          },
          "px_scalar2vctr_0_output_vector": {
            "ports": [
              "irq_vctr/output_vector",
              "irq_pls_aggr/intrpt_in"
            ]
          },
          "thresh_gating_irq": {
            "ports": [
              "thresh_gating/irq",
              "irq_vctr/input4"
            ]
          },
          "px_irq_pls_aggr_0_irq_out": {
            "ports": [
              "irq_pls_aggr/irq_out",
              "irq"
            ]
          },
          "pwr_meter_irq": {
            "ports": [
              "pwr_meter/irq",
              "irq_vctr/input3"
            ]
          },
          "ddc1_sat1_irq": {
            "ports": [
              "ddc/sat1_irq",
              "irq_vctr/input0"
            ]
          },
          "ddc1_sat2_irq": {
            "ports": [
              "ddc/sat2_irq",
              "irq_vctr/input1"
            ]
          },
          "ddc1_sat3_irq": {
            "ports": [
              "ddc/sat3_irq",
              "irq_vctr/input2"
            ]
          }
        }
      },
      "adc_ch2": {
        "interface_ports": {
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axis_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_pdti": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axis_pdti_aresetn": {
            "direction": "I"
          },
          "s_axis_pdti_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "irq": {
            "direction": "O"
          }
        },
        "components": {
          "thresh_gating": {
            "interface_ports": {
              "s_axi_csr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axis_mag": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axis_pdti": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_pdti": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_csr_aclk": {
                "direction": "I"
              },
              "s_axi_csr_aresetn": {
                "direction": "I"
              },
              "s_axis_pdti_aclk": {
                "direction": "I"
              },
              "s_axis_pdti_aresetn": {
                "direction": "I"
              },
              "irq": {
                "direction": "O"
              }
            },
            "components": {
              "detect_axis_decompose": {
                "vlnv": "pentek.com:px_ip:px_axis_decompose:1.1",
                "xci_name": "dsp1_detect_axis_decompose_2",
                "parameters": {
                  "tdata_width": {
                    "value": "8"
                  }
                }
              },
              "detect_vctr_subset": {
                "vlnv": "pentek.com:px_ip:px_subset_vctr:1.1",
                "xci_name": "dsp1_detect_vctr_subset_2",
                "parameters": {
                  "in_vector_length": {
                    "value": "8"
                  },
                  "out_end_index": {
                    "value": "0"
                  },
                  "out_start_index": {
                    "value": "0"
                  }
                }
              },
              "thresh_axi_interconnect": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "dsp1_thresh_axi_interconnect_2",
                "parameters": {
                  "M00_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M01_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "S00_HAS_REGSLICE": {
                    "value": "1"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "dsp1_xbar_35",
                    "parameters": {
                      "NUM_MI": {
                        "value": "2"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "s00_regslice": {
                        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                        "xci_name": "dsp1_s00_regslice_56"
                      },
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "dsp1_auto_pc_10",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_regslice": {
                        "interface_ports": [
                          "S_AXI",
                          "s00_regslice/S_AXI"
                        ]
                      },
                      "auto_pc_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      },
                      "s00_regslice_to_auto_pc": {
                        "interface_ports": [
                          "s00_regslice/M_AXI",
                          "auto_pc/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "s00_regslice/aclk",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "s00_regslice/aresetn",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "thresh_axi_interconnect_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_thresh_axi_interconnect": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "m01_couplers_to_thresh_axi_interconnect": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "thresh_axi_interconnect_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK"
                    ]
                  },
                  "thresh_axi_interconnect_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "thresh_det": {
                "vlnv": "pentek.com:px_ip:px_axis_thresh_det:1.0",
                "xci_name": "dsp1_thresh_det_2",
                "parameters": {
                  "data_width": {
                    "value": "16"
                  },
                  "default_thresh": {
                    "value": "255"
                  }
                }
              },
              "threshold_gate_cntl": {
                "vlnv": "pentek.com:px_ip:px_axispdti_gatesub:1.0",
                "xci_name": "dsp1_threshold_gate_cntl_6",
                "parameters": {
                  "num_bytes": {
                    "value": "4"
                  }
                }
              }
            },
            "interface_nets": {
              "s_axi_csr_1": {
                "interface_ports": [
                  "s_axi_csr",
                  "thresh_axi_interconnect/S00_AXI"
                ]
              },
              "axi_interconnect_0_M01_AXI": {
                "interface_ports": [
                  "thresh_axi_interconnect/M01_AXI",
                  "thresh_det/s_axi_csr"
                ]
              },
              "thresh_det_m_axis_detect": {
                "interface_ports": [
                  "thresh_det/m_axis_detect",
                  "detect_axis_decompose/s_axis"
                ]
              },
              "thresh_axi_interconnect_M00_AXI": {
                "interface_ports": [
                  "thresh_axi_interconnect/M00_AXI",
                  "threshold_gate_cntl/s_axi_csr"
                ]
              },
              "s_axis_pdti_1": {
                "interface_ports": [
                  "s_axis_pdti",
                  "threshold_gate_cntl/s_axis_pdti"
                ]
              },
              "threshold_gate_cntl_m_axis_pdti": {
                "interface_ports": [
                  "m_axis_pdti",
                  "threshold_gate_cntl/m_axis_pdti"
                ]
              },
              "s_axis_1": {
                "interface_ports": [
                  "s_axis_mag",
                  "thresh_det/s_axis"
                ]
              }
            },
            "nets": {
              "s_axi_csr_aclk_1": {
                "ports": [
                  "s_axi_csr_aclk",
                  "thresh_axi_interconnect/ACLK",
                  "thresh_axi_interconnect/S00_ACLK",
                  "thresh_axi_interconnect/M00_ACLK",
                  "thresh_axi_interconnect/M01_ACLK",
                  "thresh_det/s_axi_csr_aclk",
                  "threshold_gate_cntl/s_axi_csr_aclk"
                ]
              },
              "s_axi_csr_aresetn_1": {
                "ports": [
                  "s_axi_csr_aresetn",
                  "thresh_axi_interconnect/ARESETN",
                  "thresh_axi_interconnect/S00_ARESETN",
                  "thresh_axi_interconnect/M00_ARESETN",
                  "thresh_axi_interconnect/M01_ARESETN",
                  "thresh_det/s_axi_csr_aresetn",
                  "threshold_gate_cntl/s_axi_csr_aresetn"
                ]
              },
              "axis_aclk_1": {
                "ports": [
                  "s_axis_pdti_aclk",
                  "detect_axis_decompose/aclk",
                  "thresh_det/axis_aclk",
                  "threshold_gate_cntl/axis_aclk"
                ]
              },
              "axis_aresetn_1": {
                "ports": [
                  "s_axis_pdti_aresetn",
                  "detect_axis_decompose/aresetn",
                  "thresh_det/axis_aresetn",
                  "threshold_gate_cntl/axis_aresetn"
                ]
              },
              "thresh_det_irq": {
                "ports": [
                  "thresh_det/irq",
                  "irq"
                ]
              },
              "detect_vctr_subset_out_vector": {
                "ports": [
                  "detect_vctr_subset/out_vector",
                  "threshold_gate_cntl/gate_in"
                ]
              },
              "detect_axis_decompose_m_axis_tdata": {
                "ports": [
                  "detect_axis_decompose/m_axis_tdata",
                  "detect_vctr_subset/in_vector"
                ]
              }
            }
          },
          "ddc": {
            "interface_ports": {
              "s_axis_pdti": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "m_axis_pdti": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axi_csr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "m_axis_16bit_pdti": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "s_axis_pdti_aclk": {
                "direction": "I"
              },
              "s_axi_csr_ack": {
                "direction": "I"
              },
              "s_axi_csr_aresetn": {
                "direction": "I"
              },
              "s_axis_pdti_aresetn": {
                "direction": "I"
              },
              "sat1_irq": {
                "direction": "O"
              },
              "sat": {
                "direction": "O"
              },
              "sat2_irq": {
                "direction": "O"
              },
              "sat3_irq": {
                "direction": "O"
              }
            },
            "components": {
              "ddc_sat_or": {
                "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
                "xci_name": "dsp1_ddc_sat_or_5",
                "parameters": {
                  "C_OPERATION": {
                    "value": "or"
                  },
                  "C_SIZE": {
                    "value": "3"
                  }
                }
              },
              "axis_combiner": {
                "vlnv": "xilinx.com:ip:axis_combiner:1.1",
                "xci_name": "dsp1_axis_combiner_1",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "2"
                  },
                  "TUSER_WIDTH": {
                    "value": "64"
                  }
                }
              },
              "axis_subset_i": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "dsp1_axis_subset_i_4",
                "parameters": {
                  "M_HAS_TREADY": {
                    "value": "0"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "64"
                  },
                  "S_HAS_TREADY": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "6"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "128"
                  },
                  "TDATA_REMAP": {
                    "value": "tdata[23:0]"
                  },
                  "TUSER_REMAP": {
                    "value": "tuser[63:0]"
                  }
                }
              },
              "axis_subset_q": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "dsp1_axis_subset_q_4",
                "parameters": {
                  "M_HAS_TREADY": {
                    "value": "0"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "3"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "64"
                  },
                  "S_HAS_TREADY": {
                    "value": "0"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "6"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "128"
                  },
                  "TDATA_REMAP": {
                    "value": "tdata[47:24]"
                  },
                  "TUSER_REMAP": {
                    "value": "tuser[127:64]"
                  }
                }
              },
              "ddc_axi_interc": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "dsp1_ddc_axi_interc_1",
                "parameters": {
                  "M00_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M01_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M02_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M03_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M04_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M05_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "NUM_MI": {
                    "value": "6"
                  },
                  "S00_HAS_REGSLICE": {
                    "value": "1"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M02_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M03_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M04_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M05_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M02_ARESETN"
                      }
                    }
                  },
                  "M02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M03_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M03_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M03_ARESETN"
                      }
                    }
                  },
                  "M03_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M04_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M04_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M04_ARESETN"
                      }
                    }
                  },
                  "M04_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M05_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M05_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M05_ARESETN"
                      }
                    }
                  },
                  "M05_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "dsp1_xbar_30",
                    "parameters": {
                      "NUM_MI": {
                        "value": "6"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "s00_regslice": {
                        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                        "xci_name": "dsp1_s00_regslice_57"
                      },
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "dsp1_auto_pc_11",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "auto_pc_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      },
                      "s00_regslice_to_auto_pc": {
                        "interface_ports": [
                          "s00_regslice/M_AXI",
                          "auto_pc/S_AXI"
                        ]
                      },
                      "s00_couplers_to_s00_regslice": {
                        "interface_ports": [
                          "S_AXI",
                          "s00_regslice/S_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "s00_regslice/aclk",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "s00_regslice/aresetn",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m02_couplers_to_m02_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m03_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m03_couplers_to_m03_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m04_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m04_couplers_to_m04_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m05_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m05_couplers_to_m05_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "m01_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "m02_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M02_AXI",
                      "m02_couplers/M_AXI"
                    ]
                  },
                  "m03_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M03_AXI",
                      "m03_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m02_couplers": {
                    "interface_ports": [
                      "xbar/M02_AXI",
                      "m02_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m05_couplers": {
                    "interface_ports": [
                      "xbar/M05_AXI",
                      "m05_couplers/S_AXI"
                    ]
                  },
                  "xbar_to_m03_couplers": {
                    "interface_ports": [
                      "xbar/M03_AXI",
                      "m03_couplers/S_AXI"
                    ]
                  },
                  "m04_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M04_AXI",
                      "m04_couplers/M_AXI"
                    ]
                  },
                  "m05_couplers_to_ddc_axi_interc": {
                    "interface_ports": [
                      "M05_AXI",
                      "m05_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m04_couplers": {
                    "interface_ports": [
                      "xbar/M04_AXI",
                      "m04_couplers/S_AXI"
                    ]
                  },
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "ddc_axi_interc_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "ddc_axi_interc_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m02_couplers/M_ACLK",
                      "m03_couplers/M_ACLK",
                      "m04_couplers/M_ACLK",
                      "m05_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK",
                      "m02_couplers/S_ACLK",
                      "m03_couplers/S_ACLK",
                      "m04_couplers/S_ACLK",
                      "m05_couplers/S_ACLK"
                    ]
                  },
                  "ddc_axi_interc_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m02_couplers/M_ARESETN",
                      "m03_couplers/M_ARESETN",
                      "m04_couplers/M_ARESETN",
                      "m05_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN",
                      "m02_couplers/S_ARESETN",
                      "m03_couplers/S_ARESETN",
                      "m04_couplers/S_ARESETN",
                      "m05_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "ddc_in_broadcast": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "xci_name": "dsp1_ddc_in_broadcast_4",
                "parameters": {
                  "HAS_TREADY": {
                    "value": "0"
                  },
                  "M00_TDATA_REMAP": {
                    "value": "tdata[15:0]"
                  },
                  "M00_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "M01_TDATA_REMAP": {
                    "value": "tdata[15:0]"
                  },
                  "M01_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "M_TDATA_NUM_BYTES": {
                    "value": "2"
                  },
                  "M_TUSER_WIDTH": {
                    "value": "128"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "2"
                  },
                  "S_TUSER_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "ddc_iq_fmtr": {
                "vlnv": "pentek.com:px_ip:px_axis_iq_fmtr_1:1.0",
                "xci_name": "dsp1_ddc_iq_fmtr_4"
              },
              "ddc_mixer": {
                "vlnv": "pentek.com:px_ip:px_axis_mixer_1:1.0",
                "xci_name": "dsp1_ddc_mixer_4",
                "parameters": {
                  "chan": {
                    "value": "4"
                  },
                  "sub_chan": {
                    "value": "false"
                  }
                }
              },
              "ddc_nco": {
                "vlnv": "pentek.com:px_ip:px_axis_nco_1:1.0",
                "xci_name": "dsp1_ddc_nco_4"
              },
              "ddc_sat_sc2vctr": {
                "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
                "xci_name": "dsp1_ddc_sat_sc2vctr_1",
                "parameters": {
                  "number_inputs": {
                    "value": "3"
                  }
                }
              },
              "ddc_stage1_fir": {
                "vlnv": "pentek.com:px_ip:px_axis_fdecfir32_1:1.0",
                "xci_name": "dsp1_ddc_stage1_fir_5"
              },
              "ddc_stage2_fir": {
                "vlnv": "pentek.com:px_ip:px_axis_fdecfir32_1:1.0",
                "xci_name": "dsp1_ddc_stage2_fir_5"
              },
              "ddc_stage3_fir": {
                "vlnv": "pentek.com:px_ip:px_axis_fdecfir32_1:1.0",
                "xci_name": "dsp1_ddc_stage3_fir_4",
                "parameters": {
                  "bypass_in_lower": {
                    "value": "false"
                  },
                  "out_res": {
                    "value": "24"
                  }
                }
              },
              "iq_broadcast": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "xci_name": "dsp1_iq_broadcast_4",
                "parameters": {
                  "M00_TDATA_REMAP": {
                    "value": "tdata[47:0]"
                  },
                  "M00_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "M01_TDATA_REMAP": {
                    "value": "tdata[47:0]"
                  },
                  "M01_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "M02_TDATA_REMAP": {
                    "value": "tdata[47:0]"
                  },
                  "M02_TUSER_REMAP": {
                    "value": "tuser[127:0]"
                  },
                  "NUM_MI": {
                    "value": "3"
                  }
                }
              },
              "round_16i": {
                "vlnv": "pentek.com:px_ip:px_axis_round:1.0",
                "xci_name": "dsp1_round_16i_4",
                "parameters": {
                  "has_tuser": {
                    "value": "true"
                  },
                  "tuser_width": {
                    "value": "64"
                  }
                }
              },
              "round_16q": {
                "vlnv": "pentek.com:px_ip:px_axis_round:1.0",
                "xci_name": "dsp1_round_16q_4",
                "parameters": {
                  "has_tuser": {
                    "value": "true"
                  },
                  "tuser_width": {
                    "value": "64"
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_M01_AXI": {
                "interface_ports": [
                  "ddc_axi_interc/M01_AXI",
                  "ddc_nco/s_axi_csr"
                ]
              },
              "axis_broadcaster_0_M00_AXIS": {
                "interface_ports": [
                  "ddc_mixer/s_axis_pdti",
                  "ddc_in_broadcast/M00_AXIS"
                ]
              },
              "px_axis_nco_1_0_m_axis_pd": {
                "interface_ports": [
                  "ddc_mixer/s_axis_nco",
                  "ddc_nco/m_axis_pd"
                ]
              },
              "ddc_stage1_fir_m_axis_pdti": {
                "interface_ports": [
                  "ddc_stage1_fir/m_axis_pdti",
                  "ddc_stage2_fir/s_axis_pdti"
                ]
              },
              "iq_broadcast_M02_AXIS": {
                "interface_ports": [
                  "iq_broadcast/M02_AXIS",
                  "ddc_iq_fmtr/s_axis_pdti"
                ]
              },
              "axis_broadcaster_0_M01_AXIS": {
                "interface_ports": [
                  "ddc_in_broadcast/M01_AXIS",
                  "ddc_nco/s_axis_pdti"
                ]
              },
              "iq_broadcast_M00_AXIS": {
                "interface_ports": [
                  "iq_broadcast/M00_AXIS",
                  "axis_subset_i/S_AXIS"
                ]
              },
              "axis_subset_i_M_AXIS": {
                "interface_ports": [
                  "axis_subset_i/M_AXIS",
                  "round_16i/s_axis"
                ]
              },
              "axis_subset_q_M_AXIS": {
                "interface_ports": [
                  "round_16q/s_axis",
                  "axis_subset_q/M_AXIS"
                ]
              },
              "ddc_mixer_m_axis_pdti": {
                "interface_ports": [
                  "ddc_mixer/m_axis_pdti",
                  "ddc_stage1_fir/s_axis_pdti"
                ]
              },
              "ddc_axi_interc_M02_AXI": {
                "interface_ports": [
                  "ddc_axi_interc/M02_AXI",
                  "ddc_stage1_fir/s_axi_csr"
                ]
              },
              "iq_broadcast_M01_AXIS": {
                "interface_ports": [
                  "iq_broadcast/M01_AXIS",
                  "axis_subset_q/S_AXIS"
                ]
              },
              "ddc_axi_interc_M03_AXI": {
                "interface_ports": [
                  "ddc_stage2_fir/s_axi_csr",
                  "ddc_axi_interc/M03_AXI"
                ]
              },
              "ddc_axi_interc_M04_AXI": {
                "interface_ports": [
                  "ddc_stage3_fir/s_axi_csr",
                  "ddc_axi_interc/M04_AXI"
                ]
              },
              "axi_interconnect_0_M05_AXI": {
                "interface_ports": [
                  "ddc_axi_interc/M05_AXI",
                  "ddc_iq_fmtr/s_axi_csr"
                ]
              },
              "axi_interconnect_0_M00_AXI": {
                "interface_ports": [
                  "ddc_axi_interc/M00_AXI",
                  "ddc_mixer/s_axi_csr"
                ]
              },
              "round_16i_m_axis": {
                "interface_ports": [
                  "round_16i/m_axis",
                  "axis_combiner/S00_AXIS"
                ]
              },
              "round_16q_m_axis": {
                "interface_ports": [
                  "round_16q/m_axis",
                  "axis_combiner/S01_AXIS"
                ]
              },
              "s_axi_csr_1": {
                "interface_ports": [
                  "s_axi_csr",
                  "ddc_axi_interc/S00_AXI"
                ]
              },
              "ddc_stage2_fir_m_axis_pdti": {
                "interface_ports": [
                  "ddc_stage2_fir/m_axis_pdti",
                  "ddc_stage3_fir/s_axis_pdti"
                ]
              },
              "ddc_stage2_fir1_m_axis_pdti": {
                "interface_ports": [
                  "ddc_stage3_fir/m_axis_pdti",
                  "iq_broadcast/S_AXIS"
                ]
              },
              "ch0_iq_fmtr_m_axis_pdti": {
                "interface_ports": [
                  "m_axis_pdti",
                  "ddc_iq_fmtr/m_axis_pdti"
                ]
              },
              "s_axis_pdti_1": {
                "interface_ports": [
                  "s_axis_pdti",
                  "ddc_in_broadcast/S_AXIS"
                ]
              },
              "axis_combiner_0_M_AXIS": {
                "interface_ports": [
                  "m_axis_16bit_pdti",
                  "axis_combiner/M_AXIS"
                ]
              }
            },
            "nets": {
              "s_axis_pdti_aclk_1": {
                "ports": [
                  "s_axis_pdti_aclk",
                  "axis_combiner/aclk",
                  "axis_subset_i/aclk",
                  "axis_subset_q/aclk",
                  "ddc_in_broadcast/aclk",
                  "ddc_iq_fmtr/aclk",
                  "ddc_mixer/aclk",
                  "ddc_nco/aclk",
                  "ddc_stage1_fir/aclk",
                  "ddc_stage2_fir/aclk",
                  "ddc_stage3_fir/aclk",
                  "iq_broadcast/aclk",
                  "round_16i/axis_aclk",
                  "round_16q/axis_aclk"
                ]
              },
              "s_axi_csr_ack_1": {
                "ports": [
                  "s_axi_csr_ack",
                  "ddc_axi_interc/ACLK",
                  "ddc_axi_interc/S00_ACLK",
                  "ddc_axi_interc/M00_ACLK",
                  "ddc_axi_interc/M01_ACLK",
                  "ddc_axi_interc/M02_ACLK",
                  "ddc_axi_interc/M03_ACLK",
                  "ddc_axi_interc/M04_ACLK",
                  "ddc_axi_interc/M05_ACLK",
                  "ddc_iq_fmtr/s_axi_csr_aclk",
                  "ddc_mixer/s_axi_csr_aclk",
                  "ddc_nco/s_axi_csr_aclk",
                  "ddc_stage1_fir/s_axi_csr_aclk",
                  "ddc_stage2_fir/s_axi_csr_aclk",
                  "ddc_stage3_fir/s_axi_csr_aclk"
                ]
              },
              "s_axi_csr_aresetn_1": {
                "ports": [
                  "s_axi_csr_aresetn",
                  "ddc_axi_interc/ARESETN",
                  "ddc_axi_interc/S00_ARESETN",
                  "ddc_axi_interc/M00_ARESETN",
                  "ddc_axi_interc/M01_ARESETN",
                  "ddc_axi_interc/M02_ARESETN",
                  "ddc_axi_interc/M03_ARESETN",
                  "ddc_axi_interc/M04_ARESETN",
                  "ddc_axi_interc/M05_ARESETN",
                  "ddc_iq_fmtr/s_axi_csr_aresetn",
                  "ddc_mixer/s_axi_csr_aresetn",
                  "ddc_nco/s_axi_csr_aresetn",
                  "ddc_stage1_fir/s_axi_csr_aresetn",
                  "ddc_stage2_fir/s_axi_csr_aresetn",
                  "ddc_stage3_fir/s_axi_csr_aresetn"
                ]
              },
              "s_axis_pdti_aresetn_1": {
                "ports": [
                  "s_axis_pdti_aresetn",
                  "axis_combiner/aresetn",
                  "axis_subset_i/aresetn",
                  "axis_subset_q/aresetn",
                  "ddc_in_broadcast/aresetn",
                  "ddc_iq_fmtr/aresetn",
                  "ddc_mixer/aresetn",
                  "ddc_nco/aresetn",
                  "ddc_stage1_fir/aresetn",
                  "ddc_stage2_fir/aresetn",
                  "ddc_stage3_fir/aresetn",
                  "iq_broadcast/aresetn",
                  "round_16i/axis_aresetn",
                  "round_16q/axis_aresetn"
                ]
              },
              "px_scalar2vctr_0_output_vector1": {
                "ports": [
                  "ddc_sat_sc2vctr/output_vector",
                  "ddc_sat_or/Op1"
                ]
              },
              "ch0_sat_or_Res": {
                "ports": [
                  "ddc_sat_or/Res",
                  "sat"
                ]
              },
              "ddc_stage3_fir_irq": {
                "ports": [
                  "ddc_stage3_fir/irq",
                  "sat3_irq"
                ]
              },
              "ddc_stage2_fir_irq": {
                "ports": [
                  "ddc_stage2_fir/irq",
                  "sat2_irq"
                ]
              },
              "ddc_stage1_fir_irq": {
                "ports": [
                  "ddc_stage1_fir/irq",
                  "sat1_irq"
                ]
              },
              "ddc_stage3_fir_sat": {
                "ports": [
                  "ddc_stage3_fir/sat",
                  "ddc_sat_sc2vctr/input2"
                ]
              },
              "ddc_stage2_fir_sat": {
                "ports": [
                  "ddc_stage2_fir/sat",
                  "ddc_sat_sc2vctr/input1"
                ]
              },
              "ddc_stage1_fir_sat": {
                "ports": [
                  "ddc_stage1_fir/sat",
                  "ddc_sat_sc2vctr/input0"
                ]
              }
            }
          },
          "axi_interc": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "dsp1_axi_interc_0",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "M01_HAS_REGSLICE": {
                "value": "3"
              },
              "M02_HAS_REGSLICE": {
                "value": "3"
              },
              "M03_HAS_REGSLICE": {
                "value": "3"
              },
              "M04_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "5"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "dsp1_xbar_26",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "dsp1_s00_regslice_55"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "dsp1_auto_pc_12",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "dsp1_auto_pc_13",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m03_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "dsp1_auto_pc_14",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "axi_interc_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interc": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interc": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interc": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_axi_interc": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_axi_interc": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interc_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK"
                ]
              },
              "axi_interc_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axis_broadcast": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "dsp1_axis_broadcast_1",
            "parameters": {
              "HAS_TREADY": {
                "value": "0"
              },
              "M00_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M00_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M01_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M02_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "NUM_MI": {
                "value": "3"
              }
            }
          },
          "axis_combine": {
            "vlnv": "xilinx.com:ip:axis_combiner:1.1",
            "xci_name": "dsp1_axis_combine_1",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2"
              }
            }
          },
          "bypass_mux": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti_mux:1.1",
            "xci_name": "dsp1_bypass_mux_1",
            "parameters": {
              "add_input_regs": {
                "value": "false"
              },
              "data_byte_width": {
                "value": "4"
              }
            }
          },
          "irq_pls_aggr": {
            "vlnv": "pentek.com:px_ip:px_irq_pls_aggr:1.0",
            "xci_name": "dsp1_irq_pls_aggr_0",
            "parameters": {
              "num_interrupt_sources": {
                "value": "5"
              }
            }
          },
          "irq_vctr": {
            "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
            "xci_name": "dsp1_irq_vctr_0",
            "parameters": {
              "number_inputs": {
                "value": "5"
              }
            }
          },
          "pwr_meter": {
            "vlnv": "pentek.com:px_ip:px_axis_pwr_meter:1.0",
            "xci_name": "dsp1_pwr_meter_0",
            "parameters": {
              "has_axis_pwr_out": {
                "value": "false"
              }
            }
          }
        },
        "interface_nets": {
          "axis_broadcast_M02_AXIS": {
            "interface_ports": [
              "axis_broadcast/M02_AXIS",
              "axis_combine/S01_AXIS"
            ]
          },
          "axis_broadcast_M01_AXIS": {
            "interface_ports": [
              "axis_broadcast/M01_AXIS",
              "axis_combine/S00_AXIS"
            ]
          },
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "axi_interc/S00_AXI"
            ]
          },
          "s_axis_pdti_1": {
            "interface_ports": [
              "s_axis_pdti",
              "axis_broadcast/S_AXIS"
            ]
          },
          "axi_interc0_M02_AXI": {
            "interface_ports": [
              "axi_interc/M02_AXI",
              "thresh_gating/s_axi_csr"
            ]
          },
          "thresh_gating_m_axis_pdti": {
            "interface_ports": [
              "thresh_gating/m_axis_pdti",
              "bypass_mux/s_axis_i1_pdti"
            ]
          },
          "axis_broadcast_M00_AXIS": {
            "interface_ports": [
              "axis_broadcast/M00_AXIS",
              "ddc/s_axis_pdti"
            ]
          },
          "axi_interc_M03_AXI": {
            "interface_ports": [
              "irq_pls_aggr/s_axi_csr",
              "axi_interc/M03_AXI"
            ]
          },
          "axi_interc_M01_AXI": {
            "interface_ports": [
              "axi_interc/M01_AXI",
              "pwr_meter/s_axi_csr"
            ]
          },
          "ddc_m_axis_16bit_pdti": {
            "interface_ports": [
              "ddc/m_axis_16bit_pdti",
              "pwr_meter/s_axis_pdti"
            ]
          },
          "s_axis_mag_1": {
            "interface_ports": [
              "thresh_gating/s_axis_mag",
              "pwr_meter/m_axis_mag"
            ]
          },
          "axis_combine_M_AXIS": {
            "interface_ports": [
              "axis_combine/M_AXIS",
              "bypass_mux/s_axis_i0_pdti"
            ]
          },
          "axi_interc_M04_AXI": {
            "interface_ports": [
              "bypass_mux/s_axi_csr",
              "axi_interc/M04_AXI"
            ]
          },
          "s_axi_csr_2": {
            "interface_ports": [
              "ddc/s_axi_csr",
              "axi_interc/M00_AXI"
            ]
          },
          "ddc_m_axis_pdti": {
            "interface_ports": [
              "ddc/m_axis_pdti",
              "thresh_gating/s_axis_pdti"
            ]
          },
          "bypass_mux_m_axis_pdti": {
            "interface_ports": [
              "m_axis_pdti",
              "bypass_mux/m_axis_pdti"
            ]
          }
        },
        "nets": {
          "s_axis_pdti_aresetn_1": {
            "ports": [
              "s_axis_pdti_aresetn",
              "thresh_gating/s_axis_pdti_aresetn",
              "ddc/s_axis_pdti_aresetn",
              "axis_broadcast/aresetn",
              "axis_combine/aresetn",
              "bypass_mux/s_axis_aresetn",
              "pwr_meter/axis_aresetn"
            ]
          },
          "s_axis_pdti_aclk_1": {
            "ports": [
              "s_axis_pdti_aclk",
              "thresh_gating/s_axis_pdti_aclk",
              "ddc/s_axis_pdti_aclk",
              "axis_broadcast/aclk",
              "axis_combine/aclk",
              "bypass_mux/s_axis_aclk",
              "pwr_meter/axis_aclk"
            ]
          },
          "s_axi_csr_ack_1": {
            "ports": [
              "s_axi_csr_aclk",
              "thresh_gating/s_axi_csr_aclk",
              "ddc/s_axi_csr_ack",
              "axi_interc/ACLK",
              "axi_interc/S00_ACLK",
              "axi_interc/M00_ACLK",
              "axi_interc/M01_ACLK",
              "axi_interc/M02_ACLK",
              "axi_interc/M03_ACLK",
              "axi_interc/M04_ACLK",
              "bypass_mux/s_axi_csr_aclk",
              "irq_pls_aggr/s_axi_csr_aclk",
              "pwr_meter/s_axi_csr_aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "thresh_gating/s_axi_csr_aresetn",
              "ddc/s_axi_csr_aresetn",
              "axi_interc/ARESETN",
              "axi_interc/S00_ARESETN",
              "axi_interc/M00_ARESETN",
              "axi_interc/M01_ARESETN",
              "axi_interc/M02_ARESETN",
              "axi_interc/M03_ARESETN",
              "axi_interc/M04_ARESETN",
              "bypass_mux/s_axi_csr_aresetn",
              "irq_pls_aggr/s_axi_csr_aresetn",
              "pwr_meter/s_axi_csr_aresetn"
            ]
          },
          "px_scalar2vctr_0_output_vector": {
            "ports": [
              "irq_vctr/output_vector",
              "irq_pls_aggr/intrpt_in"
            ]
          },
          "thresh_gating_irq": {
            "ports": [
              "thresh_gating/irq",
              "irq_vctr/input4"
            ]
          },
          "px_irq_pls_aggr_0_irq_out": {
            "ports": [
              "irq_pls_aggr/irq_out",
              "irq"
            ]
          },
          "pwr_meter_irq": {
            "ports": [
              "pwr_meter/irq",
              "irq_vctr/input3"
            ]
          },
          "ddc_sat1_irq": {
            "ports": [
              "ddc/sat1_irq",
              "irq_vctr/input0"
            ]
          },
          "ddc_sat2_irq": {
            "ports": [
              "ddc/sat2_irq",
              "irq_vctr/input1"
            ]
          },
          "ddc_sat3_irq": {
            "ports": [
              "ddc/sat3_irq",
              "irq_vctr/input2"
            ]
          }
        }
      },
      "dac0": {
        "interface_ports": {
          "s_axi_csr": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axis_dac_pdti": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_dac_pdti": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "s_axis_dac_pdti_aresetn": {
            "direction": "I"
          },
          "s_axis_dac_pdti_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aclk": {
            "direction": "I"
          },
          "s_axi_csr_aresetn": {
            "direction": "I"
          },
          "irq": {
            "direction": "O"
          }
        },
        "components": {
          "interp": {
            "interface_ports": {
              "m_axis_dac_pdti": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axi_csr": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axis_dac_pdti": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "s_axis_pdti_aclk": {
                "direction": "I"
              },
              "s_axi_csr_ack": {
                "direction": "I"
              },
              "s_axi_csr_aresetn": {
                "direction": "I"
              },
              "s_axis_pdti_aresetn": {
                "direction": "I"
              },
              "sat1_irq": {
                "direction": "O"
              },
              "sat": {
                "direction": "O"
              },
              "sat2_irq": {
                "direction": "O"
              },
              "sat3_irq": {
                "direction": "O"
              }
            },
            "components": {
              "ddc_sat_or": {
                "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
                "xci_name": "dsp1_ddc_sat_or_3",
                "parameters": {
                  "C_OPERATION": {
                    "value": "or"
                  },
                  "C_SIZE": {
                    "value": "3"
                  }
                }
              },
              "ddc_axi_interconnect": {
                "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
                "xci_name": "dsp1_ddc_axi_interconnect_3",
                "parameters": {
                  "M00_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M01_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M02_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M03_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M04_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "M05_HAS_REGSLICE": {
                    "value": "3"
                  },
                  "NUM_MI": {
                    "value": "3"
                  },
                  "S00_HAS_REGSLICE": {
                    "value": "1"
                  },
                  "SYNCHRONIZATION_STAGES": {
                    "value": "2"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M00_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M01_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "M02_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "ARESETN"
                      }
                    }
                  },
                  "ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S00_ARESETN"
                      }
                    }
                  },
                  "S00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M00_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M00_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M00_ARESETN"
                      }
                    }
                  },
                  "M00_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M01_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M01_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M01_ARESETN"
                      }
                    }
                  },
                  "M01_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "M02_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M02_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M02_ARESETN"
                      }
                    }
                  },
                  "M02_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "xbar": {
                    "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                    "xci_name": "dsp1_xbar_32",
                    "parameters": {
                      "NUM_MI": {
                        "value": "3"
                      },
                      "NUM_SI": {
                        "value": "1"
                      },
                      "STRATEGY": {
                        "value": "0"
                      }
                    }
                  },
                  "s00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "components": {
                      "s00_regslice": {
                        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                        "xci_name": "dsp1_s00_regslice_59"
                      },
                      "auto_pc": {
                        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                        "xci_name": "dsp1_auto_pc_15",
                        "parameters": {
                          "MI_PROTOCOL": {
                            "value": "AXI4LITE"
                          },
                          "SI_PROTOCOL": {
                            "value": "AXI4"
                          }
                        }
                      }
                    },
                    "interface_nets": {
                      "s00_couplers_to_s00_regslice": {
                        "interface_ports": [
                          "S_AXI",
                          "s00_regslice/S_AXI"
                        ]
                      },
                      "s00_regslice_to_auto_pc": {
                        "interface_ports": [
                          "s00_regslice/M_AXI",
                          "auto_pc/S_AXI"
                        ]
                      },
                      "auto_pc_to_s00_couplers": {
                        "interface_ports": [
                          "M_AXI",
                          "auto_pc/M_AXI"
                        ]
                      }
                    },
                    "nets": {
                      "S_ACLK_1": {
                        "ports": [
                          "S_ACLK",
                          "s00_regslice/aclk",
                          "auto_pc/aclk"
                        ]
                      },
                      "S_ARESETN_1": {
                        "ports": [
                          "S_ARESETN",
                          "s00_regslice/aresetn",
                          "auto_pc/aresetn"
                        ]
                      }
                    }
                  },
                  "m00_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m00_couplers_to_m00_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m01_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m01_couplers_to_m01_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "m02_couplers": {
                    "interface_ports": {
                      "M_AXI": {
                        "mode": "Master",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      },
                      "S_AXI": {
                        "mode": "Slave",
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                      }
                    },
                    "ports": {
                      "M_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "M_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "M_ARESETN"
                          }
                        }
                      },
                      "M_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      },
                      "S_ACLK": {
                        "type": "clk",
                        "direction": "I",
                        "parameters": {
                          "ASSOCIATED_BUSIF": {
                            "value": "S_AXI"
                          },
                          "ASSOCIATED_RESET": {
                            "value": "S_ARESETN"
                          }
                        }
                      },
                      "S_ARESETN": {
                        "type": "rst",
                        "direction": "I"
                      }
                    },
                    "interface_nets": {
                      "m02_couplers_to_m02_couplers": {
                        "interface_ports": [
                          "S_AXI",
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_xbar": {
                    "interface_ports": [
                      "s00_couplers/M_AXI",
                      "xbar/S00_AXI"
                    ]
                  },
                  "ddc_axi_interconnect_to_s00_couplers": {
                    "interface_ports": [
                      "S00_AXI",
                      "s00_couplers/S_AXI"
                    ]
                  },
                  "m00_couplers_to_ddc_axi_interconnect": {
                    "interface_ports": [
                      "M00_AXI",
                      "m00_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m00_couplers": {
                    "interface_ports": [
                      "xbar/M00_AXI",
                      "m00_couplers/S_AXI"
                    ]
                  },
                  "m01_couplers_to_ddc_axi_interconnect": {
                    "interface_ports": [
                      "M01_AXI",
                      "m01_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m01_couplers": {
                    "interface_ports": [
                      "xbar/M01_AXI",
                      "m01_couplers/S_AXI"
                    ]
                  },
                  "m02_couplers_to_ddc_axi_interconnect": {
                    "interface_ports": [
                      "M02_AXI",
                      "m02_couplers/M_AXI"
                    ]
                  },
                  "xbar_to_m02_couplers": {
                    "interface_ports": [
                      "xbar/M02_AXI",
                      "m02_couplers/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "ddc_axi_interconnect_ACLK_net": {
                    "ports": [
                      "ACLK",
                      "xbar/aclk",
                      "s00_couplers/S_ACLK",
                      "s00_couplers/M_ACLK",
                      "m00_couplers/M_ACLK",
                      "m01_couplers/M_ACLK",
                      "m02_couplers/M_ACLK",
                      "m00_couplers/S_ACLK",
                      "m01_couplers/S_ACLK",
                      "m02_couplers/S_ACLK"
                    ]
                  },
                  "ddc_axi_interconnect_ARESETN_net": {
                    "ports": [
                      "ARESETN",
                      "xbar/aresetn",
                      "s00_couplers/S_ARESETN",
                      "s00_couplers/M_ARESETN",
                      "m00_couplers/M_ARESETN",
                      "m01_couplers/M_ARESETN",
                      "m02_couplers/M_ARESETN",
                      "m00_couplers/S_ARESETN",
                      "m01_couplers/S_ARESETN",
                      "m02_couplers/S_ARESETN"
                    ]
                  }
                }
              },
              "ddc_sat_scalar2vctr": {
                "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
                "xci_name": "dsp1_ddc_sat_scalar2vctr_3",
                "parameters": {
                  "number_inputs": {
                    "value": "3"
                  }
                }
              },
              "interp_stage2": {
                "vlnv": "pentek.com:px_ip:px_axis_intfir32_1:1.0",
                "xci_name": "dsp1_interp_stage1_0"
              },
              "interp_stage3": {
                "vlnv": "pentek.com:px_ip:px_axis_intfir32_1:1.0",
                "xci_name": "dsp1_interp_stage1_1"
              },
              "interp_stage1": {
                "vlnv": "pentek.com:px_ip:px_axis_intfir32_1:1.0",
                "xci_name": "dsp1_px_axis_intfir32_1_0_0"
              }
            },
            "interface_nets": {
              "ddc_axi_interconnect_M02_AXI": {
                "interface_ports": [
                  "ddc_axi_interconnect/M02_AXI",
                  "interp_stage3/s_axi_csr"
                ]
              },
              "ddc_axi_interconnect_M01_AXI": {
                "interface_ports": [
                  "ddc_axi_interconnect/M01_AXI",
                  "interp_stage2/s_axi_csr"
                ]
              },
              "s_axi_csr_1": {
                "interface_ports": [
                  "s_axi_csr",
                  "ddc_axi_interconnect/S00_AXI"
                ]
              },
              "interp_stage2_m_axis_pdti": {
                "interface_ports": [
                  "interp_stage3/s_axis_pdti",
                  "interp_stage2/m_axis_pdti"
                ]
              },
              "interp_stage1_m_axis_pdti": {
                "interface_ports": [
                  "interp_stage1/m_axis_pdti",
                  "interp_stage2/s_axis_pdti"
                ]
              },
              "s_axis_dac_pdti_1": {
                "interface_ports": [
                  "s_axis_dac_pdti",
                  "interp_stage1/s_axis_pdti"
                ]
              },
              "interp_stage3_m_axis_pdti": {
                "interface_ports": [
                  "m_axis_dac_pdti",
                  "interp_stage3/m_axis_pdti"
                ]
              },
              "ddc_axi_interconnect_M00_AXI": {
                "interface_ports": [
                  "ddc_axi_interconnect/M00_AXI",
                  "interp_stage1/s_axi_csr"
                ]
              }
            },
            "nets": {
              "s_axis_pdti_aclk_1": {
                "ports": [
                  "s_axis_pdti_aclk",
                  "interp_stage2/aclk",
                  "interp_stage3/aclk",
                  "interp_stage1/aclk"
                ]
              },
              "s_axi_csr_ack_1": {
                "ports": [
                  "s_axi_csr_ack",
                  "ddc_axi_interconnect/ACLK",
                  "ddc_axi_interconnect/S00_ACLK",
                  "ddc_axi_interconnect/M00_ACLK",
                  "ddc_axi_interconnect/M01_ACLK",
                  "ddc_axi_interconnect/M02_ACLK",
                  "interp_stage2/s_axi_csr_aclk",
                  "interp_stage3/s_axi_csr_aclk",
                  "interp_stage1/s_axi_csr_aclk"
                ]
              },
              "s_axi_csr_aresetn_1": {
                "ports": [
                  "s_axi_csr_aresetn",
                  "ddc_axi_interconnect/ARESETN",
                  "ddc_axi_interconnect/S00_ARESETN",
                  "ddc_axi_interconnect/M00_ARESETN",
                  "ddc_axi_interconnect/M01_ARESETN",
                  "ddc_axi_interconnect/M02_ARESETN",
                  "interp_stage2/s_axi_csr_aresetn",
                  "interp_stage3/s_axi_csr_aresetn",
                  "interp_stage1/s_axi_csr_aresetn"
                ]
              },
              "s_axis_pdti_aresetn_1": {
                "ports": [
                  "s_axis_pdti_aresetn",
                  "interp_stage2/aresetn",
                  "interp_stage3/aresetn",
                  "interp_stage1/aresetn"
                ]
              },
              "px_scalar2vctr_0_output_vector1": {
                "ports": [
                  "ddc_sat_scalar2vctr/output_vector",
                  "ddc_sat_or/Op1"
                ]
              },
              "ch0_sat_or_Res": {
                "ports": [
                  "ddc_sat_or/Res",
                  "sat"
                ]
              },
              "interp_stage1_irq": {
                "ports": [
                  "interp_stage1/irq",
                  "sat1_irq"
                ]
              },
              "interp_stage2_irq": {
                "ports": [
                  "interp_stage2/irq",
                  "sat2_irq"
                ]
              },
              "interp_stage3_irq": {
                "ports": [
                  "interp_stage3/irq",
                  "sat3_irq"
                ]
              },
              "interp_stage1_sat": {
                "ports": [
                  "interp_stage1/sat",
                  "ddc_sat_scalar2vctr/input0"
                ]
              },
              "interp_stage2_sat": {
                "ports": [
                  "interp_stage2/sat",
                  "ddc_sat_scalar2vctr/input1"
                ]
              },
              "interp_stage3_sat": {
                "ports": [
                  "interp_stage3/sat",
                  "ddc_sat_scalar2vctr/input2"
                ]
              }
            }
          },
          "axi_interc": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "dsp1_axi_interc_1",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "3"
              },
              "M01_HAS_REGSLICE": {
                "value": "3"
              },
              "M02_HAS_REGSLICE": {
                "value": "3"
              },
              "M03_HAS_REGSLICE": {
                "value": "3"
              },
              "M04_HAS_REGSLICE": {
                "value": "3"
              },
              "NUM_MI": {
                "value": "3"
              },
              "S00_HAS_REGSLICE": {
                "value": "1"
              },
              "SYNCHRONIZATION_STAGES": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "dsp1_xbar_27",
                "parameters": {
                  "NUM_MI": {
                    "value": "3"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "dsp1_s00_regslice_58"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "dsp1_auto_pc_16",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "dsp1_auto_pc_17",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m02_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "m02_couplers_to_axi_interc": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_axi_interc": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "axi_interc_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interc": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interc_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK"
                ]
              },
              "axi_interc_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axis_broadcast": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "dsp1_axis_broadcast_2",
            "parameters": {
              "HAS_TREADY": {
                "value": "0"
              },
              "M00_TDATA_REMAP": {
                "value": "tdata[31:0]"
              },
              "M00_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M01_TDATA_REMAP": {
                "value": "tdata[31:0]"
              },
              "M01_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[15:0]"
              },
              "M02_TUSER_REMAP": {
                "value": "tuser[127:0]"
              },
              "NUM_MI": {
                "value": "2"
              }
            }
          },
          "bypass_mux": {
            "vlnv": "pentek.com:px_ip:px_axis_pdti_mux:1.1",
            "xci_name": "dsp1_bypass_mux_2",
            "parameters": {
              "add_input_regs": {
                "value": "false"
              },
              "data_byte_width": {
                "value": "4"
              }
            }
          },
          "irq_pls_aggr": {
            "vlnv": "pentek.com:px_ip:px_irq_pls_aggr:1.0",
            "xci_name": "dsp1_irq_pls_aggr_1",
            "parameters": {
              "num_interrupt_sources": {
                "value": "3"
              }
            }
          },
          "irq_vctr": {
            "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
            "xci_name": "dsp1_irq_vctr_1",
            "parameters": {
              "number_inputs": {
                "value": "3"
              }
            }
          }
        },
        "interface_nets": {
          "s_axis_pdti_1": {
            "interface_ports": [
              "s_axis_dac_pdti",
              "axis_broadcast/S_AXIS"
            ]
          },
          "bypass_mux_m_axis_pdti": {
            "interface_ports": [
              "m_axis_dac_pdti",
              "bypass_mux/m_axis_pdti"
            ]
          },
          "s_axi_csr_1": {
            "interface_ports": [
              "s_axi_csr",
              "axi_interc/S00_AXI"
            ]
          },
          "axis_broadcast_M01_AXIS": {
            "interface_ports": [
              "axis_broadcast/M01_AXIS",
              "bypass_mux/s_axis_i0_pdti"
            ]
          },
          "axi_interc_M01_AXI": {
            "interface_ports": [
              "irq_pls_aggr/s_axi_csr",
              "axi_interc/M01_AXI"
            ]
          },
          "axi_interc0_M00_AXI": {
            "interface_ports": [
              "axi_interc/M00_AXI",
              "interp/s_axi_csr"
            ]
          },
          "duc_m_axis_pdti": {
            "interface_ports": [
              "interp/m_axis_dac_pdti",
              "bypass_mux/s_axis_i1_pdti"
            ]
          },
          "axi_interc_M02_AXI": {
            "interface_ports": [
              "bypass_mux/s_axi_csr",
              "axi_interc/M02_AXI"
            ]
          },
          "s_axis_pdti_2": {
            "interface_ports": [
              "interp/s_axis_dac_pdti",
              "axis_broadcast/M00_AXIS"
            ]
          }
        },
        "nets": {
          "s_axis_pdti_aresetn_1": {
            "ports": [
              "s_axis_dac_pdti_aresetn",
              "interp/s_axis_pdti_aresetn",
              "axis_broadcast/aresetn",
              "bypass_mux/s_axis_aresetn"
            ]
          },
          "s_axis_pdti_aclk_1": {
            "ports": [
              "s_axis_dac_pdti_aclk",
              "interp/s_axis_pdti_aclk",
              "axis_broadcast/aclk",
              "bypass_mux/s_axis_aclk"
            ]
          },
          "s_axi_csr_ack_1": {
            "ports": [
              "s_axi_csr_aclk",
              "interp/s_axi_csr_ack",
              "axi_interc/ACLK",
              "axi_interc/S00_ACLK",
              "axi_interc/M00_ACLK",
              "axi_interc/M01_ACLK",
              "axi_interc/M02_ACLK",
              "bypass_mux/s_axi_csr_aclk",
              "irq_pls_aggr/s_axi_csr_aclk"
            ]
          },
          "s_axi_csr_aresetn_1": {
            "ports": [
              "s_axi_csr_aresetn",
              "interp/s_axi_csr_aresetn",
              "axi_interc/ARESETN",
              "axi_interc/S00_ARESETN",
              "axi_interc/M00_ARESETN",
              "axi_interc/M01_ARESETN",
              "axi_interc/M02_ARESETN",
              "bypass_mux/s_axi_csr_aresetn",
              "irq_pls_aggr/s_axi_csr_aresetn"
            ]
          },
          "px_scalar2vctr_0_output_vector": {
            "ports": [
              "irq_vctr/output_vector",
              "irq_pls_aggr/intrpt_in"
            ]
          },
          "ddc_sat1_irq": {
            "ports": [
              "interp/sat1_irq",
              "irq_vctr/input0"
            ]
          },
          "ddc_sat2_irq": {
            "ports": [
              "interp/sat2_irq",
              "irq_vctr/input1"
            ]
          },
          "ddc_sat3_irq": {
            "ports": [
              "interp/sat3_irq",
              "irq_vctr/input2"
            ]
          },
          "px_irq_pls_aggr_0_irq_out": {
            "ports": [
              "irq_pls_aggr/irq_out",
              "irq"
            ]
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "dsp1_axi_interconnect_0_1",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "3"
          },
          "M01_HAS_REGSLICE": {
            "value": "3"
          },
          "M02_HAS_REGSLICE": {
            "value": "3"
          },
          "M03_HAS_REGSLICE": {
            "value": "3"
          },
          "NUM_MI": {
            "value": "4"
          },
          "S00_HAS_REGSLICE": {
            "value": "1"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "dsp1_xbar_28",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "dsp1_s00_regslice_48"
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "dsp1_auto_pc_18",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_regslice_to_auto_pc": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "px_scalar2vctr_0": {
        "vlnv": "pentek.com:px_ip:px_scalar2vctr:1.0",
        "xci_name": "dsp1_px_scalar2vctr_0_0",
        "parameters": {
          "number_inputs": {
            "value": "8"
          }
        }
      },
      "zero_const": {
        "vlnv": "pentek.com:px_ip:px_scalar_const:1.0",
        "xci_name": "dsp1_px_scalar_const_0_0"
      }
    },
    "interface_nets": {
      "ch0_m_axis_pdti": {
        "interface_ports": [
          "m_axis_adc_ch0_pdti",
          "adc_ch0/m_axis_pdti"
        ]
      },
      "s_axis_pdti_3": {
        "interface_ports": [
          "s_axis_adc_ch2_pdti",
          "adc_ch2/s_axis_pdti"
        ]
      },
      "ch1_m_axis_pdti": {
        "interface_ports": [
          "m_axis_adc_ch1_pdti",
          "adc_ch1/m_axis_pdti"
        ]
      },
      "ch3_m_axis_pdti": {
        "interface_ports": [
          "m_axis_dac_pdti",
          "dac0/m_axis_dac_pdti"
        ]
      },
      "s_axis_pdti_4": {
        "interface_ports": [
          "s_axis_dac_pdti",
          "dac0/s_axis_dac_pdti"
        ]
      },
      "ch2_m_axis_pdti": {
        "interface_ports": [
          "m_axis_adc_ch2_pdti",
          "adc_ch2/m_axis_pdti"
        ]
      },
      "s_axi_csr_1": {
        "interface_ports": [
          "s_axi_csr",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "adc_ch0/s_axi_csr"
        ]
      },
      "s_axis_pdti_1": {
        "interface_ports": [
          "s_axis_adc_ch0_pdti",
          "adc_ch0/s_axis_pdti"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "adc_ch1/s_axi_csr"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M02_AXI",
          "adc_ch2/s_axi_csr"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M03_AXI",
          "dac0/s_axi_csr"
        ]
      },
      "s_axis_pdti_2": {
        "interface_ports": [
          "s_axis_adc_ch1_pdti",
          "adc_ch1/s_axis_pdti"
        ]
      }
    },
    "nets": {
      "s_axis_adc_pdti_aresetn_1": {
        "ports": [
          "s_axis_adc_pdti_aresetn",
          "adc_ch0/s_axis_pdti_aresetn",
          "adc_ch1/s_axis_pdti_aresetn",
          "adc_ch2/s_axis_pdti_aresetn"
        ]
      },
      "s_axis_adc_pdti_aclk_1": {
        "ports": [
          "s_axis_adc_pdti_aclk",
          "adc_ch0/s_axis_pdti_aclk",
          "adc_ch1/s_axis_pdti_aclk",
          "adc_ch2/s_axis_pdti_aclk"
        ]
      },
      "s_axi_csr_ack_1": {
        "ports": [
          "s_axi_csr_aclk",
          "adc_ch0/s_axi_csr_aclk",
          "adc_ch1/s_axi_csr_aclk",
          "adc_ch2/s_axi_csr_aclk",
          "dac0/s_axi_csr_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK"
        ]
      },
      "s_axi_csr_aresetn_1": {
        "ports": [
          "s_axi_csr_aresetn",
          "adc_ch0/s_axi_csr_aresetn",
          "adc_ch1/s_axi_csr_aresetn",
          "adc_ch2/s_axi_csr_aresetn",
          "dac0/s_axi_csr_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN"
        ]
      },
      "px_scalar_const_0_std_logic_const": {
        "ports": [
          "zero_const/std_logic_const",
          "px_scalar2vctr_0/input3",
          "px_scalar2vctr_0/input5",
          "px_scalar2vctr_0/input6",
          "px_scalar2vctr_0/input7"
        ]
      },
      "px_scalar2vctr_0_output_vector": {
        "ports": [
          "px_scalar2vctr_0/output_vector",
          "dsp_irq"
        ]
      },
      "ch0_irq": {
        "ports": [
          "adc_ch0/irq",
          "px_scalar2vctr_0/input0"
        ]
      },
      "ch1_irq": {
        "ports": [
          "adc_ch1/irq",
          "px_scalar2vctr_0/input1"
        ]
      },
      "ch2_irq": {
        "ports": [
          "adc_ch2/irq",
          "px_scalar2vctr_0/input2"
        ]
      },
      "s_axis_dac_pdti_aclk_1": {
        "ports": [
          "s_axis_dac_pdti_aclk",
          "dac0/s_axis_dac_pdti_aclk"
        ]
      },
      "s_axis_dac_pdti_aresetn_1": {
        "ports": [
          "s_axis_dac_pdti_aresetn",
          "dac0/s_axis_dac_pdti_aresetn"
        ]
      },
      "dac0_irq": {
        "ports": [
          "dac0/irq",
          "px_scalar2vctr_0/input4"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "s_axi_csr": {
            "range": "64M",
            "width": "32",
            "segments": {
              "SEG_bypass_mux_reg0": {
                "address_block": "/adc_ch0/bypass_mux/s_axi_csr/reg0",
                "offset": "0x200B000",
                "range": "4K"
              },
              "SEG_bypass_mux_reg01": {
                "address_block": "/adc_ch1/bypass_mux/s_axi_csr/reg0",
                "offset": "0x210B000",
                "range": "4K"
              },
              "SEG_bypass_mux_reg02": {
                "address_block": "/adc_ch2/bypass_mux/s_axi_csr/reg0",
                "offset": "0x220B000",
                "range": "4K"
              },
              "SEG_bypass_mux_reg03": {
                "address_block": "/dac0/bypass_mux/s_axi_csr/reg0",
                "offset": "0x240B000",
                "range": "4K"
              },
              "SEG_ddc_iq_fmtr_reg0": {
                "address_block": "/adc_ch0/ddc/ddc_iq_fmtr/s_axi_csr/reg0",
                "offset": "0x200A000",
                "range": "4K"
              },
              "SEG_ddc_iq_fmtr_reg04": {
                "address_block": "/adc_ch1/ddc/ddc_iq_fmtr/s_axi_csr/reg0",
                "offset": "0x210A000",
                "range": "4K"
              },
              "SEG_ddc_iq_fmtr_reg016": {
                "address_block": "/adc_ch2/ddc/ddc_iq_fmtr/s_axi_csr/reg0",
                "offset": "0x220A000",
                "range": "4K"
              },
              "SEG_ddc_mixer_reg0": {
                "address_block": "/adc_ch0/ddc/ddc_mixer/s_axi_csr/reg0",
                "offset": "0x2001000",
                "range": "4K"
              },
              "SEG_ddc_mixer_reg06": {
                "address_block": "/adc_ch1/ddc/ddc_mixer/s_axi_csr/reg0",
                "offset": "0x2101000",
                "range": "4K"
              },
              "SEG_ddc_mixer_reg018": {
                "address_block": "/adc_ch2/ddc/ddc_mixer/s_axi_csr/reg0",
                "offset": "0x2201000",
                "range": "4K"
              },
              "SEG_ddc_nco_reg0": {
                "address_block": "/adc_ch0/ddc/ddc_nco/s_axi_csr/reg0",
                "offset": "0x2002000",
                "range": "4K"
              },
              "SEG_ddc_nco_reg08": {
                "address_block": "/adc_ch1/ddc/ddc_nco/s_axi_csr/reg0",
                "offset": "0x2102000",
                "range": "4K"
              },
              "SEG_ddc_nco_reg020": {
                "address_block": "/adc_ch2/ddc/ddc_nco/s_axi_csr/reg0",
                "offset": "0x2202000",
                "range": "4K"
              },
              "SEG_ddc_stage1_fir_reg0": {
                "address_block": "/adc_ch0/ddc/ddc_stage1_fir/s_axi_csr/reg0",
                "offset": "0x2004000",
                "range": "8K"
              },
              "SEG_ddc_stage1_fir_reg010": {
                "address_block": "/adc_ch1/ddc/ddc_stage1_fir/s_axi_csr/reg0",
                "offset": "0x2104000",
                "range": "8K"
              },
              "SEG_ddc_stage1_fir_reg022": {
                "address_block": "/adc_ch2/ddc/ddc_stage1_fir/s_axi_csr/reg0",
                "offset": "0x2204000",
                "range": "8K"
              },
              "SEG_ddc_stage2_fir_reg0": {
                "address_block": "/adc_ch0/ddc/ddc_stage2_fir/s_axi_csr/reg0",
                "offset": "0x2006000",
                "range": "8K"
              },
              "SEG_ddc_stage2_fir_reg012": {
                "address_block": "/adc_ch1/ddc/ddc_stage2_fir/s_axi_csr/reg0",
                "offset": "0x2106000",
                "range": "8K"
              },
              "SEG_ddc_stage2_fir_reg024": {
                "address_block": "/adc_ch2/ddc/ddc_stage2_fir/s_axi_csr/reg0",
                "offset": "0x2206000",
                "range": "8K"
              },
              "SEG_ddc_stage3_fir_reg0": {
                "address_block": "/adc_ch0/ddc/ddc_stage3_fir/s_axi_csr/reg0",
                "offset": "0x2008000",
                "range": "8K"
              },
              "SEG_ddc_stage3_fir_reg014": {
                "address_block": "/adc_ch1/ddc/ddc_stage3_fir/s_axi_csr/reg0",
                "offset": "0x2108000",
                "range": "8K"
              },
              "SEG_ddc_stage3_fir_reg026": {
                "address_block": "/adc_ch2/ddc/ddc_stage3_fir/s_axi_csr/reg0",
                "offset": "0x2208000",
                "range": "8K"
              },
              "SEG_interp_stage1_reg0": {
                "address_block": "/dac0/interp/interp_stage1/s_axi_csr/reg0",
                "offset": "0x2404000",
                "range": "8K"
              },
              "SEG_interp_stage2_reg0": {
                "address_block": "/dac0/interp/interp_stage2/s_axi_csr/reg0",
                "offset": "0x2406000",
                "range": "8K"
              },
              "SEG_interp_stage3_reg0": {
                "address_block": "/dac0/interp/interp_stage3/s_axi_csr/reg0",
                "offset": "0x2408000",
                "range": "8K"
              },
              "SEG_irq_pls_aggr_reg0": {
                "address_block": "/adc_ch1/irq_pls_aggr/s_axi_csr/reg0",
                "offset": "0x2100000",
                "range": "4K"
              },
              "SEG_irq_pls_aggr_reg01": {
                "address_block": "/adc_ch0/irq_pls_aggr/s_axi_csr/reg0",
                "offset": "0x2000000",
                "range": "4K"
              },
              "SEG_irq_pls_aggr_reg02": {
                "address_block": "/adc_ch2/irq_pls_aggr/s_axi_csr/reg0",
                "offset": "0x2200000",
                "range": "4K"
              },
              "SEG_irq_pls_aggr_reg03": {
                "address_block": "/dac0/irq_pls_aggr/s_axi_csr/reg0",
                "offset": "0x2400000",
                "range": "4K"
              },
              "SEG_pwr_meter_reg0": {
                "address_block": "/adc_ch0/pwr_meter/s_axi_csr/reg0",
                "offset": "0x2010000",
                "range": "4K"
              },
              "SEG_pwr_meter_reg01": {
                "address_block": "/adc_ch1/pwr_meter/s_axi_csr/reg0",
                "offset": "0x2110000",
                "range": "4K"
              },
              "SEG_pwr_meter_reg02": {
                "address_block": "/adc_ch2/pwr_meter/s_axi_csr/reg0",
                "offset": "0x2210000",
                "range": "4K"
              },
              "SEG_thresh_det_reg0": {
                "address_block": "/adc_ch0/thresh_gating/thresh_det/s_axi_csr/reg0",
                "offset": "0x2011000",
                "range": "4K"
              },
              "SEG_thresh_det_reg01": {
                "address_block": "/adc_ch1/thresh_gating/thresh_det/s_axi_csr/reg0",
                "offset": "0x2111000",
                "range": "4K"
              },
              "SEG_thresh_det_reg02": {
                "address_block": "/adc_ch2/thresh_gating/thresh_det/s_axi_csr/reg0",
                "offset": "0x2211000",
                "range": "4K"
              },
              "SEG_threshold_gate_cntl_reg0": {
                "address_block": "/adc_ch0/thresh_gating/threshold_gate_cntl/s_axi_csr/reg0",
                "offset": "0x2012000",
                "range": "4K"
              },
              "SEG_threshold_gate_cntl_reg01": {
                "address_block": "/adc_ch1/thresh_gating/threshold_gate_cntl/s_axi_csr/reg0",
                "offset": "0x2112000",
                "range": "4K"
              },
              "SEG_threshold_gate_cntl_reg02": {
                "address_block": "/adc_ch2/thresh_gating/threshold_gate_cntl/s_axi_csr/reg0",
                "offset": "0x2212000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}