Analysis & Synthesis report for main
Mon Jun 23 18:16:43 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Clock_Divider:clk_div_inst
 14. Parameter Settings for User Entity Instance: Clock_Divider:CLK_DIVA
 15. Parameter Settings for User Entity Instance: Clock_Divider:OneSEC
 16. Parameter Settings for User Entity Instance: Counter:GameSecondsElapsed
 17. Parameter Settings for User Entity Instance: p2ai:p2ai_inst
 18. Parameter Settings for User Entity Instance: GameplayControllerP1:player1
 19. Parameter Settings for User Entity Instance: GameplayControllerP2:player2
 20. Parameter Settings for User Entity Instance: Vga_Display:vga_display_inst|Clock_Divider:clkdiv
 21. Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:health_shift_p1
 22. Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:block_shift_p1
 23. Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:health_shift_p2
 24. Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:block_shift_p2
 25. Parameter Settings for Inferred Entity Instance: timeTo7seg:timerDisplay|lpm_divide:Div1
 26. Parameter Settings for Inferred Entity Instance: timeTo7seg:timerDisplay|lpm_divide:Div0
 27. Parameter Settings for Inferred Entity Instance: timeTo7seg:timerDisplay|lpm_divide:Div2
 28. Port Connectivity Checks: "timeTo7seg:timerDisplay"
 29. Port Connectivity Checks: "Statuses:status_bars|Shift_Register:block_shift_p2"
 30. Port Connectivity Checks: "Statuses:status_bars|Shift_Register:health_shift_p2"
 31. Port Connectivity Checks: "Statuses:status_bars|Shift_Register:block_shift_p1"
 32. Port Connectivity Checks: "Statuses:status_bars|Shift_Register:health_shift_p1"
 33. Port Connectivity Checks: "Statuses:status_bars"
 34. Port Connectivity Checks: "Vga_Display:vga_display_inst"
 35. Port Connectivity Checks: "GameplayControllerP2:player2"
 36. Port Connectivity Checks: "GameplayControllerP1:player1"
 37. Port Connectivity Checks: "hexto7seg:ai_lfsr"
 38. Port Connectivity Checks: "p2ai:p2ai_inst|LFSR:p2_action"
 39. Port Connectivity Checks: "Counter:GameSecondsElapsed"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 23 18:16:43 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; main                                           ;
; Top-level Entity Name           ; main                                           ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 235                                            ;
; Total pins                      ; 135                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main               ; main               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; Vga_Display.v                    ; yes             ; User Verilog HDL File        ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Vga_Display.v              ;         ;
; Statuses.v                       ; yes             ; User Verilog HDL File        ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Statuses.v                 ;         ;
; Shift_Register.v                 ; yes             ; User Verilog HDL File        ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Shift_Register.v           ;         ;
; LFSR.v                           ; yes             ; User Verilog HDL File        ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/LFSR.v                     ;         ;
; HitDetection_updated.v           ; yes             ; User Verilog HDL File        ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/HitDetection_updated.v     ;         ;
; hexto7seg.v                      ; yes             ; User Verilog HDL File        ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/hexto7seg.v                ;         ;
; GameplayControllerP2.v           ; yes             ; User Verilog HDL File        ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v     ;         ;
; GameplayControllerP1.v           ; yes             ; User Verilog HDL File        ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v     ;         ;
; Counter.v                        ; yes             ; User Verilog HDL File        ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Counter.v                  ;         ;
; Clock_Divider.v                  ; yes             ; User Verilog HDL File        ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Clock_Divider.v            ;         ;
; main.v                           ; yes             ; User Verilog HDL File        ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v                     ;         ;
; timeTo7seg.v                     ; yes             ; User Verilog HDL File        ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v               ;         ;
; p2ai.v                           ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/p2ai.v                     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf            ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc           ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc       ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc            ;         ;
; db/lpm_divide_3am.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/db/lpm_divide_3am.tdf      ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/db/sign_div_unsign_9kh.tdf ;         ;
; db/alt_u_div_ose.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/db/alt_u_div_ose.tdf       ;         ;
; db/lpm_divide_ibm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/db/lpm_divide_ibm.tdf      ;         ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/db/sign_div_unsign_olh.tdf ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/db/alt_u_div_mve.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                      ;
+---------------------------------------------+------------------------------------+
; Resource                                    ; Usage                              ;
+---------------------------------------------+------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 611                                ;
;                                             ;                                    ;
; Combinational ALUT usage for logic          ; 1006                               ;
;     -- 7 input functions                    ; 5                                  ;
;     -- 6 input functions                    ; 209                                ;
;     -- 5 input functions                    ; 78                                 ;
;     -- 4 input functions                    ; 105                                ;
;     -- <=3 input functions                  ; 609                                ;
;                                             ;                                    ;
; Dedicated logic registers                   ; 235                                ;
;                                             ;                                    ;
; I/O pins                                    ; 135                                ;
;                                             ;                                    ;
; Total DSP Blocks                            ; 0                                  ;
;                                             ;                                    ;
; Maximum fan-out node                        ; Clock_Divider:clk_div_inst|clk_out ;
; Maximum fan-out                             ; 68                                 ;
; Total fan-out                               ; 4433                               ;
; Average fan-out                             ; 2.87                               ;
+---------------------------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Entity Name          ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |main                                     ; 1006 (8)            ; 235 (0)                   ; 0                 ; 0          ; 135  ; 0            ; |main                                                                                                                         ; main                 ; work         ;
;    |Clock_Divider:CLK_DIVA|               ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |main|Clock_Divider:CLK_DIVA                                                                                                  ; Clock_Divider        ; work         ;
;    |Clock_Divider:OneSEC|                 ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |main|Clock_Divider:OneSEC                                                                                                    ; Clock_Divider        ; work         ;
;    |Clock_Divider:clk_div_inst|           ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |main|Clock_Divider:clk_div_inst                                                                                              ; Clock_Divider        ; work         ;
;    |Counter:GameSecondsElapsed|           ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |main|Counter:GameSecondsElapsed                                                                                              ; Counter              ; work         ;
;    |GameplayControllerP1:player1|         ; 187 (100)           ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |main|GameplayControllerP1:player1                                                                                            ; GameplayControllerP1 ; work         ;
;       |HitDetection_updated:hit_detec|    ; 87 (87)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|GameplayControllerP1:player1|HitDetection_updated:hit_detec                                                             ; HitDetection_updated ; work         ;
;    |GameplayControllerP2:player2|         ; 99 (99)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |main|GameplayControllerP2:player2                                                                                            ; GameplayControllerP2 ; work         ;
;    |Statuses:status_bars|                 ; 29 (13)             ; 17 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |main|Statuses:status_bars                                                                                                    ; Statuses             ; work         ;
;       |Shift_Register:block_shift_p1|     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Statuses:status_bars|Shift_Register:block_shift_p1                                                                      ; Shift_Register       ; work         ;
;       |Shift_Register:block_shift_p2|     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Statuses:status_bars|Shift_Register:block_shift_p2                                                                      ; Shift_Register       ; work         ;
;       |Shift_Register:health_shift_p1|    ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Statuses:status_bars|Shift_Register:health_shift_p1                                                                     ; Shift_Register       ; work         ;
;       |Shift_Register:health_shift_p2|    ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Statuses:status_bars|Shift_Register:health_shift_p2                                                                     ; Shift_Register       ; work         ;
;    |Vga_Display:vga_display_inst|         ; 344 (304)           ; 53 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |main|Vga_Display:vga_display_inst                                                                                            ; Vga_Display          ; work         ;
;       |Clock_Divider:clkdiv|              ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |main|Vga_Display:vga_display_inst|Clock_Divider:clkdiv                                                                       ; Clock_Divider        ; work         ;
;    |hexto7seg:ai_lfsr|                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hexto7seg:ai_lfsr                                                                                                       ; hexto7seg            ; work         ;
;    |hexto7seg:hexy|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hexto7seg:hexy                                                                                                          ; hexto7seg            ; work         ;
;    |hexto7seg:hexz|                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|hexto7seg:hexz                                                                                                          ; hexto7seg            ; work         ;
;    |p2ai:p2ai_inst|                       ; 2 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |main|p2ai:p2ai_inst                                                                                                          ; p2ai                 ; work         ;
;       |LFSR:p2_action|                    ; 2 (2)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |main|p2ai:p2ai_inst|LFSR:p2_action                                                                                           ; LFSR                 ; work         ;
;    |timeTo7seg:timerDisplay|              ; 184 (7)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay                                                                                                 ; timeTo7seg           ; work         ;
;       |hexto7seg:timeconv1|               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|hexto7seg:timeconv1                                                                             ; hexto7seg            ; work         ;
;       |hexto7seg:timeconv2|               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|hexto7seg:timeconv2                                                                             ; hexto7seg            ; work         ;
;       |hexto7seg:timeconv4|               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|hexto7seg:timeconv4                                                                             ; hexto7seg            ; work         ;
;       |lpm_divide:Div0|                   ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|lpm_divide:Div0                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_ibm:auto_generated|  ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|lpm_divide:Div0|lpm_divide_ibm:auto_generated                                                   ; lpm_divide_ibm       ; work         ;
;             |sign_div_unsign_olh:divider| ; 102 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh  ; work         ;
;                |alt_u_div_mve:divider|    ; 102 (102)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|lpm_divide:Div0|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider ; alt_u_div_mve        ; work         ;
;       |lpm_divide:Div1|                   ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|lpm_divide:Div1                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|lpm_divide:Div1|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am       ; work         ;
;             |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|lpm_divide:Div1|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh  ; work         ;
;                |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|lpm_divide:Div1|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose        ; work         ;
;       |lpm_divide:Div2|                   ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|lpm_divide:Div2                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|lpm_divide:Div2|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am       ; work         ;
;             |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|lpm_divide:Div2|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh  ; work         ;
;                |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|timeTo7seg:timerDisplay|lpm_divide:Div2|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose        ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                       ;
+----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal         ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------------+------------------------+
; Statuses:status_bars|p2wins                        ; GND                         ; yes                    ;
; Statuses:status_bars|p1wins                        ; Statuses:status_bars|Equal4 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                             ;                        ;
+----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                 ;
+---------------------------------------------------------------------------+----------------------------------------+
; Register name                                                             ; Reason for Removal                     ;
+---------------------------------------------------------------------------+----------------------------------------+
; Statuses:status_bars|Shift_Register:block_shift_p2|prev_shift_control[1]  ; Stuck at VCC due to stuck port data_in ;
; Statuses:status_bars|Shift_Register:health_shift_p2|prev_shift_control[1] ; Stuck at VCC due to stuck port data_in ;
; Statuses:status_bars|Shift_Register:block_shift_p1|prev_shift_control[1]  ; Stuck at VCC due to stuck port data_in ;
; Statuses:status_bars|Shift_Register:health_shift_p1|prev_shift_control[1] ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 4                                     ;                                        ;
+---------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 235   ;
; Number of registers using Synchronous Clear  ; 162   ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 18    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; GameplayControllerP1:player1|player_pos_x[3] ; 15      ;
; GameplayControllerP1:player1|player_pos_x[1] ; 13      ;
; GameplayControllerP2:player2|player_pos_x[2] ; 14      ;
; GameplayControllerP2:player2|player_pos_x[0] ; 11      ;
; GameplayControllerP2:player2|player_pos_x[1] ; 13      ;
; GameplayControllerP2:player2|player_pos_x[9] ; 18      ;
; GameplayControllerP2:player2|player_pos_x[5] ; 16      ;
; GameplayControllerP2:player2|player_pos_x[4] ; 14      ;
; Statuses:status_bars|le                      ; 16      ;
; Total number of inverted registers = 9       ;         ;
+----------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|Statuses:status_bars|Shift_Register:health_shift_p2|OUT[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|Statuses:status_bars|Shift_Register:health_shift_p1|OUT[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|Statuses:status_bars|Shift_Register:block_shift_p1|OUT[2]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|Statuses:status_bars|Shift_Register:block_shift_p2|OUT[2]  ;
; 21:1               ; 7 bits    ; 98 LEs        ; 7 LEs                ; 91 LEs                 ; Yes        ; |main|GameplayControllerP1:player1|player_pos_x[2]               ;
; 21:1               ; 4 bits    ; 56 LEs        ; 4 LEs                ; 52 LEs                 ; Yes        ; |main|GameplayControllerP2:player2|player_pos_x[8]               ;
; 21:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |main|GameplayControllerP1:player1|player_pos_x[1]               ;
; 21:1               ; 5 bits    ; 70 LEs        ; 5 LEs                ; 65 LEs                 ; Yes        ; |main|GameplayControllerP2:player2|player_pos_x[4]               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |main|Vga_Display:vga_display_inst|b[2]                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|Vga_Display:vga_display_inst|b_reg                         ;
; 5:1                ; 13 bits   ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; No         ; |main|Vga_Display:vga_display_inst|g[7]                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Divider:clk_div_inst ;
+----------------+--------+-----------------------------------------------+
; Parameter Name ; Value  ; Type                                          ;
+----------------+--------+-----------------------------------------------+
; DIV            ; 833333 ; Signed Integer                                ;
+----------------+--------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Divider:CLK_DIVA ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DIV            ; 40    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_Divider:OneSEC ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; DIV            ; 60    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:GameSecondsElapsed ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; W              ; 12    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: p2ai:p2ai_inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SEED           ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GameplayControllerP1:player1 ;
+----------------+------------+---------------------------------------------+
; Parameter Name ; Value      ; Type                                        ;
+----------------+------------+---------------------------------------------+
; PLAYER_WIDTH   ; 0001000000 ; Unsigned Binary                             ;
; SPEED_FORWARD  ; 0000000011 ; Unsigned Binary                             ;
; SPEED_BACKWARD ; 0000000010 ; Unsigned Binary                             ;
+----------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GameplayControllerP2:player2 ;
+----------------+------------+---------------------------------------------+
; Parameter Name ; Value      ; Type                                        ;
+----------------+------------+---------------------------------------------+
; PLAYER_WIDTH   ; 0001000000 ; Unsigned Binary                             ;
; SPEED_FORWARD  ; 0000000011 ; Unsigned Binary                             ;
; SPEED_BACKWARD ; 0000000010 ; Unsigned Binary                             ;
+----------------+------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Vga_Display:vga_display_inst|Clock_Divider:clkdiv ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DIV            ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:health_shift_p1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:block_shift_p1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:health_shift_p2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Statuses:status_bars|Shift_Register:block_shift_p2 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeTo7seg:timerDisplay|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeTo7seg:timerDisplay|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                        ;
; LPM_WIDTHD             ; 6              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeTo7seg:timerDisplay|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "timeTo7seg:timerDisplay"                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; seg2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Statuses:status_bars|Shift_Register:block_shift_p2" ;
+------------------+-------+----------+------------------------------------------+
; Port             ; Type  ; Severity ; Details                                  ;
+------------------+-------+----------+------------------------------------------+
; serial_in        ; Input ; Info     ; Stuck at GND                             ;
; parallel_in      ; Input ; Info     ; Stuck at VCC                             ;
; shift_control[1] ; Input ; Info     ; Stuck at VCC                             ;
+------------------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Statuses:status_bars|Shift_Register:health_shift_p2" ;
+------------------+-------+----------+-------------------------------------------+
; Port             ; Type  ; Severity ; Details                                   ;
+------------------+-------+----------+-------------------------------------------+
; serial_in        ; Input ; Info     ; Stuck at GND                              ;
; parallel_in      ; Input ; Info     ; Stuck at VCC                              ;
; shift_control[1] ; Input ; Info     ; Stuck at VCC                              ;
+------------------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Statuses:status_bars|Shift_Register:block_shift_p1" ;
+------------------+-------+----------+------------------------------------------+
; Port             ; Type  ; Severity ; Details                                  ;
+------------------+-------+----------+------------------------------------------+
; serial_in        ; Input ; Info     ; Stuck at GND                             ;
; parallel_in      ; Input ; Info     ; Stuck at VCC                             ;
; shift_control[1] ; Input ; Info     ; Stuck at VCC                             ;
+------------------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "Statuses:status_bars|Shift_Register:health_shift_p1" ;
+------------------+-------+----------+-------------------------------------------+
; Port             ; Type  ; Severity ; Details                                   ;
+------------------+-------+----------+-------------------------------------------+
; serial_in        ; Input ; Info     ; Stuck at GND                              ;
; parallel_in      ; Input ; Info     ; Stuck at VCC                              ;
; shift_control[1] ; Input ; Info     ; Stuck at VCC                              ;
+------------------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Statuses:status_bars"                                                                                               ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; p1_loose_health ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p1_loose_block  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p2_loose_health ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p2_loose_block  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Vga_Display:vga_display_inst"                                                                                                                                                          ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameplayControllerP2:player2"                                                                                                                                                                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; screen_left_bound        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; screen_left_bound[9..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; screen_right_bound       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; screen_right_bound[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; screen_right_bound[9]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; screen_right_bound[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; screen_right_bound[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; move_flag                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; attack_flag              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameplayControllerP1:player1"                                                                                                                                                                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; screen_left_bound        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; screen_left_bound[9..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; screen_right_bound       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; screen_right_bound[6..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; screen_right_bound[9]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; screen_right_bound[8]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; screen_right_bound[7]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; move_flag                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; attack_flag              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; health1                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; health2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "hexto7seg:ai_lfsr" ;
+--------+-------+----------+-------------------+
; Port   ; Type  ; Severity ; Details           ;
+--------+-------+----------+-------------------+
; hex[3] ; Input ; Info     ; Stuck at GND      ;
+--------+-------+----------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "p2ai:p2ai_inst|LFSR:p2_action"                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; seed        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; seed[15..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; seed[2]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; seed[1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; seed[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; OUT         ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (3 bits) it drives; bit(s) "OUT[15..3]" have no fanouts                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Counter:GameSecondsElapsed" ;
+------------+-------+----------+------------------------+
; Port       ; Type  ; Severity ; Details                ;
+------------+-------+----------+------------------------+
; control[1] ; Input ; Info     ; Stuck at GND           ;
; control[0] ; Input ; Info     ; Stuck at VCC           ;
+------------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 235                         ;
;     CLR               ; 39                          ;
;     ENA               ; 8                           ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 152                         ;
;     SLD               ; 5                           ;
;     plain             ; 21                          ;
; arriav_io_obuf        ; 36                          ;
; arriav_lcell_comb     ; 1013                        ;
;     arith             ; 385                         ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 279                         ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 18                          ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 606                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 117                         ;
;         3 data inputs ; 107                         ;
;         4 data inputs ; 87                          ;
;         5 data inputs ; 78                          ;
;         6 data inputs ; 209                         ;
;     shared            ; 17                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 14                          ;
; boundary_port         ; 135                         ;
;                       ;                             ;
; Max LUT depth         ; 21.20                       ;
; Average LUT depth     ; 7.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Jun 23 18:16:31 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_display.v
    Info (12023): Found entity 1: Vga_Display File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Vga_Display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file statuses.v
    Info (12023): Found entity 1: Statuses File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Statuses.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shift_register.v
    Info (12023): Found entity 1: Shift_Register File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Shift_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lfsr.v
    Info (12023): Found entity 1: LFSR File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/LFSR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keypadto7seg.v
    Info (12023): Found entity 1: keypadto7seg File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/keypadto7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keypad_decoder.v
    Info (12023): Found entity 1: keypad_Decoder File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/keypad_Decoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file hitdetection_updated.v
    Info (12023): Found entity 1: HitDetection_updated File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/HitDetection_updated.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexto7seg.v
    Info (12023): Found entity 1: hexto7seg File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/hexto7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gameplaycontrollerp2.v
    Info (12023): Found entity 1: GameplayControllerP2 File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gameplaycontrollerp1.v
    Info (12023): Found entity 1: GameplayControllerP1 File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: Counter File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: Clock_Divider File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Clock_Divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file shieldto7seg.v
    Info (12023): Found entity 1: shieldto7seg File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/shieldto7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timeto7seg.v
    Info (12023): Found entity 1: timeTo7seg File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at GameplayControllerP1.v(46): created implicit net for "stun" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v Line: 46
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.v(57): object "fightFlag" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 57
Warning (10036): Verilog HDL or VHDL warning at main.v(92): object "player1_pos_y" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 92
Warning (10036): Verilog HDL or VHDL warning at main.v(93): object "player2_pos_y" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 93
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:clk_div_inst" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 72
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:CLK_DIVA" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 76
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Clock_Divider:OneSEC" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 80
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:GameSecondsElapsed" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 87
Warning (12125): Using design file p2ai.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: p2ai File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/p2ai.v Line: 1
Info (12128): Elaborating entity "p2ai" for hierarchy "p2ai:p2ai_inst" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 128
Info (12128): Elaborating entity "LFSR" for hierarchy "p2ai:p2ai_inst|LFSR:p2_action" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/p2ai.v Line: 25
Warning (10855): Verilog HDL warning at LFSR.v(7): initial value for variable OUT should be constant File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/LFSR.v Line: 7
Info (12128): Elaborating entity "hexto7seg" for hierarchy "hexto7seg:ai_lfsr" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 133
Info (12128): Elaborating entity "GameplayControllerP1" for hierarchy "GameplayControllerP1:player1" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP1.v(46): object "stun" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v Line: 46
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP1.v(27): object "predicted_attack_flag" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v Line: 27
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP1.v(28): object "predicted_is_directional_attack" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP1.v(30): object "player2_attack_flag" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v Line: 30
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP1.v(30): object "player2_is_directional_attack" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v Line: 30
Warning (10230): Verilog HDL assignment warning at GameplayControllerP1.v(90): truncated value with size 32 to match size of target (5) File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v Line: 90
Info (12128): Elaborating entity "HitDetection_updated" for hierarchy "GameplayControllerP1:player1|HitDetection_updated:hit_detec" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v Line: 44
Warning (10036): Verilog HDL or VHDL warning at HitDetection_updated.v(53): object "withinp1range" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/HitDetection_updated.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at HitDetection_updated.v(53): object "withinp2range" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/HitDetection_updated.v Line: 53
Info (12128): Elaborating entity "GameplayControllerP2" for hierarchy "GameplayControllerP2:player2" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 174
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP2.v(21): object "predicted_attack_flag" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP2.v(22): object "predicted_is_directional_attack" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP2.v(24): object "player1_attack_flag" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at GameplayControllerP2.v(24): object "player1_is_directional_attack" assigned a value but never read File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v Line: 24
Warning (10230): Verilog HDL assignment warning at GameplayControllerP2.v(70): truncated value with size 32 to match size of target (5) File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v Line: 70
Info (12128): Elaborating entity "Vga_Display" for hierarchy "Vga_Display:vga_display_inst" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 194
Info (12128): Elaborating entity "Clock_Divider" for hierarchy "Vga_Display:vga_display_inst|Clock_Divider:clkdiv" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Vga_Display.v Line: 24
Info (12128): Elaborating entity "Statuses" for hierarchy "Statuses:status_bars" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 219
Warning (10240): Verilog HDL Always Construct warning at Statuses.v(40): inferring latch(es) for variable "p2wins", which holds its previous value in one or more paths through the always construct File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Statuses.v Line: 40
Warning (10240): Verilog HDL Always Construct warning at Statuses.v(40): inferring latch(es) for variable "p1wins", which holds its previous value in one or more paths through the always construct File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Statuses.v Line: 40
Info (10041): Inferred latch for "p1wins" at Statuses.v(41) File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Statuses.v Line: 41
Info (10041): Inferred latch for "p2wins" at Statuses.v(41) File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Statuses.v Line: 41
Info (12128): Elaborating entity "Shift_Register" for hierarchy "Statuses:status_bars|Shift_Register:health_shift_p1" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Statuses.v Line: 57
Info (12128): Elaborating entity "timeTo7seg" for hierarchy "timeTo7seg:timerDisplay" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 243
Warning (10230): Verilog HDL assignment warning at timeTo7seg.v(16): truncated value with size 12 to match size of target (6) File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 16
Warning (10230): Verilog HDL assignment warning at timeTo7seg.v(17): truncated value with size 12 to match size of target (6) File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 17
Warning (10230): Verilog HDL assignment warning at timeTo7seg.v(20): truncated value with size 6 to match size of target (4) File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 20
Warning (10230): Verilog HDL assignment warning at timeTo7seg.v(21): truncated value with size 6 to match size of target (4) File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 21
Warning (10230): Verilog HDL assignment warning at timeTo7seg.v(23): truncated value with size 6 to match size of target (4) File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 23
Warning (10230): Verilog HDL assignment warning at timeTo7seg.v(24): truncated value with size 6 to match size of target (4) File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 24
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer logic_clk File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 56
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeTo7seg:timerDisplay|Div1" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 20
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeTo7seg:timerDisplay|Div0" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeTo7seg:timerDisplay|Div2" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 23
Info (12130): Elaborated megafunction instantiation "timeTo7seg:timerDisplay|lpm_divide:Div1" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 20
Info (12133): Instantiated megafunction "timeTo7seg:timerDisplay|lpm_divide:Div1" with the following parameter: File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 20
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf
    Info (12023): Found entity 1: lpm_divide_3am File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/db/lpm_divide_3am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/db/alt_u_div_ose.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "timeTo7seg:timerDisplay|lpm_divide:Div0" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 16
Info (12133): Instantiated megafunction "timeTo7seg:timerDisplay|lpm_divide:Div0" with the following parameter: File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/timeTo7seg.v Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/db/lpm_divide_ibm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/db/sign_div_unsign_olh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/db/alt_u_div_mve.tdf Line: 23
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "keypadGPIO[21]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[23]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[25]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[0]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[1]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[2]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[3]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[4]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[5]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[6]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[7]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[8]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[9]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[10]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[12]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[13]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[14]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[15]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[16]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[17]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[18]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[19]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[20]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[22]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[24]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[26]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[27]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[28]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[29]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[30]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[31]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[32]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[33]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[34]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
    Warning (13040): bidirectional pin "keypadGPIO[35]" has no driver File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "keypadGPIO[11]" is fed by GND File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 44
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 26
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 26
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 32
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 38
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 11
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 29
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 29
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 29
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 29
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 29
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 29
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/main.v Line: 29
Info (21057): Implemented 1161 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 1026 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Mon Jun 23 18:16:43 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:10


