Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: dds_wave.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dds_wave.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dds_wave"
Output Format                      : NGC
Target Device                      : xc6slx9-3-ftg256

---- Source Options
Top Module Name                    : dds_wave
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX309.161219\AX309\09_VERILOG\28_dds_wave\ipcore_dir\sin_cos.v" into library work
Parsing module <sin_cos>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.161219\AX309\09_VERILOG\28_dds_wave\dds_wave.v" into library work
Parsing module <dds_wave>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <dds_wave>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX309.161219\AX309\09_VERILOG\28_dds_wave\dds_wave.v" Line 23: Result of 7-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.161219\AX309\09_VERILOG\28_dds_wave\dds_wave.v" Line 23: Assignment to sine_reg ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX309.161219\AX309\09_VERILOG\28_dds_wave\dds_wave.v" Line 32: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX309.161219\AX309\09_VERILOG\28_dds_wave\dds_wave.v" Line 34: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <sin_cos>.
WARNING:HDLCompiler:189 - "E:\BaiduYunDownload\AX309.161219\AX309\09_VERILOG\28_dds_wave\dds_wave.v" Line 119: Size mismatch in connection of port <cosine>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.161219\AX309\09_VERILOG\28_dds_wave\dds_wave.v" Line 119: Assignment to cosine ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dds_wave>.
    Related source file is "E:\BaiduYunDownload\AX309.161219\AX309\09_VERILOG\28_dds_wave\dds_wave.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.161219\AX309\09_VERILOG\28_dds_wave\dds_wave.v" line 115: Output port <cosine> of the instance <sin_cos_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.161219\AX309\09_VERILOG\28_dds_wave\dds_wave.v" line 115: Output port <phase_out> of the instance <sin_cos_inst> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dds_we>.
    Found 29-bit register for signal <dds_data>.
    Found 16-bit register for signal <key1_counter>.
    Found 4-bit register for signal <dds_freq>.
    Found 1-bit register for signal <dds_we_req>.
    Found 8-bit register for signal <dadata>.
    Found 8-bit adder for signal <sine[7]_PWR_1_o_add_4_OUT> created at line 34.
    Found 16-bit adder for signal <key1_counter[15]_GND_1_o_add_14_OUT> created at line 102.
    Found 4-bit adder for signal <dds_freq[3]_GND_1_o_add_18_OUT> created at line 105.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_4_OUT<7:0>> created at line 32.
    Found 16x29-bit Read Only RAM for signal <dds_freq[3]_GND_1_o_wide_mux_8_OUT>
    Found 16-bit comparator lessequal for signal <n0013> created at line 101
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <dds_wave> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x29-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 4-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 6
 1-bit register                                        : 2
 16-bit register                                       : 1
 29-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 16-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/sin_cos.ngc>.
Loading core <sin_cos> for timing and area information for instance <sin_cos_inst>.

Synthesizing (advanced) Unit <dds_wave>.
The following registers are absorbed into counter <dds_freq>: 1 register on signal <dds_freq>.
The following registers are absorbed into counter <key1_counter>: 1 register on signal <key1_counter>.
INFO:Xst:3231 - The small RAM <Mram_dds_freq[3]_GND_1_o_wide_mux_8_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 29-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dds_freq>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <dds_wave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x29-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 39
 Flip-Flops                                            : 39
# Comparators                                          : 1
 16-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dds_data_27> (without init value) has a constant value of 0 in block <dds_wave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dds_data_28> (without init value) has a constant value of 0 in block <dds_wave>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <dds_wave> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dds_wave, actual ratio is 2.
FlipFlop dds_freq_0 has been replicated 2 time(s)
FlipFlop dds_freq_1 has been replicated 1 time(s)
FlipFlop dds_freq_2 has been replicated 1 time(s)
FlipFlop dds_freq_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dds_wave.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 180
#      GND                         : 3
#      INV                         : 4
#      LUT1                        : 15
#      LUT2                        : 32
#      LUT3                        : 4
#      LUT4                        : 24
#      LUT5                        : 1
#      LUT6                        : 6
#      MUXCY                       : 44
#      VCC                         : 2
#      XORCY                       : 45
# FlipFlops/Latches                : 179
#      FD                          : 97
#      FD_1                        : 28
#      FDE                         : 38
#      FDRE                        : 16
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 11
#      IBUF                        : 2
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             179  out of  11440     1%  
 Number of Slice LUTs:                   86  out of   5720     1%  
    Number used as Logic:                86  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    217
   Number with an unused Flip Flop:      38  out of    217    17%  
   Number with an unused LUT:           131  out of    217    60%  
   Number of fully used LUT-FF pairs:    48  out of    217    22%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    186     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUF+BUFG              | 180   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.035ns (Maximum Frequency: 247.826MHz)
   Minimum input arrival time before clock: 4.791ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.035ns (frequency: 247.826MHz)
  Total number of paths / destination ports: 2270 / 247
-------------------------------------------------------------------------
Delay:               2.018ns (Levels of Logic = 1)
  Source:            dds_we (FF)
  Destination:       sin_cos_inst/blk00000003 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: dds_we to sin_cos_inst/blk00000003
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            29   0.447   1.249  dds_we (dds_we)
     begin scope: 'sin_cos_inst:we'
     FDE:CE                    0.322          blk0000001f
    ----------------------------------------
    Total                      2.018ns (0.769ns logic, 1.249ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Offset:              4.791ns (Levels of Logic = 3)
  Source:            key1 (PAD)
  Destination:       key1_counter_0 (FF)
  Destination Clock: clk rising

  Data Path: key1 to key1_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.912  key1_IBUF (key1_IBUF)
     LUT3:I0->O            1   0.205   0.924  key1_key1_counter[15]_AND_1_o3_SW0 (N01)
     LUT6:I1->O           16   0.203   1.004  key1_key1_counter[15]_AND_1_o4 (key1_key1_counter[15]_AND_1_o)
     FDRE:CE                   0.322          key1_counter_0
    ----------------------------------------
    Total                      4.791ns (1.952ns logic, 2.839ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            dadata_o_7 (FF)
  Destination:       dadata<7> (PAD)
  Source Clock:      clk rising

  Data Path: dadata_o_7 to dadata<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  dadata_o_7 (dadata_o_7)
     OBUF:I->O                 2.571          dadata_7_OBUF (dadata<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            clk (PAD)
  Destination:       da_clk (PAD)

  Data Path: clk to da_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  clk_IBUF (da_clk_OBUF)
     OBUF:I->O                 2.571          da_clk_OBUF (da_clk)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.934|    2.018|    1.940|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.34 secs
 
--> 

Total memory usage is 259232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    3 (   0 filtered)

