#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun 19 08:21:34 2022
# Process ID: 3360
# Current directory: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1260 C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.xpr
# Log file: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/vivado.log
# Journal file: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/ip_repo/polynomial_stream_acc_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 837.027 ; gain = 190.402
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd}
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:polynomial_stream_acc:1.0 - polynomial_stream_acc_0
Successfully read diagram <stream_acc_design> from BD file <C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.148 ; gain = 76.395
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
Wrote  : <C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ui/bd_bd19309b.ui> 
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.637 . Memory (MB): peak = 1997.363 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.641 . Memory (MB): peak = 1997.363 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1997.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 112 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2135.234 ; gain = 943.086
close_design
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/ip_repo/polynomial_stream_acc_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_stream_acc:1.0 [get_ips  stream_acc_design_polynomial_stream_acc_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd'
INFO: [IP_Flow 19-3420] Updated stream_acc_design_polynomial_stream_acc_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips stream_acc_design_polynomial_stream_acc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/synth/stream_acc_design.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/sim/stream_acc_design.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hdl/stream_acc_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_stream_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_auto_pc_0/stream_acc_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hw_handoff/stream_acc_design.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hw_handoff/stream_acc_design_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/synth/stream_acc_design.hwdef
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2391.156 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all stream_acc_design_polynomial_stream_acc_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP stream_acc_design_polynomial_stream_acc_0_0, cache-ID = ef62e8827e655d25; cache size = 7.524 MB.
catch { config_ip_cache -export [get_ips -all stream_acc_design_axi_fifo_mm_s_0_0] }
catch { config_ip_cache -export [get_ips -all stream_acc_design_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all stream_acc_design_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all stream_acc_design_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP stream_acc_design_auto_pc_0, cache-ID = c7981aa4510def98; cache size = 7.524 MB.
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd]
launch_runs -jobs 4 {stream_acc_design_axi_fifo_mm_s_0_0_synth_1 stream_acc_design_processing_system7_0_0_synth_1 stream_acc_design_rst_ps7_0_100M_0_synth_1}
[Sun Jun 19 09:24:29 2022] Launched stream_acc_design_axi_fifo_mm_s_0_0_synth_1, stream_acc_design_processing_system7_0_0_synth_1, stream_acc_design_rst_ps7_0_100M_0_synth_1...
Run output will be captured here:
stream_acc_design_axi_fifo_mm_s_0_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/stream_acc_design_axi_fifo_mm_s_0_0_synth_1/runme.log
stream_acc_design_processing_system7_0_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/stream_acc_design_processing_system7_0_0_synth_1/runme.log
stream_acc_design_rst_ps7_0_100M_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/stream_acc_design_rst_ps7_0_100M_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jun 19 09:26:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Jun 19 09:29:03 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/ip_repo/polynomial_stream_acc_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_stream_acc:1.0 [get_ips  stream_acc_design_polynomial_stream_acc_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd'
INFO: [IP_Flow 19-3420] Updated stream_acc_design_polynomial_stream_acc_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips stream_acc_design_polynomial_stream_acc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/synth/stream_acc_design.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/sim/stream_acc_design.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hdl/stream_acc_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_stream_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_auto_pc_0/stream_acc_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hw_handoff/stream_acc_design.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hw_handoff/stream_acc_design_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/synth/stream_acc_design.hwdef
catch { config_ip_cache -export [get_ips -all stream_acc_design_polynomial_stream_acc_0_0] }
catch { config_ip_cache -export [get_ips -all stream_acc_design_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP stream_acc_design_auto_pc_0, cache-ID = c7981aa4510def98; cache size = 11.000 MB.
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd]
launch_runs -jobs 6 stream_acc_design_polynomial_stream_acc_0_0_synth_1
[Sun Jun 19 09:53:51 2022] Launched stream_acc_design_polynomial_stream_acc_0_0_synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/stream_acc_design_polynomial_stream_acc_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
config_ip_cache -clear_output_repo
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Jun 19 09:56:06 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun Jun 19 09:58:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Jun 19 10:04:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/runme.log
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/stream_acc_design_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/ip_repo/polynomial_stream_acc_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_stream_acc:1.0 [get_ips  stream_acc_design_polynomial_stream_acc_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd'
INFO: [IP_Flow 19-3420] Updated stream_acc_design_polynomial_stream_acc_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips stream_acc_design_polynomial_stream_acc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/synth/stream_acc_design.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/sim/stream_acc_design.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hdl/stream_acc_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_stream_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_auto_pc_0/stream_acc_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hw_handoff/stream_acc_design.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hw_handoff/stream_acc_design_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/synth/stream_acc_design.hwdef
catch { config_ip_cache -export [get_ips -all stream_acc_design_polynomial_stream_acc_0_0] }
catch { config_ip_cache -export [get_ips -all stream_acc_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd]
launch_runs -jobs 6 {stream_acc_design_polynomial_stream_acc_0_0_synth_1 stream_acc_design_auto_pc_0_synth_1}
[Sun Jun 19 11:45:20 2022] Launched stream_acc_design_polynomial_stream_acc_0_0_synth_1, stream_acc_design_auto_pc_0_synth_1...
Run output will be captured here:
stream_acc_design_polynomial_stream_acc_0_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/stream_acc_design_polynomial_stream_acc_0_0_synth_1/runme.log
stream_acc_design_auto_pc_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/stream_acc_design_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
[Sun Jun 19 11:48:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sun Jun 19 11:50:02 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Jun 19 11:54:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/runme.log
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/stream_acc_design_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/ip_repo/polynomial_stream_acc_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_stream_acc:1.0 [get_ips  stream_acc_design_polynomial_stream_acc_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd'
INFO: [IP_Flow 19-3420] Updated stream_acc_design_polynomial_stream_acc_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips stream_acc_design_polynomial_stream_acc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/synth/stream_acc_design.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/sim/stream_acc_design.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hdl/stream_acc_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_stream_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_auto_pc_0/stream_acc_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hw_handoff/stream_acc_design.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hw_handoff/stream_acc_design_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/synth/stream_acc_design.hwdef
catch { config_ip_cache -export [get_ips -all stream_acc_design_polynomial_stream_acc_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP stream_acc_design_polynomial_stream_acc_0_0, cache-ID = ef62e8827e655d25; cache size = 1.562 MB.
catch { config_ip_cache -export [get_ips -all stream_acc_design_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP stream_acc_design_auto_pc_0, cache-ID = c7981aa4510def98; cache size = 1.562 MB.
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd]
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Jun 19 14:28:43 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Jun 19 14:29:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jun 19 14:31:51 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/runme.log
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/stream_acc_design_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/ip_repo/polynomial_stream_acc_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_stream_acc:1.0 [get_ips  stream_acc_design_polynomial_stream_acc_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd'
INFO: [IP_Flow 19-3420] Updated stream_acc_design_polynomial_stream_acc_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips stream_acc_design_polynomial_stream_acc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/synth/stream_acc_design.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/sim/stream_acc_design.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hdl/stream_acc_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_stream_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_auto_pc_0/stream_acc_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hw_handoff/stream_acc_design.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hw_handoff/stream_acc_design_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/synth/stream_acc_design.hwdef
catch { config_ip_cache -export [get_ips -all stream_acc_design_polynomial_stream_acc_0_0] }
catch { config_ip_cache -export [get_ips -all stream_acc_design_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP stream_acc_design_auto_pc_0, cache-ID = c7981aa4510def98; cache size = 1.115 MB.
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd]
launch_runs -jobs 8 stream_acc_design_polynomial_stream_acc_0_0_synth_1
[Sun Jun 19 15:51:35 2022] Launched stream_acc_design_polynomial_stream_acc_0_0_synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/stream_acc_design_polynomial_stream_acc_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
config_ip_cache -clear_output_repo
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Jun 19 15:52:59 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Jun 19 15:53:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jun 19 15:56:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/runme.log
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/stream_acc_design_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/ip_repo/polynomial_stream_acc_1.0'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:polynomial_stream_acc:1.0 [get_ips  stream_acc_design_polynomial_stream_acc_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd'
INFO: [IP_Flow 19-3420] Updated stream_acc_design_polynomial_stream_acc_0_0 to use current project options
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips stream_acc_design_polynomial_stream_acc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd]
Wrote  : <C:\Users\Justyna\Desktop\Studies\EiT\semestr1\SDwUP\Project_Polynomial\AXI_Stream\polynomial\polynomial.srcs\sources_1\bd\stream_acc_design\stream_acc_design.bd> 
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/synth/stream_acc_design.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/sim/stream_acc_design.v
VHDL Output written to : C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hdl/stream_acc_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block polynomial_stream_acc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_fifo_mm_s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_auto_pc_0/stream_acc_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hw_handoff/stream_acc_design.hwh
Generated Block Design Tcl file C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/hw_handoff/stream_acc_design_bd.tcl
Generated Hardware Definition File C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/synth/stream_acc_design.hwdef
catch { config_ip_cache -export [get_ips -all stream_acc_design_polynomial_stream_acc_0_0] }
catch { config_ip_cache -export [get_ips -all stream_acc_design_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd]
launch_runs -jobs 8 {stream_acc_design_polynomial_stream_acc_0_0_synth_1 stream_acc_design_auto_pc_0_synth_1}
[Sun Jun 19 16:11:19 2022] Launched stream_acc_design_polynomial_stream_acc_0_0_synth_1, stream_acc_design_auto_pc_0_synth_1...
Run output will be captured here:
stream_acc_design_polynomial_stream_acc_0_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/stream_acc_design_polynomial_stream_acc_0_0_synth_1/runme.log
stream_acc_design_auto_pc_0_synth_1: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/stream_acc_design_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/stream_acc_design.bd] -directory C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files -ipstatic_source_dir C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/modelsim} {questa=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/questa} {riviera=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/riviera} {activehdl=C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Jun 19 16:16:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Jun 19 16:19:03 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jun 19 16:25:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/runme.log
file copy -force C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.runs/impl_1/stream_acc_design_wrapper.sysdef C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf

launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_axi_fifo_mm_s_0_0/stream_acc_design_axi_fifo_mm_s_0_0.dcp' for cell 'stream_acc_design_i/axi_fifo_mm_s_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_polynomial_stream_acc_0_0/stream_acc_design_polynomial_stream_acc_0_0.dcp' for cell 'stream_acc_design_i/polynomial_stream_acc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_processing_system7_0_0/stream_acc_design_processing_system7_0_0.dcp' for cell 'stream_acc_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_rst_ps7_0_100M_0/stream_acc_design_rst_ps7_0_100M_0.dcp' for cell 'stream_acc_design_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_auto_pc_0/stream_acc_design_auto_pc_0.dcp' for cell 'stream_acc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 401 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_processing_system7_0_0/stream_acc_design_processing_system7_0_0.xdc] for cell 'stream_acc_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_processing_system7_0_0/stream_acc_design_processing_system7_0_0.xdc] for cell 'stream_acc_design_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_rst_ps7_0_100M_0/stream_acc_design_rst_ps7_0_100M_0_board.xdc] for cell 'stream_acc_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_rst_ps7_0_100M_0/stream_acc_design_rst_ps7_0_100M_0_board.xdc] for cell 'stream_acc_design_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_rst_ps7_0_100M_0/stream_acc_design_rst_ps7_0_100M_0.xdc] for cell 'stream_acc_design_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_rst_ps7_0_100M_0/stream_acc_design_rst_ps7_0_100M_0.xdc] for cell 'stream_acc_design_i/rst_ps7_0_100M/U0'
Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [D:/Programs/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_acc_design_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3340.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 112 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 16 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3340.879 ; gain = 0.000
report_utilization -name utilization_1
launch_sdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk -hwspec C:/Users/Justyna/Desktop/Studies/EiT/semestr1/SDwUP/Project_Polynomial/AXI_Stream/polynomial/polynomial.sdk/stream_acc_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 20 02:10:53 2022...
