--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs.ucf

Design file:              mcs_top.ncd
Physical constraint file: mcs_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
UART_Rx     |    4.622(R)|      SLOW  |   -3.078(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    2.270(R)|      SLOW  |   -1.622(R)|      FAST  |clk_BUFGP         |   0.000|
switch<0>   |    4.442(R)|      SLOW  |   -2.988(R)|      FAST  |clk_BUFGP         |   0.000|
switch<1>   |    4.684(R)|      SLOW  |   -3.177(R)|      FAST  |clk_BUFGP         |   0.000|
switch<2>   |    4.666(R)|      SLOW  |   -3.164(R)|      FAST  |clk_BUFGP         |   0.000|
switch<3>   |    4.188(R)|      SLOW  |   -2.818(R)|      FAST  |clk_BUFGP         |   0.000|
switch<4>   |    3.205(R)|      SLOW  |   -2.165(R)|      FAST  |clk_BUFGP         |   0.000|
switch<5>   |    4.177(R)|      SLOW  |   -2.818(R)|      FAST  |clk_BUFGP         |   0.000|
switch<6>   |    4.117(R)|      SLOW  |   -2.803(R)|      FAST  |clk_BUFGP         |   0.000|
switch<7>   |    4.600(R)|      SLOW  |   -3.170(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
UART_Tx     |        10.626(R)|      SLOW  |         5.968(R)|      FAST  |clk_BUFGP         |   0.000|
leds<0>     |         8.073(R)|      SLOW  |         4.396(R)|      FAST  |clk_BUFGP         |   0.000|
leds<1>     |         8.102(R)|      SLOW  |         4.418(R)|      FAST  |clk_BUFGP         |   0.000|
leds<2>     |         8.151(R)|      SLOW  |         4.434(R)|      FAST  |clk_BUFGP         |   0.000|
leds<3>     |         8.248(R)|      SLOW  |         4.529(R)|      FAST  |clk_BUFGP         |   0.000|
leds<4>     |         7.940(R)|      SLOW  |         4.320(R)|      FAST  |clk_BUFGP         |   0.000|
leds<5>     |        12.846(R)|      SLOW  |         7.423(R)|      FAST  |clk_BUFGP         |   0.000|
leds<6>     |         8.601(R)|      SLOW  |         4.714(R)|      FAST  |clk_BUFGP         |   0.000|
leds<7>     |         8.607(R)|      SLOW  |         4.730(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.094|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Mar 26 20:57:30 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 447 MB



