/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright (c) 2023 MediaTek Inc.
 *
 * Author: Yuan-Jung Kuo <yuan-jung.kuo@mediatek.com>
 *          Nick.wen <nick.wen@mediatek.com>
 *			Derrick-tc.Chen <derrick-tc.chen@mediatek.com>
 *
 */
#define REG_FLD(width, shift)                                                  \
	((unsigned int)((((width)&0xFF) << 16) | ((shift)&0xFF)))

#define REG_FLD_MSB_LSB(msb, lsb) REG_FLD((msb) - (lsb) + 1, (lsb))

#define REG_FLD_WIDTH(field) ((unsigned int)(((field) >> 16) & 0xFF))

#define REG_FLD_SHIFT(field) ((unsigned int)((field)&0xFF))

#define REG_FLD_MASK(field)                                                    \
	((unsigned int)((1ULL << REG_FLD_WIDTH(field)) - 1)                    \
	 << REG_FLD_SHIFT(field))

#define REG_FLD_VAL(field, val)                                                \
	(((val) << REG_FLD_SHIFT(field)) & REG_FLD_MASK(field))

#define REG_FLD_GET(field, reg32)                                              \
	((readl((void __iomem *)((uintptr_t)reg32)) & REG_FLD_MASK(field)) >>  \
	 REG_FLD_SHIFT(field))

#define REG_FLD_SET(field, reg32, val)                                         \
	writel((readl((void __iomem *)((uintptr_t)reg32)) &                    \
		~REG_FLD_MASK(field)) |                                        \
		   REG_FLD_VAL((field), (val)),                                \
	       (void __iomem *)((uintptr_t)reg32))

// Base addr define
// Base addr define
#define QOF_IMG_QOF_TOP_CTL 0x00000000
#define QOF_IMG_ITC_STATUS 0x00000004
#define QOF_IMG_QOF_CTL_1 0x00000020
#define QOF_IMG_QOF_DONE_STATUS_1 0x00000024
#define QOF_IMG_QOF_VOTER_DBG_1 0x00000028
#define QOF_IMG_QOF_TRIG_CNT_1 0x0000002C
#define QOF_IMG_QOF_GCE_CTL_1 0x00000034
#define QOF_IMG_QOF_STATE_DBG_1 0x00000038
#define QOF_IMG_QOF_POWER_ACK_CYCLE_1 0x00000040
#define QOF_IMG_QOF_MTC_ST_MSB2_1 0x00000204
#define QOF_IMG_QOF_MTC_ST_LSB_1 0x00000200
#define QOF_IMG_QOF_CTL_2 0x00000210
#define QOF_IMG_QOF_DONE_STATUS_2 0x00000214
#define QOF_IMG_QOF_VOTER_DBG_2 0x00000218
#define QOF_IMG_QOF_TRIG_CNT_2 0x0000021C
#define QOF_IMG_QOF_GCE_CTL_2 0x00000224
#define QOF_IMG_QOF_STATE_DBG_2 0x00000228
#define QOF_IMG_QOF_POWER_ACK_CYCLE_2 0x00000230
#define QOF_IMG_QOF_MTC_ST_MSB2_2 0x00000404
#define QOF_IMG_QOF_MTC_ST_LSB_2 0x00000400
#define QOF_IMG_QOF_CTL_3 0x00000410
#define QOF_IMG_QOF_DONE_STATUS_3 0x00000414
#define QOF_IMG_QOF_VOTER_DBG_3 0x00000418
#define QOF_IMG_QOF_TRIG_CNT_3 0x0000041C
#define QOF_IMG_QOF_GCE_CTL_3 0x00000424
#define QOF_IMG_QOF_STATE_DBG_3 0x00000428
#define QOF_IMG_QOF_POWER_ACK_CYCLE_3 0x00000430
#define QOF_IMG_QOF_MTC_ST_MSB2_3 0x00000604
#define QOF_IMG_QOF_MTC_ST_LSB_3 0x00000600
#define QOF_IMG_QOF_CTL_4 0x00000610
#define QOF_IMG_QOF_DONE_STATUS_4 0x00000614
#define QOF_IMG_QOF_VOTER_DBG_4 0x00000618
#define QOF_IMG_QOF_TRIG_CNT_4 0x0000061C
#define QOF_IMG_QOF_GCE_CTL_4 0x00000624
#define QOF_IMG_QOF_STATE_DBG_4 0x00000628
#define QOF_IMG_QOF_POWER_ACK_CYCLE_4 0x00000630
#define QOF_IMG_QOF_MTC_ST_MSB2_4 0x00000804
#define QOF_IMG_QOF_MTC_ST_LSB_4 0x00000800
#define QOF_IMG_QOF_CTL_5 0x00000810
#define QOF_IMG_QOF_DONE_STATUS_5 0x00000814
#define QOF_IMG_QOF_VOTER_DBG_5 0x00000818
#define QOF_IMG_QOF_TRIG_CNT_5 0x0000081C
#define QOF_IMG_QOF_GCE_CTL_5 0x00000824
#define QOF_IMG_QOF_STATE_DBG_5 0x00000828
#define QOF_IMG_QOF_POWER_ACK_CYCLE_5 0x00000830
#define QOF_IMG_QOF_SPARE1_TOP 0x00000A70
#define QOF_IMG_QOF_SPARE2_TOP 0x00000A74
#define QOF_IMG_QOF_MTC_ST_LSB_5 0x00000A90
#define QOF_IMG_QOF_MTC_ST_MSB2_5 0x00000A94
#define QOF_IMG_QOF_HWCCF_SW_CTL 0x00000ADC

// Mask define
#define QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_5 REG_FLD(1, 28)
#define QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_4 REG_FLD(1, 27)
#define QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_3 REG_FLD(1, 26)
#define QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_2 REG_FLD(1, 25)
#define QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_1 REG_FLD(1, 24)
#define QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_5 REG_FLD(1, 7)
#define QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_4 REG_FLD(1, 6)
#define QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_3 REG_FLD(1, 5)
#define QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_2 REG_FLD(1, 4)
#define QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_1 REG_FLD(1, 3)
#define QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_5 REG_FLD(1, 17)
#define QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_5 REG_FLD(1, 16)
#define QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_4 REG_FLD(1, 13)
#define QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_4 REG_FLD(1, 12)
#define QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_3 REG_FLD(1, 9)
#define QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_3 REG_FLD(1, 8)
#define QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_2 REG_FLD(1, 5)
#define QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_2 REG_FLD(1, 4)
#define QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_1 REG_FLD(1, 1)
#define QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_1 REG_FLD(1, 0)

// DIP
#define QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_DDREN_HW_EN_1	REG_FLD(1, 19)
#define QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_HW_CLR_EN_1 REG_FLD(1, 14)
#define QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_HW_SET_EN_1 REG_FLD(1, 13)
#define QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_OFF_ITC_W_EN_1 REG_FLD(1, 12)
#define QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_ON_ITC_W_EN_1 REG_FLD(1, 11)
#define QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_POWER_CTL_MODE_1 REG_FLD(2, 21)
#define QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_RTC_EN_1 REG_FLD(1, 9)
#define QOF_IMG_QOF_GCE_CTL_1_FLD_QOF_IMG_GCE_RESTORE_EN_1 REG_FLD(1, 2)
#define QOF_IMG_QOF_GCE_CTL_1_FLD_QOF_IMG_GCE_SAVE_EN_1 REG_FLD(1, 0)
#define QOF_IMG_QOF_POWER_ACK_CYCLE_1_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_1        \
	REG_FLD(16, 16)
#define QOF_IMG_QOF_POWER_ACK_CYCLE_1_FLD_QOF_IMG_PWR_ACK_WAIT_TH_1            \
	REG_FLD(16, 0)
#define QOF_IMG_QOF_GCE_CTL_1_FLD_QOF_IMG_GCE_SAVE_DONE_1 REG_FLD(1, 1)
#define QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_SCP_CLR_1 REG_FLD(1, 3)
#define QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_SCP_SET_1 REG_FLD(1, 2)
#define QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_APMCU_CLR_1 REG_FLD(1, 1)
#define QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_APMCU_SET_1 REG_FLD(1, 0)
#define QOF_IMG_QOF_VOTER_DBG_1_FLD_QOF_IMG_VOTE_1 REG_FLD(3, 0)
#define QOF_IMG_QOF_DONE_STATUS_1_FLD_QOF_IMG_CFG_ON_DONE_1 REG_FLD(1, 2)
#define QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS REG_FLD(32, 0)
#define QOF_IMG_QOF_MTC_ST_LSB_1_FLD_QOF_IMG_MTCMOS_ST_LSB_1 REG_FLD(32, 0)
#define QOF_IMG_QOF_MTC_ST_MSB2_1_FLD_QOF_IMG_MTCMOS_ST_MSB2_1 REG_FLD(2, 0)
#define QOF_IMG_QOF_CTL_1_FLD_QOF_IMG_OPT_MTC_ACT_1 REG_FLD(1, 23)
#define QOF_IMG_QOF_SPARE1_TOP_FLD_QOF_IMG_QOF_SPARE1_TOP REG_FLD(32, 0)
#define QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_OFF_1 REG_FLD(1, 1)
#define QOF_IMG_QOF_HWCCF_SW_CTL_FLD_QOF_IMG_HWCCF_SW_VOTE_ON_1 REG_FLD(1, 0)
#define QOF_IMG_QOF_TRIG_CNT_1_FLD_QOF_IMG_TRG_OFF_CNT_1 REG_FLD(16, 16)
#define QOF_IMG_QOF_TRIG_CNT_1_FLD_QOF_IMG_TRG_ON_CNT_1 REG_FLD(16, 0)
#define QOF_IMG_QOF_STATE_DBG_1_FLD_QOF_IMG_POWER_STATE_1 REG_FLD(8, 0)
#define QOF_IMG_QOF_GCE_CTL_1_FLD_QOF_IMG_GCE_RESTORE_DONE_1 REG_FLD(1, 3)

// TRAW
#define QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_DDREN_HW_EN_2 REG_FLD(1, 19)
#define QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_HW_CLR_EN_2 REG_FLD(1, 14)
#define QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_HW_SET_EN_2 REG_FLD(1, 13)
#define QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_ON_ITC_W_EN_2 REG_FLD(1, 11)
#define QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_OFF_ITC_W_EN_2 REG_FLD(1, 12)
#define QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_POWER_CTL_MODE_2 REG_FLD(2, 21)
#define QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_RTC_EN_2 REG_FLD(1, 9)
#define QOF_IMG_QOF_GCE_CTL_2_FLD_QOF_IMG_GCE_RESTORE_EN_2 REG_FLD(1, 2)
#define QOF_IMG_QOF_GCE_CTL_2_FLD_QOF_IMG_GCE_SAVE_EN_2 REG_FLD(1, 0)
#define QOF_IMG_QOF_POWER_ACK_CYCLE_2_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_2        \
	REG_FLD(16, 16)
#define QOF_IMG_QOF_POWER_ACK_CYCLE_2_FLD_QOF_IMG_PWR_ACK_WAIT_TH_2            \
	REG_FLD(16, 0)
#define QOF_IMG_QOF_GCE_CTL_2_FLD_QOF_IMG_GCE_SAVE_DONE_2 REG_FLD(1, 1)
#define QOF_IMG_QOF_STATE_DBG_2_FLD_QOF_IMG_POWER_STATE_2 REG_FLD(8, 0)
#define QOF_IMG_QOF_GCE_CTL_2_FLD_QOF_IMG_GCE_RESTORE_DONE_2 REG_FLD(1, 3)
#define QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_APMCU_CLR_2 REG_FLD(1, 1)
#define QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_APMCU_SET_2 REG_FLD(1, 0)
#define QOF_IMG_QOF_VOTER_DBG_2_FLD_QOF_IMG_VOTE_2 REG_FLD(3, 0)
#define QOF_IMG_QOF_DONE_STATUS_2_FLD_QOF_IMG_CFG_ON_DONE_2 REG_FLD(1, 2)
#define QOF_IMG_QOF_MTC_ST_MSB2_2_FLD_QOF_IMG_MTCMOS_ST_MSB2_2 REG_FLD(2, 0)
#define QOF_IMG_QOF_TRIG_CNT_2_FLD_QOF_IMG_TRG_OFF_CNT_2 REG_FLD(16, 16)
#define QOF_IMG_QOF_TRIG_CNT_2_FLD_QOF_IMG_TRG_ON_CNT_2 REG_FLD(16, 0)
#define QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_SCP_SET_2 REG_FLD(1, 2)
#define QOF_IMG_QOF_CTL_2_FLD_QOF_IMG_SCP_CLR_2 REG_FLD(1, 3)

// WPE_EIS
#define QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_DDREN_HW_EN_3 REG_FLD(1, 19)
#define QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_ITC_SRC_SEL_3 REG_FLD(1, 26)
#define QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_HW_CLR_EN_3 REG_FLD(1, 14)
#define QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_HW_SET_EN_3 REG_FLD(1, 13)
#define QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_OFF_ITC_W_EN_3 REG_FLD(1, 12)
#define QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_ON_ITC_W_EN_3 REG_FLD(1, 11)
#define QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_POWER_CTL_MODE_3 REG_FLD(2, 21)
#define QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_RTC_EN_3 REG_FLD(1, 9)
#define QOF_IMG_QOF_GCE_CTL_3_FLD_QOF_IMG_GCE_RESTORE_EN_3 REG_FLD(1, 2)
#define QOF_IMG_QOF_GCE_CTL_3_FLD_QOF_IMG_GCE_SAVE_EN_3 REG_FLD(1, 0)
#define QOF_IMG_QOF_POWER_ACK_CYCLE_3_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_3        \
	REG_FLD(16, 16)
#define QOF_IMG_QOF_POWER_ACK_CYCLE_3_FLD_QOF_IMG_PWR_ACK_WAIT_TH_3            \
	REG_FLD(16, 0)
#define QOF_IMG_QOF_GCE_CTL_3_FLD_QOF_IMG_GCE_SAVE_DONE_3 REG_FLD(1, 1)
#define QOF_IMG_QOF_STATE_DBG_3_FLD_QOF_IMG_POWER_STATE_3 REG_FLD(8, 0)
#define QOF_IMG_QOF_GCE_CTL_3_FLD_QOF_IMG_GCE_RESTORE_DONE_3 REG_FLD(1, 3)
#define QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_SCP_CLR_3 REG_FLD(1, 3)
#define QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_SCP_SET_3 REG_FLD(1, 2)
#define QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_APMCU_CLR_3 REG_FLD(1, 1)
#define QOF_IMG_QOF_CTL_3_FLD_QOF_IMG_APMCU_SET_3 REG_FLD(1, 0)
#define QOF_IMG_QOF_VOTER_DBG_3_FLD_QOF_IMG_VOTE_3 REG_FLD(3, 0)
#define QOF_IMG_QOF_DONE_STATUS_3_FLD_QOF_IMG_CFG_ON_DONE_3 REG_FLD(1, 2)
#define QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS REG_FLD(32, 0)
#define QOF_IMG_QOF_MTC_ST_MSB2_3_FLD_QOF_IMG_MTCMOS_ST_MSB2_3 REG_FLD(2, 0)
#define QOF_IMG_QOF_TRIG_CNT_3_FLD_QOF_IMG_TRG_OFF_CNT_3 REG_FLD(16, 16)
#define QOF_IMG_QOF_TRIG_CNT_3_FLD_QOF_IMG_TRG_ON_CNT_3 REG_FLD(16, 0)

// WPE_TNR
#define QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_DDREN_HW_EN_4 REG_FLD(1, 19)
#define QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_HW_CLR_EN_4 REG_FLD(1, 14)
#define QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_HW_SET_EN_4 REG_FLD(1, 13)
#define QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_OFF_ITC_W_EN_4 REG_FLD(1, 12)
#define QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_ON_ITC_W_EN_4 REG_FLD(1, 11)
#define QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_POWER_CTL_MODE_4 REG_FLD(2, 21)
#define QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_RTC_EN_4 REG_FLD(1, 9)
#define QOF_IMG_QOF_GCE_CTL_4_FLD_QOF_IMG_GCE_RESTORE_EN_4 REG_FLD(1, 2)
#define QOF_IMG_QOF_GCE_CTL_4_FLD_QOF_IMG_GCE_SAVE_EN_4 REG_FLD(1, 0)
#define QOF_IMG_QOF_POWER_ACK_CYCLE_4_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_4        \
	REG_FLD(16, 16)
#define QOF_IMG_QOF_POWER_ACK_CYCLE_4_FLD_QOF_IMG_PWR_ACK_WAIT_TH_4            \
	REG_FLD(16, 0)
#define QOF_IMG_QOF_GCE_CTL_4_FLD_QOF_IMG_GCE_SAVE_DONE_4 REG_FLD(1, 1)
#define QOF_IMG_QOF_STATE_DBG_4_FLD_QOF_IMG_POWER_STATE_4 REG_FLD(8, 0)
#define QOF_IMG_QOF_GCE_CTL_4_FLD_QOF_IMG_GCE_RESTORE_DONE_4 REG_FLD(1, 3)
#define QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_SCP_CLR_4 REG_FLD(1, 3)
#define QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_SCP_SET_4 REG_FLD(1, 2)
#define QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_APMCU_CLR_4 REG_FLD(1, 1)
#define QOF_IMG_QOF_CTL_4_FLD_QOF_IMG_APMCU_SET_4 REG_FLD(1, 0)
#define QOF_IMG_QOF_VOTER_DBG_4_FLD_QOF_IMG_VOTE_4 REG_FLD(3, 0)
#define QOF_IMG_QOF_DONE_STATUS_4_FLD_QOF_IMG_CFG_ON_DONE_4 REG_FLD(1, 2)
#define QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS REG_FLD(32, 0)
#define QOF_IMG_QOF_MTC_ST_MSB2_4_FLD_QOF_IMG_MTCMOS_ST_MSB2_4 REG_FLD(2, 0)
#define QOF_IMG_QOF_TRIG_CNT_4_FLD_QOF_IMG_TRG_OFF_CNT_4 REG_FLD(16, 16)
#define QOF_IMG_QOF_TRIG_CNT_4_FLD_QOF_IMG_TRG_ON_CNT_4 REG_FLD(16, 0)

// WPE_LITE
#define QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_DDREN_HW_EN_5 REG_FLD(1, 19)
#define QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_HW_CLR_EN_5 REG_FLD(1, 14)
#define QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_HW_SET_EN_5 REG_FLD(1, 13)
#define QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_OFF_ITC_W_EN_5 REG_FLD(1, 12)
#define QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_ON_ITC_W_EN_5 REG_FLD(1, 11)
#define QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_ON_ITC_W_EN_5 REG_FLD(1, 11)
#define QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_POWER_CTL_MODE_5 REG_FLD(2, 21)
#define QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_RTC_EN_5 REG_FLD(1, 9)
#define QOF_IMG_QOF_GCE_CTL_5_FLD_QOF_IMG_GCE_RESTORE_EN_5 REG_FLD(1, 2)
#define QOF_IMG_QOF_GCE_CTL_5_FLD_QOF_IMG_GCE_SAVE_EN_5 REG_FLD(1, 0)
#define QOF_IMG_QOF_POWER_ACK_CYCLE_5_FLD_QOF_IMG_PWR_ACK_2ND_WAIT_TH_5        \
	REG_FLD(16, 16)
#define QOF_IMG_QOF_POWER_ACK_CYCLE_5_FLD_QOF_IMG_PWR_ACK_WAIT_TH_5            \
	REG_FLD(16, 0)
#define QOF_IMG_QOF_TOP_CTL_FLD_QOF_IMG_QOF_ENG_EN_5 REG_FLD(1, 7)
#define QOF_IMG_QOF_GCE_CTL_5_FLD_QOF_IMG_GCE_SAVE_DONE_5 REG_FLD(1, 1)
#define QOF_IMG_QOF_STATE_DBG_5_FLD_QOF_IMG_POWER_STATE_5 REG_FLD(8, 0)
#define QOF_IMG_QOF_GCE_CTL_5_FLD_QOF_IMG_GCE_RESTORE_DONE_5 REG_FLD(1, 3)
#define QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_SCP_CLR_5 REG_FLD(1, 3)
#define QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_SCP_SET_5 REG_FLD(1, 2)
#define QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_APMCU_CLR_5 REG_FLD(1, 1)
#define QOF_IMG_QOF_CTL_5_FLD_QOF_IMG_APMCU_SET_5 REG_FLD(1, 0)
#define QOF_IMG_QOF_VOTER_DBG_5_FLD_QOF_IMG_VOTE_5 REG_FLD(3, 0)
#define QOF_IMG_QOF_DONE_STATUS_5_FLD_QOF_IMG_CFG_ON_DONE_5 REG_FLD(1, 2)
#define QOF_IMG_ITC_STATUS_FLD_QOF_IMG_ITC_SEL_STATUS REG_FLD(32, 0)
#define QOF_IMG_QOF_MTC_ST_MSB2_5_FLD_QOF_IMG_MTCMOS_ST_MSB2_5 REG_FLD(2, 0)
#define QOF_IMG_QOF_TRIG_CNT_5_FLD_QOF_IMG_TRG_OFF_CNT_5 REG_FLD(16, 16)
#define QOF_IMG_QOF_TRIG_CNT_5_FLD_QOF_IMG_TRG_ON_CNT_5 REG_FLD(16, 0)
