

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Wed Oct 14 17:26:13 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.55|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+-----+-----+-----+-----+---------+
        |                                                         |                                              |  Latency  |  Interval | Pipeline|
        |                         Instance                        |                    Module                    | min | max | min | max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+-----+-----+-----+-----+---------+
        |grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342  |xillybus_wrapper_big_mult_v3small_71_24_17_s  |   55|   55|   55|   55|   none  |
        |grp_xillybus_wrapper_my_to_float_31_1_s_fu_348           |xillybus_wrapper_my_to_float_31_1_s           |    ?|    ?|    ?|    ?|   none  |
        |grp_xillybus_wrapper_xilly_decprint_fu_354               |xillybus_wrapper_xilly_decprint               |    ?|    ?|    ?|    ?|   none  |
        +---------------------------------------------------------+----------------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    13|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     3|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + Loop 3.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      3|       0|   1120|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      7|    1210|   3714|
|Memory           |        0|      -|     186|    494|
|Multiplexer      |        -|      -|       -|     71|
|Register         |        -|      -|     715|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    2111|   5399|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       1|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+-------+-----+------+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------------------------------+----------------------------------------------+---------+-------+-----+------+
    |grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342  |xillybus_wrapper_big_mult_v3small_71_24_17_s  |        0|      3|  506|  2598|
    |xillybus_wrapper_mul_32s_31ns_62_6_U15                   |xillybus_wrapper_mul_32s_31ns_62_6            |        0|      4|    0|     0|
    |xillybus_wrapper_mux_16to1_sel4_1_1_U13                  |xillybus_wrapper_mux_16to1_sel4_1_1           |        0|      0|    1|     5|
    |xillybus_wrapper_mux_16to1_sel4_1_1_U14                  |xillybus_wrapper_mux_16to1_sel4_1_1           |        0|      0|    1|     5|
    |xillybus_wrapper_mux_8to1_sel3_1_1_U12                   |xillybus_wrapper_mux_8to1_sel3_1_1            |        0|      0|    1|     5|
    |grp_xillybus_wrapper_my_to_float_31_1_s_fu_348           |xillybus_wrapper_my_to_float_31_1_s           |        0|      0|  391|   756|
    |grp_xillybus_wrapper_xilly_decprint_fu_354               |xillybus_wrapper_xilly_decprint               |        0|      0|  310|   345|
    +---------------------------------------------------------+----------------------------------------------+---------+-------+-----+------+
    |Total                                                    |                                              |        0|      7| 1210|  3714|
    +---------------------------------------------------------+----------------------------------------------+---------+-------+-----+------+

    * Memory: 
    +----------------------------+-------------------------------------------+---------+-----+-----+------+-----+------+-------------+
    |           Memory           |                   Module                  | BRAM_18K|  FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+-------------------------------------------+---------+-----+-----+------+-----+------+-------------+
    |hls_ref_4oPi_table_100_V_U  |xillybus_wrapper_hls_ref_4oPi_table_100_V  |        0|  100|  150|    13|  100|     1|         1300|
    |hls_sin_cos_K0_V_U          |xillybus_wrapper_hls_sin_cos_K0_V          |        0|   30|  150|   256|   30|     1|         7680|
    |hls_sin_cos_K1_V_U          |xillybus_wrapper_hls_sin_cos_K1_V          |        0|   23|  115|   256|   23|     1|         5888|
    |hls_sin_cos_K2_V_U          |xillybus_wrapper_hls_sin_cos_K2_V          |        0|   15|   75|   256|   15|     1|         3840|
    |p_str3_U                    |xillybus_wrapper_p_str3                    |        0|    7|    2|    14|    7|     1|           98|
    |p_str4_U                    |xillybus_wrapper_p_str4                    |        0|    7|    1|     4|    7|     1|           28|
    |p_str5_U                    |xillybus_wrapper_p_str5                    |        0|    4|    1|     2|    4|     1|            8|
    +----------------------------+-------------------------------------------+---------+-----+-----+------+-----+------+-------------+
    |Total                       |                                           |        0|  186|  494|   801|  186|     7|        18842|
    +----------------------------+-------------------------------------------+---------+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |p_Val2_17_fu_967_p2             |     *    |      1|  0|    0|           9|           9|
    |p_Val2_1_fu_989_p2              |     *    |      1|  0|    1|          23|          17|
    |p_Val2_6_fu_1011_p2             |     *    |      1|  0|    0|          17|          15|
    |p_Val2_20_fu_1041_p2            |     +    |      0|  0|   16|          32|          32|
    |p_Val2_29_fu_850_p2             |     +    |      0|  0|   31|          31|          31|
    |p_i_i_fu_549_p2                 |     +    |      0|  0|    8|           8|           8|
    |p_op_i_i_fu_463_p2              |     +    |      0|  0|    8|           7|           8|
    |p_rec_i8_fu_410_p2              |     +    |      0|  0|    2|           2|           1|
    |p_rec_i_fu_380_p2               |     +    |      0|  0|    4|           4|           1|
    |r_V_fu_1050_p2                  |     +    |      0|  0|   16|          32|          32|
    |y1_fu_496_p2                    |     +    |      0|  0|   32|           1|          32|
    |Ex_V_fu_834_p2                  |     -    |      0|  0|    8|           8|           8|
    |p_Val2_i_i_fu_592_p2            |     -    |      0|  0|   49|           1|          49|
    |r_V_1_fu_1082_p2                |     -    |      0|  0|    9|           1|           9|
    |tmp_8_i_i_fu_858_p2             |     -    |      0|  0|    9|           1|           9|
    |Ex_V_1_fu_945_p3                |  Select  |      0|  0|    8|           1|           1|
    |Mx_V_1_fu_951_p3                |  Select  |      0|  0|   31|           1|           2|
    |addr_V_fu_469_p3                |  Select  |      0|  0|    8|           1|           6|
    |p_Val2_0_i234_in_i_i_fu_895_p3  |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_28_fu_581_p3             |  Select  |      0|  0|    3|           1|           1|
    |p_Val2_7_fu_598_p3              |  Select  |      0|  0|   49|           1|          49|
    |sel_tmp5_i_fu_1131_p3           |  Select  |      0|  0|   32|           1|          32|
    |sh_assign_fu_864_p3             |  Select  |      0|  0|    9|           1|           9|
    |storemerge_i_i_fu_554_p3        |  Select  |      0|  0|    8|           1|           8|
    |tmp_46_i_fu_721_p3              |  Select  |      0|  0|    1|           1|           1|
    |x2_fu_1138_p3                   |  Select  |      0|  0|   32|           1|          32|
    |ap_sig_bdd_124                  |    and   |      0|  0|    1|           1|           1|
    |ap_sig_bdd_185                  |    and   |      0|  0|    1|           1|           1|
    |or_cond_i_fu_734_p2             |    and   |      0|  0|    1|           1|           1|
    |sel_tmp4_i_fu_760_p2            |    and   |      0|  0|    1|           1|           1|
    |val_assign_fu_791_p3            |   cttz   |      0|  0|   48|          32|           0|
    |closepath_fu_457_p2             |   icmp   |      0|  0|    3|           8|           7|
    |notlhs_i_fu_739_p2              |   icmp   |      0|  0|    3|           8|           2|
    |notrhs_i_fu_544_p2              |   icmp   |      0|  0|    8|          23|           1|
    |tmp_47_i_fu_729_p2              |   icmp   |      0|  0|    3|           8|           1|
    |tmp_48_i_fu_539_p2              |   icmp   |      0|  0|    8|          23|           1|
    |tmp_i3_fu_404_p2                |   icmp   |      0|  0|    1|           2|           2|
    |tmp_i_fu_374_p2                 |   icmp   |      0|  0|    2|           4|           3|
    |tmp_10_i_i_fu_880_p2            |   lshr   |      0|  0|   85|          31|          31|
    |p_Result_17_fu_1101_p2          |    or    |      0|  0|    1|           1|           1|
    |sel_tmp1_i_fu_744_p2            |    or    |      0|  0|    1|           1|           1|
    |sel_tmp3_i_fu_749_p2            |    or    |      0|  0|    1|           1|           1|
    |p_Val2_9_fu_807_p2              |    shl   |      0|  0|  144|          49|          49|
    |r_V_3_fu_522_p2                 |    shl   |      0|  0|  311|         100|         100|
    |tmp_12_i_i_fu_889_p2            |    shl   |      0|  0|   88|          32|          32|
    |sin_basis_fu_932_p2             |    xor   |      0|  0|    2|           1|           2|
    |tmp3_fu_754_p2                  |    xor   |      0|  0|    1|           1|           1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |Total                           |          |      3|  0| 1120|         517|         673|
    +--------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  24|         29|    1|         29|
    |debug_out           |   8|          5|    8|         40|
    |debug_out_ap_vld    |   1|          3|    1|          3|
    |out_r_din           |  32|          3|   32|         96|
    |p_0_rec_i2_reg_316  |   2|          2|    2|          4|
    |p_0_rec_i_reg_305   |   4|          2|    4|          8|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  71|         44|   48|        180|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Ex_V_1_reg_1359                                                                |   8|   0|    8|          0|
    |Ex_V_reg_1324                                                                  |   8|   0|    8|          0|
    |Med_V_reg_1261                                                                 |  71|   0|   71|          0|
    |Mx_V_1_reg_1364                                                                |  31|   0|   31|          0|
    |ap_CS_fsm                                                                      |  28|   0|   28|          0|
    |closepath_reg_1237                                                             |   1|   0|    1|          0|
    |cos_basis_reg_1292                                                             |   1|   0|    1|          0|
    |grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_xillybus_wrapper_my_to_float_31_1_s_fu_348_ap_start_ap_start_reg           |   1|   0|    1|          0|
    |grp_xillybus_wrapper_xilly_decprint_fu_354_ap_start_ap_start_reg               |   1|   0|    1|          0|
    |hls_sin_cos_K1_V_load_reg_1394                                                 |  23|   0|   23|          0|
    |hls_sin_cos_K2_V_load_reg_1399                                                 |  15|   0|   15|          0|
    |isNeg_reg_1330                                                                 |   1|   0|    1|          0|
    |loc_V_1_reg_1230                                                               |  23|   0|   23|          0|
    |loc_V_reg_1223                                                                 |   8|   0|    8|          0|
    |notrhs_i_reg_1272                                                              |   1|   0|    1|          0|
    |or_cond_i_reg_1304                                                             |   1|   0|    1|          0|
    |p_0_i_reg_1429                                                                 |  31|   0|   31|          0|
    |p_0_rec_i2_reg_316                                                             |   2|   0|    2|          0|
    |p_0_rec_i9_reg_327                                                             |   1|   0|    1|          0|
    |p_0_rec_i_reg_305                                                              |   4|   0|    4|          0|
    |p_Result_17_reg_1439                                                           |   1|   0|    1|          0|
    |p_Result_19_reg_1256                                                           |  23|   0|   24|          1|
    |p_Result_i3_i_i_reg_1287                                                       |  18|   0|   18|          0|
    |p_Result_s_reg_1217                                                            |   1|   0|    1|          0|
    |p_Val2_15_reg_1314                                                             |  31|   0|   31|          0|
    |p_Val2_18_reg_1389                                                             |  30|   0|   30|          0|
    |p_Val2_29_reg_1336                                                             |  31|   0|   31|          0|
    |p_Val2_7_reg_1282                                                              |  49|   0|   49|          0|
    |p_Val2_s_reg_1349                                                              |  17|   0|   17|          0|
    |p_rec_i8_reg_1194                                                              |   2|   0|    2|          0|
    |p_rec_i_reg_1159                                                               |   4|   0|    4|          0|
    |p_str3_load_cast_reg_1164                                                      |   7|   0|    8|          1|
    |p_str4_load_cast_reg_1199                                                      |   7|   0|    8|          1|
    |p_str5_load_cast_reg_1212                                                      |   4|   0|    8|          4|
    |r_V_1_reg_1434                                                                 |   9|   0|    9|          0|
    |r_V_reg_1414                                                                   |  32|   0|   32|          0|
    |sel_tmp4_i_reg_1309                                                            |   1|   0|    1|          0|
    |sh_assign_reg_1343                                                             |   9|   0|    9|          0|
    |storemerge_i_i_reg_1277                                                        |   8|   0|    8|          0|
    |tmp_12_reg_1319                                                                |   1|   0|    1|          0|
    |tmp_15_reg_1444                                                                |  31|   0|   31|          0|
    |tmp_18_reg_1178                                                                |  32|   0|   32|          0|
    |tmp_35_i_reg_1354                                                              |   9|   0|    9|          0|
    |tmp_37_i_reg_1384                                                              |  17|   0|   17|          0|
    |tmp_46_i_reg_1299                                                              |   1|   0|    1|          0|
    |tmp_48_i_reg_1266                                                              |   1|   0|    1|          0|
    |tmp_5_i_reg_1404                                                               |  24|   0|   24|          0|
    |tmp_7_i_reg_1409                                                               |  16|   0|   16|          0|
    |tmp_9_reg_1248                                                                 |   4|   0|    4|          0|
    |tmp_i3_reg_1190                                                                |   1|   0|    1|          0|
    |tmp_i_reg_1155                                                                 |   1|   0|    1|          0|
    |x1_reg_1169                                                                    |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 715|   0|  722|          7|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------+-----+-----+--------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|ap_rst            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|in_r_dout         |  in |   32|    ap_fifo   |       in_r       |    pointer   |
|in_r_empty_n      |  in |    1|    ap_fifo   |       in_r       |    pointer   |
|in_r_read         | out |    1|    ap_fifo   |       in_r       |    pointer   |
|out_r_din         | out |   32|    ap_fifo   |       out_r      |    pointer   |
|out_r_full_n      |  in |    1|    ap_fifo   |       out_r      |    pointer   |
|out_r_write       | out |    1|    ap_fifo   |       out_r      |    pointer   |
|debug_ready       |  in |    8|    ap_none   |    debug_ready   |    pointer   |
|debug_out         | out |    8|    ap_vld    |     debug_out    |    pointer   |
|debug_out_ap_vld  | out |    1|    ap_vld    |     debug_out    |    pointer   |
+------------------+-----+-----+--------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 28
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp_i)
	5  / (tmp_i)
4 --> 
	4  / (!tmp_5)
	2  / (tmp_5)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!tmp_i3)
	9  / (tmp_i3)
8 --> 
	8  / (!tmp_6)
	6  / (tmp_6)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!p_0_rec_i9)
	13  / (p_0_rec_i9)
12 --> 
	12  / (!tmp_17)
	10  / (tmp_17)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_29 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r) nounwind, !map !19

ST_1: stg_30 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !23

ST_1: stg_31 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @str) nounwind

ST_1: stg_32 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_33 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_34 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_35 [1/1] 1.57ns
:6  br label %1


 <State 2>: 2.39ns
ST_2: p_0_rec_i [1/1] 0.00ns
:0  %p_0_rec_i = phi i4 [ 0, %0 ], [ %p_rec_i, %2 ]

ST_2: p_0_rec_i_cast [1/1] 0.00ns
:1  %p_0_rec_i_cast = zext i4 %p_0_rec_i to i64

ST_2: p_str3_addr [1/1] 0.00ns
:2  %p_str3_addr = getelementptr [14 x i7]* @p_str3, i64 0, i64 %p_0_rec_i_cast

ST_2: p_str3_load [2/2] 2.39ns
:3  %p_str3_load = load i7* %p_str3_addr, align 1

ST_2: tmp_i [1/1] 1.88ns
:5  %tmp_i = icmp eq i4 %p_0_rec_i, -3

ST_2: p_rec_i [1/1] 0.80ns
:7  %p_rec_i = add i4 %p_0_rec_i, 1


 <State 3>: 4.38ns
ST_3: p_str3_load [1/2] 2.39ns
:3  %p_str3_load = load i7* %p_str3_addr, align 1

ST_3: p_str3_load_cast [1/1] 0.00ns
:4  %p_str3_load_cast = zext i7 %p_str3_load to i8

ST_3: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind

ST_3: stg_45 [1/1] 0.00ns
:8  br i1 %tmp_i, label %xilly_puts.2.exit, label %.preheader.i

ST_3: x1 [1/1] 4.38ns
xilly_puts.2.exit:0  %x1 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_r) nounwind


 <State 4>: 1.57ns
ST_4: debug_ready_load [1/1] 0.00ns
.preheader.i:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

ST_4: tmp_5 [1/1] 0.00ns
.preheader.i:1  %tmp_5 = trunc i8 %debug_ready_load to i1

ST_4: stg_49 [1/1] 0.00ns
.preheader.i:2  br i1 %tmp_5, label %2, label %.preheader.i

ST_4: stg_50 [1/1] 1.57ns
:0  store volatile i8 %p_str3_load_cast, i8* @debug_out, align 1

ST_4: stg_51 [1/1] 0.00ns
:1  br label %1


 <State 5>: 4.38ns
ST_5: tmp_18 [1/1] 4.38ns
xilly_puts.2.exit:1  %tmp_18 = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_r) nounwind

ST_5: stg_53 [1/1] 1.57ns
xilly_puts.2.exit:2  br label %3


 <State 6>: 2.39ns
ST_6: p_0_rec_i2 [1/1] 0.00ns
:0  %p_0_rec_i2 = phi i2 [ 0, %xilly_puts.2.exit ], [ %p_rec_i8, %4 ]

ST_6: p_0_rec_i2_cast [1/1] 0.00ns
:1  %p_0_rec_i2_cast = zext i2 %p_0_rec_i2 to i64

ST_6: p_str4_addr [1/1] 0.00ns
:2  %p_str4_addr = getelementptr [4 x i7]* @p_str4, i64 0, i64 %p_0_rec_i2_cast

ST_6: p_str4_load [2/2] 2.39ns
:3  %p_str4_load = load i7* %p_str4_addr, align 1

ST_6: tmp_i3 [1/1] 1.36ns
:5  %tmp_i3 = icmp eq i2 %p_0_rec_i2, -1

ST_6: p_rec_i8 [1/1] 0.80ns
:7  %p_rec_i8 = add i2 %p_0_rec_i2, 1


 <State 7>: 2.39ns
ST_7: p_str4_load [1/2] 2.39ns
:3  %p_str4_load = load i7* %p_str4_addr, align 1

ST_7: p_str4_load_cast [1/1] 0.00ns
:4  %p_str4_load_cast = zext i7 %p_str4_load to i8

ST_7: empty_39 [1/1] 0.00ns
:6  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

ST_7: stg_63 [1/1] 0.00ns
:8  br i1 %tmp_i3, label %xilly_puts.1.exit, label %.preheader.i7

ST_7: stg_64 [2/2] 1.57ns
xilly_puts.1.exit:0  call fastcc void @xillybus_wrapper_xilly_decprint(i32 %x1)


 <State 8>: 1.57ns
ST_8: debug_ready_load_1 [1/1] 0.00ns
.preheader.i7:0  %debug_ready_load_1 = load volatile i8* @debug_ready, align 1

ST_8: tmp_6 [1/1] 0.00ns
.preheader.i7:1  %tmp_6 = trunc i8 %debug_ready_load_1 to i1

ST_8: stg_67 [1/1] 0.00ns
.preheader.i7:2  br i1 %tmp_6, label %4, label %.preheader.i7

ST_8: stg_68 [1/1] 1.57ns
:0  store volatile i8 %p_str4_load_cast, i8* @debug_out, align 1

ST_8: stg_69 [1/1] 0.00ns
:1  br label %3


 <State 9>: 1.57ns
ST_9: stg_70 [1/2] 0.00ns
xilly_puts.1.exit:0  call fastcc void @xillybus_wrapper_xilly_decprint(i32 %x1)

ST_9: stg_71 [1/1] 1.57ns
xilly_puts.1.exit:1  br label %5


 <State 10>: 2.39ns
ST_10: p_0_rec_i9 [1/1] 0.00ns
:0  %p_0_rec_i9 = phi i1 [ false, %xilly_puts.1.exit ], [ true, %6 ]

ST_10: p_0_rec_i9_cast [1/1] 0.00ns
:1  %p_0_rec_i9_cast = zext i1 %p_0_rec_i9 to i64

ST_10: p_str5_addr [1/1] 0.00ns
:2  %p_str5_addr = getelementptr [2 x i4]* @p_str5, i64 0, i64 %p_0_rec_i9_cast

ST_10: p_str5_load [2/2] 2.39ns
:3  %p_str5_load = load i4* %p_str5_addr, align 1


 <State 11>: 6.81ns
ST_11: p_str5_load [1/2] 2.39ns
:3  %p_str5_load = load i4* %p_str5_addr, align 1

ST_11: p_str5_load_cast [1/1] 0.00ns
:4  %p_str5_load_cast = zext i4 %p_str5_load to i8

ST_11: empty_40 [1/1] 0.00ns
:5  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

ST_11: stg_79 [1/1] 0.00ns
:6  br i1 %p_0_rec_i9, label %xilly_puts.exit, label %.preheader.i14

ST_11: p_Result_s [1/1] 0.00ns
xilly_puts.exit:3  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_18, i32 31)

ST_11: loc_V [1/1] 0.00ns
xilly_puts.exit:4  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_18, i32 23, i32 30) nounwind

ST_11: loc_V_1 [1/1] 0.00ns
xilly_puts.exit:5  %loc_V_1 = trunc i32 %tmp_18 to i23

ST_11: closepath [1/1] 2.00ns
xilly_puts.exit:6  %closepath = icmp ult i8 %loc_V, 126

ST_11: p_op_i_i [1/1] 1.72ns
xilly_puts.exit:11  %p_op_i_i = add i8 -62, %loc_V

ST_11: addr_V [1/1] 1.37ns
xilly_puts.exit:12  %addr_V = select i1 %closepath, i8 63, i8 %p_op_i_i

ST_11: tmp_4 [1/1] 0.00ns
xilly_puts.exit:13  %tmp_4 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %addr_V, i32 4, i32 7)

ST_11: tmp_i2_i_i [1/1] 0.00ns
xilly_puts.exit:14  %tmp_i2_i_i = zext i4 %tmp_4 to i64

ST_11: hls_ref_4oPi_table_100_V_addr [1/1] 0.00ns
xilly_puts.exit:15  %hls_ref_4oPi_table_100_V_addr = getelementptr [13 x i100]* @hls_ref_4oPi_table_100_V, i64 0, i64 %tmp_i2_i_i

ST_11: table_100_V [2/2] 2.42ns
xilly_puts.exit:16  %table_100_V = load i100* %hls_ref_4oPi_table_100_V_addr, align 16

ST_11: tmp_9 [1/1] 0.00ns
xilly_puts.exit:17  %tmp_9 = trunc i8 %addr_V to i4

ST_11: y1 [1/1] 2.44ns
xilly_puts.exit:115  %y1 = add nsw i32 1, %x1

ST_11: stg_92 [1/1] 4.38ns
xilly_puts.exit:117  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_r, i32 %y1) nounwind


 <State 12>: 1.57ns
ST_12: debug_ready_load_2 [1/1] 0.00ns
.preheader.i14:0  %debug_ready_load_2 = load volatile i8* @debug_ready, align 1

ST_12: tmp_17 [1/1] 0.00ns
.preheader.i14:1  %tmp_17 = trunc i8 %debug_ready_load_2 to i1

ST_12: stg_95 [1/1] 0.00ns
.preheader.i14:2  br i1 %tmp_17, label %6, label %.preheader.i14

ST_12: stg_96 [1/1] 1.57ns
:0  store volatile i8 %p_str5_load_cast, i8* @debug_out, align 1

ST_12: stg_97 [1/1] 0.00ns
:1  br label %5


 <State 13>: 6.04ns
ST_13: p_Result_19 [1/1] 0.00ns
xilly_puts.exit:9  %p_Result_19 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_13: table_100_V [1/2] 2.42ns
xilly_puts.exit:16  %table_100_V = load i100* %hls_ref_4oPi_table_100_V_addr, align 16

ST_13: tmp_23_i_i_i [1/1] 0.00ns
xilly_puts.exit:18  %tmp_23_i_i_i = zext i4 %tmp_9 to i100

ST_13: r_V_3 [1/1] 3.62ns
xilly_puts.exit:19  %r_V_3 = shl i100 %table_100_V, %tmp_23_i_i_i

ST_13: Med_V [1/1] 0.00ns
xilly_puts.exit:20  %Med_V = call i71 @_ssdm_op_PartSelect.i71.i100.i32.i32(i100 %r_V_3, i32 29, i32 99) nounwind

ST_13: p_Val2_12 [2/2] 0.00ns
xilly_puts.exit:21  %p_Val2_12 = call fastcc i95 @"xillybus_wrapper_big_mult_v3small<71, 24, 17>"(i71 %Med_V, i24 %p_Result_19) nounwind

ST_13: tmp_48_i [1/1] 2.39ns
xilly_puts.exit:100  %tmp_48_i = icmp eq i23 %loc_V_1, 0

ST_13: notrhs_i [1/1] 2.39ns
xilly_puts.exit:108  %notrhs_i = icmp ne i23 %loc_V_1, 0


 <State 14>: 7.37ns
ST_14: p_i_i [1/1] 1.72ns
xilly_puts.exit:7  %p_i_i = add i8 -125, %loc_V

ST_14: storemerge_i_i [1/1] 1.37ns
xilly_puts.exit:8  %storemerge_i_i = select i1 %closepath, i8 %p_i_i, i8 0

ST_14: p_Val2_12 [1/2] 2.39ns
xilly_puts.exit:21  %p_Val2_12 = call fastcc i95 @"xillybus_wrapper_big_mult_v3small<71, 24, 17>"(i71 %Med_V, i24 %p_Result_19) nounwind

ST_14: p_Val2_5 [1/1] 0.00ns
xilly_puts.exit:22  %p_Val2_5 = call i49 @_ssdm_op_PartSelect.i49.i95.i32.i32(i95 %p_Val2_12, i32 19, i32 67)

ST_14: tmp_5_i_i [1/1] 0.00ns
xilly_puts.exit:23  %tmp_5_i_i = call i3 @_ssdm_op_PartSelect.i3.i95.i32.i32(i95 %p_Val2_12, i32 68, i32 70) nounwind

ST_14: p_Val2_28 [1/1] 1.37ns
xilly_puts.exit:24  %p_Val2_28 = select i1 %closepath, i3 0, i3 %tmp_5_i_i

ST_14: tmp_10 [1/1] 0.00ns
xilly_puts.exit:25  %tmp_10 = trunc i3 %p_Val2_28 to i1

ST_14: p_Val2_i_i [1/1] 3.04ns
xilly_puts.exit:26  %p_Val2_i_i = sub i49 0, %p_Val2_5

ST_14: p_Val2_7 [1/1] 1.37ns
xilly_puts.exit:27  %p_Val2_7 = select i1 %tmp_10, i49 %p_Val2_i_i, i49 %p_Val2_5

ST_14: p_Result_i3_i_i [1/1] 0.00ns
xilly_puts.exit:28  %p_Result_i3_i_i = call i18 @_ssdm_op_PartSelect.i18.i49.i32.i32(i49 %p_Val2_7, i32 31, i32 48) nounwind

ST_14: cos_basis [1/1] 1.94ns
xilly_puts.exit:59  %cos_basis = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 false, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 false, i3 %p_Val2_28) nounwind

ST_14: p_Result_25 [1/1] 0.00ns
xilly_puts.exit:94  %p_Result_25 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %p_Result_s, i3 %p_Val2_28) nounwind

ST_14: tmp [1/1] 2.23ns
xilly_puts.exit:95  %tmp = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i4 %p_Result_25) nounwind

ST_14: tmp_1 [1/1] 2.23ns
xilly_puts.exit:96  %tmp_1 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i4 %p_Result_25) nounwind

ST_14: tmp_46_i [1/1] 1.37ns
xilly_puts.exit:97  %tmp_46_i = select i1 %cos_basis, i1 %tmp, i1 %tmp_1

ST_14: tmp_47_i [1/1] 2.00ns
xilly_puts.exit:99  %tmp_47_i = icmp eq i8 %loc_V, 0

ST_14: or_cond_i [1/1] 1.37ns
xilly_puts.exit:101  %or_cond_i = and i1 %tmp_47_i, %tmp_48_i

ST_14: notlhs_i [1/1] 2.00ns
xilly_puts.exit:107  %notlhs_i = icmp ne i8 %loc_V, -1

ST_14: sel_tmp1_i [1/1] 1.37ns
xilly_puts.exit:109  %sel_tmp1_i = or i1 %notrhs_i, %notlhs_i

ST_14: sel_tmp3_i [1/1] 1.37ns
xilly_puts.exit:110  %sel_tmp3_i = or i1 %tmp_48_i, %notlhs_i

ST_14: tmp3 [1/1] 1.37ns
xilly_puts.exit:111  %tmp3 = xor i1 %or_cond_i, %sel_tmp3_i

ST_14: sel_tmp4_i [1/1] 1.37ns
xilly_puts.exit:112  %sel_tmp4_i = and i1 %tmp3, %sel_tmp1_i


 <State 15>: 6.77ns
ST_15: p_Result_20 [1/1] 0.00ns
xilly_puts.exit:29  %p_Result_20 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %p_Result_i3_i_i, i1 true) nounwind

ST_15: p_Result_21 [1/1] 0.00ns
xilly_puts.exit:30  %p_Result_21 = call i19 @llvm.part.select.i19(i19 %p_Result_20, i32 18, i32 0) nounwind

ST_15: p_Result_22 [1/1] 0.00ns
xilly_puts.exit:31  %p_Result_22 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 -1, i19 %p_Result_21) nounwind

ST_15: val_assign [1/1] 3.21ns
xilly_puts.exit:32  %val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_22, i1 true) nounwind

ST_15: Mx_zeros_V [1/1] 0.00ns
xilly_puts.exit:33  %Mx_zeros_V = trunc i32 %val_assign to i5

ST_15: tmp_1_i_i [1/1] 0.00ns
xilly_puts.exit:34  %tmp_1_i_i = zext i5 %Mx_zeros_V to i49

ST_15: p_Val2_9 [1/1] 3.56ns
xilly_puts.exit:35  %p_Val2_9 = shl i49 %p_Val2_7, %tmp_1_i_i

ST_15: p_Val2_15 [1/1] 0.00ns
xilly_puts.exit:36  %p_Val2_15 = call i31 @_ssdm_op_PartSelect.i31.i49.i32.i32(i49 %p_Val2_9, i32 18, i32 48)

ST_15: tmp_12 [1/1] 0.00ns
xilly_puts.exit:37  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_9, i32 17)

ST_15: tmp_6_i_i [1/1] 0.00ns
xilly_puts.exit:40  %tmp_6_i_i = zext i5 %Mx_zeros_V to i8

ST_15: Ex_V [1/1] 1.72ns
xilly_puts.exit:41  %Ex_V = sub i8 %storemerge_i_i, %tmp_6_i_i

ST_15: isNeg [1/1] 0.00ns
xilly_puts.exit:43  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Ex_V, i32 7)


 <State 16>: 3.09ns
ST_16: tmp_3_i_i [1/1] 0.00ns
xilly_puts.exit:38  %tmp_3_i_i = zext i1 %tmp_12 to i31

ST_16: p_Val2_29 [1/1] 2.44ns
xilly_puts.exit:39  %p_Val2_29 = add i31 %p_Val2_15, %tmp_3_i_i

ST_16: sh_i_i_cast [1/1] 0.00ns
xilly_puts.exit:42  %sh_i_i_cast = sext i8 %Ex_V to i9

ST_16: tmp_8_i_i [1/1] 1.72ns
xilly_puts.exit:44  %tmp_8_i_i = sub i9 0, %sh_i_i_cast

ST_16: sh_assign [1/1] 1.37ns
xilly_puts.exit:45  %sh_assign = select i1 %isNeg, i9 %tmp_8_i_i, i9 %sh_i_i_cast


 <State 17>: 6.63ns
ST_17: sh_assign_1_i_i_cast4 [1/1] 0.00ns
xilly_puts.exit:46  %sh_assign_1_i_i_cast4 = sext i9 %sh_assign to i32

ST_17: sh_assign_1_i_i_cast [1/1] 0.00ns
xilly_puts.exit:47  %sh_assign_1_i_i_cast = sext i9 %sh_assign to i31

ST_17: tmp_9_i_i [1/1] 0.00ns
xilly_puts.exit:48  %tmp_9_i_i = zext i31 %p_Val2_29 to i32

ST_17: tmp_10_i_i [1/1] 2.80ns
xilly_puts.exit:49  %tmp_10_i_i = lshr i31 %p_Val2_29, %sh_assign_1_i_i_cast

ST_17: tmp_10_i_i_cast [1/1] 0.00ns
xilly_puts.exit:50  %tmp_10_i_i_cast = zext i31 %tmp_10_i_i to i32

ST_17: tmp_12_i_i [1/1] 2.80ns
xilly_puts.exit:51  %tmp_12_i_i = shl i32 %tmp_9_i_i, %sh_assign_1_i_i_cast4

ST_17: p_Val2_0_i234_in_i_i [1/1] 1.37ns
xilly_puts.exit:52  %p_Val2_0_i234_in_i_i = select i1 %isNeg, i32 %tmp_10_i_i_cast, i32 %tmp_12_i_i

ST_17: p_Result_i [1/1] 0.00ns
xilly_puts.exit:53  %p_Result_i = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_0_i234_in_i_i, i32 24, i32 30)

ST_17: p_Val2_s [1/1] 0.00ns
xilly_puts.exit:54  %p_Val2_s = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_Val2_0_i234_in_i_i, i32 7, i32 23)

ST_17: tmp_35_i [1/1] 0.00ns
xilly_puts.exit:55  %tmp_35_i = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_0_i234_in_i_i, i32 15, i32 23)

ST_17: sin_basis [1/1] 1.37ns
xilly_puts.exit:60  %sin_basis = xor i1 %cos_basis, true

ST_17: p_Result_23 [1/1] 0.00ns
xilly_puts.exit:61  %p_Result_23 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_i) nounwind

ST_17: Ex_V_1 [1/1] 1.37ns
xilly_puts.exit:62  %Ex_V_1 = select i1 %cos_basis, i8 0, i8 %Ex_V

ST_17: Mx_V_1 [1/1] 1.37ns
xilly_puts.exit:63  %Mx_V_1 = select i1 %cos_basis, i31 -1, i31 %p_Val2_29

ST_17: tmp_38_i [1/1] 0.00ns
xilly_puts.exit:64  %tmp_38_i = zext i8 %p_Result_23 to i64

ST_17: hls_sin_cos_K0_V_addr [1/1] 0.00ns
xilly_puts.exit:65  %hls_sin_cos_K0_V_addr = getelementptr [256 x i30]* @hls_sin_cos_K0_V, i64 0, i64 %tmp_38_i

ST_17: p_Val2_18 [2/2] 2.45ns
xilly_puts.exit:66  %p_Val2_18 = load i30* %hls_sin_cos_K0_V_addr, align 4

ST_17: hls_sin_cos_K1_V_addr [1/1] 0.00ns
xilly_puts.exit:69  %hls_sin_cos_K1_V_addr = getelementptr [256 x i23]* @hls_sin_cos_K1_V, i64 0, i64 %tmp_38_i

ST_17: hls_sin_cos_K1_V_load [2/2] 2.45ns
xilly_puts.exit:70  %hls_sin_cos_K1_V_load = load i23* %hls_sin_cos_K1_V_addr, align 4

ST_17: hls_sin_cos_K2_V_addr [1/1] 0.00ns
xilly_puts.exit:75  %hls_sin_cos_K2_V_addr = getelementptr [256 x i15]* @hls_sin_cos_K2_V, i64 0, i64 %tmp_38_i

ST_17: hls_sin_cos_K2_V_load [2/2] 2.46ns
xilly_puts.exit:76  %hls_sin_cos_K2_V_load = load i15* %hls_sin_cos_K2_V_addr, align 2


 <State 18>: 6.38ns
ST_18: OP1_V_3 [1/1] 0.00ns
xilly_puts.exit:56  %OP1_V_3 = zext i9 %tmp_35_i to i18

ST_18: p_Val2_17 [1/1] 6.38ns
xilly_puts.exit:57  %p_Val2_17 = mul i18 %OP1_V_3, %OP1_V_3

ST_18: tmp_37_i [1/1] 0.00ns
xilly_puts.exit:58  %tmp_37_i = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %p_Val2_17, i32 1, i32 17)

ST_18: p_Val2_18 [1/2] 2.45ns
xilly_puts.exit:66  %p_Val2_18 = load i30* %hls_sin_cos_K0_V_addr, align 4

ST_18: hls_sin_cos_K1_V_load [1/2] 2.45ns
xilly_puts.exit:70  %hls_sin_cos_K1_V_load = load i23* %hls_sin_cos_K1_V_addr, align 4

ST_18: hls_sin_cos_K2_V_load [1/2] 2.46ns
xilly_puts.exit:76  %hls_sin_cos_K2_V_load = load i15* %hls_sin_cos_K2_V_addr, align 2


 <State 19>: 6.38ns
ST_19: OP1_V [1/1] 0.00ns
xilly_puts.exit:68  %OP1_V = zext i17 %p_Val2_s to i40

ST_19: OP2_V_1 [1/1] 0.00ns
xilly_puts.exit:71  %OP2_V_1 = sext i23 %hls_sin_cos_K1_V_load to i40

ST_19: p_Val2_1 [1/1] 6.38ns
xilly_puts.exit:72  %p_Val2_1 = mul i40 %OP2_V_1, %OP1_V

ST_19: tmp_5_i [1/1] 0.00ns
xilly_puts.exit:73  %tmp_5_i = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %p_Val2_1, i32 16, i32 39)

ST_19: OP1_V_1 [1/1] 0.00ns
xilly_puts.exit:74  %OP1_V_1 = zext i17 %tmp_37_i to i32

ST_19: OP2_V_2 [1/1] 0.00ns
xilly_puts.exit:77  %OP2_V_2 = sext i15 %hls_sin_cos_K2_V_load to i32

ST_19: p_Val2_6 [1/1] 6.38ns
xilly_puts.exit:78  %p_Val2_6 = mul i32 %OP1_V_1, %OP2_V_2

ST_19: tmp_7_i [1/1] 0.00ns
xilly_puts.exit:79  %tmp_7_i = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_6, i32 16, i32 31)


 <State 20>: 3.94ns
ST_20: p_Val2_19 [1/1] 0.00ns
xilly_puts.exit:67  %p_Val2_19 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %p_Val2_18, i1 false)

ST_20: tmp_40_i [1/1] 0.00ns
xilly_puts.exit:80  %tmp_40_i = sext i31 %p_Val2_19 to i32

ST_20: tmp_41_i [1/1] 0.00ns
xilly_puts.exit:81  %tmp_41_i = sext i24 %tmp_5_i to i32

ST_20: p_Val2_20 [1/1] 1.97ns
xilly_puts.exit:82  %p_Val2_20 = add nsw i32 %tmp_40_i, %tmp_41_i

ST_20: tmp_43_i_cast [1/1] 0.00ns
xilly_puts.exit:83  %tmp_43_i_cast = sext i16 %tmp_7_i to i32

ST_20: r_V [1/1] 1.97ns
xilly_puts.exit:84  %r_V = add i32 %p_Val2_20, %tmp_43_i_cast


 <State 21>: 6.08ns
ST_21: OP1_V_2_i_cast [1/1] 0.00ns
xilly_puts.exit:85  %OP1_V_2_i_cast = sext i32 %r_V to i62

ST_21: OP2_V_3_i_cast [1/1] 0.00ns
xilly_puts.exit:86  %OP2_V_3_i_cast = zext i31 %Mx_V_1 to i62

ST_21: p_Val2_21 [6/6] 6.08ns
xilly_puts.exit:87  %p_Val2_21 = mul i62 %OP1_V_2_i_cast, %OP2_V_3_i_cast


 <State 22>: 6.08ns
ST_22: p_Val2_21 [5/6] 6.08ns
xilly_puts.exit:87  %p_Val2_21 = mul i62 %OP1_V_2_i_cast, %OP2_V_3_i_cast


 <State 23>: 6.08ns
ST_23: p_Val2_21 [4/6] 6.08ns
xilly_puts.exit:87  %p_Val2_21 = mul i62 %OP1_V_2_i_cast, %OP2_V_3_i_cast


 <State 24>: 6.08ns
ST_24: p_Val2_21 [3/6] 6.08ns
xilly_puts.exit:87  %p_Val2_21 = mul i62 %OP1_V_2_i_cast, %OP2_V_3_i_cast


 <State 25>: 6.08ns
ST_25: p_Val2_21 [2/6] 6.08ns
xilly_puts.exit:87  %p_Val2_21 = mul i62 %OP1_V_2_i_cast, %OP2_V_3_i_cast


 <State 26>: 6.08ns
ST_26: p_Val2_21 [1/6] 6.08ns
xilly_puts.exit:87  %p_Val2_21 = mul i62 %OP1_V_2_i_cast, %OP2_V_3_i_cast

ST_26: p_0_i [1/1] 0.00ns
xilly_puts.exit:88  %p_0_i = call i31 @_ssdm_op_PartSelect.i31.i62.i32.i32(i62 %p_Val2_21, i32 31, i32 61)

ST_26: rhs_V [1/1] 0.00ns
xilly_puts.exit:89  %rhs_V = sext i8 %Ex_V_1 to i9

ST_26: r_V_1 [1/1] 1.72ns
xilly_puts.exit:90  %r_V_1 = sub i9 0, %rhs_V

ST_26: resultf [2/2] 0.00ns
xilly_puts.exit:91  %resultf = call fastcc float @"xillybus_wrapper_my_to_float<31, 1>"(i31 %p_0_i, i9 %r_V_1) nounwind


 <State 27>: 8.55ns
ST_27: resultf [1/2] 7.18ns
xilly_puts.exit:91  %resultf = call fastcc float @"xillybus_wrapper_my_to_float<31, 1>"(i31 %p_0_i, i9 %r_V_1) nounwind

ST_27: p_Val2_22 [1/1] 0.00ns
xilly_puts.exit:92  %p_Val2_22 = bitcast float %resultf to i32

ST_27: p_Result_24 [1/1] 0.00ns
xilly_puts.exit:93  %p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_22, i32 31)

ST_27: p_Result_17 [1/1] 1.37ns
xilly_puts.exit:98  %p_Result_17 = or i1 %tmp_46_i, %p_Result_24

ST_27: tmp_15 [1/1] 0.00ns
xilly_puts.exit:104  %tmp_15 = trunc i32 %p_Val2_22 to i31


 <State 28>: 7.12ns
ST_28: stg_203 [1/1] 0.00ns
xilly_puts.exit:0  call void (...)* @_ssdm_op_SpecMemCore([256 x i30]* @hls_sin_cos_K0_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_28: stg_204 [1/1] 0.00ns
xilly_puts.exit:1  call void (...)* @_ssdm_op_SpecMemCore([256 x i23]* @hls_sin_cos_K1_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_28: stg_205 [1/1] 0.00ns
xilly_puts.exit:2  call void (...)* @_ssdm_op_SpecMemCore([256 x i15]* @hls_sin_cos_K2_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_28: stg_206 [1/1] 0.00ns
xilly_puts.exit:10  call void (...)* @_ssdm_op_SpecMemCore([13 x i100]* @hls_ref_4oPi_table_100_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_28: p_Result_26 [1/1] 0.00ns
xilly_puts.exit:102  %p_Result_26 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s, i31 0) nounwind

ST_28: ret_i_i_i_i [1/1] 0.00ns
xilly_puts.exit:103  %ret_i_i_i_i = bitcast i32 %p_Result_26 to float

ST_28: p_Result_27 [1/1] 0.00ns
xilly_puts.exit:105  %p_Result_27 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_17, i31 %tmp_15) nounwind

ST_28: ret_i_i_i [1/1] 0.00ns
xilly_puts.exit:106  %ret_i_i_i = bitcast i32 %p_Result_27 to float

ST_28: sel_tmp5_i [1/1] 1.37ns
xilly_puts.exit:113  %sel_tmp5_i = select i1 %sel_tmp4_i, float %ret_i_i_i, float 0x7FFFFFFFE0000000

ST_28: x2 [1/1] 1.37ns
xilly_puts.exit:114  %x2 = select i1 %or_cond_i, float %ret_i_i_i_i, float %sel_tmp5_i

ST_28: y2 [1/1] 0.00ns
xilly_puts.exit:116  %y2 = bitcast float %x2 to i32

ST_28: stg_214 [1/1] 4.38ns
xilly_puts.exit:118  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_r, i32 %y2) nounwind

ST_28: stg_215 [1/1] 0.00ns
xilly_puts.exit:119  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7fa675bbd430; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7fa676d487f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_str3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x7fa6764f39c0; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ debug_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; mode=0x7fa676b5c920; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_none:ce=0
Port [ debug_out]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x7fa676b8c320; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_vld:ce=0
Port [ p_str4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x7fa676166510; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ powers10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x7fa676b7ab50; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x7fa676b80530; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x7fa6765a7460; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x7fa676aa7b10; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x7fa67ba8f5c0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x7fa676ebd110; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_29                        (specbitsmap      ) [ 00000000000000000000000000000]
stg_30                        (specbitsmap      ) [ 00000000000000000000000000000]
stg_31                        (spectopmodule    ) [ 00000000000000000000000000000]
stg_32                        (specinterface    ) [ 00000000000000000000000000000]
stg_33                        (specinterface    ) [ 00000000000000000000000000000]
stg_34                        (specinterface    ) [ 00000000000000000000000000000]
stg_35                        (br               ) [ 01111000000000000000000000000]
p_0_rec_i                     (phi              ) [ 00100000000000000000000000000]
p_0_rec_i_cast                (zext             ) [ 00000000000000000000000000000]
p_str3_addr                   (getelementptr    ) [ 00010000000000000000000000000]
tmp_i                         (icmp             ) [ 00010000000000000000000000000]
p_rec_i                       (add              ) [ 01111000000000000000000000000]
p_str3_load                   (load             ) [ 00000000000000000000000000000]
p_str3_load_cast              (zext             ) [ 00001000000000000000000000000]
empty                         (speclooptripcount) [ 00000000000000000000000000000]
stg_45                        (br               ) [ 00000000000000000000000000000]
x1                            (read             ) [ 00000111111110000000000000000]
debug_ready_load              (load             ) [ 00000000000000000000000000000]
tmp_5                         (trunc            ) [ 00111000000000000000000000000]
stg_49                        (br               ) [ 00000000000000000000000000000]
stg_50                        (store            ) [ 00000000000000000000000000000]
stg_51                        (br               ) [ 01111000000000000000000000000]
tmp_18                        (read             ) [ 00000011111110000000000000000]
stg_53                        (br               ) [ 00000111100000000000000000000]
p_0_rec_i2                    (phi              ) [ 00000010000000000000000000000]
p_0_rec_i2_cast               (zext             ) [ 00000000000000000000000000000]
p_str4_addr                   (getelementptr    ) [ 00000001000000000000000000000]
tmp_i3                        (icmp             ) [ 00000001000000000000000000000]
p_rec_i8                      (add              ) [ 00000111100000000000000000000]
p_str4_load                   (load             ) [ 00000000000000000000000000000]
p_str4_load_cast              (zext             ) [ 00000000100000000000000000000]
empty_39                      (speclooptripcount) [ 00000000000000000000000000000]
stg_63                        (br               ) [ 00000000000000000000000000000]
debug_ready_load_1            (load             ) [ 00000000000000000000000000000]
tmp_6                         (trunc            ) [ 00000011100000000000000000000]
stg_67                        (br               ) [ 00000000000000000000000000000]
stg_68                        (store            ) [ 00000000000000000000000000000]
stg_69                        (br               ) [ 00000111100000000000000000000]
stg_70                        (call             ) [ 00000000000000000000000000000]
stg_71                        (br               ) [ 00000000011110000000000000000]
p_0_rec_i9                    (phi              ) [ 00000000001100000000000000000]
p_0_rec_i9_cast               (zext             ) [ 00000000000000000000000000000]
p_str5_addr                   (getelementptr    ) [ 00000000000100000000000000000]
p_str5_load                   (load             ) [ 00000000000000000000000000000]
p_str5_load_cast              (zext             ) [ 00000000000010000000000000000]
empty_40                      (speclooptripcount) [ 00000000000000000000000000000]
stg_79                        (br               ) [ 00000000000000000000000000000]
p_Result_s                    (bitselect        ) [ 00000000000001111111111111111]
loc_V                         (partselect       ) [ 00000000000001100000000000000]
loc_V_1                       (trunc            ) [ 00000000000001000000000000000]
closepath                     (icmp             ) [ 00000000000001100000000000000]
p_op_i_i                      (add              ) [ 00000000000000000000000000000]
addr_V                        (select           ) [ 00000000000000000000000000000]
tmp_4                         (partselect       ) [ 00000000000000000000000000000]
tmp_i2_i_i                    (zext             ) [ 00000000000000000000000000000]
hls_ref_4oPi_table_100_V_addr (getelementptr    ) [ 00000000000001000000000000000]
tmp_9                         (trunc            ) [ 00000000000001000000000000000]
y1                            (add              ) [ 00000000000000000000000000000]
stg_92                        (write            ) [ 00000000000000000000000000000]
debug_ready_load_2            (load             ) [ 00000000000000000000000000000]
tmp_17                        (trunc            ) [ 00000000001110000000000000000]
stg_95                        (br               ) [ 00000000000000000000000000000]
stg_96                        (store            ) [ 00000000000000000000000000000]
stg_97                        (br               ) [ 00000000011110000000000000000]
p_Result_19                   (bitconcatenate   ) [ 00000000000000100000000000000]
table_100_V                   (load             ) [ 00000000000000000000000000000]
tmp_23_i_i_i                  (zext             ) [ 00000000000000000000000000000]
r_V_3                         (shl              ) [ 00000000000000000000000000000]
Med_V                         (partselect       ) [ 00000000000000100000000000000]
tmp_48_i                      (icmp             ) [ 00000000000000100000000000000]
notrhs_i                      (icmp             ) [ 00000000000000100000000000000]
p_i_i                         (add              ) [ 00000000000000000000000000000]
storemerge_i_i                (select           ) [ 00000000000000010000000000000]
p_Val2_12                     (call             ) [ 00000000000000000000000000000]
p_Val2_5                      (partselect       ) [ 00000000000000000000000000000]
tmp_5_i_i                     (partselect       ) [ 00000000000000000000000000000]
p_Val2_28                     (select           ) [ 00000000000000000000000000000]
tmp_10                        (trunc            ) [ 00000000000000000000000000000]
p_Val2_i_i                    (sub              ) [ 00000000000000000000000000000]
p_Val2_7                      (select           ) [ 00000000000000010000000000000]
p_Result_i3_i_i               (partselect       ) [ 00000000000000010000000000000]
cos_basis                     (mux              ) [ 00000000000000011100000000000]
p_Result_25                   (bitconcatenate   ) [ 00000000000000000000000000000]
tmp                           (mux              ) [ 00000000000000000000000000000]
tmp_1                         (mux              ) [ 00000000000000000000000000000]
tmp_46_i                      (select           ) [ 00000000000000011111111111110]
tmp_47_i                      (icmp             ) [ 00000000000000000000000000000]
or_cond_i                     (and              ) [ 00000000000000011111111111111]
notlhs_i                      (icmp             ) [ 00000000000000000000000000000]
sel_tmp1_i                    (or               ) [ 00000000000000000000000000000]
sel_tmp3_i                    (or               ) [ 00000000000000000000000000000]
tmp3                          (xor              ) [ 00000000000000000000000000000]
sel_tmp4_i                    (and              ) [ 00000000000000011111111111111]
p_Result_20                   (bitconcatenate   ) [ 00000000000000000000000000000]
p_Result_21                   (partselect       ) [ 00000000000000000000000000000]
p_Result_22                   (bitconcatenate   ) [ 00000000000000000000000000000]
val_assign                    (cttz             ) [ 00000000000000000000000000000]
Mx_zeros_V                    (trunc            ) [ 00000000000000000000000000000]
tmp_1_i_i                     (zext             ) [ 00000000000000000000000000000]
p_Val2_9                      (shl              ) [ 00000000000000000000000000000]
p_Val2_15                     (partselect       ) [ 00000000000000001000000000000]
tmp_12                        (bitselect        ) [ 00000000000000001000000000000]
tmp_6_i_i                     (zext             ) [ 00000000000000000000000000000]
Ex_V                          (sub              ) [ 00000000000000001100000000000]
isNeg                         (bitselect        ) [ 00000000000000001100000000000]
tmp_3_i_i                     (zext             ) [ 00000000000000000000000000000]
p_Val2_29                     (add              ) [ 00000000000000000100000000000]
sh_i_i_cast                   (sext             ) [ 00000000000000000000000000000]
tmp_8_i_i                     (sub              ) [ 00000000000000000000000000000]
sh_assign                     (select           ) [ 00000000000000000100000000000]
sh_assign_1_i_i_cast4         (sext             ) [ 00000000000000000000000000000]
sh_assign_1_i_i_cast          (sext             ) [ 00000000000000000000000000000]
tmp_9_i_i                     (zext             ) [ 00000000000000000000000000000]
tmp_10_i_i                    (lshr             ) [ 00000000000000000000000000000]
tmp_10_i_i_cast               (zext             ) [ 00000000000000000000000000000]
tmp_12_i_i                    (shl              ) [ 00000000000000000000000000000]
p_Val2_0_i234_in_i_i          (select           ) [ 00000000000000000000000000000]
p_Result_i                    (partselect       ) [ 00000000000000000000000000000]
p_Val2_s                      (partselect       ) [ 00000000000000000011000000000]
tmp_35_i                      (partselect       ) [ 00000000000000000010000000000]
sin_basis                     (xor              ) [ 00000000000000000000000000000]
p_Result_23                   (bitconcatenate   ) [ 00000000000000000000000000000]
Ex_V_1                        (select           ) [ 00000000000000000011111111100]
Mx_V_1                        (select           ) [ 00000000000000000011110000000]
tmp_38_i                      (zext             ) [ 00000000000000000000000000000]
hls_sin_cos_K0_V_addr         (getelementptr    ) [ 00000000000000000010000000000]
hls_sin_cos_K1_V_addr         (getelementptr    ) [ 00000000000000000010000000000]
hls_sin_cos_K2_V_addr         (getelementptr    ) [ 00000000000000000010000000000]
OP1_V_3                       (zext             ) [ 00000000000000000000000000000]
p_Val2_17                     (mul              ) [ 00000000000000000000000000000]
tmp_37_i                      (partselect       ) [ 00000000000000000001000000000]
p_Val2_18                     (load             ) [ 00000000000000000001100000000]
hls_sin_cos_K1_V_load         (load             ) [ 00000000000000000001000000000]
hls_sin_cos_K2_V_load         (load             ) [ 00000000000000000001000000000]
OP1_V                         (zext             ) [ 00000000000000000000000000000]
OP2_V_1                       (sext             ) [ 00000000000000000000000000000]
p_Val2_1                      (mul              ) [ 00000000000000000000000000000]
tmp_5_i                       (partselect       ) [ 00000000000000000000100000000]
OP1_V_1                       (zext             ) [ 00000000000000000000000000000]
OP2_V_2                       (sext             ) [ 00000000000000000000000000000]
p_Val2_6                      (mul              ) [ 00000000000000000000000000000]
tmp_7_i                       (partselect       ) [ 00000000000000000000100000000]
p_Val2_19                     (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_40_i                      (sext             ) [ 00000000000000000000000000000]
tmp_41_i                      (sext             ) [ 00000000000000000000000000000]
p_Val2_20                     (add              ) [ 00000000000000000000000000000]
tmp_43_i_cast                 (sext             ) [ 00000000000000000000000000000]
r_V                           (add              ) [ 00000000000000000000010000000]
OP1_V_2_i_cast                (sext             ) [ 00000000000000000000001111100]
OP2_V_3_i_cast                (zext             ) [ 00000000000000000000001111100]
p_Val2_21                     (mul              ) [ 00000000000000000000000000000]
p_0_i                         (partselect       ) [ 00000000000000000000000000010]
rhs_V                         (sext             ) [ 00000000000000000000000000000]
r_V_1                         (sub              ) [ 00000000000000000000000000010]
resultf                       (call             ) [ 00000000000000000000000000000]
p_Val2_22                     (bitcast          ) [ 00000000000000000000000000000]
p_Result_24                   (bitselect        ) [ 00000000000000000000000000000]
p_Result_17                   (or               ) [ 00000000000000000000000000001]
tmp_15                        (trunc            ) [ 00000000000000000000000000001]
stg_203                       (specmemcore      ) [ 00000000000000000000000000000]
stg_204                       (specmemcore      ) [ 00000000000000000000000000000]
stg_205                       (specmemcore      ) [ 00000000000000000000000000000]
stg_206                       (specmemcore      ) [ 00000000000000000000000000000]
p_Result_26                   (bitconcatenate   ) [ 00000000000000000000000000000]
ret_i_i_i_i                   (bitcast          ) [ 00000000000000000000000000000]
p_Result_27                   (bitconcatenate   ) [ 00000000000000000000000000000]
ret_i_i_i                     (bitcast          ) [ 00000000000000000000000000000]
sel_tmp5_i                    (select           ) [ 00000000000000000000000000000]
x2                            (select           ) [ 00000000000000000000000000000]
y2                            (bitcast          ) [ 00000000000000000000000000000]
stg_214                       (write            ) [ 00000000000000000000000000000]
stg_215                       (ret              ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_str3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="debug_ready">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_ready"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="debug_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_str4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="powers10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="powers10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_str5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="hls_ref_4oPi_table_100_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="hls_sin_cos_K0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="hls_sin_cos_K1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="hls_sin_cos_K2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xillybus_wrapper_xilly_decprint"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xillybus_wrapper_big_mult_v3small<71, 24, 17>"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i95.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i95.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i18.i1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i19"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xillybus_wrapper_my_to_float<31, 1>"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1004" name="grp_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x1/3 tmp_18/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_92/11 stg_214/28 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_str3_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_str3_addr/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_str3_load/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_str4_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="2" slack="0"/>
<pin id="237" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_str4_addr/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="243" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_str4_load/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_str5_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_str5_addr/10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="255" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_str5_load/10 "/>
</bind>
</comp>

<comp id="257" class="1004" name="hls_ref_4oPi_table_100_V_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="100" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="4" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_ref_4oPi_table_100_V_addr/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="267" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100_V/11 "/>
</bind>
</comp>

<comp id="269" class="1004" name="hls_sin_cos_K0_V_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="30" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_sin_cos_K0_V_addr/17 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="279" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_18/17 "/>
</bind>
</comp>

<comp id="281" class="1004" name="hls_sin_cos_K1_V_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="23" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_sin_cos_K1_V_addr/17 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="291" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hls_sin_cos_K1_V_load/17 "/>
</bind>
</comp>

<comp id="293" class="1004" name="hls_sin_cos_K2_V_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="15" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_sin_cos_K2_V_addr/17 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="303" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hls_sin_cos_K2_V_load/17 "/>
</bind>
</comp>

<comp id="305" class="1005" name="p_0_rec_i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="1"/>
<pin id="307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_0_rec_i_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i/2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_0_rec_i2_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="1"/>
<pin id="318" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i2 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_0_rec_i2_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="2" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i2/6 "/>
</bind>
</comp>

<comp id="327" class="1005" name="p_0_rec_i9_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i9 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_0_rec_i9_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i9/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="95" slack="0"/>
<pin id="344" dir="0" index="1" bw="71" slack="0"/>
<pin id="345" dir="0" index="2" bw="24" slack="0"/>
<pin id="346" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_12/13 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_xillybus_wrapper_my_to_float_31_1_s_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="31" slack="0"/>
<pin id="351" dir="0" index="2" bw="9" slack="0"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="resultf/26 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_xillybus_wrapper_xilly_decprint_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="3"/>
<pin id="357" dir="0" index="2" bw="28" slack="0"/>
<pin id="358" dir="0" index="3" bw="8" slack="0"/>
<pin id="359" dir="0" index="4" bw="8" slack="0"/>
<pin id="360" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_64/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="debug_ready_load/4 debug_ready_load_1/8 debug_ready_load_2/12 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_0_rec_i_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_i_cast/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_rec_i_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec_i/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_str3_load_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_str3_load_cast/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_5_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="stg_50_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="1"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_50/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_0_rec_i2_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_i2_cast/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_i3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_rec_i8_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec_i8/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_str4_load_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_str4_load_cast/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_6_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="stg_68_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="1"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_68/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_0_rec_i9_cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_i9_cast/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_str5_load_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_str5_load_cast/11 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_Result_s_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="5"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="445" class="1004" name="loc_V_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="5"/>
<pin id="448" dir="0" index="2" bw="6" slack="0"/>
<pin id="449" dir="0" index="3" bw="6" slack="0"/>
<pin id="450" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/11 "/>
</bind>
</comp>

<comp id="454" class="1004" name="loc_V_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="5"/>
<pin id="456" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/11 "/>
</bind>
</comp>

<comp id="457" class="1004" name="closepath_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_op_i_i_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="0"/>
<pin id="466" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_op_i_i/11 "/>
</bind>
</comp>

<comp id="469" class="1004" name="addr_V_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="8" slack="0"/>
<pin id="473" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_V/11 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_4_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="0" index="2" bw="4" slack="0"/>
<pin id="481" dir="0" index="3" bw="4" slack="0"/>
<pin id="482" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_i2_i_i_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2_i_i/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_9_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="496" class="1004" name="y1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="6"/>
<pin id="499" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y1/11 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_17_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/12 "/>
</bind>
</comp>

<comp id="506" class="1004" name="stg_96_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="1"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_96/12 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_Result_19_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="24" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="23" slack="1"/>
<pin id="515" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/13 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_23_i_i_i_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="1"/>
<pin id="521" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_i_i_i/13 "/>
</bind>
</comp>

<comp id="522" class="1004" name="r_V_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="100" slack="0"/>
<pin id="524" dir="0" index="1" bw="4" slack="0"/>
<pin id="525" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/13 "/>
</bind>
</comp>

<comp id="528" class="1004" name="Med_V_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="71" slack="0"/>
<pin id="530" dir="0" index="1" bw="100" slack="0"/>
<pin id="531" dir="0" index="2" bw="6" slack="0"/>
<pin id="532" dir="0" index="3" bw="8" slack="0"/>
<pin id="533" dir="1" index="4" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/13 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_48_i_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="23" slack="1"/>
<pin id="541" dir="0" index="1" bw="23" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48_i/13 "/>
</bind>
</comp>

<comp id="544" class="1004" name="notrhs_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="23" slack="1"/>
<pin id="546" dir="0" index="1" bw="23" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs_i/13 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_i_i_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="2"/>
<pin id="552" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_i_i/14 "/>
</bind>
</comp>

<comp id="554" class="1004" name="storemerge_i_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="2"/>
<pin id="556" dir="0" index="1" bw="8" slack="0"/>
<pin id="557" dir="0" index="2" bw="8" slack="0"/>
<pin id="558" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i_i/14 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_Val2_5_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="49" slack="0"/>
<pin id="563" dir="0" index="1" bw="95" slack="0"/>
<pin id="564" dir="0" index="2" bw="6" slack="0"/>
<pin id="565" dir="0" index="3" bw="8" slack="0"/>
<pin id="566" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/14 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_5_i_i_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="0"/>
<pin id="573" dir="0" index="1" bw="95" slack="0"/>
<pin id="574" dir="0" index="2" bw="8" slack="0"/>
<pin id="575" dir="0" index="3" bw="8" slack="0"/>
<pin id="576" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_i_i/14 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_Val2_28_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="2"/>
<pin id="583" dir="0" index="1" bw="3" slack="0"/>
<pin id="584" dir="0" index="2" bw="3" slack="0"/>
<pin id="585" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_28/14 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_10_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/14 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_Val2_i_i_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="49" slack="0"/>
<pin id="595" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i_i/14 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_Val2_7_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="49" slack="0"/>
<pin id="601" dir="0" index="2" bw="49" slack="0"/>
<pin id="602" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/14 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_Result_i3_i_i_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="18" slack="0"/>
<pin id="608" dir="0" index="1" bw="49" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="0" index="3" bw="7" slack="0"/>
<pin id="611" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i3_i_i/14 "/>
</bind>
</comp>

<comp id="616" class="1004" name="cos_basis_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="0" index="2" bw="1" slack="0"/>
<pin id="620" dir="0" index="3" bw="1" slack="0"/>
<pin id="621" dir="0" index="4" bw="1" slack="0"/>
<pin id="622" dir="0" index="5" bw="1" slack="0"/>
<pin id="623" dir="0" index="6" bw="1" slack="0"/>
<pin id="624" dir="0" index="7" bw="1" slack="0"/>
<pin id="625" dir="0" index="8" bw="1" slack="0"/>
<pin id="626" dir="0" index="9" bw="3" slack="0"/>
<pin id="627" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="cos_basis/14 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_Result_25_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="4" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="2"/>
<pin id="641" dir="0" index="2" bw="3" slack="0"/>
<pin id="642" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/14 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="0" index="3" bw="1" slack="0"/>
<pin id="650" dir="0" index="4" bw="1" slack="0"/>
<pin id="651" dir="0" index="5" bw="1" slack="0"/>
<pin id="652" dir="0" index="6" bw="1" slack="0"/>
<pin id="653" dir="0" index="7" bw="1" slack="0"/>
<pin id="654" dir="0" index="8" bw="1" slack="0"/>
<pin id="655" dir="0" index="9" bw="1" slack="0"/>
<pin id="656" dir="0" index="10" bw="1" slack="0"/>
<pin id="657" dir="0" index="11" bw="1" slack="0"/>
<pin id="658" dir="0" index="12" bw="1" slack="0"/>
<pin id="659" dir="0" index="13" bw="1" slack="0"/>
<pin id="660" dir="0" index="14" bw="1" slack="0"/>
<pin id="661" dir="0" index="15" bw="1" slack="0"/>
<pin id="662" dir="0" index="16" bw="1" slack="0"/>
<pin id="663" dir="0" index="17" bw="4" slack="0"/>
<pin id="664" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="0" index="2" bw="1" slack="0"/>
<pin id="687" dir="0" index="3" bw="1" slack="0"/>
<pin id="688" dir="0" index="4" bw="1" slack="0"/>
<pin id="689" dir="0" index="5" bw="1" slack="0"/>
<pin id="690" dir="0" index="6" bw="1" slack="0"/>
<pin id="691" dir="0" index="7" bw="1" slack="0"/>
<pin id="692" dir="0" index="8" bw="1" slack="0"/>
<pin id="693" dir="0" index="9" bw="1" slack="0"/>
<pin id="694" dir="0" index="10" bw="1" slack="0"/>
<pin id="695" dir="0" index="11" bw="1" slack="0"/>
<pin id="696" dir="0" index="12" bw="1" slack="0"/>
<pin id="697" dir="0" index="13" bw="1" slack="0"/>
<pin id="698" dir="0" index="14" bw="1" slack="0"/>
<pin id="699" dir="0" index="15" bw="1" slack="0"/>
<pin id="700" dir="0" index="16" bw="1" slack="0"/>
<pin id="701" dir="0" index="17" bw="4" slack="0"/>
<pin id="702" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_46_i_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="0" index="2" bw="1" slack="0"/>
<pin id="725" dir="1" index="3" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_46_i/14 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_47_i_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="2"/>
<pin id="731" dir="0" index="1" bw="8" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_47_i/14 "/>
</bind>
</comp>

<comp id="734" class="1004" name="or_cond_i_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="1"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/14 "/>
</bind>
</comp>

<comp id="739" class="1004" name="notlhs_i_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="2"/>
<pin id="741" dir="0" index="1" bw="8" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs_i/14 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sel_tmp1_i_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp1_i/14 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sel_tmp3_i_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp3_i/14 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp3_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/14 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sel_tmp4_i_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4_i/14 "/>
</bind>
</comp>

<comp id="766" class="1004" name="p_Result_20_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="19" slack="0"/>
<pin id="768" dir="0" index="1" bw="18" slack="1"/>
<pin id="769" dir="0" index="2" bw="1" slack="0"/>
<pin id="770" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_20/15 "/>
</bind>
</comp>

<comp id="773" class="1004" name="p_Result_21_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="19" slack="0"/>
<pin id="775" dir="0" index="1" bw="19" slack="0"/>
<pin id="776" dir="0" index="2" bw="6" slack="0"/>
<pin id="777" dir="0" index="3" bw="1" slack="0"/>
<pin id="778" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_21/15 "/>
</bind>
</comp>

<comp id="783" class="1004" name="p_Result_22_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="0" index="2" bw="19" slack="0"/>
<pin id="787" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_22/15 "/>
</bind>
</comp>

<comp id="791" class="1004" name="val_assign_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="0" index="2" bw="1" slack="0"/>
<pin id="795" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="val_assign/15 "/>
</bind>
</comp>

<comp id="799" class="1004" name="Mx_zeros_V_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros_V/15 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_1_i_i_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="5" slack="0"/>
<pin id="805" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_i/15 "/>
</bind>
</comp>

<comp id="807" class="1004" name="p_Val2_9_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="49" slack="1"/>
<pin id="809" dir="0" index="1" bw="5" slack="0"/>
<pin id="810" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_Val2_9/15 "/>
</bind>
</comp>

<comp id="812" class="1004" name="p_Val2_15_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="31" slack="0"/>
<pin id="814" dir="0" index="1" bw="49" slack="0"/>
<pin id="815" dir="0" index="2" bw="6" slack="0"/>
<pin id="816" dir="0" index="3" bw="7" slack="0"/>
<pin id="817" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_15/15 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_12_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="49" slack="0"/>
<pin id="825" dir="0" index="2" bw="6" slack="0"/>
<pin id="826" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/15 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_6_i_i_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="5" slack="0"/>
<pin id="832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i_i/15 "/>
</bind>
</comp>

<comp id="834" class="1004" name="Ex_V_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="0" index="1" bw="5" slack="0"/>
<pin id="837" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V/15 "/>
</bind>
</comp>

<comp id="839" class="1004" name="isNeg_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="0" index="2" bw="4" slack="0"/>
<pin id="843" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/15 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_3_i_i_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i_i/16 "/>
</bind>
</comp>

<comp id="850" class="1004" name="p_Val2_29_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="31" slack="1"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_29/16 "/>
</bind>
</comp>

<comp id="855" class="1004" name="sh_i_i_cast_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="1"/>
<pin id="857" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_i_i_cast/16 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_8_i_i_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="8" slack="0"/>
<pin id="861" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8_i_i/16 "/>
</bind>
</comp>

<comp id="864" class="1004" name="sh_assign_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="1"/>
<pin id="866" dir="0" index="1" bw="9" slack="0"/>
<pin id="867" dir="0" index="2" bw="9" slack="0"/>
<pin id="868" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign/16 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sh_assign_1_i_i_cast4_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="9" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_i_cast4/17 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sh_assign_1_i_i_cast_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="9" slack="1"/>
<pin id="876" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_i_cast/17 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp_9_i_i_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="31" slack="1"/>
<pin id="879" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_i_i/17 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_10_i_i_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="31" slack="1"/>
<pin id="882" dir="0" index="1" bw="9" slack="0"/>
<pin id="883" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_10_i_i/17 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_10_i_i_cast_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="31" slack="0"/>
<pin id="887" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_i_i_cast/17 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_12_i_i_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="31" slack="0"/>
<pin id="891" dir="0" index="1" bw="9" slack="0"/>
<pin id="892" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_12_i_i/17 "/>
</bind>
</comp>

<comp id="895" class="1004" name="p_Val2_0_i234_in_i_i_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="2"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="0" index="2" bw="32" slack="0"/>
<pin id="899" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_0_i234_in_i_i/17 "/>
</bind>
</comp>

<comp id="902" class="1004" name="p_Result_i_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="0"/>
<pin id="904" dir="0" index="1" bw="32" slack="0"/>
<pin id="905" dir="0" index="2" bw="6" slack="0"/>
<pin id="906" dir="0" index="3" bw="6" slack="0"/>
<pin id="907" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/17 "/>
</bind>
</comp>

<comp id="912" class="1004" name="p_Val2_s_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="17" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="0"/>
<pin id="915" dir="0" index="2" bw="4" slack="0"/>
<pin id="916" dir="0" index="3" bw="6" slack="0"/>
<pin id="917" dir="1" index="4" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/17 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_35_i_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="9" slack="0"/>
<pin id="924" dir="0" index="1" bw="32" slack="0"/>
<pin id="925" dir="0" index="2" bw="5" slack="0"/>
<pin id="926" dir="0" index="3" bw="6" slack="0"/>
<pin id="927" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35_i/17 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sin_basis_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="3"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sin_basis/17 "/>
</bind>
</comp>

<comp id="937" class="1004" name="p_Result_23_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="0" index="2" bw="7" slack="0"/>
<pin id="941" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_23/17 "/>
</bind>
</comp>

<comp id="945" class="1004" name="Ex_V_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="3"/>
<pin id="947" dir="0" index="1" bw="8" slack="0"/>
<pin id="948" dir="0" index="2" bw="8" slack="2"/>
<pin id="949" dir="1" index="3" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_V_1/17 "/>
</bind>
</comp>

<comp id="951" class="1004" name="Mx_V_1_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="3"/>
<pin id="953" dir="0" index="1" bw="31" slack="0"/>
<pin id="954" dir="0" index="2" bw="31" slack="1"/>
<pin id="955" dir="1" index="3" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_1/17 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_38_i_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="0"/>
<pin id="959" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_i/17 "/>
</bind>
</comp>

<comp id="964" class="1004" name="OP1_V_3_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="9" slack="1"/>
<pin id="966" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3/18 "/>
</bind>
</comp>

<comp id="967" class="1004" name="p_Val2_17_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="9" slack="0"/>
<pin id="969" dir="0" index="1" bw="9" slack="0"/>
<pin id="970" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_17/18 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_37_i_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="17" slack="0"/>
<pin id="975" dir="0" index="1" bw="18" slack="0"/>
<pin id="976" dir="0" index="2" bw="1" slack="0"/>
<pin id="977" dir="0" index="3" bw="6" slack="0"/>
<pin id="978" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37_i/18 "/>
</bind>
</comp>

<comp id="983" class="1004" name="OP1_V_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="17" slack="2"/>
<pin id="985" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/19 "/>
</bind>
</comp>

<comp id="986" class="1004" name="OP2_V_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="23" slack="1"/>
<pin id="988" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/19 "/>
</bind>
</comp>

<comp id="989" class="1004" name="p_Val2_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="23" slack="0"/>
<pin id="991" dir="0" index="1" bw="17" slack="0"/>
<pin id="992" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/19 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_5_i_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="24" slack="0"/>
<pin id="997" dir="0" index="1" bw="40" slack="0"/>
<pin id="998" dir="0" index="2" bw="6" slack="0"/>
<pin id="999" dir="0" index="3" bw="7" slack="0"/>
<pin id="1000" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5_i/19 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="OP1_V_1_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="17" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1/19 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="OP2_V_2_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="15" slack="1"/>
<pin id="1010" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/19 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="p_Val2_6_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="17" slack="0"/>
<pin id="1013" dir="0" index="1" bw="15" slack="0"/>
<pin id="1014" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_6/19 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_7_i_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="0"/>
<pin id="1019" dir="0" index="1" bw="32" slack="0"/>
<pin id="1020" dir="0" index="2" bw="6" slack="0"/>
<pin id="1021" dir="0" index="3" bw="6" slack="0"/>
<pin id="1022" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_i/19 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="p_Val2_19_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="31" slack="0"/>
<pin id="1029" dir="0" index="1" bw="30" slack="2"/>
<pin id="1030" dir="0" index="2" bw="1" slack="0"/>
<pin id="1031" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_19/20 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_40_i_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="31" slack="0"/>
<pin id="1036" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40_i/20 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_41_i_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="24" slack="1"/>
<pin id="1040" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_41_i/20 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="p_Val2_20_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="31" slack="0"/>
<pin id="1043" dir="0" index="1" bw="24" slack="0"/>
<pin id="1044" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20/20 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_43_i_cast_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="16" slack="1"/>
<pin id="1049" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_43_i_cast/20 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="r_V_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="0"/>
<pin id="1052" dir="0" index="1" bw="16" slack="0"/>
<pin id="1053" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/20 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="OP1_V_2_i_cast_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2_i_cast/21 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="OP2_V_3_i_cast_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="31" slack="4"/>
<pin id="1061" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_3_i_cast/21 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="grp_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="0"/>
<pin id="1064" dir="0" index="1" bw="31" slack="0"/>
<pin id="1065" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_21/21 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="p_0_i_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="31" slack="0"/>
<pin id="1070" dir="0" index="1" bw="62" slack="0"/>
<pin id="1071" dir="0" index="2" bw="6" slack="0"/>
<pin id="1072" dir="0" index="3" bw="7" slack="0"/>
<pin id="1073" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0_i/26 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="rhs_V_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="9"/>
<pin id="1081" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/26 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="r_V_1_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="8" slack="0"/>
<pin id="1085" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_1/26 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="p_Val2_22_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="0"/>
<pin id="1091" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_22/27 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="p_Result_24_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="32" slack="0"/>
<pin id="1096" dir="0" index="2" bw="6" slack="0"/>
<pin id="1097" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/27 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="p_Result_17_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="13"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_17/27 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp_15_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="0"/>
<pin id="1108" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/27 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="p_Result_26_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="0"/>
<pin id="1112" dir="0" index="1" bw="1" slack="16"/>
<pin id="1113" dir="0" index="2" bw="1" slack="0"/>
<pin id="1114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_26/28 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="ret_i_i_i_i_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="0"/>
<pin id="1119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i_i/28 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="p_Result_27_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="1" slack="1"/>
<pin id="1124" dir="0" index="2" bw="31" slack="1"/>
<pin id="1125" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_27/28 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="ret_i_i_i_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="0"/>
<pin id="1129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i/28 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="sel_tmp5_i_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="14"/>
<pin id="1133" dir="0" index="1" bw="32" slack="0"/>
<pin id="1134" dir="0" index="2" bw="32" slack="0"/>
<pin id="1135" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5_i/28 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="x2_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="14"/>
<pin id="1140" dir="0" index="1" bw="32" slack="0"/>
<pin id="1141" dir="0" index="2" bw="32" slack="0"/>
<pin id="1142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x2/28 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="y2_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="0"/>
<pin id="1147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="y2/28 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="p_str3_addr_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="4" slack="1"/>
<pin id="1152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_str3_addr "/>
</bind>
</comp>

<comp id="1155" class="1005" name="tmp_i_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="1"/>
<pin id="1157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1159" class="1005" name="p_rec_i_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="4" slack="0"/>
<pin id="1161" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i "/>
</bind>
</comp>

<comp id="1164" class="1005" name="p_str3_load_cast_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="1"/>
<pin id="1166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_str3_load_cast "/>
</bind>
</comp>

<comp id="1169" class="1005" name="x1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="3"/>
<pin id="1171" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="x1 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="tmp_18_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="5"/>
<pin id="1180" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="p_str4_addr_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="2" slack="1"/>
<pin id="1187" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_str4_addr "/>
</bind>
</comp>

<comp id="1190" class="1005" name="tmp_i3_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="1"/>
<pin id="1192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i3 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="p_rec_i8_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="2" slack="0"/>
<pin id="1196" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i8 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="p_str4_load_cast_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="1"/>
<pin id="1201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_str4_load_cast "/>
</bind>
</comp>

<comp id="1207" class="1005" name="p_str5_addr_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="1"/>
<pin id="1209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_str5_addr "/>
</bind>
</comp>

<comp id="1212" class="1005" name="p_str5_load_cast_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="1"/>
<pin id="1214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_str5_load_cast "/>
</bind>
</comp>

<comp id="1217" class="1005" name="p_Result_s_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="2"/>
<pin id="1219" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1223" class="1005" name="loc_V_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="8" slack="2"/>
<pin id="1225" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="1230" class="1005" name="loc_V_1_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="23" slack="1"/>
<pin id="1232" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="closepath_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="2"/>
<pin id="1239" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1243" class="1005" name="hls_ref_4oPi_table_100_V_addr_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="4" slack="1"/>
<pin id="1245" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hls_ref_4oPi_table_100_V_addr "/>
</bind>
</comp>

<comp id="1248" class="1005" name="tmp_9_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="4" slack="1"/>
<pin id="1250" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="p_Result_19_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="24" slack="1"/>
<pin id="1258" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="Med_V_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="71" slack="1"/>
<pin id="1263" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1266" class="1005" name="tmp_48_i_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="1"/>
<pin id="1268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48_i "/>
</bind>
</comp>

<comp id="1272" class="1005" name="notrhs_i_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs_i "/>
</bind>
</comp>

<comp id="1277" class="1005" name="storemerge_i_i_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="1"/>
<pin id="1279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="storemerge_i_i "/>
</bind>
</comp>

<comp id="1282" class="1005" name="p_Val2_7_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="49" slack="1"/>
<pin id="1284" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="p_Result_i3_i_i_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="18" slack="1"/>
<pin id="1289" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i3_i_i "/>
</bind>
</comp>

<comp id="1292" class="1005" name="cos_basis_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="3"/>
<pin id="1294" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_46_i_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="13"/>
<pin id="1301" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="tmp_46_i "/>
</bind>
</comp>

<comp id="1304" class="1005" name="or_cond_i_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="13"/>
<pin id="1306" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1309" class="1005" name="sel_tmp4_i_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="13"/>
<pin id="1311" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="sel_tmp4_i "/>
</bind>
</comp>

<comp id="1314" class="1005" name="p_Val2_15_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="31" slack="1"/>
<pin id="1316" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="tmp_12_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="1"/>
<pin id="1321" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="Ex_V_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="1"/>
<pin id="1326" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V "/>
</bind>
</comp>

<comp id="1330" class="1005" name="isNeg_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="1"/>
<pin id="1332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1336" class="1005" name="p_Val2_29_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="31" slack="1"/>
<pin id="1338" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_29 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="sh_assign_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="9" slack="1"/>
<pin id="1345" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign "/>
</bind>
</comp>

<comp id="1349" class="1005" name="p_Val2_s_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="17" slack="2"/>
<pin id="1351" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1354" class="1005" name="tmp_35_i_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="9" slack="1"/>
<pin id="1356" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35_i "/>
</bind>
</comp>

<comp id="1359" class="1005" name="Ex_V_1_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="8" slack="9"/>
<pin id="1361" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="Ex_V_1 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="Mx_V_1_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="31" slack="4"/>
<pin id="1366" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="Mx_V_1 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="hls_sin_cos_K0_V_addr_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="8" slack="1"/>
<pin id="1371" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K0_V_addr "/>
</bind>
</comp>

<comp id="1374" class="1005" name="hls_sin_cos_K1_V_addr_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="1"/>
<pin id="1376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K1_V_addr "/>
</bind>
</comp>

<comp id="1379" class="1005" name="hls_sin_cos_K2_V_addr_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="8" slack="1"/>
<pin id="1381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K2_V_addr "/>
</bind>
</comp>

<comp id="1384" class="1005" name="tmp_37_i_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="17" slack="1"/>
<pin id="1386" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_i "/>
</bind>
</comp>

<comp id="1389" class="1005" name="p_Val2_18_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="30" slack="2"/>
<pin id="1391" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_18 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="hls_sin_cos_K1_V_load_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="23" slack="1"/>
<pin id="1396" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K1_V_load "/>
</bind>
</comp>

<comp id="1399" class="1005" name="hls_sin_cos_K2_V_load_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="15" slack="1"/>
<pin id="1401" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K2_V_load "/>
</bind>
</comp>

<comp id="1404" class="1005" name="tmp_5_i_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="24" slack="1"/>
<pin id="1406" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i "/>
</bind>
</comp>

<comp id="1409" class="1005" name="tmp_7_i_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="16" slack="1"/>
<pin id="1411" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="1414" class="1005" name="r_V_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="32" slack="1"/>
<pin id="1416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1419" class="1005" name="OP1_V_2_i_cast_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="62" slack="1"/>
<pin id="1421" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2_i_cast "/>
</bind>
</comp>

<comp id="1424" class="1005" name="OP2_V_3_i_cast_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="62" slack="1"/>
<pin id="1426" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_3_i_cast "/>
</bind>
</comp>

<comp id="1429" class="1005" name="p_0_i_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="31" slack="1"/>
<pin id="1431" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_0_i "/>
</bind>
</comp>

<comp id="1434" class="1005" name="r_V_1_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="9" slack="1"/>
<pin id="1436" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="p_Result_17_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="1" slack="1"/>
<pin id="1441" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_17 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="tmp_15_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="31" slack="1"/>
<pin id="1446" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="212"><net_src comp="52" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="94" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="42" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="18" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="40" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="54" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="64" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="66" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="327" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="327" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="340"><net_src comp="332" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="347"><net_src comp="104" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="192" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="361"><net_src comp="62" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="12" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="6" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="364"><net_src comp="8" pin="0"/><net_sink comp="354" pin=4"/></net>

<net id="368"><net_src comp="6" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="309" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="378"><net_src comp="309" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="309" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="228" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="365" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="8" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="320" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="408"><net_src comp="320" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="56" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="320" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="240" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="365" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="8" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="332" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="437"><net_src comp="252" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="70" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="72" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="74" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="76" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="461"><net_src comp="445" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="80" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="82" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="445" pin="4"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="457" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="84" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="463" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="483"><net_src comp="86" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="469" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="88" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="486"><net_src comp="90" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="490"><net_src comp="477" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="495"><net_src comp="469" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="92" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="496" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="505"><net_src comp="365" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="8" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="96" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="66" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="511" pin="3"/><net_sink comp="342" pin=2"/></net>

<net id="526"><net_src comp="264" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="534"><net_src comp="98" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="522" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="100" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="102" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="538"><net_src comp="528" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="543"><net_src comp="106" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="106" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="108" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="560"><net_src comp="110" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="112" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="342" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="114" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="116" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="577"><net_src comp="118" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="342" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="120" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="122" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="586"><net_src comp="124" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="587"><net_src comp="571" pin="4"/><net_sink comp="581" pin=2"/></net>

<net id="591"><net_src comp="581" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="126" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="561" pin="4"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="588" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="561" pin="4"/><net_sink comp="598" pin=2"/></net>

<net id="612"><net_src comp="128" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="598" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="72" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="130" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="628"><net_src comp="132" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="629"><net_src comp="64" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="630"><net_src comp="66" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="631"><net_src comp="66" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="632"><net_src comp="64" pin="0"/><net_sink comp="616" pin=4"/></net>

<net id="633"><net_src comp="64" pin="0"/><net_sink comp="616" pin=5"/></net>

<net id="634"><net_src comp="66" pin="0"/><net_sink comp="616" pin=6"/></net>

<net id="635"><net_src comp="66" pin="0"/><net_sink comp="616" pin=7"/></net>

<net id="636"><net_src comp="64" pin="0"/><net_sink comp="616" pin=8"/></net>

<net id="637"><net_src comp="581" pin="3"/><net_sink comp="616" pin=9"/></net>

<net id="643"><net_src comp="134" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="581" pin="3"/><net_sink comp="638" pin=2"/></net>

<net id="665"><net_src comp="136" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="666"><net_src comp="64" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="667"><net_src comp="64" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="668"><net_src comp="64" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="669"><net_src comp="66" pin="0"/><net_sink comp="645" pin=4"/></net>

<net id="670"><net_src comp="66" pin="0"/><net_sink comp="645" pin=5"/></net>

<net id="671"><net_src comp="66" pin="0"/><net_sink comp="645" pin=6"/></net>

<net id="672"><net_src comp="66" pin="0"/><net_sink comp="645" pin=7"/></net>

<net id="673"><net_src comp="64" pin="0"/><net_sink comp="645" pin=8"/></net>

<net id="674"><net_src comp="64" pin="0"/><net_sink comp="645" pin=9"/></net>

<net id="675"><net_src comp="66" pin="0"/><net_sink comp="645" pin=10"/></net>

<net id="676"><net_src comp="66" pin="0"/><net_sink comp="645" pin=11"/></net>

<net id="677"><net_src comp="66" pin="0"/><net_sink comp="645" pin=12"/></net>

<net id="678"><net_src comp="66" pin="0"/><net_sink comp="645" pin=13"/></net>

<net id="679"><net_src comp="64" pin="0"/><net_sink comp="645" pin=14"/></net>

<net id="680"><net_src comp="64" pin="0"/><net_sink comp="645" pin=15"/></net>

<net id="681"><net_src comp="64" pin="0"/><net_sink comp="645" pin=16"/></net>

<net id="682"><net_src comp="638" pin="3"/><net_sink comp="645" pin=17"/></net>

<net id="703"><net_src comp="136" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="704"><net_src comp="64" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="705"><net_src comp="64" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="706"><net_src comp="66" pin="0"/><net_sink comp="683" pin=3"/></net>

<net id="707"><net_src comp="64" pin="0"/><net_sink comp="683" pin=4"/></net>

<net id="708"><net_src comp="66" pin="0"/><net_sink comp="683" pin=5"/></net>

<net id="709"><net_src comp="66" pin="0"/><net_sink comp="683" pin=6"/></net>

<net id="710"><net_src comp="64" pin="0"/><net_sink comp="683" pin=7"/></net>

<net id="711"><net_src comp="66" pin="0"/><net_sink comp="683" pin=8"/></net>

<net id="712"><net_src comp="66" pin="0"/><net_sink comp="683" pin=9"/></net>

<net id="713"><net_src comp="64" pin="0"/><net_sink comp="683" pin=10"/></net>

<net id="714"><net_src comp="66" pin="0"/><net_sink comp="683" pin=11"/></net>

<net id="715"><net_src comp="66" pin="0"/><net_sink comp="683" pin=12"/></net>

<net id="716"><net_src comp="64" pin="0"/><net_sink comp="683" pin=13"/></net>

<net id="717"><net_src comp="66" pin="0"/><net_sink comp="683" pin=14"/></net>

<net id="718"><net_src comp="64" pin="0"/><net_sink comp="683" pin=15"/></net>

<net id="719"><net_src comp="64" pin="0"/><net_sink comp="683" pin=16"/></net>

<net id="720"><net_src comp="638" pin="3"/><net_sink comp="683" pin=17"/></net>

<net id="726"><net_src comp="616" pin="10"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="645" pin="18"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="683" pin="18"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="110" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="729" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="138" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="739" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="739" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="734" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="749" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="744" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="140" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="66" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="779"><net_src comp="142" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="766" pin="3"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="144" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="782"><net_src comp="34" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="788"><net_src comp="146" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="148" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="773" pin="4"/><net_sink comp="783" pin=2"/></net>

<net id="796"><net_src comp="150" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="797"><net_src comp="783" pin="3"/><net_sink comp="791" pin=1"/></net>

<net id="798"><net_src comp="66" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="802"><net_src comp="791" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="799" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="803" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="818"><net_src comp="152" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="807" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="144" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="821"><net_src comp="130" pin="0"/><net_sink comp="812" pin=3"/></net>

<net id="827"><net_src comp="154" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="807" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="156" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="833"><net_src comp="799" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="830" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="158" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="834" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="90" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="854"><net_src comp="847" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="862"><net_src comp="160" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="855" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="869"><net_src comp="858" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="870"><net_src comp="855" pin="1"/><net_sink comp="864" pin=2"/></net>

<net id="884"><net_src comp="874" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="880" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="877" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="871" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="900"><net_src comp="885" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="901"><net_src comp="889" pin="2"/><net_sink comp="895" pin=2"/></net>

<net id="908"><net_src comp="162" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="895" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="164" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="911"><net_src comp="78" pin="0"/><net_sink comp="902" pin=3"/></net>

<net id="918"><net_src comp="166" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="895" pin="3"/><net_sink comp="912" pin=1"/></net>

<net id="920"><net_src comp="90" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="921"><net_src comp="76" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="928"><net_src comp="168" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="895" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="930"><net_src comp="170" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="931"><net_src comp="76" pin="0"/><net_sink comp="922" pin=3"/></net>

<net id="936"><net_src comp="66" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="172" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="932" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="902" pin="4"/><net_sink comp="937" pin=2"/></net>

<net id="950"><net_src comp="110" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="956"><net_src comp="174" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="937" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="971"><net_src comp="964" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="964" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="979"><net_src comp="176" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="967" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="981"><net_src comp="92" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="982"><net_src comp="156" pin="0"/><net_sink comp="973" pin=3"/></net>

<net id="993"><net_src comp="986" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="983" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1001"><net_src comp="178" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="989" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1003"><net_src comp="180" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1004"><net_src comp="182" pin="0"/><net_sink comp="995" pin=3"/></net>

<net id="1015"><net_src comp="1005" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="1008" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1023"><net_src comp="184" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1025"><net_src comp="180" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1026"><net_src comp="72" pin="0"/><net_sink comp="1017" pin=3"/></net>

<net id="1032"><net_src comp="186" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1033"><net_src comp="64" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1037"><net_src comp="1027" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1045"><net_src comp="1034" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1038" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1054"><net_src comp="1041" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="1047" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1066"><net_src comp="1056" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1059" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1074"><net_src comp="188" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1075"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=1"/></net>

<net id="1076"><net_src comp="72" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1077"><net_src comp="190" pin="0"/><net_sink comp="1068" pin=3"/></net>

<net id="1078"><net_src comp="1068" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="1086"><net_src comp="160" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="1079" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1088"><net_src comp="1082" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="1092"><net_src comp="348" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1098"><net_src comp="70" pin="0"/><net_sink comp="1093" pin=0"/></net>

<net id="1099"><net_src comp="1089" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1100"><net_src comp="72" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1105"><net_src comp="1093" pin="3"/><net_sink comp="1101" pin=1"/></net>

<net id="1109"><net_src comp="1089" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1115"><net_src comp="202" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="204" pin="0"/><net_sink comp="1110" pin=2"/></net>

<net id="1120"><net_src comp="1110" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1126"><net_src comp="202" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1130"><net_src comp="1121" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1136"><net_src comp="1127" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1137"><net_src comp="206" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1143"><net_src comp="1117" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1144"><net_src comp="1131" pin="3"/><net_sink comp="1138" pin=2"/></net>

<net id="1148"><net_src comp="1138" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1153"><net_src comp="221" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1158"><net_src comp="374" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="380" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1167"><net_src comp="386" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1172"><net_src comp="208" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="1181"><net_src comp="208" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="1183"><net_src comp="1178" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1184"><net_src comp="1178" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1188"><net_src comp="233" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1193"><net_src comp="404" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1197"><net_src comp="410" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1202"><net_src comp="416" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1210"><net_src comp="245" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1215"><net_src comp="434" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1220"><net_src comp="438" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1226"><net_src comp="445" pin="4"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1229"><net_src comp="1223" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1233"><net_src comp="454" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1236"><net_src comp="1230" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1240"><net_src comp="457" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="1242"><net_src comp="1237" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1246"><net_src comp="257" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1251"><net_src comp="492" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1259"><net_src comp="511" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1264"><net_src comp="528" pin="4"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="1269"><net_src comp="539" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1271"><net_src comp="1266" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1275"><net_src comp="544" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1280"><net_src comp="554" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1285"><net_src comp="598" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1290"><net_src comp="606" pin="4"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1295"><net_src comp="616" pin="10"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1297"><net_src comp="1292" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1298"><net_src comp="1292" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1302"><net_src comp="721" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1307"><net_src comp="734" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1312"><net_src comp="760" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1317"><net_src comp="812" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1322"><net_src comp="822" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1327"><net_src comp="834" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="945" pin=2"/></net>

<net id="1333"><net_src comp="839" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1339"><net_src comp="850" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1341"><net_src comp="1336" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1342"><net_src comp="1336" pin="1"/><net_sink comp="951" pin=2"/></net>

<net id="1346"><net_src comp="864" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1352"><net_src comp="912" pin="4"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1357"><net_src comp="922" pin="4"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1362"><net_src comp="945" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1367"><net_src comp="951" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1372"><net_src comp="269" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1377"><net_src comp="281" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1382"><net_src comp="293" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1387"><net_src comp="973" pin="4"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1392"><net_src comp="276" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1397"><net_src comp="288" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1402"><net_src comp="300" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1407"><net_src comp="995" pin="4"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1412"><net_src comp="1017" pin="4"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1417"><net_src comp="1050" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1422"><net_src comp="1056" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1427"><net_src comp="1059" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1432"><net_src comp="1068" pin="4"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1437"><net_src comp="1082" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1442"><net_src comp="1101" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1447"><net_src comp="1106" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="1121" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {11 28 }
  - Chain level:
	State 1
	State 2
		p_0_rec_i_cast : 1
		p_str3_addr : 2
		p_str3_load : 3
		tmp_i : 1
		p_rec_i : 1
	State 3
		p_str3_load_cast : 1
	State 4
		tmp_5 : 1
		stg_49 : 2
	State 5
	State 6
		p_0_rec_i2_cast : 1
		p_str4_addr : 2
		p_str4_load : 3
		tmp_i3 : 1
		p_rec_i8 : 1
	State 7
		p_str4_load_cast : 1
	State 8
		tmp_6 : 1
		stg_67 : 2
	State 9
	State 10
		p_0_rec_i9_cast : 1
		p_str5_addr : 2
		p_str5_load : 3
	State 11
		p_str5_load_cast : 1
		closepath : 1
		p_op_i_i : 1
		addr_V : 2
		tmp_4 : 3
		tmp_i2_i_i : 4
		hls_ref_4oPi_table_100_V_addr : 5
		table_100_V : 6
		tmp_9 : 3
		stg_92 : 1
	State 12
		tmp_17 : 1
		stg_95 : 2
	State 13
		r_V_3 : 1
		Med_V : 2
		p_Val2_12 : 3
	State 14
		storemerge_i_i : 1
		p_Val2_5 : 1
		tmp_5_i_i : 1
		p_Val2_28 : 2
		tmp_10 : 3
		p_Val2_i_i : 2
		p_Val2_7 : 4
		p_Result_i3_i_i : 5
		cos_basis : 3
		p_Result_25 : 3
		tmp : 4
		tmp_1 : 4
		tmp_46_i : 5
		or_cond_i : 1
		sel_tmp1_i : 1
		sel_tmp3_i : 1
		tmp3 : 1
		sel_tmp4_i : 1
	State 15
		p_Result_21 : 1
		p_Result_22 : 2
		val_assign : 3
		Mx_zeros_V : 4
		tmp_1_i_i : 5
		p_Val2_9 : 6
		p_Val2_15 : 7
		tmp_12 : 7
		tmp_6_i_i : 5
		Ex_V : 6
		isNeg : 7
	State 16
		p_Val2_29 : 1
		tmp_8_i_i : 1
		sh_assign : 2
	State 17
		tmp_10_i_i : 1
		tmp_10_i_i_cast : 2
		tmp_12_i_i : 1
		p_Val2_0_i234_in_i_i : 3
		p_Result_i : 4
		p_Val2_s : 4
		tmp_35_i : 4
		p_Result_23 : 5
		tmp_38_i : 6
		hls_sin_cos_K0_V_addr : 7
		p_Val2_18 : 8
		hls_sin_cos_K1_V_addr : 7
		hls_sin_cos_K1_V_load : 8
		hls_sin_cos_K2_V_addr : 7
		hls_sin_cos_K2_V_load : 8
	State 18
		p_Val2_17 : 1
		tmp_37_i : 2
	State 19
		p_Val2_1 : 1
		tmp_5_i : 2
		p_Val2_6 : 1
		tmp_7_i : 2
	State 20
		tmp_40_i : 1
		p_Val2_20 : 2
		r_V : 3
	State 21
		p_Val2_21 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
		p_0_i : 1
		r_V_1 : 1
		resultf : 2
	State 27
		p_Val2_22 : 1
		p_Result_24 : 2
		p_Result_17 : 3
		tmp_15 : 2
	State 28
		ret_i_i_i_i : 1
		ret_i_i_i : 1
		sel_tmp5_i : 2
		x2 : 3
		y2 : 4
		stg_214 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342 |    0    |    3    |  10.162 |   657   |   1552  |
|   call   |      grp_xillybus_wrapper_my_to_float_31_1_s_fu_348     |    0    |    0    |  4.713  |   525   |   626   |
|          |        grp_xillybus_wrapper_xilly_decprint_fu_354       |    0    |    0    |  6.284  |   413   |   226   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       r_V_3_fu_522                      |    0    |    0    |    0    |    0    |   311   |
|    shl   |                     p_Val2_9_fu_807                     |    0    |    0    |    0    |    0    |   144   |
|          |                    tmp_12_i_i_fu_889                    |    0    |    0    |    0    |    0    |    85   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                      addr_V_fu_469                      |    0    |    0    |    0    |    0    |    8    |
|          |                  storemerge_i_i_fu_554                  |    0    |    0    |    0    |    0    |    8    |
|          |                     p_Val2_28_fu_581                    |    0    |    0    |    0    |    0    |    3    |
|          |                     p_Val2_7_fu_598                     |    0    |    0    |    0    |    0    |    49   |
|          |                     tmp_46_i_fu_721                     |    0    |    0    |    0    |    0    |    1    |
|  select  |                     sh_assign_fu_864                    |    0    |    0    |    0    |    0    |    9    |
|          |               p_Val2_0_i234_in_i_i_fu_895               |    0    |    0    |    0    |    0    |    32   |
|          |                      Ex_V_1_fu_945                      |    0    |    0    |    0    |    0    |    8    |
|          |                      Mx_V_1_fu_951                      |    0    |    0    |    0    |    0    |    31   |
|          |                    sel_tmp5_i_fu_1131                   |    0    |    0    |    0    |    0    |    32   |
|          |                        x2_fu_1138                       |    0    |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                      p_rec_i_fu_380                     |    0    |    0    |    0    |    0    |    4    |
|          |                     p_rec_i8_fu_410                     |    0    |    0    |    0    |    0    |    2    |
|          |                     p_op_i_i_fu_463                     |    0    |    0    |    0    |    0    |    8    |
|    add   |                        y1_fu_496                        |    0    |    0    |    0    |    0    |    32   |
|          |                       p_i_i_fu_549                      |    0    |    0    |    0    |    0    |    8    |
|          |                     p_Val2_29_fu_850                    |    0    |    0    |    0    |    0    |    31   |
|          |                    p_Val2_20_fu_1041                    |    0    |    0    |    0    |    0    |    16   |
|          |                       r_V_fu_1050                       |    0    |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   lshr   |                    tmp_10_i_i_fu_880                    |    0    |    0    |    0    |    0    |    85   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    p_Val2_i_i_fu_592                    |    0    |    0    |    0    |    0    |    49   |
|    sub   |                       Ex_V_fu_834                       |    0    |    0    |    0    |    0    |    8    |
|          |                     tmp_8_i_i_fu_858                    |    0    |    0    |    0    |    0    |    8    |
|          |                      r_V_1_fu_1082                      |    0    |    0    |    0    |    0    |    8    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   cttz   |                    val_assign_fu_791                    |    0    |    0    |    0    |    0    |    48   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       tmp_i_fu_374                      |    0    |    0    |    0    |    0    |    2    |
|          |                      tmp_i3_fu_404                      |    0    |    0    |    0    |    0    |    1    |
|          |                     closepath_fu_457                    |    0    |    0    |    0    |    0    |    3    |
|   icmp   |                     tmp_48_i_fu_539                     |    0    |    0    |    0    |    0    |    8    |
|          |                     notrhs_i_fu_544                     |    0    |    0    |    0    |    0    |    8    |
|          |                     tmp_47_i_fu_729                     |    0    |    0    |    0    |    0    |    3    |
|          |                     notlhs_i_fu_739                     |    0    |    0    |    0    |    0    |    3    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     cos_basis_fu_616                    |    0    |    0    |    0    |    1    |    5    |
|    mux   |                        tmp_fu_645                       |    0    |    0    |    0    |    1    |    5    |
|          |                       tmp_1_fu_683                      |    0    |    0    |    0    |    1    |    5    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     p_Val2_17_fu_967                    |    0    |    1    |    0    |    0    |    0    |
|    mul   |                     p_Val2_1_fu_989                     |    0    |    1    |    0    |    0    |    1    |
|          |                     p_Val2_6_fu_1011                    |    0    |    1    |    0    |    0    |    0    |
|          |                       grp_fu_1062                       |    0    |    4    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    sel_tmp1_i_fu_744                    |    0    |    0    |    0    |    0    |    1    |
|    or    |                    sel_tmp3_i_fu_749                    |    0    |    0    |    0    |    0    |    1    |
|          |                   p_Result_17_fu_1101                   |    0    |    0    |    0    |    0    |    1    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|    and   |                     or_cond_i_fu_734                    |    0    |    0    |    0    |    0    |    1    |
|          |                    sel_tmp4_i_fu_760                    |    0    |    0    |    0    |    0    |    1    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|    xor   |                       tmp3_fu_754                       |    0    |    0    |    0    |    0    |    1    |
|          |                     sin_basis_fu_932                    |    0    |    0    |    0    |    0    |    1    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                     grp_read_fu_208                     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   write  |                     grp_write_fu_214                    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                  p_0_rec_i_cast_fu_369                  |    0    |    0    |    0    |    0    |    0    |
|          |                 p_str3_load_cast_fu_386                 |    0    |    0    |    0    |    0    |    0    |
|          |                  p_0_rec_i2_cast_fu_399                 |    0    |    0    |    0    |    0    |    0    |
|          |                 p_str4_load_cast_fu_416                 |    0    |    0    |    0    |    0    |    0    |
|          |                  p_0_rec_i9_cast_fu_429                 |    0    |    0    |    0    |    0    |    0    |
|          |                 p_str5_load_cast_fu_434                 |    0    |    0    |    0    |    0    |    0    |
|          |                    tmp_i2_i_i_fu_487                    |    0    |    0    |    0    |    0    |    0    |
|          |                   tmp_23_i_i_i_fu_519                   |    0    |    0    |    0    |    0    |    0    |
|   zext   |                     tmp_1_i_i_fu_803                    |    0    |    0    |    0    |    0    |    0    |
|          |                     tmp_6_i_i_fu_830                    |    0    |    0    |    0    |    0    |    0    |
|          |                     tmp_3_i_i_fu_847                    |    0    |    0    |    0    |    0    |    0    |
|          |                     tmp_9_i_i_fu_877                    |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_10_i_i_cast_fu_885                 |    0    |    0    |    0    |    0    |    0    |
|          |                     tmp_38_i_fu_957                     |    0    |    0    |    0    |    0    |    0    |
|          |                      OP1_V_3_fu_964                     |    0    |    0    |    0    |    0    |    0    |
|          |                       OP1_V_fu_983                      |    0    |    0    |    0    |    0    |    0    |
|          |                     OP1_V_1_fu_1005                     |    0    |    0    |    0    |    0    |    0    |
|          |                  OP2_V_3_i_cast_fu_1059                 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       tmp_5_fu_390                      |    0    |    0    |    0    |    0    |    0    |
|          |                       tmp_6_fu_420                      |    0    |    0    |    0    |    0    |    0    |
|          |                      loc_V_1_fu_454                     |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                       tmp_9_fu_492                      |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_17_fu_502                      |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_10_fu_588                      |    0    |    0    |    0    |    0    |    0    |
|          |                    Mx_zeros_V_fu_799                    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_15_fu_1106                     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    p_Result_s_fu_438                    |    0    |    0    |    0    |    0    |    0    |
| bitselect|                      tmp_12_fu_822                      |    0    |    0    |    0    |    0    |    0    |
|          |                       isNeg_fu_839                      |    0    |    0    |    0    |    0    |    0    |
|          |                   p_Result_24_fu_1093                   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                       loc_V_fu_445                      |    0    |    0    |    0    |    0    |    0    |
|          |                       tmp_4_fu_477                      |    0    |    0    |    0    |    0    |    0    |
|          |                       Med_V_fu_528                      |    0    |    0    |    0    |    0    |    0    |
|          |                     p_Val2_5_fu_561                     |    0    |    0    |    0    |    0    |    0    |
|          |                     tmp_5_i_i_fu_571                    |    0    |    0    |    0    |    0    |    0    |
|          |                  p_Result_i3_i_i_fu_606                 |    0    |    0    |    0    |    0    |    0    |
|          |                    p_Result_21_fu_773                   |    0    |    0    |    0    |    0    |    0    |
|partselect|                     p_Val2_15_fu_812                    |    0    |    0    |    0    |    0    |    0    |
|          |                    p_Result_i_fu_902                    |    0    |    0    |    0    |    0    |    0    |
|          |                     p_Val2_s_fu_912                     |    0    |    0    |    0    |    0    |    0    |
|          |                     tmp_35_i_fu_922                     |    0    |    0    |    0    |    0    |    0    |
|          |                     tmp_37_i_fu_973                     |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_5_i_fu_995                     |    0    |    0    |    0    |    0    |    0    |
|          |                     tmp_7_i_fu_1017                     |    0    |    0    |    0    |    0    |    0    |
|          |                      p_0_i_fu_1068                      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    p_Result_19_fu_511                   |    0    |    0    |    0    |    0    |    0    |
|          |                    p_Result_25_fu_638                   |    0    |    0    |    0    |    0    |    0    |
|          |                    p_Result_20_fu_766                   |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                    p_Result_22_fu_783                   |    0    |    0    |    0    |    0    |    0    |
|          |                    p_Result_23_fu_937                   |    0    |    0    |    0    |    0    |    0    |
|          |                    p_Val2_19_fu_1027                    |    0    |    0    |    0    |    0    |    0    |
|          |                   p_Result_26_fu_1110                   |    0    |    0    |    0    |    0    |    0    |
|          |                   p_Result_27_fu_1121                   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    sh_i_i_cast_fu_855                   |    0    |    0    |    0    |    0    |    0    |
|          |               sh_assign_1_i_i_cast4_fu_871              |    0    |    0    |    0    |    0    |    0    |
|          |               sh_assign_1_i_i_cast_fu_874               |    0    |    0    |    0    |    0    |    0    |
|          |                      OP2_V_1_fu_986                     |    0    |    0    |    0    |    0    |    0    |
|   sext   |                     OP2_V_2_fu_1008                     |    0    |    0    |    0    |    0    |    0    |
|          |                     tmp_40_i_fu_1034                    |    0    |    0    |    0    |    0    |    0    |
|          |                     tmp_41_i_fu_1038                    |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_43_i_cast_fu_1047                  |    0    |    0    |    0    |    0    |    0    |
|          |                  OP1_V_2_i_cast_fu_1056                 |    0    |    0    |    0    |    0    |    0    |
|          |                      rhs_V_fu_1079                      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                         |    0    |    10   |  21.159 |   1598  |   3531  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+------------------------+--------+--------+--------+
|                        |  BRAM  |   FF   |   LUT  |
+------------------------+--------+--------+--------+
|hls_ref_4oPi_table_100_V|    -   |   100  |   150  |
|    hls_sin_cos_K0_V    |    -   |   30   |   150  |
|    hls_sin_cos_K1_V    |    -   |   23   |   115  |
|    hls_sin_cos_K2_V    |    -   |   15   |   75   |
|         p_str3         |    0   |    7   |    2   |
|         p_str4         |    0   |    7   |    1   |
|         p_str5         |    0   |    4   |    1   |
|        powers10        |    0   |   28   |    5   |
+------------------------+--------+--------+--------+
|          Total         |    0   |   214  |   499  |
+------------------------+--------+--------+--------+

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|            Ex_V_1_reg_1359           |    8   |
|             Ex_V_reg_1324            |    8   |
|            Med_V_reg_1261            |   71   |
|            Mx_V_1_reg_1364           |   31   |
|        OP1_V_2_i_cast_reg_1419       |   62   |
|        OP2_V_3_i_cast_reg_1424       |   62   |
|          closepath_reg_1237          |    1   |
|          cos_basis_reg_1292          |    1   |
|hls_ref_4oPi_table_100_V_addr_reg_1243|    4   |
|    hls_sin_cos_K0_V_addr_reg_1369    |    8   |
|    hls_sin_cos_K1_V_addr_reg_1374    |    8   |
|    hls_sin_cos_K1_V_load_reg_1394    |   23   |
|    hls_sin_cos_K2_V_addr_reg_1379    |    8   |
|    hls_sin_cos_K2_V_load_reg_1399    |   15   |
|            isNeg_reg_1330            |    1   |
|           loc_V_1_reg_1230           |   23   |
|            loc_V_reg_1223            |    8   |
|           notrhs_i_reg_1272          |    1   |
|          or_cond_i_reg_1304          |    1   |
|            p_0_i_reg_1429            |   31   |
|          p_0_rec_i2_reg_316          |    2   |
|          p_0_rec_i9_reg_327          |    1   |
|           p_0_rec_i_reg_305          |    4   |
|         p_Result_17_reg_1439         |    1   |
|         p_Result_19_reg_1256         |   24   |
|       p_Result_i3_i_i_reg_1287       |   18   |
|          p_Result_s_reg_1217         |    1   |
|          p_Val2_15_reg_1314          |   31   |
|          p_Val2_18_reg_1389          |   30   |
|          p_Val2_29_reg_1336          |   31   |
|           p_Val2_7_reg_1282          |   49   |
|           p_Val2_s_reg_1349          |   17   |
|           p_rec_i8_reg_1194          |    2   |
|           p_rec_i_reg_1159           |    4   |
|         p_str3_addr_reg_1150         |    4   |
|       p_str3_load_cast_reg_1164      |    8   |
|         p_str4_addr_reg_1185         |    2   |
|       p_str4_load_cast_reg_1199      |    8   |
|         p_str5_addr_reg_1207         |    1   |
|       p_str5_load_cast_reg_1212      |    8   |
|            r_V_1_reg_1434            |    9   |
|             r_V_reg_1414             |   32   |
|          sel_tmp4_i_reg_1309         |    1   |
|          sh_assign_reg_1343          |    9   |
|        storemerge_i_i_reg_1277       |    8   |
|            tmp_12_reg_1319           |    1   |
|            tmp_15_reg_1444           |   31   |
|            tmp_18_reg_1178           |   32   |
|           tmp_35_i_reg_1354          |    9   |
|           tmp_37_i_reg_1384          |   17   |
|           tmp_46_i_reg_1299          |    1   |
|           tmp_48_i_reg_1266          |    1   |
|           tmp_5_i_reg_1404           |   24   |
|           tmp_7_i_reg_1409           |   16   |
|            tmp_9_reg_1248            |    4   |
|            tmp_i3_reg_1190           |    1   |
|            tmp_i_reg_1155            |    1   |
|              x1_reg_1169             |   32   |
+--------------------------------------+--------+
|                 Total                |   850  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_write_fu_214                    |  p2  |   2  |  32  |   64   ||    32   |
|                    grp_access_fu_228                    |  p0  |   2  |   4  |    8   ||    4    |
|                    grp_access_fu_240                    |  p0  |   2  |   2  |    4   ||    2    |
|                    grp_access_fu_252                    |  p0  |   2  |   1  |    2   ||    1    |
|                    grp_access_fu_264                    |  p0  |   2  |   4  |    8   ||    4    |
|                    grp_access_fu_276                    |  p0  |   2  |   8  |   16   ||    8    |
|                    grp_access_fu_288                    |  p0  |   2  |   8  |   16   ||    8    |
|                    grp_access_fu_300                    |  p0  |   2  |   8  |   16   ||    8    |
|                    p_0_rec_i9_reg_327                   |  p0  |   3  |   1  |    3   ||    1    |
| grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342 |  p1  |   2  |  71  |   142  ||    71   |
| grp_xillybus_wrapper_big_mult_v3small_71_24_17_s_fu_342 |  p2  |   2  |  24  |   48   ||    24   |
|      grp_xillybus_wrapper_my_to_float_31_1_s_fu_348     |  p1  |   2  |  31  |   62   ||    31   |
|      grp_xillybus_wrapper_my_to_float_31_1_s_fu_348     |  p2  |   2  |   9  |   18   ||    9    |
|                       grp_fu_1062                       |  p0  |   2  |  32  |   64   ||    32   |
|                       grp_fu_1062                       |  p1  |   2  |  31  |   62   ||    31   |
|---------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                          |      |      |      |   533  ||  23.565 ||   266   |
|---------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   10   |   21   |  1598  |  3531  |
|   Memory  |    0   |    -   |    -   |   214  |   499  |
|Multiplexer|    -   |    -   |   23   |    -   |   266  |
|  Register |    -   |    -   |    -   |   850  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   44   |  2662  |  4296  |
+-----------+--------+--------+--------+--------+--------+
