|single_cycle_cpu
clk => fetch:i_fetch.clk
clk => instruction_decode:i_decode.clk
clk => memory_access:i_memory_access_and_write_back.clk
reset => fetch:i_fetch.reset
reset => instruction_decode:i_decode.reset
dataout[0] <= memory_access:i_memory_access_and_write_back.rd_data[0]
dataout[1] <= memory_access:i_memory_access_and_write_back.rd_data[1]
dataout[2] <= memory_access:i_memory_access_and_write_back.rd_data[2]
dataout[3] <= memory_access:i_memory_access_and_write_back.rd_data[3]
dataout[4] <= memory_access:i_memory_access_and_write_back.rd_data[4]
dataout[5] <= memory_access:i_memory_access_and_write_back.rd_data[5]
dataout[6] <= memory_access:i_memory_access_and_write_back.rd_data[6]
dataout[7] <= memory_access:i_memory_access_and_write_back.rd_data[7]
dataout[8] <= memory_access:i_memory_access_and_write_back.rd_data[8]
dataout[9] <= memory_access:i_memory_access_and_write_back.rd_data[9]
dataout[10] <= memory_access:i_memory_access_and_write_back.rd_data[10]
dataout[11] <= memory_access:i_memory_access_and_write_back.rd_data[11]
dataout[12] <= memory_access:i_memory_access_and_write_back.rd_data[12]
dataout[13] <= memory_access:i_memory_access_and_write_back.rd_data[13]
dataout[14] <= memory_access:i_memory_access_and_write_back.rd_data[14]
dataout[15] <= memory_access:i_memory_access_and_write_back.rd_data[15]
dataout[16] <= memory_access:i_memory_access_and_write_back.rd_data[16]
dataout[17] <= memory_access:i_memory_access_and_write_back.rd_data[17]
dataout[18] <= memory_access:i_memory_access_and_write_back.rd_data[18]
dataout[19] <= memory_access:i_memory_access_and_write_back.rd_data[19]
dataout[20] <= memory_access:i_memory_access_and_write_back.rd_data[20]
dataout[21] <= memory_access:i_memory_access_and_write_back.rd_data[21]
dataout[22] <= memory_access:i_memory_access_and_write_back.rd_data[22]
dataout[23] <= memory_access:i_memory_access_and_write_back.rd_data[23]
dataout[24] <= memory_access:i_memory_access_and_write_back.rd_data[24]
dataout[25] <= memory_access:i_memory_access_and_write_back.rd_data[25]
dataout[26] <= memory_access:i_memory_access_and_write_back.rd_data[26]
dataout[27] <= memory_access:i_memory_access_and_write_back.rd_data[27]
dataout[28] <= memory_access:i_memory_access_and_write_back.rd_data[28]
dataout[29] <= memory_access:i_memory_access_and_write_back.rd_data[29]
dataout[30] <= memory_access:i_memory_access_and_write_back.rd_data[30]
dataout[31] <= memory_access:i_memory_access_and_write_back.rd_data[31]


|single_cycle_cpu|fetch:i_fetch
clk => pc:pc_0.clk
clk => instr_mem:instr_mem_0.clk
reset => pc:pc_0.reset
jump => pc:pc_0.ld
pc_next[0] => pc:pc_0.pc_in[0]
pc_next[1] => pc:pc_0.pc_in[1]
pc_next[2] => pc:pc_0.pc_in[2]
pc_next[3] => pc:pc_0.pc_in[3]
pc_next[4] => pc:pc_0.pc_in[4]
pc_next[5] => pc:pc_0.pc_in[5]
pc_next[6] => pc:pc_0.pc_in[6]
pc_next[7] => pc:pc_0.pc_in[7]
pc_next[8] => pc:pc_0.pc_in[8]
pc_next[9] => pc:pc_0.pc_in[9]
pc_next[10] => pc:pc_0.pc_in[10]
pc_next[11] => pc:pc_0.pc_in[11]
pc_next[12] => pc:pc_0.pc_in[12]
pc_next[13] => pc:pc_0.pc_in[13]
pc_next[14] => pc:pc_0.pc_in[14]
pc_next[15] => pc:pc_0.pc_in[15]
pc_next[16] => pc:pc_0.pc_in[16]
pc_next[17] => pc:pc_0.pc_in[17]
pc_next[18] => pc:pc_0.pc_in[18]
pc_next[19] => pc:pc_0.pc_in[19]
pc_next[20] => pc:pc_0.pc_in[20]
pc_next[21] => pc:pc_0.pc_in[21]
pc_next[22] => pc:pc_0.pc_in[22]
pc_next[23] => pc:pc_0.pc_in[23]
pc_next[24] => pc:pc_0.pc_in[24]
pc_next[25] => pc:pc_0.pc_in[25]
pc_next[26] => pc:pc_0.pc_in[26]
pc_next[27] => pc:pc_0.pc_in[27]
pc_next[28] => pc:pc_0.pc_in[28]
pc_next[29] => pc:pc_0.pc_in[29]
pc_next[30] => pc:pc_0.pc_in[30]
pc_next[31] => pc:pc_0.pc_in[31]
pc[0] <= pc:pc_0.pc_out[0]
pc[1] <= pc:pc_0.pc_out[1]
pc[2] <= pc:pc_0.pc_out[2]
pc[3] <= pc:pc_0.pc_out[3]
pc[4] <= pc:pc_0.pc_out[4]
pc[5] <= pc:pc_0.pc_out[5]
pc[6] <= pc:pc_0.pc_out[6]
pc[7] <= pc:pc_0.pc_out[7]
pc[8] <= pc:pc_0.pc_out[8]
pc[9] <= pc:pc_0.pc_out[9]
pc[10] <= pc:pc_0.pc_out[10]
pc[11] <= pc:pc_0.pc_out[11]
pc[12] <= pc:pc_0.pc_out[12]
pc[13] <= pc:pc_0.pc_out[13]
pc[14] <= pc:pc_0.pc_out[14]
pc[15] <= pc:pc_0.pc_out[15]
pc[16] <= pc:pc_0.pc_out[16]
pc[17] <= pc:pc_0.pc_out[17]
pc[18] <= pc:pc_0.pc_out[18]
pc[19] <= pc:pc_0.pc_out[19]
pc[20] <= pc:pc_0.pc_out[20]
pc[21] <= pc:pc_0.pc_out[21]
pc[22] <= pc:pc_0.pc_out[22]
pc[23] <= pc:pc_0.pc_out[23]
pc[24] <= pc:pc_0.pc_out[24]
pc[25] <= pc:pc_0.pc_out[25]
pc[26] <= pc:pc_0.pc_out[26]
pc[27] <= pc:pc_0.pc_out[27]
pc[28] <= pc:pc_0.pc_out[28]
pc[29] <= pc:pc_0.pc_out[29]
pc[30] <= pc:pc_0.pc_out[30]
pc[31] <= pc:pc_0.pc_out[31]
instruction[0] <= instr_mem:instr_mem_0.data[0]
instruction[1] <= instr_mem:instr_mem_0.data[1]
instruction[2] <= instr_mem:instr_mem_0.data[2]
instruction[3] <= instr_mem:instr_mem_0.data[3]
instruction[4] <= instr_mem:instr_mem_0.data[4]
instruction[5] <= instr_mem:instr_mem_0.data[5]
instruction[6] <= instr_mem:instr_mem_0.data[6]
instruction[7] <= instr_mem:instr_mem_0.data[7]
instruction[8] <= instr_mem:instr_mem_0.data[8]
instruction[9] <= instr_mem:instr_mem_0.data[9]
instruction[10] <= instr_mem:instr_mem_0.data[10]
instruction[11] <= instr_mem:instr_mem_0.data[11]
instruction[12] <= instr_mem:instr_mem_0.data[12]
instruction[13] <= instr_mem:instr_mem_0.data[13]
instruction[14] <= instr_mem:instr_mem_0.data[14]
instruction[15] <= instr_mem:instr_mem_0.data[15]
instruction[16] <= instr_mem:instr_mem_0.data[16]
instruction[17] <= instr_mem:instr_mem_0.data[17]
instruction[18] <= instr_mem:instr_mem_0.data[18]
instruction[19] <= instr_mem:instr_mem_0.data[19]
instruction[20] <= instr_mem:instr_mem_0.data[20]
instruction[21] <= instr_mem:instr_mem_0.data[21]
instruction[22] <= instr_mem:instr_mem_0.data[22]
instruction[23] <= instr_mem:instr_mem_0.data[23]
instruction[24] <= instr_mem:instr_mem_0.data[24]
instruction[25] <= instr_mem:instr_mem_0.data[25]
instruction[26] <= instr_mem:instr_mem_0.data[26]
instruction[27] <= instr_mem:instr_mem_0.data[27]
instruction[28] <= instr_mem:instr_mem_0.data[28]
instruction[29] <= instr_mem:instr_mem_0.data[29]
instruction[30] <= instr_mem:instr_mem_0.data[30]
instruction[31] <= instr_mem:instr_mem_0.data[31]


|single_cycle_cpu|fetch:i_fetch|pc:pc_0
clk => reg_pc[0].CLK
clk => reg_pc[1].CLK
clk => reg_pc[2].CLK
clk => reg_pc[3].CLK
clk => reg_pc[4].CLK
clk => reg_pc[5].CLK
clk => reg_pc[6].CLK
clk => reg_pc[7].CLK
clk => reg_pc[8].CLK
clk => reg_pc[9].CLK
clk => reg_pc[10].CLK
clk => reg_pc[11].CLK
clk => reg_pc[12].CLK
clk => reg_pc[13].CLK
clk => reg_pc[14].CLK
clk => reg_pc[15].CLK
clk => reg_pc[16].CLK
clk => reg_pc[17].CLK
clk => reg_pc[18].CLK
clk => reg_pc[19].CLK
clk => reg_pc[20].CLK
clk => reg_pc[21].CLK
clk => reg_pc[22].CLK
clk => reg_pc[23].CLK
clk => reg_pc[24].CLK
clk => reg_pc[25].CLK
clk => reg_pc[26].CLK
clk => reg_pc[27].CLK
clk => reg_pc[28].CLK
clk => reg_pc[29].CLK
clk => reg_pc[30].CLK
clk => reg_pc[31].CLK
reset => reg_pc[0].ACLR
reset => reg_pc[1].ACLR
reset => reg_pc[2].ACLR
reset => reg_pc[3].ACLR
reset => reg_pc[4].ACLR
reset => reg_pc[5].ACLR
reset => reg_pc[6].ACLR
reset => reg_pc[7].ACLR
reset => reg_pc[8].ACLR
reset => reg_pc[9].ACLR
reset => reg_pc[10].ACLR
reset => reg_pc[11].ACLR
reset => reg_pc[12].ACLR
reset => reg_pc[13].ACLR
reset => reg_pc[14].ACLR
reset => reg_pc[15].ACLR
reset => reg_pc[16].ACLR
reset => reg_pc[17].ACLR
reset => reg_pc[18].ACLR
reset => reg_pc[19].ACLR
reset => reg_pc[20].ACLR
reset => reg_pc[21].ACLR
reset => reg_pc[22].ACLR
reset => reg_pc[23].ACLR
reset => reg_pc[24].ACLR
reset => reg_pc[25].ACLR
reset => reg_pc[26].ACLR
reset => reg_pc[27].ACLR
reset => reg_pc[28].ACLR
reset => reg_pc[29].ACLR
reset => reg_pc[30].ACLR
reset => reg_pc[31].ACLR
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
en => reg_pc.OUTPUTSELECT
pc_out[0] <= reg_pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= reg_pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= reg_pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= reg_pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= reg_pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= reg_pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= reg_pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= reg_pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= reg_pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= reg_pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= reg_pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= reg_pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= reg_pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= reg_pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= reg_pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= reg_pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= reg_pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= reg_pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= reg_pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= reg_pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= reg_pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= reg_pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= reg_pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= reg_pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= reg_pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= reg_pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= reg_pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= reg_pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= reg_pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= reg_pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= reg_pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= reg_pc[31].DB_MAX_OUTPUT_PORT_TYPE
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc.OUTPUTSELECT
ld => reg_pc[1].ENA
ld => reg_pc[0].ENA
pc_in[0] => reg_pc[0].DATAIN
pc_in[1] => reg_pc[1].DATAIN
pc_in[2] => reg_pc.DATAB
pc_in[3] => reg_pc.DATAB
pc_in[4] => reg_pc.DATAB
pc_in[5] => reg_pc.DATAB
pc_in[6] => reg_pc.DATAB
pc_in[7] => reg_pc.DATAB
pc_in[8] => reg_pc.DATAB
pc_in[9] => reg_pc.DATAB
pc_in[10] => reg_pc.DATAB
pc_in[11] => reg_pc.DATAB
pc_in[12] => reg_pc.DATAB
pc_in[13] => reg_pc.DATAB
pc_in[14] => reg_pc.DATAB
pc_in[15] => reg_pc.DATAB
pc_in[16] => reg_pc.DATAB
pc_in[17] => reg_pc.DATAB
pc_in[18] => reg_pc.DATAB
pc_in[19] => reg_pc.DATAB
pc_in[20] => reg_pc.DATAB
pc_in[21] => reg_pc.DATAB
pc_in[22] => reg_pc.DATAB
pc_in[23] => reg_pc.DATAB
pc_in[24] => reg_pc.DATAB
pc_in[25] => reg_pc.DATAB
pc_in[26] => reg_pc.DATAB
pc_in[27] => reg_pc.DATAB
pc_in[28] => reg_pc.DATAB
pc_in[29] => reg_pc.DATAB
pc_in[30] => reg_pc.DATAB
pc_in[31] => reg_pc.DATAB


|single_cycle_cpu|fetch:i_fetch|instr_mem:instr_mem_0
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[19]~reg0.CLK
clk => data[20]~reg0.CLK
clk => data[21]~reg0.CLK
clk => data[22]~reg0.CLK
clk => data[23]~reg0.CLK
clk => data[24]~reg0.CLK
clk => data[25]~reg0.CLK
clk => data[26]~reg0.CLK
clk => data[27]~reg0.CLK
clk => data[28]~reg0.CLK
clk => data[29]~reg0.CLK
clk => data[30]~reg0.CLK
clk => data[31]~reg0.CLK
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => rom.RADDR
addr[1] => rom.RADDR1
addr[2] => rom.RADDR2
addr[3] => rom.RADDR3
addr[4] => rom.RADDR4


|single_cycle_cpu|instruction_decode:i_decode
clk => regfile:regfile_0.clk
reset => regfile:regfile_0.reset
pc_in[0] => pc_out[0].DATAIN
pc_in[1] => pc_out[1].DATAIN
pc_in[2] => pc_out[2].DATAIN
pc_in[3] => pc_out[3].DATAIN
pc_in[4] => pc_out[4].DATAIN
pc_in[5] => pc_out[5].DATAIN
pc_in[6] => pc_out[6].DATAIN
pc_in[7] => pc_out[7].DATAIN
pc_in[8] => pc_out[8].DATAIN
pc_in[9] => pc_out[9].DATAIN
pc_in[10] => pc_out[10].DATAIN
pc_in[11] => pc_out[11].DATAIN
pc_in[12] => pc_out[12].DATAIN
pc_in[13] => pc_out[13].DATAIN
pc_in[14] => pc_out[14].DATAIN
pc_in[15] => pc_out[15].DATAIN
pc_in[16] => pc_out[16].DATAIN
pc_in[17] => pc_out[17].DATAIN
pc_in[18] => pc_out[18].DATAIN
pc_in[19] => pc_out[19].DATAIN
pc_in[20] => pc_out[20].DATAIN
pc_in[21] => pc_out[21].DATAIN
pc_in[22] => pc_out[22].DATAIN
pc_in[23] => pc_out[23].DATAIN
pc_in[24] => pc_out[24].DATAIN
pc_in[25] => pc_out[25].DATAIN
pc_in[26] => pc_out[26].DATAIN
pc_in[27] => pc_out[27].DATAIN
pc_in[28] => pc_out[28].DATAIN
pc_in[29] => pc_out[29].DATAIN
pc_in[30] => pc_out[30].DATAIN
pc_in[31] => pc_out[31].DATAIN
pc_out[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_in[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_in[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_in[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_in[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_in[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_in[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_in[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_in[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_in[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_in[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_in[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_in[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_in[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_in[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_in[16].DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_in[17].DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_in[18].DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_in[19].DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_in[20].DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_in[21].DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_in[22].DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_in[23].DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_in[24].DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_in[25].DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_in[26].DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_in[27].DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_in[28].DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_in[29].DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_in[30].DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_in[31].DB_MAX_OUTPUT_PORT_TYPE
instruction[0] => decoder:decode_0.func[0]
instruction[0] => sign_extend[0].DATAIN
instruction[1] => decoder:decode_0.func[1]
instruction[1] => sign_extend[1].DATAIN
instruction[2] => decoder:decode_0.func[2]
instruction[2] => sign_extend[2].DATAIN
instruction[3] => decoder:decode_0.func[3]
instruction[3] => sign_extend[3].DATAIN
instruction[4] => decoder:decode_0.func[4]
instruction[4] => sign_extend[4].DATAIN
instruction[5] => decoder:decode_0.func[5]
instruction[5] => sign_extend[5].DATAIN
instruction[6] => sign_extend[6].DATAIN
instruction[7] => sign_extend[7].DATAIN
instruction[8] => sign_extend[8].DATAIN
instruction[9] => sign_extend[9].DATAIN
instruction[10] => sign_extend[10].DATAIN
instruction[11] => slv_wr_addr[0].DATAA
instruction[11] => sign_extend[11].DATAIN
instruction[12] => slv_wr_addr[1].DATAA
instruction[12] => sign_extend[12].DATAIN
instruction[13] => slv_wr_addr[2].DATAA
instruction[13] => sign_extend[13].DATAIN
instruction[14] => slv_wr_addr[3].DATAA
instruction[14] => sign_extend[14].DATAIN
instruction[15] => slv_wr_addr[4].DATAA
instruction[15] => sign_extend[31].DATAIN
instruction[15] => sign_extend[30].DATAIN
instruction[15] => sign_extend[29].DATAIN
instruction[15] => sign_extend[28].DATAIN
instruction[15] => sign_extend[27].DATAIN
instruction[15] => sign_extend[26].DATAIN
instruction[15] => sign_extend[25].DATAIN
instruction[15] => sign_extend[24].DATAIN
instruction[15] => sign_extend[23].DATAIN
instruction[15] => sign_extend[22].DATAIN
instruction[15] => sign_extend[21].DATAIN
instruction[15] => sign_extend[20].DATAIN
instruction[15] => sign_extend[19].DATAIN
instruction[15] => sign_extend[18].DATAIN
instruction[15] => sign_extend[17].DATAIN
instruction[15] => sign_extend[16].DATAIN
instruction[15] => sign_extend[15].DATAIN
instruction[16] => slv_wr_addr[0].DATAB
instruction[16] => regfile:regfile_0.rd_addr1[0]
instruction[17] => slv_wr_addr[1].DATAB
instruction[17] => regfile:regfile_0.rd_addr1[1]
instruction[18] => slv_wr_addr[2].DATAB
instruction[18] => regfile:regfile_0.rd_addr1[2]
instruction[19] => slv_wr_addr[3].DATAB
instruction[19] => regfile:regfile_0.rd_addr1[3]
instruction[20] => slv_wr_addr[4].DATAB
instruction[20] => regfile:regfile_0.rd_addr1[4]
instruction[21] => regfile:regfile_0.rd_addr0[0]
instruction[22] => regfile:regfile_0.rd_addr0[1]
instruction[23] => regfile:regfile_0.rd_addr0[2]
instruction[24] => regfile:regfile_0.rd_addr0[3]
instruction[25] => regfile:regfile_0.rd_addr0[4]
instruction[26] => decoder:decode_0.opcode[0]
instruction[27] => decoder:decode_0.opcode[1]
instruction[28] => decoder:decode_0.opcode[2]
instruction[29] => decoder:decode_0.opcode[3]
instruction[30] => decoder:decode_0.opcode[4]
instruction[31] => decoder:decode_0.opcode[5]
rd_data0[0] <= regfile:regfile_0.rd_data0[0]
rd_data0[1] <= regfile:regfile_0.rd_data0[1]
rd_data0[2] <= regfile:regfile_0.rd_data0[2]
rd_data0[3] <= regfile:regfile_0.rd_data0[3]
rd_data0[4] <= regfile:regfile_0.rd_data0[4]
rd_data0[5] <= regfile:regfile_0.rd_data0[5]
rd_data0[6] <= regfile:regfile_0.rd_data0[6]
rd_data0[7] <= regfile:regfile_0.rd_data0[7]
rd_data0[8] <= regfile:regfile_0.rd_data0[8]
rd_data0[9] <= regfile:regfile_0.rd_data0[9]
rd_data0[10] <= regfile:regfile_0.rd_data0[10]
rd_data0[11] <= regfile:regfile_0.rd_data0[11]
rd_data0[12] <= regfile:regfile_0.rd_data0[12]
rd_data0[13] <= regfile:regfile_0.rd_data0[13]
rd_data0[14] <= regfile:regfile_0.rd_data0[14]
rd_data0[15] <= regfile:regfile_0.rd_data0[15]
rd_data0[16] <= regfile:regfile_0.rd_data0[16]
rd_data0[17] <= regfile:regfile_0.rd_data0[17]
rd_data0[18] <= regfile:regfile_0.rd_data0[18]
rd_data0[19] <= regfile:regfile_0.rd_data0[19]
rd_data0[20] <= regfile:regfile_0.rd_data0[20]
rd_data0[21] <= regfile:regfile_0.rd_data0[21]
rd_data0[22] <= regfile:regfile_0.rd_data0[22]
rd_data0[23] <= regfile:regfile_0.rd_data0[23]
rd_data0[24] <= regfile:regfile_0.rd_data0[24]
rd_data0[25] <= regfile:regfile_0.rd_data0[25]
rd_data0[26] <= regfile:regfile_0.rd_data0[26]
rd_data0[27] <= regfile:regfile_0.rd_data0[27]
rd_data0[28] <= regfile:regfile_0.rd_data0[28]
rd_data0[29] <= regfile:regfile_0.rd_data0[29]
rd_data0[30] <= regfile:regfile_0.rd_data0[30]
rd_data0[31] <= regfile:regfile_0.rd_data0[31]
rd_data1[0] <= regfile:regfile_0.rd_data1[0]
rd_data1[1] <= regfile:regfile_0.rd_data1[1]
rd_data1[2] <= regfile:regfile_0.rd_data1[2]
rd_data1[3] <= regfile:regfile_0.rd_data1[3]
rd_data1[4] <= regfile:regfile_0.rd_data1[4]
rd_data1[5] <= regfile:regfile_0.rd_data1[5]
rd_data1[6] <= regfile:regfile_0.rd_data1[6]
rd_data1[7] <= regfile:regfile_0.rd_data1[7]
rd_data1[8] <= regfile:regfile_0.rd_data1[8]
rd_data1[9] <= regfile:regfile_0.rd_data1[9]
rd_data1[10] <= regfile:regfile_0.rd_data1[10]
rd_data1[11] <= regfile:regfile_0.rd_data1[11]
rd_data1[12] <= regfile:regfile_0.rd_data1[12]
rd_data1[13] <= regfile:regfile_0.rd_data1[13]
rd_data1[14] <= regfile:regfile_0.rd_data1[14]
rd_data1[15] <= regfile:regfile_0.rd_data1[15]
rd_data1[16] <= regfile:regfile_0.rd_data1[16]
rd_data1[17] <= regfile:regfile_0.rd_data1[17]
rd_data1[18] <= regfile:regfile_0.rd_data1[18]
rd_data1[19] <= regfile:regfile_0.rd_data1[19]
rd_data1[20] <= regfile:regfile_0.rd_data1[20]
rd_data1[21] <= regfile:regfile_0.rd_data1[21]
rd_data1[22] <= regfile:regfile_0.rd_data1[22]
rd_data1[23] <= regfile:regfile_0.rd_data1[23]
rd_data1[24] <= regfile:regfile_0.rd_data1[24]
rd_data1[25] <= regfile:regfile_0.rd_data1[25]
rd_data1[26] <= regfile:regfile_0.rd_data1[26]
rd_data1[27] <= regfile:regfile_0.rd_data1[27]
rd_data1[28] <= regfile:regfile_0.rd_data1[28]
rd_data1[29] <= regfile:regfile_0.rd_data1[29]
rd_data1[30] <= regfile:regfile_0.rd_data1[30]
rd_data1[31] <= regfile:regfile_0.rd_data1[31]
sign_extend[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[16] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[17] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[18] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[19] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[20] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[21] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[22] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[23] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[24] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[25] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[26] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[27] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[28] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[29] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[30] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
sign_extend[31] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
wr_data[0] => regfile:regfile_0.wr_data[0]
wr_data[1] => regfile:regfile_0.wr_data[1]
wr_data[2] => regfile:regfile_0.wr_data[2]
wr_data[3] => regfile:regfile_0.wr_data[3]
wr_data[4] => regfile:regfile_0.wr_data[4]
wr_data[5] => regfile:regfile_0.wr_data[5]
wr_data[6] => regfile:regfile_0.wr_data[6]
wr_data[7] => regfile:regfile_0.wr_data[7]
wr_data[8] => regfile:regfile_0.wr_data[8]
wr_data[9] => regfile:regfile_0.wr_data[9]
wr_data[10] => regfile:regfile_0.wr_data[10]
wr_data[11] => regfile:regfile_0.wr_data[11]
wr_data[12] => regfile:regfile_0.wr_data[12]
wr_data[13] => regfile:regfile_0.wr_data[13]
wr_data[14] => regfile:regfile_0.wr_data[14]
wr_data[15] => regfile:regfile_0.wr_data[15]
wr_data[16] => regfile:regfile_0.wr_data[16]
wr_data[17] => regfile:regfile_0.wr_data[17]
wr_data[18] => regfile:regfile_0.wr_data[18]
wr_data[19] => regfile:regfile_0.wr_data[19]
wr_data[20] => regfile:regfile_0.wr_data[20]
wr_data[21] => regfile:regfile_0.wr_data[21]
wr_data[22] => regfile:regfile_0.wr_data[22]
wr_data[23] => regfile:regfile_0.wr_data[23]
wr_data[24] => regfile:regfile_0.wr_data[24]
wr_data[25] => regfile:regfile_0.wr_data[25]
wr_data[26] => regfile:regfile_0.wr_data[26]
wr_data[27] => regfile:regfile_0.wr_data[27]
wr_data[28] => regfile:regfile_0.wr_data[28]
wr_data[29] => regfile:regfile_0.wr_data[29]
wr_data[30] => regfile:regfile_0.wr_data[30]
wr_data[31] => regfile:regfile_0.wr_data[31]
branch <= decoder:decode_0.Branch
jump <= decoder:decode_0.Jump
memtoreg <= decoder:decode_0.MemtoReg
alucntrl[0] <= decoder:decode_0.ALUCntrl[0]
alucntrl[1] <= decoder:decode_0.ALUCntrl[1]
alucntrl[2] <= decoder:decode_0.ALUCntrl[2]
alucntrl[3] <= decoder:decode_0.ALUCntrl[3]
memwrite <= decoder:decode_0.MemWrite
alusrc <= decoder:decode_0.ALUSrc


|single_cycle_cpu|instruction_decode:i_decode|regfile:regfile_0
clk => regbank[31][0].CLK
clk => regbank[31][1].CLK
clk => regbank[31][2].CLK
clk => regbank[31][3].CLK
clk => regbank[31][4].CLK
clk => regbank[31][5].CLK
clk => regbank[31][6].CLK
clk => regbank[31][7].CLK
clk => regbank[31][8].CLK
clk => regbank[31][9].CLK
clk => regbank[31][10].CLK
clk => regbank[31][11].CLK
clk => regbank[31][12].CLK
clk => regbank[31][13].CLK
clk => regbank[31][14].CLK
clk => regbank[31][15].CLK
clk => regbank[31][16].CLK
clk => regbank[31][17].CLK
clk => regbank[31][18].CLK
clk => regbank[31][19].CLK
clk => regbank[31][20].CLK
clk => regbank[31][21].CLK
clk => regbank[31][22].CLK
clk => regbank[31][23].CLK
clk => regbank[31][24].CLK
clk => regbank[31][25].CLK
clk => regbank[31][26].CLK
clk => regbank[31][27].CLK
clk => regbank[31][28].CLK
clk => regbank[31][29].CLK
clk => regbank[31][30].CLK
clk => regbank[31][31].CLK
clk => regbank[30][0].CLK
clk => regbank[30][1].CLK
clk => regbank[30][2].CLK
clk => regbank[30][3].CLK
clk => regbank[30][4].CLK
clk => regbank[30][5].CLK
clk => regbank[30][6].CLK
clk => regbank[30][7].CLK
clk => regbank[30][8].CLK
clk => regbank[30][9].CLK
clk => regbank[30][10].CLK
clk => regbank[30][11].CLK
clk => regbank[30][12].CLK
clk => regbank[30][13].CLK
clk => regbank[30][14].CLK
clk => regbank[30][15].CLK
clk => regbank[30][16].CLK
clk => regbank[30][17].CLK
clk => regbank[30][18].CLK
clk => regbank[30][19].CLK
clk => regbank[30][20].CLK
clk => regbank[30][21].CLK
clk => regbank[30][22].CLK
clk => regbank[30][23].CLK
clk => regbank[30][24].CLK
clk => regbank[30][25].CLK
clk => regbank[30][26].CLK
clk => regbank[30][27].CLK
clk => regbank[30][28].CLK
clk => regbank[30][29].CLK
clk => regbank[30][30].CLK
clk => regbank[30][31].CLK
clk => regbank[29][0].CLK
clk => regbank[29][1].CLK
clk => regbank[29][2].CLK
clk => regbank[29][3].CLK
clk => regbank[29][4].CLK
clk => regbank[29][5].CLK
clk => regbank[29][6].CLK
clk => regbank[29][7].CLK
clk => regbank[29][8].CLK
clk => regbank[29][9].CLK
clk => regbank[29][10].CLK
clk => regbank[29][11].CLK
clk => regbank[29][12].CLK
clk => regbank[29][13].CLK
clk => regbank[29][14].CLK
clk => regbank[29][15].CLK
clk => regbank[29][16].CLK
clk => regbank[29][17].CLK
clk => regbank[29][18].CLK
clk => regbank[29][19].CLK
clk => regbank[29][20].CLK
clk => regbank[29][21].CLK
clk => regbank[29][22].CLK
clk => regbank[29][23].CLK
clk => regbank[29][24].CLK
clk => regbank[29][25].CLK
clk => regbank[29][26].CLK
clk => regbank[29][27].CLK
clk => regbank[29][28].CLK
clk => regbank[29][29].CLK
clk => regbank[29][30].CLK
clk => regbank[29][31].CLK
clk => regbank[28][0].CLK
clk => regbank[28][1].CLK
clk => regbank[28][2].CLK
clk => regbank[28][3].CLK
clk => regbank[28][4].CLK
clk => regbank[28][5].CLK
clk => regbank[28][6].CLK
clk => regbank[28][7].CLK
clk => regbank[28][8].CLK
clk => regbank[28][9].CLK
clk => regbank[28][10].CLK
clk => regbank[28][11].CLK
clk => regbank[28][12].CLK
clk => regbank[28][13].CLK
clk => regbank[28][14].CLK
clk => regbank[28][15].CLK
clk => regbank[28][16].CLK
clk => regbank[28][17].CLK
clk => regbank[28][18].CLK
clk => regbank[28][19].CLK
clk => regbank[28][20].CLK
clk => regbank[28][21].CLK
clk => regbank[28][22].CLK
clk => regbank[28][23].CLK
clk => regbank[28][24].CLK
clk => regbank[28][25].CLK
clk => regbank[28][26].CLK
clk => regbank[28][27].CLK
clk => regbank[28][28].CLK
clk => regbank[28][29].CLK
clk => regbank[28][30].CLK
clk => regbank[28][31].CLK
clk => regbank[27][0].CLK
clk => regbank[27][1].CLK
clk => regbank[27][2].CLK
clk => regbank[27][3].CLK
clk => regbank[27][4].CLK
clk => regbank[27][5].CLK
clk => regbank[27][6].CLK
clk => regbank[27][7].CLK
clk => regbank[27][8].CLK
clk => regbank[27][9].CLK
clk => regbank[27][10].CLK
clk => regbank[27][11].CLK
clk => regbank[27][12].CLK
clk => regbank[27][13].CLK
clk => regbank[27][14].CLK
clk => regbank[27][15].CLK
clk => regbank[27][16].CLK
clk => regbank[27][17].CLK
clk => regbank[27][18].CLK
clk => regbank[27][19].CLK
clk => regbank[27][20].CLK
clk => regbank[27][21].CLK
clk => regbank[27][22].CLK
clk => regbank[27][23].CLK
clk => regbank[27][24].CLK
clk => regbank[27][25].CLK
clk => regbank[27][26].CLK
clk => regbank[27][27].CLK
clk => regbank[27][28].CLK
clk => regbank[27][29].CLK
clk => regbank[27][30].CLK
clk => regbank[27][31].CLK
clk => regbank[26][0].CLK
clk => regbank[26][1].CLK
clk => regbank[26][2].CLK
clk => regbank[26][3].CLK
clk => regbank[26][4].CLK
clk => regbank[26][5].CLK
clk => regbank[26][6].CLK
clk => regbank[26][7].CLK
clk => regbank[26][8].CLK
clk => regbank[26][9].CLK
clk => regbank[26][10].CLK
clk => regbank[26][11].CLK
clk => regbank[26][12].CLK
clk => regbank[26][13].CLK
clk => regbank[26][14].CLK
clk => regbank[26][15].CLK
clk => regbank[26][16].CLK
clk => regbank[26][17].CLK
clk => regbank[26][18].CLK
clk => regbank[26][19].CLK
clk => regbank[26][20].CLK
clk => regbank[26][21].CLK
clk => regbank[26][22].CLK
clk => regbank[26][23].CLK
clk => regbank[26][24].CLK
clk => regbank[26][25].CLK
clk => regbank[26][26].CLK
clk => regbank[26][27].CLK
clk => regbank[26][28].CLK
clk => regbank[26][29].CLK
clk => regbank[26][30].CLK
clk => regbank[26][31].CLK
clk => regbank[25][0].CLK
clk => regbank[25][1].CLK
clk => regbank[25][2].CLK
clk => regbank[25][3].CLK
clk => regbank[25][4].CLK
clk => regbank[25][5].CLK
clk => regbank[25][6].CLK
clk => regbank[25][7].CLK
clk => regbank[25][8].CLK
clk => regbank[25][9].CLK
clk => regbank[25][10].CLK
clk => regbank[25][11].CLK
clk => regbank[25][12].CLK
clk => regbank[25][13].CLK
clk => regbank[25][14].CLK
clk => regbank[25][15].CLK
clk => regbank[25][16].CLK
clk => regbank[25][17].CLK
clk => regbank[25][18].CLK
clk => regbank[25][19].CLK
clk => regbank[25][20].CLK
clk => regbank[25][21].CLK
clk => regbank[25][22].CLK
clk => regbank[25][23].CLK
clk => regbank[25][24].CLK
clk => regbank[25][25].CLK
clk => regbank[25][26].CLK
clk => regbank[25][27].CLK
clk => regbank[25][28].CLK
clk => regbank[25][29].CLK
clk => regbank[25][30].CLK
clk => regbank[25][31].CLK
clk => regbank[24][0].CLK
clk => regbank[24][1].CLK
clk => regbank[24][2].CLK
clk => regbank[24][3].CLK
clk => regbank[24][4].CLK
clk => regbank[24][5].CLK
clk => regbank[24][6].CLK
clk => regbank[24][7].CLK
clk => regbank[24][8].CLK
clk => regbank[24][9].CLK
clk => regbank[24][10].CLK
clk => regbank[24][11].CLK
clk => regbank[24][12].CLK
clk => regbank[24][13].CLK
clk => regbank[24][14].CLK
clk => regbank[24][15].CLK
clk => regbank[24][16].CLK
clk => regbank[24][17].CLK
clk => regbank[24][18].CLK
clk => regbank[24][19].CLK
clk => regbank[24][20].CLK
clk => regbank[24][21].CLK
clk => regbank[24][22].CLK
clk => regbank[24][23].CLK
clk => regbank[24][24].CLK
clk => regbank[24][25].CLK
clk => regbank[24][26].CLK
clk => regbank[24][27].CLK
clk => regbank[24][28].CLK
clk => regbank[24][29].CLK
clk => regbank[24][30].CLK
clk => regbank[24][31].CLK
clk => regbank[23][0].CLK
clk => regbank[23][1].CLK
clk => regbank[23][2].CLK
clk => regbank[23][3].CLK
clk => regbank[23][4].CLK
clk => regbank[23][5].CLK
clk => regbank[23][6].CLK
clk => regbank[23][7].CLK
clk => regbank[23][8].CLK
clk => regbank[23][9].CLK
clk => regbank[23][10].CLK
clk => regbank[23][11].CLK
clk => regbank[23][12].CLK
clk => regbank[23][13].CLK
clk => regbank[23][14].CLK
clk => regbank[23][15].CLK
clk => regbank[23][16].CLK
clk => regbank[23][17].CLK
clk => regbank[23][18].CLK
clk => regbank[23][19].CLK
clk => regbank[23][20].CLK
clk => regbank[23][21].CLK
clk => regbank[23][22].CLK
clk => regbank[23][23].CLK
clk => regbank[23][24].CLK
clk => regbank[23][25].CLK
clk => regbank[23][26].CLK
clk => regbank[23][27].CLK
clk => regbank[23][28].CLK
clk => regbank[23][29].CLK
clk => regbank[23][30].CLK
clk => regbank[23][31].CLK
clk => regbank[22][0].CLK
clk => regbank[22][1].CLK
clk => regbank[22][2].CLK
clk => regbank[22][3].CLK
clk => regbank[22][4].CLK
clk => regbank[22][5].CLK
clk => regbank[22][6].CLK
clk => regbank[22][7].CLK
clk => regbank[22][8].CLK
clk => regbank[22][9].CLK
clk => regbank[22][10].CLK
clk => regbank[22][11].CLK
clk => regbank[22][12].CLK
clk => regbank[22][13].CLK
clk => regbank[22][14].CLK
clk => regbank[22][15].CLK
clk => regbank[22][16].CLK
clk => regbank[22][17].CLK
clk => regbank[22][18].CLK
clk => regbank[22][19].CLK
clk => regbank[22][20].CLK
clk => regbank[22][21].CLK
clk => regbank[22][22].CLK
clk => regbank[22][23].CLK
clk => regbank[22][24].CLK
clk => regbank[22][25].CLK
clk => regbank[22][26].CLK
clk => regbank[22][27].CLK
clk => regbank[22][28].CLK
clk => regbank[22][29].CLK
clk => regbank[22][30].CLK
clk => regbank[22][31].CLK
clk => regbank[21][0].CLK
clk => regbank[21][1].CLK
clk => regbank[21][2].CLK
clk => regbank[21][3].CLK
clk => regbank[21][4].CLK
clk => regbank[21][5].CLK
clk => regbank[21][6].CLK
clk => regbank[21][7].CLK
clk => regbank[21][8].CLK
clk => regbank[21][9].CLK
clk => regbank[21][10].CLK
clk => regbank[21][11].CLK
clk => regbank[21][12].CLK
clk => regbank[21][13].CLK
clk => regbank[21][14].CLK
clk => regbank[21][15].CLK
clk => regbank[21][16].CLK
clk => regbank[21][17].CLK
clk => regbank[21][18].CLK
clk => regbank[21][19].CLK
clk => regbank[21][20].CLK
clk => regbank[21][21].CLK
clk => regbank[21][22].CLK
clk => regbank[21][23].CLK
clk => regbank[21][24].CLK
clk => regbank[21][25].CLK
clk => regbank[21][26].CLK
clk => regbank[21][27].CLK
clk => regbank[21][28].CLK
clk => regbank[21][29].CLK
clk => regbank[21][30].CLK
clk => regbank[21][31].CLK
clk => regbank[20][0].CLK
clk => regbank[20][1].CLK
clk => regbank[20][2].CLK
clk => regbank[20][3].CLK
clk => regbank[20][4].CLK
clk => regbank[20][5].CLK
clk => regbank[20][6].CLK
clk => regbank[20][7].CLK
clk => regbank[20][8].CLK
clk => regbank[20][9].CLK
clk => regbank[20][10].CLK
clk => regbank[20][11].CLK
clk => regbank[20][12].CLK
clk => regbank[20][13].CLK
clk => regbank[20][14].CLK
clk => regbank[20][15].CLK
clk => regbank[20][16].CLK
clk => regbank[20][17].CLK
clk => regbank[20][18].CLK
clk => regbank[20][19].CLK
clk => regbank[20][20].CLK
clk => regbank[20][21].CLK
clk => regbank[20][22].CLK
clk => regbank[20][23].CLK
clk => regbank[20][24].CLK
clk => regbank[20][25].CLK
clk => regbank[20][26].CLK
clk => regbank[20][27].CLK
clk => regbank[20][28].CLK
clk => regbank[20][29].CLK
clk => regbank[20][30].CLK
clk => regbank[20][31].CLK
clk => regbank[19][0].CLK
clk => regbank[19][1].CLK
clk => regbank[19][2].CLK
clk => regbank[19][3].CLK
clk => regbank[19][4].CLK
clk => regbank[19][5].CLK
clk => regbank[19][6].CLK
clk => regbank[19][7].CLK
clk => regbank[19][8].CLK
clk => regbank[19][9].CLK
clk => regbank[19][10].CLK
clk => regbank[19][11].CLK
clk => regbank[19][12].CLK
clk => regbank[19][13].CLK
clk => regbank[19][14].CLK
clk => regbank[19][15].CLK
clk => regbank[19][16].CLK
clk => regbank[19][17].CLK
clk => regbank[19][18].CLK
clk => regbank[19][19].CLK
clk => regbank[19][20].CLK
clk => regbank[19][21].CLK
clk => regbank[19][22].CLK
clk => regbank[19][23].CLK
clk => regbank[19][24].CLK
clk => regbank[19][25].CLK
clk => regbank[19][26].CLK
clk => regbank[19][27].CLK
clk => regbank[19][28].CLK
clk => regbank[19][29].CLK
clk => regbank[19][30].CLK
clk => regbank[19][31].CLK
clk => regbank[18][0].CLK
clk => regbank[18][1].CLK
clk => regbank[18][2].CLK
clk => regbank[18][3].CLK
clk => regbank[18][4].CLK
clk => regbank[18][5].CLK
clk => regbank[18][6].CLK
clk => regbank[18][7].CLK
clk => regbank[18][8].CLK
clk => regbank[18][9].CLK
clk => regbank[18][10].CLK
clk => regbank[18][11].CLK
clk => regbank[18][12].CLK
clk => regbank[18][13].CLK
clk => regbank[18][14].CLK
clk => regbank[18][15].CLK
clk => regbank[18][16].CLK
clk => regbank[18][17].CLK
clk => regbank[18][18].CLK
clk => regbank[18][19].CLK
clk => regbank[18][20].CLK
clk => regbank[18][21].CLK
clk => regbank[18][22].CLK
clk => regbank[18][23].CLK
clk => regbank[18][24].CLK
clk => regbank[18][25].CLK
clk => regbank[18][26].CLK
clk => regbank[18][27].CLK
clk => regbank[18][28].CLK
clk => regbank[18][29].CLK
clk => regbank[18][30].CLK
clk => regbank[18][31].CLK
clk => regbank[17][0].CLK
clk => regbank[17][1].CLK
clk => regbank[17][2].CLK
clk => regbank[17][3].CLK
clk => regbank[17][4].CLK
clk => regbank[17][5].CLK
clk => regbank[17][6].CLK
clk => regbank[17][7].CLK
clk => regbank[17][8].CLK
clk => regbank[17][9].CLK
clk => regbank[17][10].CLK
clk => regbank[17][11].CLK
clk => regbank[17][12].CLK
clk => regbank[17][13].CLK
clk => regbank[17][14].CLK
clk => regbank[17][15].CLK
clk => regbank[17][16].CLK
clk => regbank[17][17].CLK
clk => regbank[17][18].CLK
clk => regbank[17][19].CLK
clk => regbank[17][20].CLK
clk => regbank[17][21].CLK
clk => regbank[17][22].CLK
clk => regbank[17][23].CLK
clk => regbank[17][24].CLK
clk => regbank[17][25].CLK
clk => regbank[17][26].CLK
clk => regbank[17][27].CLK
clk => regbank[17][28].CLK
clk => regbank[17][29].CLK
clk => regbank[17][30].CLK
clk => regbank[17][31].CLK
clk => regbank[16][0].CLK
clk => regbank[16][1].CLK
clk => regbank[16][2].CLK
clk => regbank[16][3].CLK
clk => regbank[16][4].CLK
clk => regbank[16][5].CLK
clk => regbank[16][6].CLK
clk => regbank[16][7].CLK
clk => regbank[16][8].CLK
clk => regbank[16][9].CLK
clk => regbank[16][10].CLK
clk => regbank[16][11].CLK
clk => regbank[16][12].CLK
clk => regbank[16][13].CLK
clk => regbank[16][14].CLK
clk => regbank[16][15].CLK
clk => regbank[16][16].CLK
clk => regbank[16][17].CLK
clk => regbank[16][18].CLK
clk => regbank[16][19].CLK
clk => regbank[16][20].CLK
clk => regbank[16][21].CLK
clk => regbank[16][22].CLK
clk => regbank[16][23].CLK
clk => regbank[16][24].CLK
clk => regbank[16][25].CLK
clk => regbank[16][26].CLK
clk => regbank[16][27].CLK
clk => regbank[16][28].CLK
clk => regbank[16][29].CLK
clk => regbank[16][30].CLK
clk => regbank[16][31].CLK
clk => regbank[15][0].CLK
clk => regbank[15][1].CLK
clk => regbank[15][2].CLK
clk => regbank[15][3].CLK
clk => regbank[15][4].CLK
clk => regbank[15][5].CLK
clk => regbank[15][6].CLK
clk => regbank[15][7].CLK
clk => regbank[15][8].CLK
clk => regbank[15][9].CLK
clk => regbank[15][10].CLK
clk => regbank[15][11].CLK
clk => regbank[15][12].CLK
clk => regbank[15][13].CLK
clk => regbank[15][14].CLK
clk => regbank[15][15].CLK
clk => regbank[15][16].CLK
clk => regbank[15][17].CLK
clk => regbank[15][18].CLK
clk => regbank[15][19].CLK
clk => regbank[15][20].CLK
clk => regbank[15][21].CLK
clk => regbank[15][22].CLK
clk => regbank[15][23].CLK
clk => regbank[15][24].CLK
clk => regbank[15][25].CLK
clk => regbank[15][26].CLK
clk => regbank[15][27].CLK
clk => regbank[15][28].CLK
clk => regbank[15][29].CLK
clk => regbank[15][30].CLK
clk => regbank[15][31].CLK
clk => regbank[14][0].CLK
clk => regbank[14][1].CLK
clk => regbank[14][2].CLK
clk => regbank[14][3].CLK
clk => regbank[14][4].CLK
clk => regbank[14][5].CLK
clk => regbank[14][6].CLK
clk => regbank[14][7].CLK
clk => regbank[14][8].CLK
clk => regbank[14][9].CLK
clk => regbank[14][10].CLK
clk => regbank[14][11].CLK
clk => regbank[14][12].CLK
clk => regbank[14][13].CLK
clk => regbank[14][14].CLK
clk => regbank[14][15].CLK
clk => regbank[14][16].CLK
clk => regbank[14][17].CLK
clk => regbank[14][18].CLK
clk => regbank[14][19].CLK
clk => regbank[14][20].CLK
clk => regbank[14][21].CLK
clk => regbank[14][22].CLK
clk => regbank[14][23].CLK
clk => regbank[14][24].CLK
clk => regbank[14][25].CLK
clk => regbank[14][26].CLK
clk => regbank[14][27].CLK
clk => regbank[14][28].CLK
clk => regbank[14][29].CLK
clk => regbank[14][30].CLK
clk => regbank[14][31].CLK
clk => regbank[13][0].CLK
clk => regbank[13][1].CLK
clk => regbank[13][2].CLK
clk => regbank[13][3].CLK
clk => regbank[13][4].CLK
clk => regbank[13][5].CLK
clk => regbank[13][6].CLK
clk => regbank[13][7].CLK
clk => regbank[13][8].CLK
clk => regbank[13][9].CLK
clk => regbank[13][10].CLK
clk => regbank[13][11].CLK
clk => regbank[13][12].CLK
clk => regbank[13][13].CLK
clk => regbank[13][14].CLK
clk => regbank[13][15].CLK
clk => regbank[13][16].CLK
clk => regbank[13][17].CLK
clk => regbank[13][18].CLK
clk => regbank[13][19].CLK
clk => regbank[13][20].CLK
clk => regbank[13][21].CLK
clk => regbank[13][22].CLK
clk => regbank[13][23].CLK
clk => regbank[13][24].CLK
clk => regbank[13][25].CLK
clk => regbank[13][26].CLK
clk => regbank[13][27].CLK
clk => regbank[13][28].CLK
clk => regbank[13][29].CLK
clk => regbank[13][30].CLK
clk => regbank[13][31].CLK
clk => regbank[12][0].CLK
clk => regbank[12][1].CLK
clk => regbank[12][2].CLK
clk => regbank[12][3].CLK
clk => regbank[12][4].CLK
clk => regbank[12][5].CLK
clk => regbank[12][6].CLK
clk => regbank[12][7].CLK
clk => regbank[12][8].CLK
clk => regbank[12][9].CLK
clk => regbank[12][10].CLK
clk => regbank[12][11].CLK
clk => regbank[12][12].CLK
clk => regbank[12][13].CLK
clk => regbank[12][14].CLK
clk => regbank[12][15].CLK
clk => regbank[12][16].CLK
clk => regbank[12][17].CLK
clk => regbank[12][18].CLK
clk => regbank[12][19].CLK
clk => regbank[12][20].CLK
clk => regbank[12][21].CLK
clk => regbank[12][22].CLK
clk => regbank[12][23].CLK
clk => regbank[12][24].CLK
clk => regbank[12][25].CLK
clk => regbank[12][26].CLK
clk => regbank[12][27].CLK
clk => regbank[12][28].CLK
clk => regbank[12][29].CLK
clk => regbank[12][30].CLK
clk => regbank[12][31].CLK
clk => regbank[11][0].CLK
clk => regbank[11][1].CLK
clk => regbank[11][2].CLK
clk => regbank[11][3].CLK
clk => regbank[11][4].CLK
clk => regbank[11][5].CLK
clk => regbank[11][6].CLK
clk => regbank[11][7].CLK
clk => regbank[11][8].CLK
clk => regbank[11][9].CLK
clk => regbank[11][10].CLK
clk => regbank[11][11].CLK
clk => regbank[11][12].CLK
clk => regbank[11][13].CLK
clk => regbank[11][14].CLK
clk => regbank[11][15].CLK
clk => regbank[11][16].CLK
clk => regbank[11][17].CLK
clk => regbank[11][18].CLK
clk => regbank[11][19].CLK
clk => regbank[11][20].CLK
clk => regbank[11][21].CLK
clk => regbank[11][22].CLK
clk => regbank[11][23].CLK
clk => regbank[11][24].CLK
clk => regbank[11][25].CLK
clk => regbank[11][26].CLK
clk => regbank[11][27].CLK
clk => regbank[11][28].CLK
clk => regbank[11][29].CLK
clk => regbank[11][30].CLK
clk => regbank[11][31].CLK
clk => regbank[10][0].CLK
clk => regbank[10][1].CLK
clk => regbank[10][2].CLK
clk => regbank[10][3].CLK
clk => regbank[10][4].CLK
clk => regbank[10][5].CLK
clk => regbank[10][6].CLK
clk => regbank[10][7].CLK
clk => regbank[10][8].CLK
clk => regbank[10][9].CLK
clk => regbank[10][10].CLK
clk => regbank[10][11].CLK
clk => regbank[10][12].CLK
clk => regbank[10][13].CLK
clk => regbank[10][14].CLK
clk => regbank[10][15].CLK
clk => regbank[10][16].CLK
clk => regbank[10][17].CLK
clk => regbank[10][18].CLK
clk => regbank[10][19].CLK
clk => regbank[10][20].CLK
clk => regbank[10][21].CLK
clk => regbank[10][22].CLK
clk => regbank[10][23].CLK
clk => regbank[10][24].CLK
clk => regbank[10][25].CLK
clk => regbank[10][26].CLK
clk => regbank[10][27].CLK
clk => regbank[10][28].CLK
clk => regbank[10][29].CLK
clk => regbank[10][30].CLK
clk => regbank[10][31].CLK
clk => regbank[9][0].CLK
clk => regbank[9][1].CLK
clk => regbank[9][2].CLK
clk => regbank[9][3].CLK
clk => regbank[9][4].CLK
clk => regbank[9][5].CLK
clk => regbank[9][6].CLK
clk => regbank[9][7].CLK
clk => regbank[9][8].CLK
clk => regbank[9][9].CLK
clk => regbank[9][10].CLK
clk => regbank[9][11].CLK
clk => regbank[9][12].CLK
clk => regbank[9][13].CLK
clk => regbank[9][14].CLK
clk => regbank[9][15].CLK
clk => regbank[9][16].CLK
clk => regbank[9][17].CLK
clk => regbank[9][18].CLK
clk => regbank[9][19].CLK
clk => regbank[9][20].CLK
clk => regbank[9][21].CLK
clk => regbank[9][22].CLK
clk => regbank[9][23].CLK
clk => regbank[9][24].CLK
clk => regbank[9][25].CLK
clk => regbank[9][26].CLK
clk => regbank[9][27].CLK
clk => regbank[9][28].CLK
clk => regbank[9][29].CLK
clk => regbank[9][30].CLK
clk => regbank[9][31].CLK
clk => regbank[8][0].CLK
clk => regbank[8][1].CLK
clk => regbank[8][2].CLK
clk => regbank[8][3].CLK
clk => regbank[8][4].CLK
clk => regbank[8][5].CLK
clk => regbank[8][6].CLK
clk => regbank[8][7].CLK
clk => regbank[8][8].CLK
clk => regbank[8][9].CLK
clk => regbank[8][10].CLK
clk => regbank[8][11].CLK
clk => regbank[8][12].CLK
clk => regbank[8][13].CLK
clk => regbank[8][14].CLK
clk => regbank[8][15].CLK
clk => regbank[8][16].CLK
clk => regbank[8][17].CLK
clk => regbank[8][18].CLK
clk => regbank[8][19].CLK
clk => regbank[8][20].CLK
clk => regbank[8][21].CLK
clk => regbank[8][22].CLK
clk => regbank[8][23].CLK
clk => regbank[8][24].CLK
clk => regbank[8][25].CLK
clk => regbank[8][26].CLK
clk => regbank[8][27].CLK
clk => regbank[8][28].CLK
clk => regbank[8][29].CLK
clk => regbank[8][30].CLK
clk => regbank[8][31].CLK
clk => regbank[7][0].CLK
clk => regbank[7][1].CLK
clk => regbank[7][2].CLK
clk => regbank[7][3].CLK
clk => regbank[7][4].CLK
clk => regbank[7][5].CLK
clk => regbank[7][6].CLK
clk => regbank[7][7].CLK
clk => regbank[7][8].CLK
clk => regbank[7][9].CLK
clk => regbank[7][10].CLK
clk => regbank[7][11].CLK
clk => regbank[7][12].CLK
clk => regbank[7][13].CLK
clk => regbank[7][14].CLK
clk => regbank[7][15].CLK
clk => regbank[7][16].CLK
clk => regbank[7][17].CLK
clk => regbank[7][18].CLK
clk => regbank[7][19].CLK
clk => regbank[7][20].CLK
clk => regbank[7][21].CLK
clk => regbank[7][22].CLK
clk => regbank[7][23].CLK
clk => regbank[7][24].CLK
clk => regbank[7][25].CLK
clk => regbank[7][26].CLK
clk => regbank[7][27].CLK
clk => regbank[7][28].CLK
clk => regbank[7][29].CLK
clk => regbank[7][30].CLK
clk => regbank[7][31].CLK
clk => regbank[6][0].CLK
clk => regbank[6][1].CLK
clk => regbank[6][2].CLK
clk => regbank[6][3].CLK
clk => regbank[6][4].CLK
clk => regbank[6][5].CLK
clk => regbank[6][6].CLK
clk => regbank[6][7].CLK
clk => regbank[6][8].CLK
clk => regbank[6][9].CLK
clk => regbank[6][10].CLK
clk => regbank[6][11].CLK
clk => regbank[6][12].CLK
clk => regbank[6][13].CLK
clk => regbank[6][14].CLK
clk => regbank[6][15].CLK
clk => regbank[6][16].CLK
clk => regbank[6][17].CLK
clk => regbank[6][18].CLK
clk => regbank[6][19].CLK
clk => regbank[6][20].CLK
clk => regbank[6][21].CLK
clk => regbank[6][22].CLK
clk => regbank[6][23].CLK
clk => regbank[6][24].CLK
clk => regbank[6][25].CLK
clk => regbank[6][26].CLK
clk => regbank[6][27].CLK
clk => regbank[6][28].CLK
clk => regbank[6][29].CLK
clk => regbank[6][30].CLK
clk => regbank[6][31].CLK
clk => regbank[5][0].CLK
clk => regbank[5][1].CLK
clk => regbank[5][2].CLK
clk => regbank[5][3].CLK
clk => regbank[5][4].CLK
clk => regbank[5][5].CLK
clk => regbank[5][6].CLK
clk => regbank[5][7].CLK
clk => regbank[5][8].CLK
clk => regbank[5][9].CLK
clk => regbank[5][10].CLK
clk => regbank[5][11].CLK
clk => regbank[5][12].CLK
clk => regbank[5][13].CLK
clk => regbank[5][14].CLK
clk => regbank[5][15].CLK
clk => regbank[5][16].CLK
clk => regbank[5][17].CLK
clk => regbank[5][18].CLK
clk => regbank[5][19].CLK
clk => regbank[5][20].CLK
clk => regbank[5][21].CLK
clk => regbank[5][22].CLK
clk => regbank[5][23].CLK
clk => regbank[5][24].CLK
clk => regbank[5][25].CLK
clk => regbank[5][26].CLK
clk => regbank[5][27].CLK
clk => regbank[5][28].CLK
clk => regbank[5][29].CLK
clk => regbank[5][30].CLK
clk => regbank[5][31].CLK
clk => regbank[4][0].CLK
clk => regbank[4][1].CLK
clk => regbank[4][2].CLK
clk => regbank[4][3].CLK
clk => regbank[4][4].CLK
clk => regbank[4][5].CLK
clk => regbank[4][6].CLK
clk => regbank[4][7].CLK
clk => regbank[4][8].CLK
clk => regbank[4][9].CLK
clk => regbank[4][10].CLK
clk => regbank[4][11].CLK
clk => regbank[4][12].CLK
clk => regbank[4][13].CLK
clk => regbank[4][14].CLK
clk => regbank[4][15].CLK
clk => regbank[4][16].CLK
clk => regbank[4][17].CLK
clk => regbank[4][18].CLK
clk => regbank[4][19].CLK
clk => regbank[4][20].CLK
clk => regbank[4][21].CLK
clk => regbank[4][22].CLK
clk => regbank[4][23].CLK
clk => regbank[4][24].CLK
clk => regbank[4][25].CLK
clk => regbank[4][26].CLK
clk => regbank[4][27].CLK
clk => regbank[4][28].CLK
clk => regbank[4][29].CLK
clk => regbank[4][30].CLK
clk => regbank[4][31].CLK
clk => regbank[3][0].CLK
clk => regbank[3][1].CLK
clk => regbank[3][2].CLK
clk => regbank[3][3].CLK
clk => regbank[3][4].CLK
clk => regbank[3][5].CLK
clk => regbank[3][6].CLK
clk => regbank[3][7].CLK
clk => regbank[3][8].CLK
clk => regbank[3][9].CLK
clk => regbank[3][10].CLK
clk => regbank[3][11].CLK
clk => regbank[3][12].CLK
clk => regbank[3][13].CLK
clk => regbank[3][14].CLK
clk => regbank[3][15].CLK
clk => regbank[3][16].CLK
clk => regbank[3][17].CLK
clk => regbank[3][18].CLK
clk => regbank[3][19].CLK
clk => regbank[3][20].CLK
clk => regbank[3][21].CLK
clk => regbank[3][22].CLK
clk => regbank[3][23].CLK
clk => regbank[3][24].CLK
clk => regbank[3][25].CLK
clk => regbank[3][26].CLK
clk => regbank[3][27].CLK
clk => regbank[3][28].CLK
clk => regbank[3][29].CLK
clk => regbank[3][30].CLK
clk => regbank[3][31].CLK
clk => regbank[2][0].CLK
clk => regbank[2][1].CLK
clk => regbank[2][2].CLK
clk => regbank[2][3].CLK
clk => regbank[2][4].CLK
clk => regbank[2][5].CLK
clk => regbank[2][6].CLK
clk => regbank[2][7].CLK
clk => regbank[2][8].CLK
clk => regbank[2][9].CLK
clk => regbank[2][10].CLK
clk => regbank[2][11].CLK
clk => regbank[2][12].CLK
clk => regbank[2][13].CLK
clk => regbank[2][14].CLK
clk => regbank[2][15].CLK
clk => regbank[2][16].CLK
clk => regbank[2][17].CLK
clk => regbank[2][18].CLK
clk => regbank[2][19].CLK
clk => regbank[2][20].CLK
clk => regbank[2][21].CLK
clk => regbank[2][22].CLK
clk => regbank[2][23].CLK
clk => regbank[2][24].CLK
clk => regbank[2][25].CLK
clk => regbank[2][26].CLK
clk => regbank[2][27].CLK
clk => regbank[2][28].CLK
clk => regbank[2][29].CLK
clk => regbank[2][30].CLK
clk => regbank[2][31].CLK
clk => regbank[1][0].CLK
clk => regbank[1][1].CLK
clk => regbank[1][2].CLK
clk => regbank[1][3].CLK
clk => regbank[1][4].CLK
clk => regbank[1][5].CLK
clk => regbank[1][6].CLK
clk => regbank[1][7].CLK
clk => regbank[1][8].CLK
clk => regbank[1][9].CLK
clk => regbank[1][10].CLK
clk => regbank[1][11].CLK
clk => regbank[1][12].CLK
clk => regbank[1][13].CLK
clk => regbank[1][14].CLK
clk => regbank[1][15].CLK
clk => regbank[1][16].CLK
clk => regbank[1][17].CLK
clk => regbank[1][18].CLK
clk => regbank[1][19].CLK
clk => regbank[1][20].CLK
clk => regbank[1][21].CLK
clk => regbank[1][22].CLK
clk => regbank[1][23].CLK
clk => regbank[1][24].CLK
clk => regbank[1][25].CLK
clk => regbank[1][26].CLK
clk => regbank[1][27].CLK
clk => regbank[1][28].CLK
clk => regbank[1][29].CLK
clk => regbank[1][30].CLK
clk => regbank[1][31].CLK
clk => regbank[0][0].CLK
clk => regbank[0][1].CLK
clk => regbank[0][2].CLK
clk => regbank[0][3].CLK
clk => regbank[0][4].CLK
clk => regbank[0][5].CLK
clk => regbank[0][6].CLK
clk => regbank[0][7].CLK
clk => regbank[0][8].CLK
clk => regbank[0][9].CLK
clk => regbank[0][10].CLK
clk => regbank[0][11].CLK
clk => regbank[0][12].CLK
clk => regbank[0][13].CLK
clk => regbank[0][14].CLK
clk => regbank[0][15].CLK
clk => regbank[0][16].CLK
clk => regbank[0][17].CLK
clk => regbank[0][18].CLK
clk => regbank[0][19].CLK
clk => regbank[0][20].CLK
clk => regbank[0][21].CLK
clk => regbank[0][22].CLK
clk => regbank[0][23].CLK
clk => regbank[0][24].CLK
clk => regbank[0][25].CLK
clk => regbank[0][26].CLK
clk => regbank[0][27].CLK
clk => regbank[0][28].CLK
clk => regbank[0][29].CLK
clk => regbank[0][30].CLK
clk => regbank[0][31].CLK
reset => regbank[31][0].ACLR
reset => regbank[31][1].ACLR
reset => regbank[31][2].ACLR
reset => regbank[31][3].ACLR
reset => regbank[31][4].ACLR
reset => regbank[31][5].ACLR
reset => regbank[31][6].ACLR
reset => regbank[31][7].ACLR
reset => regbank[31][8].ACLR
reset => regbank[31][9].ACLR
reset => regbank[31][10].ACLR
reset => regbank[31][11].ACLR
reset => regbank[31][12].ACLR
reset => regbank[31][13].ACLR
reset => regbank[31][14].ACLR
reset => regbank[31][15].ACLR
reset => regbank[31][16].ACLR
reset => regbank[31][17].ACLR
reset => regbank[31][18].ACLR
reset => regbank[31][19].ACLR
reset => regbank[31][20].ACLR
reset => regbank[31][21].ACLR
reset => regbank[31][22].ACLR
reset => regbank[31][23].ACLR
reset => regbank[31][24].ACLR
reset => regbank[31][25].ACLR
reset => regbank[31][26].ACLR
reset => regbank[31][27].ACLR
reset => regbank[31][28].ACLR
reset => regbank[31][29].ACLR
reset => regbank[31][30].ACLR
reset => regbank[31][31].ACLR
reset => regbank[30][0].ACLR
reset => regbank[30][1].ACLR
reset => regbank[30][2].ACLR
reset => regbank[30][3].ACLR
reset => regbank[30][4].ACLR
reset => regbank[30][5].ACLR
reset => regbank[30][6].ACLR
reset => regbank[30][7].ACLR
reset => regbank[30][8].ACLR
reset => regbank[30][9].ACLR
reset => regbank[30][10].ACLR
reset => regbank[30][11].ACLR
reset => regbank[30][12].ACLR
reset => regbank[30][13].ACLR
reset => regbank[30][14].ACLR
reset => regbank[30][15].ACLR
reset => regbank[30][16].ACLR
reset => regbank[30][17].ACLR
reset => regbank[30][18].ACLR
reset => regbank[30][19].ACLR
reset => regbank[30][20].ACLR
reset => regbank[30][21].ACLR
reset => regbank[30][22].ACLR
reset => regbank[30][23].ACLR
reset => regbank[30][24].ACLR
reset => regbank[30][25].ACLR
reset => regbank[30][26].ACLR
reset => regbank[30][27].ACLR
reset => regbank[30][28].ACLR
reset => regbank[30][29].ACLR
reset => regbank[30][30].ACLR
reset => regbank[30][31].ACLR
reset => regbank[29][0].ACLR
reset => regbank[29][1].ACLR
reset => regbank[29][2].ACLR
reset => regbank[29][3].ACLR
reset => regbank[29][4].ACLR
reset => regbank[29][5].ACLR
reset => regbank[29][6].ACLR
reset => regbank[29][7].ACLR
reset => regbank[29][8].ACLR
reset => regbank[29][9].ACLR
reset => regbank[29][10].ACLR
reset => regbank[29][11].ACLR
reset => regbank[29][12].ACLR
reset => regbank[29][13].ACLR
reset => regbank[29][14].ACLR
reset => regbank[29][15].ACLR
reset => regbank[29][16].ACLR
reset => regbank[29][17].ACLR
reset => regbank[29][18].ACLR
reset => regbank[29][19].ACLR
reset => regbank[29][20].ACLR
reset => regbank[29][21].ACLR
reset => regbank[29][22].ACLR
reset => regbank[29][23].ACLR
reset => regbank[29][24].ACLR
reset => regbank[29][25].ACLR
reset => regbank[29][26].ACLR
reset => regbank[29][27].ACLR
reset => regbank[29][28].ACLR
reset => regbank[29][29].ACLR
reset => regbank[29][30].ACLR
reset => regbank[29][31].ACLR
reset => regbank[28][0].ACLR
reset => regbank[28][1].ACLR
reset => regbank[28][2].ACLR
reset => regbank[28][3].ACLR
reset => regbank[28][4].ACLR
reset => regbank[28][5].ACLR
reset => regbank[28][6].ACLR
reset => regbank[28][7].ACLR
reset => regbank[28][8].ACLR
reset => regbank[28][9].ACLR
reset => regbank[28][10].ACLR
reset => regbank[28][11].ACLR
reset => regbank[28][12].ACLR
reset => regbank[28][13].ACLR
reset => regbank[28][14].ACLR
reset => regbank[28][15].ACLR
reset => regbank[28][16].ACLR
reset => regbank[28][17].ACLR
reset => regbank[28][18].ACLR
reset => regbank[28][19].ACLR
reset => regbank[28][20].ACLR
reset => regbank[28][21].ACLR
reset => regbank[28][22].ACLR
reset => regbank[28][23].ACLR
reset => regbank[28][24].ACLR
reset => regbank[28][25].ACLR
reset => regbank[28][26].ACLR
reset => regbank[28][27].ACLR
reset => regbank[28][28].ACLR
reset => regbank[28][29].ACLR
reset => regbank[28][30].ACLR
reset => regbank[28][31].ACLR
reset => regbank[27][0].ACLR
reset => regbank[27][1].ACLR
reset => regbank[27][2].ACLR
reset => regbank[27][3].ACLR
reset => regbank[27][4].ACLR
reset => regbank[27][5].ACLR
reset => regbank[27][6].ACLR
reset => regbank[27][7].ACLR
reset => regbank[27][8].ACLR
reset => regbank[27][9].ACLR
reset => regbank[27][10].ACLR
reset => regbank[27][11].ACLR
reset => regbank[27][12].ACLR
reset => regbank[27][13].ACLR
reset => regbank[27][14].ACLR
reset => regbank[27][15].ACLR
reset => regbank[27][16].ACLR
reset => regbank[27][17].ACLR
reset => regbank[27][18].ACLR
reset => regbank[27][19].ACLR
reset => regbank[27][20].ACLR
reset => regbank[27][21].ACLR
reset => regbank[27][22].ACLR
reset => regbank[27][23].ACLR
reset => regbank[27][24].ACLR
reset => regbank[27][25].ACLR
reset => regbank[27][26].ACLR
reset => regbank[27][27].ACLR
reset => regbank[27][28].ACLR
reset => regbank[27][29].ACLR
reset => regbank[27][30].ACLR
reset => regbank[27][31].ACLR
reset => regbank[26][0].ACLR
reset => regbank[26][1].ACLR
reset => regbank[26][2].ACLR
reset => regbank[26][3].ACLR
reset => regbank[26][4].ACLR
reset => regbank[26][5].ACLR
reset => regbank[26][6].ACLR
reset => regbank[26][7].ACLR
reset => regbank[26][8].ACLR
reset => regbank[26][9].ACLR
reset => regbank[26][10].ACLR
reset => regbank[26][11].ACLR
reset => regbank[26][12].ACLR
reset => regbank[26][13].ACLR
reset => regbank[26][14].ACLR
reset => regbank[26][15].ACLR
reset => regbank[26][16].ACLR
reset => regbank[26][17].ACLR
reset => regbank[26][18].ACLR
reset => regbank[26][19].ACLR
reset => regbank[26][20].ACLR
reset => regbank[26][21].ACLR
reset => regbank[26][22].ACLR
reset => regbank[26][23].ACLR
reset => regbank[26][24].ACLR
reset => regbank[26][25].ACLR
reset => regbank[26][26].ACLR
reset => regbank[26][27].ACLR
reset => regbank[26][28].ACLR
reset => regbank[26][29].ACLR
reset => regbank[26][30].ACLR
reset => regbank[26][31].ACLR
reset => regbank[25][0].ACLR
reset => regbank[25][1].ACLR
reset => regbank[25][2].ACLR
reset => regbank[25][3].ACLR
reset => regbank[25][4].ACLR
reset => regbank[25][5].ACLR
reset => regbank[25][6].ACLR
reset => regbank[25][7].ACLR
reset => regbank[25][8].ACLR
reset => regbank[25][9].ACLR
reset => regbank[25][10].ACLR
reset => regbank[25][11].ACLR
reset => regbank[25][12].ACLR
reset => regbank[25][13].ACLR
reset => regbank[25][14].ACLR
reset => regbank[25][15].ACLR
reset => regbank[25][16].ACLR
reset => regbank[25][17].ACLR
reset => regbank[25][18].ACLR
reset => regbank[25][19].ACLR
reset => regbank[25][20].ACLR
reset => regbank[25][21].ACLR
reset => regbank[25][22].ACLR
reset => regbank[25][23].ACLR
reset => regbank[25][24].ACLR
reset => regbank[25][25].ACLR
reset => regbank[25][26].ACLR
reset => regbank[25][27].ACLR
reset => regbank[25][28].ACLR
reset => regbank[25][29].ACLR
reset => regbank[25][30].ACLR
reset => regbank[25][31].ACLR
reset => regbank[24][0].ACLR
reset => regbank[24][1].ACLR
reset => regbank[24][2].ACLR
reset => regbank[24][3].ACLR
reset => regbank[24][4].ACLR
reset => regbank[24][5].ACLR
reset => regbank[24][6].ACLR
reset => regbank[24][7].ACLR
reset => regbank[24][8].ACLR
reset => regbank[24][9].ACLR
reset => regbank[24][10].ACLR
reset => regbank[24][11].ACLR
reset => regbank[24][12].ACLR
reset => regbank[24][13].ACLR
reset => regbank[24][14].ACLR
reset => regbank[24][15].ACLR
reset => regbank[24][16].ACLR
reset => regbank[24][17].ACLR
reset => regbank[24][18].ACLR
reset => regbank[24][19].ACLR
reset => regbank[24][20].ACLR
reset => regbank[24][21].ACLR
reset => regbank[24][22].ACLR
reset => regbank[24][23].ACLR
reset => regbank[24][24].ACLR
reset => regbank[24][25].ACLR
reset => regbank[24][26].ACLR
reset => regbank[24][27].ACLR
reset => regbank[24][28].ACLR
reset => regbank[24][29].ACLR
reset => regbank[24][30].ACLR
reset => regbank[24][31].ACLR
reset => regbank[23][0].ACLR
reset => regbank[23][1].ACLR
reset => regbank[23][2].ACLR
reset => regbank[23][3].ACLR
reset => regbank[23][4].ACLR
reset => regbank[23][5].ACLR
reset => regbank[23][6].ACLR
reset => regbank[23][7].ACLR
reset => regbank[23][8].ACLR
reset => regbank[23][9].ACLR
reset => regbank[23][10].ACLR
reset => regbank[23][11].ACLR
reset => regbank[23][12].ACLR
reset => regbank[23][13].ACLR
reset => regbank[23][14].ACLR
reset => regbank[23][15].ACLR
reset => regbank[23][16].ACLR
reset => regbank[23][17].ACLR
reset => regbank[23][18].ACLR
reset => regbank[23][19].ACLR
reset => regbank[23][20].ACLR
reset => regbank[23][21].ACLR
reset => regbank[23][22].ACLR
reset => regbank[23][23].ACLR
reset => regbank[23][24].ACLR
reset => regbank[23][25].ACLR
reset => regbank[23][26].ACLR
reset => regbank[23][27].ACLR
reset => regbank[23][28].ACLR
reset => regbank[23][29].ACLR
reset => regbank[23][30].ACLR
reset => regbank[23][31].ACLR
reset => regbank[22][0].ACLR
reset => regbank[22][1].ACLR
reset => regbank[22][2].ACLR
reset => regbank[22][3].ACLR
reset => regbank[22][4].ACLR
reset => regbank[22][5].ACLR
reset => regbank[22][6].ACLR
reset => regbank[22][7].ACLR
reset => regbank[22][8].ACLR
reset => regbank[22][9].ACLR
reset => regbank[22][10].ACLR
reset => regbank[22][11].ACLR
reset => regbank[22][12].ACLR
reset => regbank[22][13].ACLR
reset => regbank[22][14].ACLR
reset => regbank[22][15].ACLR
reset => regbank[22][16].ACLR
reset => regbank[22][17].ACLR
reset => regbank[22][18].ACLR
reset => regbank[22][19].ACLR
reset => regbank[22][20].ACLR
reset => regbank[22][21].ACLR
reset => regbank[22][22].ACLR
reset => regbank[22][23].ACLR
reset => regbank[22][24].ACLR
reset => regbank[22][25].ACLR
reset => regbank[22][26].ACLR
reset => regbank[22][27].ACLR
reset => regbank[22][28].ACLR
reset => regbank[22][29].ACLR
reset => regbank[22][30].ACLR
reset => regbank[22][31].ACLR
reset => regbank[21][0].ACLR
reset => regbank[21][1].ACLR
reset => regbank[21][2].ACLR
reset => regbank[21][3].ACLR
reset => regbank[21][4].ACLR
reset => regbank[21][5].ACLR
reset => regbank[21][6].ACLR
reset => regbank[21][7].ACLR
reset => regbank[21][8].ACLR
reset => regbank[21][9].ACLR
reset => regbank[21][10].ACLR
reset => regbank[21][11].ACLR
reset => regbank[21][12].ACLR
reset => regbank[21][13].ACLR
reset => regbank[21][14].ACLR
reset => regbank[21][15].ACLR
reset => regbank[21][16].ACLR
reset => regbank[21][17].ACLR
reset => regbank[21][18].ACLR
reset => regbank[21][19].ACLR
reset => regbank[21][20].ACLR
reset => regbank[21][21].ACLR
reset => regbank[21][22].ACLR
reset => regbank[21][23].ACLR
reset => regbank[21][24].ACLR
reset => regbank[21][25].ACLR
reset => regbank[21][26].ACLR
reset => regbank[21][27].ACLR
reset => regbank[21][28].ACLR
reset => regbank[21][29].ACLR
reset => regbank[21][30].ACLR
reset => regbank[21][31].ACLR
reset => regbank[20][0].ACLR
reset => regbank[20][1].ACLR
reset => regbank[20][2].ACLR
reset => regbank[20][3].ACLR
reset => regbank[20][4].ACLR
reset => regbank[20][5].ACLR
reset => regbank[20][6].ACLR
reset => regbank[20][7].ACLR
reset => regbank[20][8].ACLR
reset => regbank[20][9].ACLR
reset => regbank[20][10].ACLR
reset => regbank[20][11].ACLR
reset => regbank[20][12].ACLR
reset => regbank[20][13].ACLR
reset => regbank[20][14].ACLR
reset => regbank[20][15].ACLR
reset => regbank[20][16].ACLR
reset => regbank[20][17].ACLR
reset => regbank[20][18].ACLR
reset => regbank[20][19].ACLR
reset => regbank[20][20].ACLR
reset => regbank[20][21].ACLR
reset => regbank[20][22].ACLR
reset => regbank[20][23].ACLR
reset => regbank[20][24].ACLR
reset => regbank[20][25].ACLR
reset => regbank[20][26].ACLR
reset => regbank[20][27].ACLR
reset => regbank[20][28].ACLR
reset => regbank[20][29].ACLR
reset => regbank[20][30].ACLR
reset => regbank[20][31].ACLR
reset => regbank[19][0].ACLR
reset => regbank[19][1].ACLR
reset => regbank[19][2].ACLR
reset => regbank[19][3].ACLR
reset => regbank[19][4].ACLR
reset => regbank[19][5].ACLR
reset => regbank[19][6].ACLR
reset => regbank[19][7].ACLR
reset => regbank[19][8].ACLR
reset => regbank[19][9].ACLR
reset => regbank[19][10].ACLR
reset => regbank[19][11].ACLR
reset => regbank[19][12].ACLR
reset => regbank[19][13].ACLR
reset => regbank[19][14].ACLR
reset => regbank[19][15].ACLR
reset => regbank[19][16].ACLR
reset => regbank[19][17].ACLR
reset => regbank[19][18].ACLR
reset => regbank[19][19].ACLR
reset => regbank[19][20].ACLR
reset => regbank[19][21].ACLR
reset => regbank[19][22].ACLR
reset => regbank[19][23].ACLR
reset => regbank[19][24].ACLR
reset => regbank[19][25].ACLR
reset => regbank[19][26].ACLR
reset => regbank[19][27].ACLR
reset => regbank[19][28].ACLR
reset => regbank[19][29].ACLR
reset => regbank[19][30].ACLR
reset => regbank[19][31].ACLR
reset => regbank[18][0].ACLR
reset => regbank[18][1].ACLR
reset => regbank[18][2].ACLR
reset => regbank[18][3].ACLR
reset => regbank[18][4].ACLR
reset => regbank[18][5].ACLR
reset => regbank[18][6].ACLR
reset => regbank[18][7].ACLR
reset => regbank[18][8].ACLR
reset => regbank[18][9].ACLR
reset => regbank[18][10].ACLR
reset => regbank[18][11].ACLR
reset => regbank[18][12].ACLR
reset => regbank[18][13].ACLR
reset => regbank[18][14].ACLR
reset => regbank[18][15].ACLR
reset => regbank[18][16].ACLR
reset => regbank[18][17].ACLR
reset => regbank[18][18].ACLR
reset => regbank[18][19].ACLR
reset => regbank[18][20].ACLR
reset => regbank[18][21].ACLR
reset => regbank[18][22].ACLR
reset => regbank[18][23].ACLR
reset => regbank[18][24].ACLR
reset => regbank[18][25].ACLR
reset => regbank[18][26].ACLR
reset => regbank[18][27].ACLR
reset => regbank[18][28].ACLR
reset => regbank[18][29].ACLR
reset => regbank[18][30].ACLR
reset => regbank[18][31].ACLR
reset => regbank[17][0].ACLR
reset => regbank[17][1].ACLR
reset => regbank[17][2].ACLR
reset => regbank[17][3].ACLR
reset => regbank[17][4].ACLR
reset => regbank[17][5].ACLR
reset => regbank[17][6].ACLR
reset => regbank[17][7].ACLR
reset => regbank[17][8].ACLR
reset => regbank[17][9].ACLR
reset => regbank[17][10].ACLR
reset => regbank[17][11].ACLR
reset => regbank[17][12].ACLR
reset => regbank[17][13].ACLR
reset => regbank[17][14].ACLR
reset => regbank[17][15].ACLR
reset => regbank[17][16].ACLR
reset => regbank[17][17].ACLR
reset => regbank[17][18].ACLR
reset => regbank[17][19].ACLR
reset => regbank[17][20].ACLR
reset => regbank[17][21].ACLR
reset => regbank[17][22].ACLR
reset => regbank[17][23].ACLR
reset => regbank[17][24].ACLR
reset => regbank[17][25].ACLR
reset => regbank[17][26].ACLR
reset => regbank[17][27].ACLR
reset => regbank[17][28].ACLR
reset => regbank[17][29].ACLR
reset => regbank[17][30].ACLR
reset => regbank[17][31].ACLR
reset => regbank[16][0].ACLR
reset => regbank[16][1].ACLR
reset => regbank[16][2].ACLR
reset => regbank[16][3].ACLR
reset => regbank[16][4].ACLR
reset => regbank[16][5].ACLR
reset => regbank[16][6].ACLR
reset => regbank[16][7].ACLR
reset => regbank[16][8].ACLR
reset => regbank[16][9].ACLR
reset => regbank[16][10].ACLR
reset => regbank[16][11].ACLR
reset => regbank[16][12].ACLR
reset => regbank[16][13].ACLR
reset => regbank[16][14].ACLR
reset => regbank[16][15].ACLR
reset => regbank[16][16].ACLR
reset => regbank[16][17].ACLR
reset => regbank[16][18].ACLR
reset => regbank[16][19].ACLR
reset => regbank[16][20].ACLR
reset => regbank[16][21].ACLR
reset => regbank[16][22].ACLR
reset => regbank[16][23].ACLR
reset => regbank[16][24].ACLR
reset => regbank[16][25].ACLR
reset => regbank[16][26].ACLR
reset => regbank[16][27].ACLR
reset => regbank[16][28].ACLR
reset => regbank[16][29].ACLR
reset => regbank[16][30].ACLR
reset => regbank[16][31].ACLR
reset => regbank[15][0].ACLR
reset => regbank[15][1].ACLR
reset => regbank[15][2].ACLR
reset => regbank[15][3].ACLR
reset => regbank[15][4].ACLR
reset => regbank[15][5].ACLR
reset => regbank[15][6].ACLR
reset => regbank[15][7].ACLR
reset => regbank[15][8].ACLR
reset => regbank[15][9].ACLR
reset => regbank[15][10].ACLR
reset => regbank[15][11].ACLR
reset => regbank[15][12].ACLR
reset => regbank[15][13].ACLR
reset => regbank[15][14].ACLR
reset => regbank[15][15].ACLR
reset => regbank[15][16].ACLR
reset => regbank[15][17].ACLR
reset => regbank[15][18].ACLR
reset => regbank[15][19].ACLR
reset => regbank[15][20].ACLR
reset => regbank[15][21].ACLR
reset => regbank[15][22].ACLR
reset => regbank[15][23].ACLR
reset => regbank[15][24].ACLR
reset => regbank[15][25].ACLR
reset => regbank[15][26].ACLR
reset => regbank[15][27].ACLR
reset => regbank[15][28].ACLR
reset => regbank[15][29].ACLR
reset => regbank[15][30].ACLR
reset => regbank[15][31].ACLR
reset => regbank[14][0].ACLR
reset => regbank[14][1].ACLR
reset => regbank[14][2].ACLR
reset => regbank[14][3].ACLR
reset => regbank[14][4].ACLR
reset => regbank[14][5].ACLR
reset => regbank[14][6].ACLR
reset => regbank[14][7].ACLR
reset => regbank[14][8].ACLR
reset => regbank[14][9].ACLR
reset => regbank[14][10].ACLR
reset => regbank[14][11].ACLR
reset => regbank[14][12].ACLR
reset => regbank[14][13].ACLR
reset => regbank[14][14].ACLR
reset => regbank[14][15].ACLR
reset => regbank[14][16].ACLR
reset => regbank[14][17].ACLR
reset => regbank[14][18].ACLR
reset => regbank[14][19].ACLR
reset => regbank[14][20].ACLR
reset => regbank[14][21].ACLR
reset => regbank[14][22].ACLR
reset => regbank[14][23].ACLR
reset => regbank[14][24].ACLR
reset => regbank[14][25].ACLR
reset => regbank[14][26].ACLR
reset => regbank[14][27].ACLR
reset => regbank[14][28].ACLR
reset => regbank[14][29].ACLR
reset => regbank[14][30].ACLR
reset => regbank[14][31].ACLR
reset => regbank[13][0].ACLR
reset => regbank[13][1].ACLR
reset => regbank[13][2].ACLR
reset => regbank[13][3].ACLR
reset => regbank[13][4].ACLR
reset => regbank[13][5].ACLR
reset => regbank[13][6].ACLR
reset => regbank[13][7].ACLR
reset => regbank[13][8].ACLR
reset => regbank[13][9].ACLR
reset => regbank[13][10].ACLR
reset => regbank[13][11].ACLR
reset => regbank[13][12].ACLR
reset => regbank[13][13].ACLR
reset => regbank[13][14].ACLR
reset => regbank[13][15].ACLR
reset => regbank[13][16].ACLR
reset => regbank[13][17].ACLR
reset => regbank[13][18].ACLR
reset => regbank[13][19].ACLR
reset => regbank[13][20].ACLR
reset => regbank[13][21].ACLR
reset => regbank[13][22].ACLR
reset => regbank[13][23].ACLR
reset => regbank[13][24].ACLR
reset => regbank[13][25].ACLR
reset => regbank[13][26].ACLR
reset => regbank[13][27].ACLR
reset => regbank[13][28].ACLR
reset => regbank[13][29].ACLR
reset => regbank[13][30].ACLR
reset => regbank[13][31].ACLR
reset => regbank[12][0].ACLR
reset => regbank[12][1].ACLR
reset => regbank[12][2].ACLR
reset => regbank[12][3].ACLR
reset => regbank[12][4].ACLR
reset => regbank[12][5].ACLR
reset => regbank[12][6].ACLR
reset => regbank[12][7].ACLR
reset => regbank[12][8].ACLR
reset => regbank[12][9].ACLR
reset => regbank[12][10].ACLR
reset => regbank[12][11].ACLR
reset => regbank[12][12].ACLR
reset => regbank[12][13].ACLR
reset => regbank[12][14].ACLR
reset => regbank[12][15].ACLR
reset => regbank[12][16].ACLR
reset => regbank[12][17].ACLR
reset => regbank[12][18].ACLR
reset => regbank[12][19].ACLR
reset => regbank[12][20].ACLR
reset => regbank[12][21].ACLR
reset => regbank[12][22].ACLR
reset => regbank[12][23].ACLR
reset => regbank[12][24].ACLR
reset => regbank[12][25].ACLR
reset => regbank[12][26].ACLR
reset => regbank[12][27].ACLR
reset => regbank[12][28].ACLR
reset => regbank[12][29].ACLR
reset => regbank[12][30].ACLR
reset => regbank[12][31].ACLR
reset => regbank[11][0].ACLR
reset => regbank[11][1].ACLR
reset => regbank[11][2].ACLR
reset => regbank[11][3].ACLR
reset => regbank[11][4].ACLR
reset => regbank[11][5].ACLR
reset => regbank[11][6].ACLR
reset => regbank[11][7].ACLR
reset => regbank[11][8].ACLR
reset => regbank[11][9].ACLR
reset => regbank[11][10].ACLR
reset => regbank[11][11].ACLR
reset => regbank[11][12].ACLR
reset => regbank[11][13].ACLR
reset => regbank[11][14].ACLR
reset => regbank[11][15].ACLR
reset => regbank[11][16].ACLR
reset => regbank[11][17].ACLR
reset => regbank[11][18].ACLR
reset => regbank[11][19].ACLR
reset => regbank[11][20].ACLR
reset => regbank[11][21].ACLR
reset => regbank[11][22].ACLR
reset => regbank[11][23].ACLR
reset => regbank[11][24].ACLR
reset => regbank[11][25].ACLR
reset => regbank[11][26].ACLR
reset => regbank[11][27].ACLR
reset => regbank[11][28].ACLR
reset => regbank[11][29].ACLR
reset => regbank[11][30].ACLR
reset => regbank[11][31].ACLR
reset => regbank[10][0].ACLR
reset => regbank[10][1].ACLR
reset => regbank[10][2].ACLR
reset => regbank[10][3].ACLR
reset => regbank[10][4].ACLR
reset => regbank[10][5].ACLR
reset => regbank[10][6].ACLR
reset => regbank[10][7].ACLR
reset => regbank[10][8].ACLR
reset => regbank[10][9].ACLR
reset => regbank[10][10].ACLR
reset => regbank[10][11].ACLR
reset => regbank[10][12].ACLR
reset => regbank[10][13].ACLR
reset => regbank[10][14].ACLR
reset => regbank[10][15].ACLR
reset => regbank[10][16].ACLR
reset => regbank[10][17].ACLR
reset => regbank[10][18].ACLR
reset => regbank[10][19].ACLR
reset => regbank[10][20].ACLR
reset => regbank[10][21].ACLR
reset => regbank[10][22].ACLR
reset => regbank[10][23].ACLR
reset => regbank[10][24].ACLR
reset => regbank[10][25].ACLR
reset => regbank[10][26].ACLR
reset => regbank[10][27].ACLR
reset => regbank[10][28].ACLR
reset => regbank[10][29].ACLR
reset => regbank[10][30].ACLR
reset => regbank[10][31].ACLR
reset => regbank[9][0].ACLR
reset => regbank[9][1].ACLR
reset => regbank[9][2].ACLR
reset => regbank[9][3].ACLR
reset => regbank[9][4].ACLR
reset => regbank[9][5].ACLR
reset => regbank[9][6].ACLR
reset => regbank[9][7].ACLR
reset => regbank[9][8].ACLR
reset => regbank[9][9].ACLR
reset => regbank[9][10].ACLR
reset => regbank[9][11].ACLR
reset => regbank[9][12].ACLR
reset => regbank[9][13].ACLR
reset => regbank[9][14].ACLR
reset => regbank[9][15].ACLR
reset => regbank[9][16].ACLR
reset => regbank[9][17].ACLR
reset => regbank[9][18].ACLR
reset => regbank[9][19].ACLR
reset => regbank[9][20].ACLR
reset => regbank[9][21].ACLR
reset => regbank[9][22].ACLR
reset => regbank[9][23].ACLR
reset => regbank[9][24].ACLR
reset => regbank[9][25].ACLR
reset => regbank[9][26].ACLR
reset => regbank[9][27].ACLR
reset => regbank[9][28].ACLR
reset => regbank[9][29].ACLR
reset => regbank[9][30].ACLR
reset => regbank[9][31].ACLR
reset => regbank[8][0].ACLR
reset => regbank[8][1].ACLR
reset => regbank[8][2].ACLR
reset => regbank[8][3].ACLR
reset => regbank[8][4].ACLR
reset => regbank[8][5].ACLR
reset => regbank[8][6].ACLR
reset => regbank[8][7].ACLR
reset => regbank[8][8].ACLR
reset => regbank[8][9].ACLR
reset => regbank[8][10].ACLR
reset => regbank[8][11].ACLR
reset => regbank[8][12].ACLR
reset => regbank[8][13].ACLR
reset => regbank[8][14].ACLR
reset => regbank[8][15].ACLR
reset => regbank[8][16].ACLR
reset => regbank[8][17].ACLR
reset => regbank[8][18].ACLR
reset => regbank[8][19].ACLR
reset => regbank[8][20].ACLR
reset => regbank[8][21].ACLR
reset => regbank[8][22].ACLR
reset => regbank[8][23].ACLR
reset => regbank[8][24].ACLR
reset => regbank[8][25].ACLR
reset => regbank[8][26].ACLR
reset => regbank[8][27].ACLR
reset => regbank[8][28].ACLR
reset => regbank[8][29].ACLR
reset => regbank[8][30].ACLR
reset => regbank[8][31].ACLR
reset => regbank[7][0].ACLR
reset => regbank[7][1].ACLR
reset => regbank[7][2].ACLR
reset => regbank[7][3].ACLR
reset => regbank[7][4].ACLR
reset => regbank[7][5].ACLR
reset => regbank[7][6].ACLR
reset => regbank[7][7].ACLR
reset => regbank[7][8].ACLR
reset => regbank[7][9].ACLR
reset => regbank[7][10].ACLR
reset => regbank[7][11].ACLR
reset => regbank[7][12].ACLR
reset => regbank[7][13].ACLR
reset => regbank[7][14].ACLR
reset => regbank[7][15].ACLR
reset => regbank[7][16].ACLR
reset => regbank[7][17].ACLR
reset => regbank[7][18].ACLR
reset => regbank[7][19].ACLR
reset => regbank[7][20].ACLR
reset => regbank[7][21].ACLR
reset => regbank[7][22].ACLR
reset => regbank[7][23].ACLR
reset => regbank[7][24].ACLR
reset => regbank[7][25].ACLR
reset => regbank[7][26].ACLR
reset => regbank[7][27].ACLR
reset => regbank[7][28].ACLR
reset => regbank[7][29].ACLR
reset => regbank[7][30].ACLR
reset => regbank[7][31].ACLR
reset => regbank[6][0].ACLR
reset => regbank[6][1].ACLR
reset => regbank[6][2].ACLR
reset => regbank[6][3].ACLR
reset => regbank[6][4].ACLR
reset => regbank[6][5].ACLR
reset => regbank[6][6].ACLR
reset => regbank[6][7].ACLR
reset => regbank[6][8].ACLR
reset => regbank[6][9].ACLR
reset => regbank[6][10].ACLR
reset => regbank[6][11].ACLR
reset => regbank[6][12].ACLR
reset => regbank[6][13].ACLR
reset => regbank[6][14].ACLR
reset => regbank[6][15].ACLR
reset => regbank[6][16].ACLR
reset => regbank[6][17].ACLR
reset => regbank[6][18].ACLR
reset => regbank[6][19].ACLR
reset => regbank[6][20].ACLR
reset => regbank[6][21].ACLR
reset => regbank[6][22].ACLR
reset => regbank[6][23].ACLR
reset => regbank[6][24].ACLR
reset => regbank[6][25].ACLR
reset => regbank[6][26].ACLR
reset => regbank[6][27].ACLR
reset => regbank[6][28].ACLR
reset => regbank[6][29].ACLR
reset => regbank[6][30].ACLR
reset => regbank[6][31].ACLR
reset => regbank[5][0].ACLR
reset => regbank[5][1].ACLR
reset => regbank[5][2].ACLR
reset => regbank[5][3].ACLR
reset => regbank[5][4].ACLR
reset => regbank[5][5].ACLR
reset => regbank[5][6].ACLR
reset => regbank[5][7].ACLR
reset => regbank[5][8].ACLR
reset => regbank[5][9].ACLR
reset => regbank[5][10].ACLR
reset => regbank[5][11].ACLR
reset => regbank[5][12].ACLR
reset => regbank[5][13].ACLR
reset => regbank[5][14].ACLR
reset => regbank[5][15].ACLR
reset => regbank[5][16].ACLR
reset => regbank[5][17].ACLR
reset => regbank[5][18].ACLR
reset => regbank[5][19].ACLR
reset => regbank[5][20].ACLR
reset => regbank[5][21].ACLR
reset => regbank[5][22].ACLR
reset => regbank[5][23].ACLR
reset => regbank[5][24].ACLR
reset => regbank[5][25].ACLR
reset => regbank[5][26].ACLR
reset => regbank[5][27].ACLR
reset => regbank[5][28].ACLR
reset => regbank[5][29].ACLR
reset => regbank[5][30].ACLR
reset => regbank[5][31].ACLR
reset => regbank[4][0].ACLR
reset => regbank[4][1].ACLR
reset => regbank[4][2].ACLR
reset => regbank[4][3].ACLR
reset => regbank[4][4].ACLR
reset => regbank[4][5].ACLR
reset => regbank[4][6].ACLR
reset => regbank[4][7].ACLR
reset => regbank[4][8].ACLR
reset => regbank[4][9].ACLR
reset => regbank[4][10].ACLR
reset => regbank[4][11].ACLR
reset => regbank[4][12].ACLR
reset => regbank[4][13].ACLR
reset => regbank[4][14].ACLR
reset => regbank[4][15].ACLR
reset => regbank[4][16].ACLR
reset => regbank[4][17].ACLR
reset => regbank[4][18].ACLR
reset => regbank[4][19].ACLR
reset => regbank[4][20].ACLR
reset => regbank[4][21].ACLR
reset => regbank[4][22].ACLR
reset => regbank[4][23].ACLR
reset => regbank[4][24].ACLR
reset => regbank[4][25].ACLR
reset => regbank[4][26].ACLR
reset => regbank[4][27].ACLR
reset => regbank[4][28].ACLR
reset => regbank[4][29].ACLR
reset => regbank[4][30].ACLR
reset => regbank[4][31].ACLR
reset => regbank[3][0].ACLR
reset => regbank[3][1].ACLR
reset => regbank[3][2].ACLR
reset => regbank[3][3].ACLR
reset => regbank[3][4].ACLR
reset => regbank[3][5].ACLR
reset => regbank[3][6].ACLR
reset => regbank[3][7].ACLR
reset => regbank[3][8].ACLR
reset => regbank[3][9].ACLR
reset => regbank[3][10].ACLR
reset => regbank[3][11].ACLR
reset => regbank[3][12].ACLR
reset => regbank[3][13].ACLR
reset => regbank[3][14].ACLR
reset => regbank[3][15].ACLR
reset => regbank[3][16].ACLR
reset => regbank[3][17].ACLR
reset => regbank[3][18].ACLR
reset => regbank[3][19].ACLR
reset => regbank[3][20].ACLR
reset => regbank[3][21].ACLR
reset => regbank[3][22].ACLR
reset => regbank[3][23].ACLR
reset => regbank[3][24].ACLR
reset => regbank[3][25].ACLR
reset => regbank[3][26].ACLR
reset => regbank[3][27].ACLR
reset => regbank[3][28].ACLR
reset => regbank[3][29].ACLR
reset => regbank[3][30].ACLR
reset => regbank[3][31].ACLR
reset => regbank[2][0].ACLR
reset => regbank[2][1].ACLR
reset => regbank[2][2].ACLR
reset => regbank[2][3].ACLR
reset => regbank[2][4].ACLR
reset => regbank[2][5].ACLR
reset => regbank[2][6].ACLR
reset => regbank[2][7].ACLR
reset => regbank[2][8].ACLR
reset => regbank[2][9].ACLR
reset => regbank[2][10].ACLR
reset => regbank[2][11].ACLR
reset => regbank[2][12].ACLR
reset => regbank[2][13].ACLR
reset => regbank[2][14].ACLR
reset => regbank[2][15].ACLR
reset => regbank[2][16].ACLR
reset => regbank[2][17].ACLR
reset => regbank[2][18].ACLR
reset => regbank[2][19].ACLR
reset => regbank[2][20].ACLR
reset => regbank[2][21].ACLR
reset => regbank[2][22].ACLR
reset => regbank[2][23].ACLR
reset => regbank[2][24].ACLR
reset => regbank[2][25].ACLR
reset => regbank[2][26].ACLR
reset => regbank[2][27].ACLR
reset => regbank[2][28].ACLR
reset => regbank[2][29].ACLR
reset => regbank[2][30].ACLR
reset => regbank[2][31].ACLR
reset => regbank[1][0].ACLR
reset => regbank[1][1].ACLR
reset => regbank[1][2].ACLR
reset => regbank[1][3].ACLR
reset => regbank[1][4].ACLR
reset => regbank[1][5].ACLR
reset => regbank[1][6].ACLR
reset => regbank[1][7].ACLR
reset => regbank[1][8].ACLR
reset => regbank[1][9].ACLR
reset => regbank[1][10].ACLR
reset => regbank[1][11].ACLR
reset => regbank[1][12].ACLR
reset => regbank[1][13].ACLR
reset => regbank[1][14].ACLR
reset => regbank[1][15].ACLR
reset => regbank[1][16].ACLR
reset => regbank[1][17].ACLR
reset => regbank[1][18].ACLR
reset => regbank[1][19].ACLR
reset => regbank[1][20].ACLR
reset => regbank[1][21].ACLR
reset => regbank[1][22].ACLR
reset => regbank[1][23].ACLR
reset => regbank[1][24].ACLR
reset => regbank[1][25].ACLR
reset => regbank[1][26].ACLR
reset => regbank[1][27].ACLR
reset => regbank[1][28].ACLR
reset => regbank[1][29].ACLR
reset => regbank[1][30].ACLR
reset => regbank[1][31].ACLR
reset => regbank[0][0].ACLR
reset => regbank[0][1].ACLR
reset => regbank[0][2].ACLR
reset => regbank[0][3].ACLR
reset => regbank[0][4].ACLR
reset => regbank[0][5].ACLR
reset => regbank[0][6].ACLR
reset => regbank[0][7].ACLR
reset => regbank[0][8].ACLR
reset => regbank[0][9].ACLR
reset => regbank[0][10].ACLR
reset => regbank[0][11].ACLR
reset => regbank[0][12].ACLR
reset => regbank[0][13].ACLR
reset => regbank[0][14].ACLR
reset => regbank[0][15].ACLR
reset => regbank[0][16].ACLR
reset => regbank[0][17].ACLR
reset => regbank[0][18].ACLR
reset => regbank[0][19].ACLR
reset => regbank[0][20].ACLR
reset => regbank[0][21].ACLR
reset => regbank[0][22].ACLR
reset => regbank[0][23].ACLR
reset => regbank[0][24].ACLR
reset => regbank[0][25].ACLR
reset => regbank[0][26].ACLR
reset => regbank[0][27].ACLR
reset => regbank[0][28].ACLR
reset => regbank[0][29].ACLR
reset => regbank[0][30].ACLR
reset => regbank[0][31].ACLR
rd_addr0[0] => Mux0.IN4
rd_addr0[0] => Mux1.IN4
rd_addr0[0] => Mux2.IN4
rd_addr0[0] => Mux3.IN4
rd_addr0[0] => Mux4.IN4
rd_addr0[0] => Mux5.IN4
rd_addr0[0] => Mux6.IN4
rd_addr0[0] => Mux7.IN4
rd_addr0[0] => Mux8.IN4
rd_addr0[0] => Mux9.IN4
rd_addr0[0] => Mux10.IN4
rd_addr0[0] => Mux11.IN4
rd_addr0[0] => Mux12.IN4
rd_addr0[0] => Mux13.IN4
rd_addr0[0] => Mux14.IN4
rd_addr0[0] => Mux15.IN4
rd_addr0[0] => Mux16.IN4
rd_addr0[0] => Mux17.IN4
rd_addr0[0] => Mux18.IN4
rd_addr0[0] => Mux19.IN4
rd_addr0[0] => Mux20.IN4
rd_addr0[0] => Mux21.IN4
rd_addr0[0] => Mux22.IN4
rd_addr0[0] => Mux23.IN4
rd_addr0[0] => Mux24.IN4
rd_addr0[0] => Mux25.IN4
rd_addr0[0] => Mux26.IN4
rd_addr0[0] => Mux27.IN4
rd_addr0[0] => Mux28.IN4
rd_addr0[0] => Mux29.IN4
rd_addr0[0] => Mux30.IN4
rd_addr0[0] => Mux31.IN4
rd_addr0[1] => Mux0.IN3
rd_addr0[1] => Mux1.IN3
rd_addr0[1] => Mux2.IN3
rd_addr0[1] => Mux3.IN3
rd_addr0[1] => Mux4.IN3
rd_addr0[1] => Mux5.IN3
rd_addr0[1] => Mux6.IN3
rd_addr0[1] => Mux7.IN3
rd_addr0[1] => Mux8.IN3
rd_addr0[1] => Mux9.IN3
rd_addr0[1] => Mux10.IN3
rd_addr0[1] => Mux11.IN3
rd_addr0[1] => Mux12.IN3
rd_addr0[1] => Mux13.IN3
rd_addr0[1] => Mux14.IN3
rd_addr0[1] => Mux15.IN3
rd_addr0[1] => Mux16.IN3
rd_addr0[1] => Mux17.IN3
rd_addr0[1] => Mux18.IN3
rd_addr0[1] => Mux19.IN3
rd_addr0[1] => Mux20.IN3
rd_addr0[1] => Mux21.IN3
rd_addr0[1] => Mux22.IN3
rd_addr0[1] => Mux23.IN3
rd_addr0[1] => Mux24.IN3
rd_addr0[1] => Mux25.IN3
rd_addr0[1] => Mux26.IN3
rd_addr0[1] => Mux27.IN3
rd_addr0[1] => Mux28.IN3
rd_addr0[1] => Mux29.IN3
rd_addr0[1] => Mux30.IN3
rd_addr0[1] => Mux31.IN3
rd_addr0[2] => Mux0.IN2
rd_addr0[2] => Mux1.IN2
rd_addr0[2] => Mux2.IN2
rd_addr0[2] => Mux3.IN2
rd_addr0[2] => Mux4.IN2
rd_addr0[2] => Mux5.IN2
rd_addr0[2] => Mux6.IN2
rd_addr0[2] => Mux7.IN2
rd_addr0[2] => Mux8.IN2
rd_addr0[2] => Mux9.IN2
rd_addr0[2] => Mux10.IN2
rd_addr0[2] => Mux11.IN2
rd_addr0[2] => Mux12.IN2
rd_addr0[2] => Mux13.IN2
rd_addr0[2] => Mux14.IN2
rd_addr0[2] => Mux15.IN2
rd_addr0[2] => Mux16.IN2
rd_addr0[2] => Mux17.IN2
rd_addr0[2] => Mux18.IN2
rd_addr0[2] => Mux19.IN2
rd_addr0[2] => Mux20.IN2
rd_addr0[2] => Mux21.IN2
rd_addr0[2] => Mux22.IN2
rd_addr0[2] => Mux23.IN2
rd_addr0[2] => Mux24.IN2
rd_addr0[2] => Mux25.IN2
rd_addr0[2] => Mux26.IN2
rd_addr0[2] => Mux27.IN2
rd_addr0[2] => Mux28.IN2
rd_addr0[2] => Mux29.IN2
rd_addr0[2] => Mux30.IN2
rd_addr0[2] => Mux31.IN2
rd_addr0[3] => Mux0.IN1
rd_addr0[3] => Mux1.IN1
rd_addr0[3] => Mux2.IN1
rd_addr0[3] => Mux3.IN1
rd_addr0[3] => Mux4.IN1
rd_addr0[3] => Mux5.IN1
rd_addr0[3] => Mux6.IN1
rd_addr0[3] => Mux7.IN1
rd_addr0[3] => Mux8.IN1
rd_addr0[3] => Mux9.IN1
rd_addr0[3] => Mux10.IN1
rd_addr0[3] => Mux11.IN1
rd_addr0[3] => Mux12.IN1
rd_addr0[3] => Mux13.IN1
rd_addr0[3] => Mux14.IN1
rd_addr0[3] => Mux15.IN1
rd_addr0[3] => Mux16.IN1
rd_addr0[3] => Mux17.IN1
rd_addr0[3] => Mux18.IN1
rd_addr0[3] => Mux19.IN1
rd_addr0[3] => Mux20.IN1
rd_addr0[3] => Mux21.IN1
rd_addr0[3] => Mux22.IN1
rd_addr0[3] => Mux23.IN1
rd_addr0[3] => Mux24.IN1
rd_addr0[3] => Mux25.IN1
rd_addr0[3] => Mux26.IN1
rd_addr0[3] => Mux27.IN1
rd_addr0[3] => Mux28.IN1
rd_addr0[3] => Mux29.IN1
rd_addr0[3] => Mux30.IN1
rd_addr0[3] => Mux31.IN1
rd_addr0[4] => Mux0.IN0
rd_addr0[4] => Mux1.IN0
rd_addr0[4] => Mux2.IN0
rd_addr0[4] => Mux3.IN0
rd_addr0[4] => Mux4.IN0
rd_addr0[4] => Mux5.IN0
rd_addr0[4] => Mux6.IN0
rd_addr0[4] => Mux7.IN0
rd_addr0[4] => Mux8.IN0
rd_addr0[4] => Mux9.IN0
rd_addr0[4] => Mux10.IN0
rd_addr0[4] => Mux11.IN0
rd_addr0[4] => Mux12.IN0
rd_addr0[4] => Mux13.IN0
rd_addr0[4] => Mux14.IN0
rd_addr0[4] => Mux15.IN0
rd_addr0[4] => Mux16.IN0
rd_addr0[4] => Mux17.IN0
rd_addr0[4] => Mux18.IN0
rd_addr0[4] => Mux19.IN0
rd_addr0[4] => Mux20.IN0
rd_addr0[4] => Mux21.IN0
rd_addr0[4] => Mux22.IN0
rd_addr0[4] => Mux23.IN0
rd_addr0[4] => Mux24.IN0
rd_addr0[4] => Mux25.IN0
rd_addr0[4] => Mux26.IN0
rd_addr0[4] => Mux27.IN0
rd_addr0[4] => Mux28.IN0
rd_addr0[4] => Mux29.IN0
rd_addr0[4] => Mux30.IN0
rd_addr0[4] => Mux31.IN0
rd_addr1[0] => Mux32.IN4
rd_addr1[0] => Mux33.IN4
rd_addr1[0] => Mux34.IN4
rd_addr1[0] => Mux35.IN4
rd_addr1[0] => Mux36.IN4
rd_addr1[0] => Mux37.IN4
rd_addr1[0] => Mux38.IN4
rd_addr1[0] => Mux39.IN4
rd_addr1[0] => Mux40.IN4
rd_addr1[0] => Mux41.IN4
rd_addr1[0] => Mux42.IN4
rd_addr1[0] => Mux43.IN4
rd_addr1[0] => Mux44.IN4
rd_addr1[0] => Mux45.IN4
rd_addr1[0] => Mux46.IN4
rd_addr1[0] => Mux47.IN4
rd_addr1[0] => Mux48.IN4
rd_addr1[0] => Mux49.IN4
rd_addr1[0] => Mux50.IN4
rd_addr1[0] => Mux51.IN4
rd_addr1[0] => Mux52.IN4
rd_addr1[0] => Mux53.IN4
rd_addr1[0] => Mux54.IN4
rd_addr1[0] => Mux55.IN4
rd_addr1[0] => Mux56.IN4
rd_addr1[0] => Mux57.IN4
rd_addr1[0] => Mux58.IN4
rd_addr1[0] => Mux59.IN4
rd_addr1[0] => Mux60.IN4
rd_addr1[0] => Mux61.IN4
rd_addr1[0] => Mux62.IN4
rd_addr1[0] => Mux63.IN4
rd_addr1[1] => Mux32.IN3
rd_addr1[1] => Mux33.IN3
rd_addr1[1] => Mux34.IN3
rd_addr1[1] => Mux35.IN3
rd_addr1[1] => Mux36.IN3
rd_addr1[1] => Mux37.IN3
rd_addr1[1] => Mux38.IN3
rd_addr1[1] => Mux39.IN3
rd_addr1[1] => Mux40.IN3
rd_addr1[1] => Mux41.IN3
rd_addr1[1] => Mux42.IN3
rd_addr1[1] => Mux43.IN3
rd_addr1[1] => Mux44.IN3
rd_addr1[1] => Mux45.IN3
rd_addr1[1] => Mux46.IN3
rd_addr1[1] => Mux47.IN3
rd_addr1[1] => Mux48.IN3
rd_addr1[1] => Mux49.IN3
rd_addr1[1] => Mux50.IN3
rd_addr1[1] => Mux51.IN3
rd_addr1[1] => Mux52.IN3
rd_addr1[1] => Mux53.IN3
rd_addr1[1] => Mux54.IN3
rd_addr1[1] => Mux55.IN3
rd_addr1[1] => Mux56.IN3
rd_addr1[1] => Mux57.IN3
rd_addr1[1] => Mux58.IN3
rd_addr1[1] => Mux59.IN3
rd_addr1[1] => Mux60.IN3
rd_addr1[1] => Mux61.IN3
rd_addr1[1] => Mux62.IN3
rd_addr1[1] => Mux63.IN3
rd_addr1[2] => Mux32.IN2
rd_addr1[2] => Mux33.IN2
rd_addr1[2] => Mux34.IN2
rd_addr1[2] => Mux35.IN2
rd_addr1[2] => Mux36.IN2
rd_addr1[2] => Mux37.IN2
rd_addr1[2] => Mux38.IN2
rd_addr1[2] => Mux39.IN2
rd_addr1[2] => Mux40.IN2
rd_addr1[2] => Mux41.IN2
rd_addr1[2] => Mux42.IN2
rd_addr1[2] => Mux43.IN2
rd_addr1[2] => Mux44.IN2
rd_addr1[2] => Mux45.IN2
rd_addr1[2] => Mux46.IN2
rd_addr1[2] => Mux47.IN2
rd_addr1[2] => Mux48.IN2
rd_addr1[2] => Mux49.IN2
rd_addr1[2] => Mux50.IN2
rd_addr1[2] => Mux51.IN2
rd_addr1[2] => Mux52.IN2
rd_addr1[2] => Mux53.IN2
rd_addr1[2] => Mux54.IN2
rd_addr1[2] => Mux55.IN2
rd_addr1[2] => Mux56.IN2
rd_addr1[2] => Mux57.IN2
rd_addr1[2] => Mux58.IN2
rd_addr1[2] => Mux59.IN2
rd_addr1[2] => Mux60.IN2
rd_addr1[2] => Mux61.IN2
rd_addr1[2] => Mux62.IN2
rd_addr1[2] => Mux63.IN2
rd_addr1[3] => Mux32.IN1
rd_addr1[3] => Mux33.IN1
rd_addr1[3] => Mux34.IN1
rd_addr1[3] => Mux35.IN1
rd_addr1[3] => Mux36.IN1
rd_addr1[3] => Mux37.IN1
rd_addr1[3] => Mux38.IN1
rd_addr1[3] => Mux39.IN1
rd_addr1[3] => Mux40.IN1
rd_addr1[3] => Mux41.IN1
rd_addr1[3] => Mux42.IN1
rd_addr1[3] => Mux43.IN1
rd_addr1[3] => Mux44.IN1
rd_addr1[3] => Mux45.IN1
rd_addr1[3] => Mux46.IN1
rd_addr1[3] => Mux47.IN1
rd_addr1[3] => Mux48.IN1
rd_addr1[3] => Mux49.IN1
rd_addr1[3] => Mux50.IN1
rd_addr1[3] => Mux51.IN1
rd_addr1[3] => Mux52.IN1
rd_addr1[3] => Mux53.IN1
rd_addr1[3] => Mux54.IN1
rd_addr1[3] => Mux55.IN1
rd_addr1[3] => Mux56.IN1
rd_addr1[3] => Mux57.IN1
rd_addr1[3] => Mux58.IN1
rd_addr1[3] => Mux59.IN1
rd_addr1[3] => Mux60.IN1
rd_addr1[3] => Mux61.IN1
rd_addr1[3] => Mux62.IN1
rd_addr1[3] => Mux63.IN1
rd_addr1[4] => Mux32.IN0
rd_addr1[4] => Mux33.IN0
rd_addr1[4] => Mux34.IN0
rd_addr1[4] => Mux35.IN0
rd_addr1[4] => Mux36.IN0
rd_addr1[4] => Mux37.IN0
rd_addr1[4] => Mux38.IN0
rd_addr1[4] => Mux39.IN0
rd_addr1[4] => Mux40.IN0
rd_addr1[4] => Mux41.IN0
rd_addr1[4] => Mux42.IN0
rd_addr1[4] => Mux43.IN0
rd_addr1[4] => Mux44.IN0
rd_addr1[4] => Mux45.IN0
rd_addr1[4] => Mux46.IN0
rd_addr1[4] => Mux47.IN0
rd_addr1[4] => Mux48.IN0
rd_addr1[4] => Mux49.IN0
rd_addr1[4] => Mux50.IN0
rd_addr1[4] => Mux51.IN0
rd_addr1[4] => Mux52.IN0
rd_addr1[4] => Mux53.IN0
rd_addr1[4] => Mux54.IN0
rd_addr1[4] => Mux55.IN0
rd_addr1[4] => Mux56.IN0
rd_addr1[4] => Mux57.IN0
rd_addr1[4] => Mux58.IN0
rd_addr1[4] => Mux59.IN0
rd_addr1[4] => Mux60.IN0
rd_addr1[4] => Mux61.IN0
rd_addr1[4] => Mux62.IN0
rd_addr1[4] => Mux63.IN0
wr_addr[0] => Decoder0.IN4
wr_addr[1] => Decoder0.IN3
wr_addr[2] => Decoder0.IN2
wr_addr[3] => Decoder0.IN1
wr_addr[4] => Decoder0.IN0
wr_ena => regbank[0][31].ENA
wr_ena => regbank[0][30].ENA
wr_ena => regbank[0][29].ENA
wr_ena => regbank[0][28].ENA
wr_ena => regbank[0][27].ENA
wr_ena => regbank[0][26].ENA
wr_ena => regbank[0][25].ENA
wr_ena => regbank[0][24].ENA
wr_ena => regbank[0][23].ENA
wr_ena => regbank[0][22].ENA
wr_ena => regbank[0][21].ENA
wr_ena => regbank[0][20].ENA
wr_ena => regbank[0][19].ENA
wr_ena => regbank[0][18].ENA
wr_ena => regbank[0][17].ENA
wr_ena => regbank[0][16].ENA
wr_ena => regbank[0][15].ENA
wr_ena => regbank[0][14].ENA
wr_ena => regbank[0][13].ENA
wr_ena => regbank[0][12].ENA
wr_ena => regbank[0][11].ENA
wr_ena => regbank[0][10].ENA
wr_ena => regbank[0][9].ENA
wr_ena => regbank[0][8].ENA
wr_ena => regbank[0][7].ENA
wr_ena => regbank[0][6].ENA
wr_ena => regbank[0][5].ENA
wr_ena => regbank[0][4].ENA
wr_ena => regbank[0][3].ENA
wr_ena => regbank[0][2].ENA
wr_ena => regbank[0][1].ENA
wr_ena => regbank[0][0].ENA
wr_ena => regbank[1][31].ENA
wr_ena => regbank[1][30].ENA
wr_ena => regbank[1][29].ENA
wr_ena => regbank[1][28].ENA
wr_ena => regbank[1][27].ENA
wr_ena => regbank[1][26].ENA
wr_ena => regbank[1][25].ENA
wr_ena => regbank[1][24].ENA
wr_ena => regbank[1][23].ENA
wr_ena => regbank[1][22].ENA
wr_ena => regbank[1][21].ENA
wr_ena => regbank[1][20].ENA
wr_ena => regbank[1][19].ENA
wr_ena => regbank[1][18].ENA
wr_ena => regbank[1][17].ENA
wr_ena => regbank[1][16].ENA
wr_ena => regbank[1][15].ENA
wr_ena => regbank[1][14].ENA
wr_ena => regbank[1][13].ENA
wr_ena => regbank[1][12].ENA
wr_ena => regbank[1][11].ENA
wr_ena => regbank[1][10].ENA
wr_ena => regbank[1][9].ENA
wr_ena => regbank[1][8].ENA
wr_ena => regbank[1][7].ENA
wr_ena => regbank[1][6].ENA
wr_ena => regbank[1][5].ENA
wr_ena => regbank[1][4].ENA
wr_ena => regbank[1][3].ENA
wr_ena => regbank[1][2].ENA
wr_ena => regbank[1][1].ENA
wr_ena => regbank[1][0].ENA
wr_ena => regbank[2][31].ENA
wr_ena => regbank[2][30].ENA
wr_ena => regbank[2][29].ENA
wr_ena => regbank[2][28].ENA
wr_ena => regbank[2][27].ENA
wr_ena => regbank[2][26].ENA
wr_ena => regbank[2][25].ENA
wr_ena => regbank[2][24].ENA
wr_ena => regbank[2][23].ENA
wr_ena => regbank[2][22].ENA
wr_ena => regbank[2][21].ENA
wr_ena => regbank[2][20].ENA
wr_ena => regbank[2][19].ENA
wr_ena => regbank[2][18].ENA
wr_ena => regbank[2][17].ENA
wr_ena => regbank[2][16].ENA
wr_ena => regbank[2][15].ENA
wr_ena => regbank[2][14].ENA
wr_ena => regbank[2][13].ENA
wr_ena => regbank[2][12].ENA
wr_ena => regbank[2][11].ENA
wr_ena => regbank[2][10].ENA
wr_ena => regbank[2][9].ENA
wr_ena => regbank[2][8].ENA
wr_ena => regbank[2][7].ENA
wr_ena => regbank[2][6].ENA
wr_ena => regbank[2][5].ENA
wr_ena => regbank[2][4].ENA
wr_ena => regbank[2][3].ENA
wr_ena => regbank[2][2].ENA
wr_ena => regbank[2][1].ENA
wr_ena => regbank[2][0].ENA
wr_ena => regbank[3][31].ENA
wr_ena => regbank[3][30].ENA
wr_ena => regbank[3][29].ENA
wr_ena => regbank[3][28].ENA
wr_ena => regbank[3][27].ENA
wr_ena => regbank[3][26].ENA
wr_ena => regbank[3][25].ENA
wr_ena => regbank[3][24].ENA
wr_ena => regbank[3][23].ENA
wr_ena => regbank[3][22].ENA
wr_ena => regbank[3][21].ENA
wr_ena => regbank[3][20].ENA
wr_ena => regbank[3][19].ENA
wr_ena => regbank[3][18].ENA
wr_ena => regbank[3][17].ENA
wr_ena => regbank[3][16].ENA
wr_ena => regbank[3][15].ENA
wr_ena => regbank[3][14].ENA
wr_ena => regbank[3][13].ENA
wr_ena => regbank[3][12].ENA
wr_ena => regbank[3][11].ENA
wr_ena => regbank[3][10].ENA
wr_ena => regbank[3][9].ENA
wr_ena => regbank[3][8].ENA
wr_ena => regbank[3][7].ENA
wr_ena => regbank[3][6].ENA
wr_ena => regbank[3][5].ENA
wr_ena => regbank[3][4].ENA
wr_ena => regbank[3][3].ENA
wr_ena => regbank[3][2].ENA
wr_ena => regbank[3][1].ENA
wr_ena => regbank[3][0].ENA
wr_ena => regbank[4][31].ENA
wr_ena => regbank[4][30].ENA
wr_ena => regbank[4][29].ENA
wr_ena => regbank[4][28].ENA
wr_ena => regbank[4][27].ENA
wr_ena => regbank[4][26].ENA
wr_ena => regbank[4][25].ENA
wr_ena => regbank[4][24].ENA
wr_ena => regbank[4][23].ENA
wr_ena => regbank[4][22].ENA
wr_ena => regbank[4][21].ENA
wr_ena => regbank[4][20].ENA
wr_ena => regbank[4][19].ENA
wr_ena => regbank[4][18].ENA
wr_ena => regbank[4][17].ENA
wr_ena => regbank[4][16].ENA
wr_ena => regbank[4][15].ENA
wr_ena => regbank[4][14].ENA
wr_ena => regbank[4][13].ENA
wr_ena => regbank[4][12].ENA
wr_ena => regbank[4][11].ENA
wr_ena => regbank[4][10].ENA
wr_ena => regbank[4][9].ENA
wr_ena => regbank[4][8].ENA
wr_ena => regbank[4][7].ENA
wr_ena => regbank[4][6].ENA
wr_ena => regbank[4][5].ENA
wr_ena => regbank[4][4].ENA
wr_ena => regbank[4][3].ENA
wr_ena => regbank[4][2].ENA
wr_ena => regbank[4][1].ENA
wr_ena => regbank[4][0].ENA
wr_ena => regbank[5][31].ENA
wr_ena => regbank[5][30].ENA
wr_ena => regbank[5][29].ENA
wr_ena => regbank[5][28].ENA
wr_ena => regbank[5][27].ENA
wr_ena => regbank[5][26].ENA
wr_ena => regbank[5][25].ENA
wr_ena => regbank[5][24].ENA
wr_ena => regbank[5][23].ENA
wr_ena => regbank[5][22].ENA
wr_ena => regbank[5][21].ENA
wr_ena => regbank[5][20].ENA
wr_ena => regbank[5][19].ENA
wr_ena => regbank[5][18].ENA
wr_ena => regbank[5][17].ENA
wr_ena => regbank[5][16].ENA
wr_ena => regbank[5][15].ENA
wr_ena => regbank[5][14].ENA
wr_ena => regbank[5][13].ENA
wr_ena => regbank[5][12].ENA
wr_ena => regbank[5][11].ENA
wr_ena => regbank[5][10].ENA
wr_ena => regbank[5][9].ENA
wr_ena => regbank[5][8].ENA
wr_ena => regbank[5][7].ENA
wr_ena => regbank[5][6].ENA
wr_ena => regbank[5][5].ENA
wr_ena => regbank[5][4].ENA
wr_ena => regbank[5][3].ENA
wr_ena => regbank[5][2].ENA
wr_ena => regbank[5][1].ENA
wr_ena => regbank[5][0].ENA
wr_ena => regbank[6][31].ENA
wr_ena => regbank[6][30].ENA
wr_ena => regbank[6][29].ENA
wr_ena => regbank[6][28].ENA
wr_ena => regbank[6][27].ENA
wr_ena => regbank[6][26].ENA
wr_ena => regbank[6][25].ENA
wr_ena => regbank[6][24].ENA
wr_ena => regbank[6][23].ENA
wr_ena => regbank[6][22].ENA
wr_ena => regbank[6][21].ENA
wr_ena => regbank[6][20].ENA
wr_ena => regbank[6][19].ENA
wr_ena => regbank[6][18].ENA
wr_ena => regbank[6][17].ENA
wr_ena => regbank[6][16].ENA
wr_ena => regbank[6][15].ENA
wr_ena => regbank[6][14].ENA
wr_ena => regbank[6][13].ENA
wr_ena => regbank[6][12].ENA
wr_ena => regbank[6][11].ENA
wr_ena => regbank[6][10].ENA
wr_ena => regbank[6][9].ENA
wr_ena => regbank[6][8].ENA
wr_ena => regbank[6][7].ENA
wr_ena => regbank[6][6].ENA
wr_ena => regbank[6][5].ENA
wr_ena => regbank[6][4].ENA
wr_ena => regbank[6][3].ENA
wr_ena => regbank[6][2].ENA
wr_ena => regbank[6][1].ENA
wr_ena => regbank[6][0].ENA
wr_ena => regbank[7][31].ENA
wr_ena => regbank[7][30].ENA
wr_ena => regbank[7][29].ENA
wr_ena => regbank[7][28].ENA
wr_ena => regbank[7][27].ENA
wr_ena => regbank[7][26].ENA
wr_ena => regbank[7][25].ENA
wr_ena => regbank[7][24].ENA
wr_ena => regbank[7][23].ENA
wr_ena => regbank[7][22].ENA
wr_ena => regbank[7][21].ENA
wr_ena => regbank[7][20].ENA
wr_ena => regbank[7][19].ENA
wr_ena => regbank[7][18].ENA
wr_ena => regbank[7][17].ENA
wr_ena => regbank[7][16].ENA
wr_ena => regbank[7][15].ENA
wr_ena => regbank[7][14].ENA
wr_ena => regbank[7][13].ENA
wr_ena => regbank[7][12].ENA
wr_ena => regbank[7][11].ENA
wr_ena => regbank[7][10].ENA
wr_ena => regbank[7][9].ENA
wr_ena => regbank[7][8].ENA
wr_ena => regbank[7][7].ENA
wr_ena => regbank[7][6].ENA
wr_ena => regbank[7][5].ENA
wr_ena => regbank[7][4].ENA
wr_ena => regbank[7][3].ENA
wr_ena => regbank[7][2].ENA
wr_ena => regbank[7][1].ENA
wr_ena => regbank[7][0].ENA
wr_ena => regbank[8][31].ENA
wr_ena => regbank[8][30].ENA
wr_ena => regbank[8][29].ENA
wr_ena => regbank[8][28].ENA
wr_ena => regbank[8][27].ENA
wr_ena => regbank[8][26].ENA
wr_ena => regbank[8][25].ENA
wr_ena => regbank[8][24].ENA
wr_ena => regbank[8][23].ENA
wr_ena => regbank[8][22].ENA
wr_ena => regbank[8][21].ENA
wr_ena => regbank[8][20].ENA
wr_ena => regbank[8][19].ENA
wr_ena => regbank[8][18].ENA
wr_ena => regbank[8][17].ENA
wr_ena => regbank[8][16].ENA
wr_ena => regbank[8][15].ENA
wr_ena => regbank[8][14].ENA
wr_ena => regbank[8][13].ENA
wr_ena => regbank[8][12].ENA
wr_ena => regbank[8][11].ENA
wr_ena => regbank[8][10].ENA
wr_ena => regbank[8][9].ENA
wr_ena => regbank[8][8].ENA
wr_ena => regbank[8][7].ENA
wr_ena => regbank[8][6].ENA
wr_ena => regbank[8][5].ENA
wr_ena => regbank[8][4].ENA
wr_ena => regbank[8][3].ENA
wr_ena => regbank[8][2].ENA
wr_ena => regbank[8][1].ENA
wr_ena => regbank[8][0].ENA
wr_ena => regbank[9][31].ENA
wr_ena => regbank[9][30].ENA
wr_ena => regbank[9][29].ENA
wr_ena => regbank[9][28].ENA
wr_ena => regbank[9][27].ENA
wr_ena => regbank[9][26].ENA
wr_ena => regbank[9][25].ENA
wr_ena => regbank[9][24].ENA
wr_ena => regbank[9][23].ENA
wr_ena => regbank[9][22].ENA
wr_ena => regbank[9][21].ENA
wr_ena => regbank[9][20].ENA
wr_ena => regbank[9][19].ENA
wr_ena => regbank[9][18].ENA
wr_ena => regbank[9][17].ENA
wr_ena => regbank[9][16].ENA
wr_ena => regbank[9][15].ENA
wr_ena => regbank[9][14].ENA
wr_ena => regbank[9][13].ENA
wr_ena => regbank[9][12].ENA
wr_ena => regbank[9][11].ENA
wr_ena => regbank[9][10].ENA
wr_ena => regbank[9][9].ENA
wr_ena => regbank[9][8].ENA
wr_ena => regbank[9][7].ENA
wr_ena => regbank[9][6].ENA
wr_ena => regbank[9][5].ENA
wr_ena => regbank[9][4].ENA
wr_ena => regbank[9][3].ENA
wr_ena => regbank[9][2].ENA
wr_ena => regbank[9][1].ENA
wr_ena => regbank[9][0].ENA
wr_ena => regbank[10][31].ENA
wr_ena => regbank[10][30].ENA
wr_ena => regbank[10][29].ENA
wr_ena => regbank[10][28].ENA
wr_ena => regbank[10][27].ENA
wr_ena => regbank[10][26].ENA
wr_ena => regbank[10][25].ENA
wr_ena => regbank[10][24].ENA
wr_ena => regbank[10][23].ENA
wr_ena => regbank[10][22].ENA
wr_ena => regbank[10][21].ENA
wr_ena => regbank[10][20].ENA
wr_ena => regbank[10][19].ENA
wr_ena => regbank[10][18].ENA
wr_ena => regbank[10][17].ENA
wr_ena => regbank[10][16].ENA
wr_ena => regbank[10][15].ENA
wr_ena => regbank[10][14].ENA
wr_ena => regbank[10][13].ENA
wr_ena => regbank[10][12].ENA
wr_ena => regbank[10][11].ENA
wr_ena => regbank[10][10].ENA
wr_ena => regbank[10][9].ENA
wr_ena => regbank[10][8].ENA
wr_ena => regbank[10][7].ENA
wr_ena => regbank[10][6].ENA
wr_ena => regbank[10][5].ENA
wr_ena => regbank[10][4].ENA
wr_ena => regbank[10][3].ENA
wr_ena => regbank[10][2].ENA
wr_ena => regbank[10][1].ENA
wr_ena => regbank[10][0].ENA
wr_ena => regbank[11][31].ENA
wr_ena => regbank[11][30].ENA
wr_ena => regbank[11][29].ENA
wr_ena => regbank[11][28].ENA
wr_ena => regbank[11][27].ENA
wr_ena => regbank[11][26].ENA
wr_ena => regbank[11][25].ENA
wr_ena => regbank[11][24].ENA
wr_ena => regbank[11][23].ENA
wr_ena => regbank[11][22].ENA
wr_ena => regbank[11][21].ENA
wr_ena => regbank[11][20].ENA
wr_ena => regbank[11][19].ENA
wr_ena => regbank[11][18].ENA
wr_ena => regbank[11][17].ENA
wr_ena => regbank[11][16].ENA
wr_ena => regbank[11][15].ENA
wr_ena => regbank[11][14].ENA
wr_ena => regbank[11][13].ENA
wr_ena => regbank[11][12].ENA
wr_ena => regbank[11][11].ENA
wr_ena => regbank[11][10].ENA
wr_ena => regbank[11][9].ENA
wr_ena => regbank[11][8].ENA
wr_ena => regbank[11][7].ENA
wr_ena => regbank[11][6].ENA
wr_ena => regbank[11][5].ENA
wr_ena => regbank[11][4].ENA
wr_ena => regbank[11][3].ENA
wr_ena => regbank[11][2].ENA
wr_ena => regbank[11][1].ENA
wr_ena => regbank[11][0].ENA
wr_ena => regbank[12][31].ENA
wr_ena => regbank[12][30].ENA
wr_ena => regbank[12][29].ENA
wr_ena => regbank[12][28].ENA
wr_ena => regbank[12][27].ENA
wr_ena => regbank[12][26].ENA
wr_ena => regbank[12][25].ENA
wr_ena => regbank[12][24].ENA
wr_ena => regbank[12][23].ENA
wr_ena => regbank[12][22].ENA
wr_ena => regbank[12][21].ENA
wr_ena => regbank[12][20].ENA
wr_ena => regbank[12][19].ENA
wr_ena => regbank[12][18].ENA
wr_ena => regbank[12][17].ENA
wr_ena => regbank[12][16].ENA
wr_ena => regbank[12][15].ENA
wr_ena => regbank[12][14].ENA
wr_ena => regbank[12][13].ENA
wr_ena => regbank[12][12].ENA
wr_ena => regbank[12][11].ENA
wr_ena => regbank[12][10].ENA
wr_ena => regbank[12][9].ENA
wr_ena => regbank[12][8].ENA
wr_ena => regbank[12][7].ENA
wr_ena => regbank[12][6].ENA
wr_ena => regbank[12][5].ENA
wr_ena => regbank[12][4].ENA
wr_ena => regbank[12][3].ENA
wr_ena => regbank[12][2].ENA
wr_ena => regbank[12][1].ENA
wr_ena => regbank[12][0].ENA
wr_ena => regbank[13][31].ENA
wr_ena => regbank[13][30].ENA
wr_ena => regbank[13][29].ENA
wr_ena => regbank[13][28].ENA
wr_ena => regbank[13][27].ENA
wr_ena => regbank[13][26].ENA
wr_ena => regbank[13][25].ENA
wr_ena => regbank[13][24].ENA
wr_ena => regbank[13][23].ENA
wr_ena => regbank[13][22].ENA
wr_ena => regbank[13][21].ENA
wr_ena => regbank[13][20].ENA
wr_ena => regbank[13][19].ENA
wr_ena => regbank[13][18].ENA
wr_ena => regbank[13][17].ENA
wr_ena => regbank[13][16].ENA
wr_ena => regbank[13][15].ENA
wr_ena => regbank[13][14].ENA
wr_ena => regbank[13][13].ENA
wr_ena => regbank[13][12].ENA
wr_ena => regbank[13][11].ENA
wr_ena => regbank[13][10].ENA
wr_ena => regbank[13][9].ENA
wr_ena => regbank[13][8].ENA
wr_ena => regbank[13][7].ENA
wr_ena => regbank[13][6].ENA
wr_ena => regbank[13][5].ENA
wr_ena => regbank[13][4].ENA
wr_ena => regbank[13][3].ENA
wr_ena => regbank[13][2].ENA
wr_ena => regbank[13][1].ENA
wr_ena => regbank[13][0].ENA
wr_ena => regbank[14][31].ENA
wr_ena => regbank[14][30].ENA
wr_ena => regbank[14][29].ENA
wr_ena => regbank[14][28].ENA
wr_ena => regbank[14][27].ENA
wr_ena => regbank[14][26].ENA
wr_ena => regbank[14][25].ENA
wr_ena => regbank[14][24].ENA
wr_ena => regbank[14][23].ENA
wr_ena => regbank[14][22].ENA
wr_ena => regbank[14][21].ENA
wr_ena => regbank[14][20].ENA
wr_ena => regbank[14][19].ENA
wr_ena => regbank[14][18].ENA
wr_ena => regbank[14][17].ENA
wr_ena => regbank[14][16].ENA
wr_ena => regbank[14][15].ENA
wr_ena => regbank[14][14].ENA
wr_ena => regbank[14][13].ENA
wr_ena => regbank[14][12].ENA
wr_ena => regbank[14][11].ENA
wr_ena => regbank[14][10].ENA
wr_ena => regbank[14][9].ENA
wr_ena => regbank[14][8].ENA
wr_ena => regbank[14][7].ENA
wr_ena => regbank[14][6].ENA
wr_ena => regbank[14][5].ENA
wr_ena => regbank[14][4].ENA
wr_ena => regbank[14][3].ENA
wr_ena => regbank[14][2].ENA
wr_ena => regbank[14][1].ENA
wr_ena => regbank[14][0].ENA
wr_ena => regbank[15][31].ENA
wr_ena => regbank[15][30].ENA
wr_ena => regbank[15][29].ENA
wr_ena => regbank[15][28].ENA
wr_ena => regbank[15][27].ENA
wr_ena => regbank[15][26].ENA
wr_ena => regbank[15][25].ENA
wr_ena => regbank[15][24].ENA
wr_ena => regbank[15][23].ENA
wr_ena => regbank[15][22].ENA
wr_ena => regbank[15][21].ENA
wr_ena => regbank[15][20].ENA
wr_ena => regbank[15][19].ENA
wr_ena => regbank[15][18].ENA
wr_ena => regbank[15][17].ENA
wr_ena => regbank[15][16].ENA
wr_ena => regbank[15][15].ENA
wr_ena => regbank[15][14].ENA
wr_ena => regbank[15][13].ENA
wr_ena => regbank[15][12].ENA
wr_ena => regbank[15][11].ENA
wr_ena => regbank[15][10].ENA
wr_ena => regbank[15][9].ENA
wr_ena => regbank[15][8].ENA
wr_ena => regbank[15][7].ENA
wr_ena => regbank[15][6].ENA
wr_ena => regbank[15][5].ENA
wr_ena => regbank[15][4].ENA
wr_ena => regbank[15][3].ENA
wr_ena => regbank[15][2].ENA
wr_ena => regbank[15][1].ENA
wr_ena => regbank[15][0].ENA
wr_ena => regbank[16][31].ENA
wr_ena => regbank[16][30].ENA
wr_ena => regbank[16][29].ENA
wr_ena => regbank[16][28].ENA
wr_ena => regbank[16][27].ENA
wr_ena => regbank[16][26].ENA
wr_ena => regbank[16][25].ENA
wr_ena => regbank[16][24].ENA
wr_ena => regbank[16][23].ENA
wr_ena => regbank[16][22].ENA
wr_ena => regbank[16][21].ENA
wr_ena => regbank[16][20].ENA
wr_ena => regbank[16][19].ENA
wr_ena => regbank[16][18].ENA
wr_ena => regbank[16][17].ENA
wr_ena => regbank[16][16].ENA
wr_ena => regbank[16][15].ENA
wr_ena => regbank[16][14].ENA
wr_ena => regbank[16][13].ENA
wr_ena => regbank[16][12].ENA
wr_ena => regbank[16][11].ENA
wr_ena => regbank[16][10].ENA
wr_ena => regbank[16][9].ENA
wr_ena => regbank[16][8].ENA
wr_ena => regbank[16][7].ENA
wr_ena => regbank[16][6].ENA
wr_ena => regbank[16][5].ENA
wr_ena => regbank[16][4].ENA
wr_ena => regbank[16][3].ENA
wr_ena => regbank[16][2].ENA
wr_ena => regbank[16][1].ENA
wr_ena => regbank[16][0].ENA
wr_ena => regbank[17][31].ENA
wr_ena => regbank[17][30].ENA
wr_ena => regbank[17][29].ENA
wr_ena => regbank[17][28].ENA
wr_ena => regbank[17][27].ENA
wr_ena => regbank[17][26].ENA
wr_ena => regbank[17][25].ENA
wr_ena => regbank[17][24].ENA
wr_ena => regbank[17][23].ENA
wr_ena => regbank[17][22].ENA
wr_ena => regbank[17][21].ENA
wr_ena => regbank[17][20].ENA
wr_ena => regbank[17][19].ENA
wr_ena => regbank[17][18].ENA
wr_ena => regbank[17][17].ENA
wr_ena => regbank[17][16].ENA
wr_ena => regbank[17][15].ENA
wr_ena => regbank[17][14].ENA
wr_ena => regbank[17][13].ENA
wr_ena => regbank[17][12].ENA
wr_ena => regbank[17][11].ENA
wr_ena => regbank[17][10].ENA
wr_ena => regbank[17][9].ENA
wr_ena => regbank[17][8].ENA
wr_ena => regbank[17][7].ENA
wr_ena => regbank[17][6].ENA
wr_ena => regbank[17][5].ENA
wr_ena => regbank[17][4].ENA
wr_ena => regbank[17][3].ENA
wr_ena => regbank[17][2].ENA
wr_ena => regbank[17][1].ENA
wr_ena => regbank[17][0].ENA
wr_ena => regbank[18][31].ENA
wr_ena => regbank[18][30].ENA
wr_ena => regbank[18][29].ENA
wr_ena => regbank[18][28].ENA
wr_ena => regbank[18][27].ENA
wr_ena => regbank[18][26].ENA
wr_ena => regbank[18][25].ENA
wr_ena => regbank[18][24].ENA
wr_ena => regbank[18][23].ENA
wr_ena => regbank[18][22].ENA
wr_ena => regbank[18][21].ENA
wr_ena => regbank[18][20].ENA
wr_ena => regbank[18][19].ENA
wr_ena => regbank[18][18].ENA
wr_ena => regbank[18][17].ENA
wr_ena => regbank[18][16].ENA
wr_ena => regbank[18][15].ENA
wr_ena => regbank[18][14].ENA
wr_ena => regbank[18][13].ENA
wr_ena => regbank[18][12].ENA
wr_ena => regbank[18][11].ENA
wr_ena => regbank[18][10].ENA
wr_ena => regbank[18][9].ENA
wr_ena => regbank[18][8].ENA
wr_ena => regbank[18][7].ENA
wr_ena => regbank[18][6].ENA
wr_ena => regbank[18][5].ENA
wr_ena => regbank[18][4].ENA
wr_ena => regbank[18][3].ENA
wr_ena => regbank[18][2].ENA
wr_ena => regbank[18][1].ENA
wr_ena => regbank[18][0].ENA
wr_ena => regbank[19][31].ENA
wr_ena => regbank[19][30].ENA
wr_ena => regbank[19][29].ENA
wr_ena => regbank[19][28].ENA
wr_ena => regbank[19][27].ENA
wr_ena => regbank[19][26].ENA
wr_ena => regbank[19][25].ENA
wr_ena => regbank[19][24].ENA
wr_ena => regbank[19][23].ENA
wr_ena => regbank[19][22].ENA
wr_ena => regbank[19][21].ENA
wr_ena => regbank[19][20].ENA
wr_ena => regbank[19][19].ENA
wr_ena => regbank[19][18].ENA
wr_ena => regbank[19][17].ENA
wr_ena => regbank[19][16].ENA
wr_ena => regbank[19][15].ENA
wr_ena => regbank[19][14].ENA
wr_ena => regbank[19][13].ENA
wr_ena => regbank[19][12].ENA
wr_ena => regbank[19][11].ENA
wr_ena => regbank[19][10].ENA
wr_ena => regbank[19][9].ENA
wr_ena => regbank[19][8].ENA
wr_ena => regbank[19][7].ENA
wr_ena => regbank[19][6].ENA
wr_ena => regbank[19][5].ENA
wr_ena => regbank[19][4].ENA
wr_ena => regbank[19][3].ENA
wr_ena => regbank[19][2].ENA
wr_ena => regbank[19][1].ENA
wr_ena => regbank[19][0].ENA
wr_ena => regbank[20][31].ENA
wr_ena => regbank[20][30].ENA
wr_ena => regbank[20][29].ENA
wr_ena => regbank[20][28].ENA
wr_ena => regbank[20][27].ENA
wr_ena => regbank[20][26].ENA
wr_ena => regbank[20][25].ENA
wr_ena => regbank[20][24].ENA
wr_ena => regbank[20][23].ENA
wr_ena => regbank[20][22].ENA
wr_ena => regbank[20][21].ENA
wr_ena => regbank[20][20].ENA
wr_ena => regbank[20][19].ENA
wr_ena => regbank[20][18].ENA
wr_ena => regbank[20][17].ENA
wr_ena => regbank[20][16].ENA
wr_ena => regbank[20][15].ENA
wr_ena => regbank[20][14].ENA
wr_ena => regbank[20][13].ENA
wr_ena => regbank[20][12].ENA
wr_ena => regbank[20][11].ENA
wr_ena => regbank[20][10].ENA
wr_ena => regbank[20][9].ENA
wr_ena => regbank[20][8].ENA
wr_ena => regbank[20][7].ENA
wr_ena => regbank[20][6].ENA
wr_ena => regbank[20][5].ENA
wr_ena => regbank[20][4].ENA
wr_ena => regbank[20][3].ENA
wr_ena => regbank[20][2].ENA
wr_ena => regbank[20][1].ENA
wr_ena => regbank[20][0].ENA
wr_ena => regbank[21][31].ENA
wr_ena => regbank[21][30].ENA
wr_ena => regbank[21][29].ENA
wr_ena => regbank[21][28].ENA
wr_ena => regbank[21][27].ENA
wr_ena => regbank[21][26].ENA
wr_ena => regbank[21][25].ENA
wr_ena => regbank[21][24].ENA
wr_ena => regbank[21][23].ENA
wr_ena => regbank[21][22].ENA
wr_ena => regbank[21][21].ENA
wr_ena => regbank[21][20].ENA
wr_ena => regbank[21][19].ENA
wr_ena => regbank[21][18].ENA
wr_ena => regbank[21][17].ENA
wr_ena => regbank[21][16].ENA
wr_ena => regbank[21][15].ENA
wr_ena => regbank[21][14].ENA
wr_ena => regbank[21][13].ENA
wr_ena => regbank[21][12].ENA
wr_ena => regbank[21][11].ENA
wr_ena => regbank[21][10].ENA
wr_ena => regbank[21][9].ENA
wr_ena => regbank[21][8].ENA
wr_ena => regbank[21][7].ENA
wr_ena => regbank[21][6].ENA
wr_ena => regbank[21][5].ENA
wr_ena => regbank[21][4].ENA
wr_ena => regbank[21][3].ENA
wr_ena => regbank[21][2].ENA
wr_ena => regbank[21][1].ENA
wr_ena => regbank[21][0].ENA
wr_ena => regbank[22][31].ENA
wr_ena => regbank[22][30].ENA
wr_ena => regbank[22][29].ENA
wr_ena => regbank[22][28].ENA
wr_ena => regbank[22][27].ENA
wr_ena => regbank[22][26].ENA
wr_ena => regbank[22][25].ENA
wr_ena => regbank[22][24].ENA
wr_ena => regbank[22][23].ENA
wr_ena => regbank[22][22].ENA
wr_ena => regbank[22][21].ENA
wr_ena => regbank[22][20].ENA
wr_ena => regbank[22][19].ENA
wr_ena => regbank[22][18].ENA
wr_ena => regbank[22][17].ENA
wr_ena => regbank[22][16].ENA
wr_ena => regbank[22][15].ENA
wr_ena => regbank[22][14].ENA
wr_ena => regbank[22][13].ENA
wr_ena => regbank[22][12].ENA
wr_ena => regbank[22][11].ENA
wr_ena => regbank[22][10].ENA
wr_ena => regbank[22][9].ENA
wr_ena => regbank[22][8].ENA
wr_ena => regbank[22][7].ENA
wr_ena => regbank[22][6].ENA
wr_ena => regbank[22][5].ENA
wr_ena => regbank[22][4].ENA
wr_ena => regbank[22][3].ENA
wr_ena => regbank[22][2].ENA
wr_ena => regbank[22][1].ENA
wr_ena => regbank[22][0].ENA
wr_ena => regbank[23][31].ENA
wr_ena => regbank[23][30].ENA
wr_ena => regbank[23][29].ENA
wr_ena => regbank[23][28].ENA
wr_ena => regbank[23][27].ENA
wr_ena => regbank[23][26].ENA
wr_ena => regbank[23][25].ENA
wr_ena => regbank[23][24].ENA
wr_ena => regbank[23][23].ENA
wr_ena => regbank[23][22].ENA
wr_ena => regbank[23][21].ENA
wr_ena => regbank[23][20].ENA
wr_ena => regbank[23][19].ENA
wr_ena => regbank[23][18].ENA
wr_ena => regbank[23][17].ENA
wr_ena => regbank[23][16].ENA
wr_ena => regbank[23][15].ENA
wr_ena => regbank[23][14].ENA
wr_ena => regbank[23][13].ENA
wr_ena => regbank[23][12].ENA
wr_ena => regbank[23][11].ENA
wr_ena => regbank[23][10].ENA
wr_ena => regbank[23][9].ENA
wr_ena => regbank[23][8].ENA
wr_ena => regbank[23][7].ENA
wr_ena => regbank[23][6].ENA
wr_ena => regbank[23][5].ENA
wr_ena => regbank[23][4].ENA
wr_ena => regbank[23][3].ENA
wr_ena => regbank[23][2].ENA
wr_ena => regbank[23][1].ENA
wr_ena => regbank[23][0].ENA
wr_ena => regbank[24][31].ENA
wr_ena => regbank[24][30].ENA
wr_ena => regbank[24][29].ENA
wr_ena => regbank[24][28].ENA
wr_ena => regbank[24][27].ENA
wr_ena => regbank[24][26].ENA
wr_ena => regbank[24][25].ENA
wr_ena => regbank[24][24].ENA
wr_ena => regbank[24][23].ENA
wr_ena => regbank[24][22].ENA
wr_ena => regbank[24][21].ENA
wr_ena => regbank[24][20].ENA
wr_ena => regbank[24][19].ENA
wr_ena => regbank[24][18].ENA
wr_ena => regbank[24][17].ENA
wr_ena => regbank[24][16].ENA
wr_ena => regbank[24][15].ENA
wr_ena => regbank[24][14].ENA
wr_ena => regbank[24][13].ENA
wr_ena => regbank[24][12].ENA
wr_ena => regbank[24][11].ENA
wr_ena => regbank[24][10].ENA
wr_ena => regbank[24][9].ENA
wr_ena => regbank[24][8].ENA
wr_ena => regbank[24][7].ENA
wr_ena => regbank[24][6].ENA
wr_ena => regbank[24][5].ENA
wr_ena => regbank[24][4].ENA
wr_ena => regbank[24][3].ENA
wr_ena => regbank[24][2].ENA
wr_ena => regbank[24][1].ENA
wr_ena => regbank[24][0].ENA
wr_ena => regbank[25][31].ENA
wr_ena => regbank[25][30].ENA
wr_ena => regbank[25][29].ENA
wr_ena => regbank[25][28].ENA
wr_ena => regbank[25][27].ENA
wr_ena => regbank[25][26].ENA
wr_ena => regbank[25][25].ENA
wr_ena => regbank[25][24].ENA
wr_ena => regbank[25][23].ENA
wr_ena => regbank[25][22].ENA
wr_ena => regbank[25][21].ENA
wr_ena => regbank[25][20].ENA
wr_ena => regbank[25][19].ENA
wr_ena => regbank[25][18].ENA
wr_ena => regbank[25][17].ENA
wr_ena => regbank[25][16].ENA
wr_ena => regbank[25][15].ENA
wr_ena => regbank[25][14].ENA
wr_ena => regbank[25][13].ENA
wr_ena => regbank[25][12].ENA
wr_ena => regbank[25][11].ENA
wr_ena => regbank[25][10].ENA
wr_ena => regbank[25][9].ENA
wr_ena => regbank[25][8].ENA
wr_ena => regbank[25][7].ENA
wr_ena => regbank[25][6].ENA
wr_ena => regbank[25][5].ENA
wr_ena => regbank[25][4].ENA
wr_ena => regbank[25][3].ENA
wr_ena => regbank[25][2].ENA
wr_ena => regbank[25][1].ENA
wr_ena => regbank[25][0].ENA
wr_ena => regbank[26][31].ENA
wr_ena => regbank[26][30].ENA
wr_ena => regbank[26][29].ENA
wr_ena => regbank[26][28].ENA
wr_ena => regbank[26][27].ENA
wr_ena => regbank[26][26].ENA
wr_ena => regbank[26][25].ENA
wr_ena => regbank[26][24].ENA
wr_ena => regbank[26][23].ENA
wr_ena => regbank[26][22].ENA
wr_ena => regbank[26][21].ENA
wr_ena => regbank[26][20].ENA
wr_ena => regbank[26][19].ENA
wr_ena => regbank[26][18].ENA
wr_ena => regbank[26][17].ENA
wr_ena => regbank[26][16].ENA
wr_ena => regbank[26][15].ENA
wr_ena => regbank[26][14].ENA
wr_ena => regbank[26][13].ENA
wr_ena => regbank[26][12].ENA
wr_ena => regbank[26][11].ENA
wr_ena => regbank[26][10].ENA
wr_ena => regbank[26][9].ENA
wr_ena => regbank[26][8].ENA
wr_ena => regbank[26][7].ENA
wr_ena => regbank[26][6].ENA
wr_ena => regbank[26][5].ENA
wr_ena => regbank[26][4].ENA
wr_ena => regbank[26][3].ENA
wr_ena => regbank[26][2].ENA
wr_ena => regbank[26][1].ENA
wr_ena => regbank[26][0].ENA
wr_ena => regbank[27][31].ENA
wr_ena => regbank[27][30].ENA
wr_ena => regbank[27][29].ENA
wr_ena => regbank[27][28].ENA
wr_ena => regbank[27][27].ENA
wr_ena => regbank[27][26].ENA
wr_ena => regbank[27][25].ENA
wr_ena => regbank[27][24].ENA
wr_ena => regbank[27][23].ENA
wr_ena => regbank[27][22].ENA
wr_ena => regbank[27][21].ENA
wr_ena => regbank[27][20].ENA
wr_ena => regbank[27][19].ENA
wr_ena => regbank[27][18].ENA
wr_ena => regbank[27][17].ENA
wr_ena => regbank[27][16].ENA
wr_ena => regbank[27][15].ENA
wr_ena => regbank[27][14].ENA
wr_ena => regbank[27][13].ENA
wr_ena => regbank[27][12].ENA
wr_ena => regbank[27][11].ENA
wr_ena => regbank[27][10].ENA
wr_ena => regbank[27][9].ENA
wr_ena => regbank[27][8].ENA
wr_ena => regbank[27][7].ENA
wr_ena => regbank[27][6].ENA
wr_ena => regbank[27][5].ENA
wr_ena => regbank[27][4].ENA
wr_ena => regbank[27][3].ENA
wr_ena => regbank[27][2].ENA
wr_ena => regbank[27][1].ENA
wr_ena => regbank[27][0].ENA
wr_ena => regbank[28][31].ENA
wr_ena => regbank[28][30].ENA
wr_ena => regbank[28][29].ENA
wr_ena => regbank[28][28].ENA
wr_ena => regbank[28][27].ENA
wr_ena => regbank[28][26].ENA
wr_ena => regbank[28][25].ENA
wr_ena => regbank[28][24].ENA
wr_ena => regbank[28][23].ENA
wr_ena => regbank[28][22].ENA
wr_ena => regbank[28][21].ENA
wr_ena => regbank[28][20].ENA
wr_ena => regbank[28][19].ENA
wr_ena => regbank[28][18].ENA
wr_ena => regbank[28][17].ENA
wr_ena => regbank[28][16].ENA
wr_ena => regbank[28][15].ENA
wr_ena => regbank[28][14].ENA
wr_ena => regbank[28][13].ENA
wr_ena => regbank[28][12].ENA
wr_ena => regbank[28][11].ENA
wr_ena => regbank[28][10].ENA
wr_ena => regbank[28][9].ENA
wr_ena => regbank[28][8].ENA
wr_ena => regbank[28][7].ENA
wr_ena => regbank[28][6].ENA
wr_ena => regbank[28][5].ENA
wr_ena => regbank[28][4].ENA
wr_ena => regbank[28][3].ENA
wr_ena => regbank[28][2].ENA
wr_ena => regbank[28][1].ENA
wr_ena => regbank[28][0].ENA
wr_ena => regbank[29][31].ENA
wr_ena => regbank[29][30].ENA
wr_ena => regbank[29][29].ENA
wr_ena => regbank[29][28].ENA
wr_ena => regbank[29][27].ENA
wr_ena => regbank[29][26].ENA
wr_ena => regbank[29][25].ENA
wr_ena => regbank[29][24].ENA
wr_ena => regbank[29][23].ENA
wr_ena => regbank[29][22].ENA
wr_ena => regbank[29][21].ENA
wr_ena => regbank[29][20].ENA
wr_ena => regbank[29][19].ENA
wr_ena => regbank[29][18].ENA
wr_ena => regbank[29][17].ENA
wr_ena => regbank[29][16].ENA
wr_ena => regbank[29][15].ENA
wr_ena => regbank[29][14].ENA
wr_ena => regbank[29][13].ENA
wr_ena => regbank[29][12].ENA
wr_ena => regbank[29][11].ENA
wr_ena => regbank[29][10].ENA
wr_ena => regbank[29][9].ENA
wr_ena => regbank[29][8].ENA
wr_ena => regbank[29][7].ENA
wr_ena => regbank[29][6].ENA
wr_ena => regbank[29][5].ENA
wr_ena => regbank[29][4].ENA
wr_ena => regbank[29][3].ENA
wr_ena => regbank[29][2].ENA
wr_ena => regbank[29][1].ENA
wr_ena => regbank[29][0].ENA
wr_ena => regbank[30][31].ENA
wr_ena => regbank[30][30].ENA
wr_ena => regbank[30][29].ENA
wr_ena => regbank[30][28].ENA
wr_ena => regbank[30][27].ENA
wr_ena => regbank[30][26].ENA
wr_ena => regbank[30][25].ENA
wr_ena => regbank[30][24].ENA
wr_ena => regbank[30][23].ENA
wr_ena => regbank[30][22].ENA
wr_ena => regbank[30][21].ENA
wr_ena => regbank[30][20].ENA
wr_ena => regbank[30][19].ENA
wr_ena => regbank[30][18].ENA
wr_ena => regbank[30][17].ENA
wr_ena => regbank[30][16].ENA
wr_ena => regbank[30][15].ENA
wr_ena => regbank[30][14].ENA
wr_ena => regbank[30][13].ENA
wr_ena => regbank[30][12].ENA
wr_ena => regbank[30][11].ENA
wr_ena => regbank[30][10].ENA
wr_ena => regbank[30][9].ENA
wr_ena => regbank[30][8].ENA
wr_ena => regbank[30][7].ENA
wr_ena => regbank[30][6].ENA
wr_ena => regbank[30][5].ENA
wr_ena => regbank[30][4].ENA
wr_ena => regbank[30][3].ENA
wr_ena => regbank[30][2].ENA
wr_ena => regbank[30][1].ENA
wr_ena => regbank[30][0].ENA
wr_ena => regbank[31][31].ENA
wr_ena => regbank[31][30].ENA
wr_ena => regbank[31][29].ENA
wr_ena => regbank[31][28].ENA
wr_ena => regbank[31][27].ENA
wr_ena => regbank[31][26].ENA
wr_ena => regbank[31][25].ENA
wr_ena => regbank[31][24].ENA
wr_ena => regbank[31][23].ENA
wr_ena => regbank[31][22].ENA
wr_ena => regbank[31][21].ENA
wr_ena => regbank[31][20].ENA
wr_ena => regbank[31][19].ENA
wr_ena => regbank[31][18].ENA
wr_ena => regbank[31][17].ENA
wr_ena => regbank[31][16].ENA
wr_ena => regbank[31][15].ENA
wr_ena => regbank[31][14].ENA
wr_ena => regbank[31][13].ENA
wr_ena => regbank[31][12].ENA
wr_ena => regbank[31][11].ENA
wr_ena => regbank[31][10].ENA
wr_ena => regbank[31][9].ENA
wr_ena => regbank[31][8].ENA
wr_ena => regbank[31][7].ENA
wr_ena => regbank[31][6].ENA
wr_ena => regbank[31][5].ENA
wr_ena => regbank[31][4].ENA
wr_ena => regbank[31][3].ENA
wr_ena => regbank[31][2].ENA
wr_ena => regbank[31][1].ENA
wr_ena => regbank[31][0].ENA
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[0] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[1] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[2] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[3] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[4] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[5] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[6] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[7] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[8] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[9] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[10] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[11] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[12] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[13] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[14] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[15] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[16] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[17] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[18] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[19] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[20] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[21] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[22] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[23] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[24] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[25] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[26] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[27] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[28] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[29] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[30] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
wr_data[31] => regbank.DATAB
rd_data0[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rd_data1[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_cpu|instruction_decode:i_decode|decoder:decode_0
opcode[0] => Mux0.IN263
opcode[0] => Mux1.IN263
opcode[0] => Mux2.IN263
opcode[0] => Mux3.IN263
opcode[0] => Mux4.IN263
opcode[0] => Mux5.IN263
opcode[0] => Mux6.IN263
opcode[0] => Mux7.IN263
opcode[0] => Mux8.IN134
opcode[0] => Mux9.IN263
opcode[0] => Mux10.IN263
opcode[1] => Mux0.IN262
opcode[1] => Mux1.IN262
opcode[1] => Mux2.IN262
opcode[1] => Mux3.IN262
opcode[1] => Mux4.IN262
opcode[1] => Mux5.IN262
opcode[1] => Mux6.IN262
opcode[1] => Mux7.IN262
opcode[1] => Mux8.IN133
opcode[1] => Mux9.IN262
opcode[1] => Mux10.IN262
opcode[2] => Mux0.IN261
opcode[2] => Mux1.IN261
opcode[2] => Mux2.IN261
opcode[2] => Mux3.IN261
opcode[2] => Mux4.IN261
opcode[2] => Mux5.IN261
opcode[2] => Mux6.IN261
opcode[2] => Mux7.IN261
opcode[2] => Mux8.IN132
opcode[2] => Mux9.IN261
opcode[2] => Mux10.IN261
opcode[3] => Mux0.IN260
opcode[3] => Mux1.IN260
opcode[3] => Mux2.IN260
opcode[3] => Mux3.IN260
opcode[3] => Mux4.IN260
opcode[3] => Mux5.IN260
opcode[3] => Mux6.IN260
opcode[3] => Mux7.IN260
opcode[3] => Mux9.IN260
opcode[3] => Mux10.IN260
opcode[4] => Mux0.IN259
opcode[4] => Mux1.IN259
opcode[4] => Mux2.IN259
opcode[4] => Mux3.IN259
opcode[4] => Mux4.IN259
opcode[4] => Mux5.IN259
opcode[4] => Mux6.IN259
opcode[4] => Mux7.IN259
opcode[4] => Mux8.IN131
opcode[4] => Mux9.IN259
opcode[4] => Mux10.IN259
opcode[5] => Mux0.IN258
opcode[5] => Mux1.IN258
opcode[5] => Mux2.IN258
opcode[5] => Mux3.IN258
opcode[5] => Mux4.IN258
opcode[5] => Mux5.IN258
opcode[5] => Mux6.IN258
opcode[5] => Mux7.IN258
opcode[5] => Mux8.IN130
opcode[5] => Mux9.IN258
opcode[5] => Mux10.IN258
func[0] => Equal0.IN7
func[0] => Equal1.IN2
func[0] => Equal2.IN7
func[0] => Equal3.IN7
func[0] => Equal4.IN7
func[0] => Equal5.IN7
func[0] => Equal6.IN3
func[1] => Equal0.IN6
func[1] => Equal1.IN7
func[1] => Equal2.IN6
func[1] => Equal3.IN2
func[1] => Equal4.IN1
func[1] => Equal5.IN2
func[1] => Equal6.IN2
func[2] => Equal0.IN1
func[2] => Equal1.IN1
func[2] => Equal2.IN5
func[2] => Equal3.IN1
func[2] => Equal4.IN6
func[2] => Equal5.IN6
func[2] => Equal6.IN1
func[3] => Equal0.IN5
func[3] => Equal1.IN6
func[3] => Equal2.IN4
func[3] => Equal3.IN6
func[3] => Equal4.IN5
func[3] => Equal5.IN1
func[3] => Equal6.IN7
func[4] => Equal0.IN4
func[4] => Equal1.IN5
func[4] => Equal2.IN3
func[4] => Equal3.IN5
func[4] => Equal4.IN4
func[4] => Equal5.IN5
func[4] => Equal6.IN6
func[5] => Equal0.IN0
func[5] => Equal1.IN0
func[5] => Equal2.IN0
func[5] => Equal3.IN0
func[5] => Equal4.IN0
func[5] => Equal5.IN0
func[5] => Equal6.IN0
RegDst <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Branch <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUCntrl[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUCntrl[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUCntrl[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUCntrl[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= Mux6.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_cpu|execute:i_execute
pc_in[0] => pc_calc[0].DATAIN
pc_in[0] => pc_out[0].DATAIN
pc_in[1] => pc_calc[1].DATAIN
pc_in[1] => pc_out[1].DATAIN
pc_in[2] => Add0.IN30
pc_in[2] => pc_out[2].DATAIN
pc_in[3] => Add0.IN29
pc_in[3] => pc_out[3].DATAIN
pc_in[4] => Add0.IN28
pc_in[4] => pc_out[4].DATAIN
pc_in[5] => Add0.IN27
pc_in[5] => pc_out[5].DATAIN
pc_in[6] => Add0.IN26
pc_in[6] => pc_out[6].DATAIN
pc_in[7] => Add0.IN25
pc_in[7] => pc_out[7].DATAIN
pc_in[8] => Add0.IN24
pc_in[8] => pc_out[8].DATAIN
pc_in[9] => Add0.IN23
pc_in[9] => pc_out[9].DATAIN
pc_in[10] => Add0.IN22
pc_in[10] => pc_out[10].DATAIN
pc_in[11] => Add0.IN21
pc_in[11] => pc_out[11].DATAIN
pc_in[12] => Add0.IN20
pc_in[12] => pc_out[12].DATAIN
pc_in[13] => Add0.IN19
pc_in[13] => pc_out[13].DATAIN
pc_in[14] => Add0.IN18
pc_in[14] => pc_out[14].DATAIN
pc_in[15] => Add0.IN17
pc_in[15] => pc_out[15].DATAIN
pc_in[16] => Add0.IN16
pc_in[16] => pc_out[16].DATAIN
pc_in[17] => Add0.IN15
pc_in[17] => pc_out[17].DATAIN
pc_in[18] => Add0.IN14
pc_in[18] => pc_out[18].DATAIN
pc_in[19] => Add0.IN13
pc_in[19] => pc_out[19].DATAIN
pc_in[20] => Add0.IN12
pc_in[20] => pc_out[20].DATAIN
pc_in[21] => Add0.IN11
pc_in[21] => pc_out[21].DATAIN
pc_in[22] => Add0.IN10
pc_in[22] => pc_out[22].DATAIN
pc_in[23] => Add0.IN9
pc_in[23] => pc_out[23].DATAIN
pc_in[24] => Add0.IN8
pc_in[24] => pc_out[24].DATAIN
pc_in[25] => Add0.IN7
pc_in[25] => pc_out[25].DATAIN
pc_in[26] => Add0.IN6
pc_in[26] => pc_out[26].DATAIN
pc_in[27] => Add0.IN5
pc_in[27] => pc_out[27].DATAIN
pc_in[28] => Add0.IN4
pc_in[28] => pc_out[28].DATAIN
pc_in[29] => Add0.IN3
pc_in[29] => pc_out[29].DATAIN
pc_in[30] => Add0.IN2
pc_in[30] => pc_out[30].DATAIN
pc_in[31] => Add0.IN1
pc_in[31] => pc_out[31].DATAIN
pc_out[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_in[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_in[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_in[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_in[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_in[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_in[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_in[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_in[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_in[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_in[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_in[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_in[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_in[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_in[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_in[16].DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_in[17].DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_in[18].DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_in[19].DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_in[20].DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_in[21].DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_in[22].DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_in[23].DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_in[24].DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_in[25].DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_in[26].DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_in[27].DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_in[28].DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_in[29].DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_in[30].DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_in[31].DB_MAX_OUTPUT_PORT_TYPE
pc_calc[0] <= pc_in[0].DB_MAX_OUTPUT_PORT_TYPE
pc_calc[1] <= pc_in[1].DB_MAX_OUTPUT_PORT_TYPE
pc_calc[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_calc[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
rd_data0[0] => alu:alu_0.a[0]
rd_data0[1] => alu:alu_0.a[1]
rd_data0[2] => alu:alu_0.a[2]
rd_data0[3] => alu:alu_0.a[3]
rd_data0[4] => alu:alu_0.a[4]
rd_data0[5] => alu:alu_0.a[5]
rd_data0[6] => alu:alu_0.a[6]
rd_data0[7] => alu:alu_0.a[7]
rd_data0[8] => alu:alu_0.a[8]
rd_data0[9] => alu:alu_0.a[9]
rd_data0[10] => alu:alu_0.a[10]
rd_data0[11] => alu:alu_0.a[11]
rd_data0[12] => alu:alu_0.a[12]
rd_data0[13] => alu:alu_0.a[13]
rd_data0[14] => alu:alu_0.a[14]
rd_data0[15] => alu:alu_0.a[15]
rd_data0[16] => alu:alu_0.a[16]
rd_data0[17] => alu:alu_0.a[17]
rd_data0[18] => alu:alu_0.a[18]
rd_data0[19] => alu:alu_0.a[19]
rd_data0[20] => alu:alu_0.a[20]
rd_data0[21] => alu:alu_0.a[21]
rd_data0[22] => alu:alu_0.a[22]
rd_data0[23] => alu:alu_0.a[23]
rd_data0[24] => alu:alu_0.a[24]
rd_data0[25] => alu:alu_0.a[25]
rd_data0[26] => alu:alu_0.a[26]
rd_data0[27] => alu:alu_0.a[27]
rd_data0[28] => alu:alu_0.a[28]
rd_data0[29] => alu:alu_0.a[29]
rd_data0[30] => alu:alu_0.a[30]
rd_data0[31] => alu:alu_0.a[31]
rd_data1[0] => slv_b[0].DATAB
rd_data1[0] => wr_data[0].DATAIN
rd_data1[1] => slv_b[1].DATAB
rd_data1[1] => wr_data[1].DATAIN
rd_data1[2] => slv_b[2].DATAB
rd_data1[2] => wr_data[2].DATAIN
rd_data1[3] => slv_b[3].DATAB
rd_data1[3] => wr_data[3].DATAIN
rd_data1[4] => slv_b[4].DATAB
rd_data1[4] => wr_data[4].DATAIN
rd_data1[5] => slv_b[5].DATAB
rd_data1[5] => wr_data[5].DATAIN
rd_data1[6] => slv_b[6].DATAB
rd_data1[6] => wr_data[6].DATAIN
rd_data1[7] => slv_b[7].DATAB
rd_data1[7] => wr_data[7].DATAIN
rd_data1[8] => slv_b[8].DATAB
rd_data1[8] => wr_data[8].DATAIN
rd_data1[9] => slv_b[9].DATAB
rd_data1[9] => wr_data[9].DATAIN
rd_data1[10] => slv_b[10].DATAB
rd_data1[10] => wr_data[10].DATAIN
rd_data1[11] => slv_b[11].DATAB
rd_data1[11] => wr_data[11].DATAIN
rd_data1[12] => slv_b[12].DATAB
rd_data1[12] => wr_data[12].DATAIN
rd_data1[13] => slv_b[13].DATAB
rd_data1[13] => wr_data[13].DATAIN
rd_data1[14] => slv_b[14].DATAB
rd_data1[14] => wr_data[14].DATAIN
rd_data1[15] => slv_b[15].DATAB
rd_data1[15] => wr_data[15].DATAIN
rd_data1[16] => slv_b[16].DATAB
rd_data1[16] => wr_data[16].DATAIN
rd_data1[17] => slv_b[17].DATAB
rd_data1[17] => wr_data[17].DATAIN
rd_data1[18] => slv_b[18].DATAB
rd_data1[18] => wr_data[18].DATAIN
rd_data1[19] => slv_b[19].DATAB
rd_data1[19] => wr_data[19].DATAIN
rd_data1[20] => slv_b[20].DATAB
rd_data1[20] => wr_data[20].DATAIN
rd_data1[21] => slv_b[21].DATAB
rd_data1[21] => wr_data[21].DATAIN
rd_data1[22] => slv_b[22].DATAB
rd_data1[22] => wr_data[22].DATAIN
rd_data1[23] => slv_b[23].DATAB
rd_data1[23] => wr_data[23].DATAIN
rd_data1[24] => slv_b[24].DATAB
rd_data1[24] => wr_data[24].DATAIN
rd_data1[25] => slv_b[25].DATAB
rd_data1[25] => wr_data[25].DATAIN
rd_data1[26] => slv_b[26].DATAB
rd_data1[26] => wr_data[26].DATAIN
rd_data1[27] => slv_b[27].DATAB
rd_data1[27] => wr_data[27].DATAIN
rd_data1[28] => slv_b[28].DATAB
rd_data1[28] => wr_data[28].DATAIN
rd_data1[29] => slv_b[29].DATAB
rd_data1[29] => wr_data[29].DATAIN
rd_data1[30] => slv_b[30].DATAB
rd_data1[30] => wr_data[30].DATAIN
rd_data1[31] => slv_b[31].DATAB
rd_data1[31] => wr_data[31].DATAIN
sign_extend[0] => slv_b[0].DATAA
sign_extend[0] => Add0.IN60
sign_extend[1] => slv_b[1].DATAA
sign_extend[1] => Add0.IN59
sign_extend[2] => slv_b[2].DATAA
sign_extend[2] => Add0.IN58
sign_extend[3] => slv_b[3].DATAA
sign_extend[3] => Add0.IN57
sign_extend[4] => slv_b[4].DATAA
sign_extend[4] => Add0.IN56
sign_extend[5] => slv_b[5].DATAA
sign_extend[5] => Add0.IN55
sign_extend[6] => slv_b[6].DATAA
sign_extend[6] => Add0.IN54
sign_extend[7] => slv_b[7].DATAA
sign_extend[7] => Add0.IN53
sign_extend[8] => slv_b[8].DATAA
sign_extend[8] => Add0.IN52
sign_extend[9] => slv_b[9].DATAA
sign_extend[9] => Add0.IN51
sign_extend[10] => slv_b[10].DATAA
sign_extend[10] => Add0.IN50
sign_extend[11] => slv_b[11].DATAA
sign_extend[11] => Add0.IN49
sign_extend[12] => slv_b[12].DATAA
sign_extend[12] => Add0.IN48
sign_extend[13] => slv_b[13].DATAA
sign_extend[13] => Add0.IN47
sign_extend[14] => slv_b[14].DATAA
sign_extend[14] => Add0.IN46
sign_extend[15] => slv_b[15].DATAA
sign_extend[15] => Add0.IN45
sign_extend[16] => slv_b[16].DATAA
sign_extend[16] => Add0.IN44
sign_extend[17] => slv_b[17].DATAA
sign_extend[17] => Add0.IN43
sign_extend[18] => slv_b[18].DATAA
sign_extend[18] => Add0.IN42
sign_extend[19] => slv_b[19].DATAA
sign_extend[19] => Add0.IN41
sign_extend[20] => slv_b[20].DATAA
sign_extend[20] => Add0.IN40
sign_extend[21] => slv_b[21].DATAA
sign_extend[21] => Add0.IN39
sign_extend[22] => slv_b[22].DATAA
sign_extend[22] => Add0.IN38
sign_extend[23] => slv_b[23].DATAA
sign_extend[23] => Add0.IN37
sign_extend[24] => slv_b[24].DATAA
sign_extend[24] => Add0.IN36
sign_extend[25] => slv_b[25].DATAA
sign_extend[25] => Add0.IN35
sign_extend[26] => slv_b[26].DATAA
sign_extend[26] => Add0.IN34
sign_extend[27] => slv_b[27].DATAA
sign_extend[27] => Add0.IN33
sign_extend[28] => slv_b[28].DATAA
sign_extend[28] => Add0.IN32
sign_extend[29] => slv_b[29].DATAA
sign_extend[29] => Add0.IN31
sign_extend[30] => slv_b[30].DATAA
sign_extend[31] => slv_b[31].DATAA
wr_data[0] <= rd_data1[0].DB_MAX_OUTPUT_PORT_TYPE
wr_data[1] <= rd_data1[1].DB_MAX_OUTPUT_PORT_TYPE
wr_data[2] <= rd_data1[2].DB_MAX_OUTPUT_PORT_TYPE
wr_data[3] <= rd_data1[3].DB_MAX_OUTPUT_PORT_TYPE
wr_data[4] <= rd_data1[4].DB_MAX_OUTPUT_PORT_TYPE
wr_data[5] <= rd_data1[5].DB_MAX_OUTPUT_PORT_TYPE
wr_data[6] <= rd_data1[6].DB_MAX_OUTPUT_PORT_TYPE
wr_data[7] <= rd_data1[7].DB_MAX_OUTPUT_PORT_TYPE
wr_data[8] <= rd_data1[8].DB_MAX_OUTPUT_PORT_TYPE
wr_data[9] <= rd_data1[9].DB_MAX_OUTPUT_PORT_TYPE
wr_data[10] <= rd_data1[10].DB_MAX_OUTPUT_PORT_TYPE
wr_data[11] <= rd_data1[11].DB_MAX_OUTPUT_PORT_TYPE
wr_data[12] <= rd_data1[12].DB_MAX_OUTPUT_PORT_TYPE
wr_data[13] <= rd_data1[13].DB_MAX_OUTPUT_PORT_TYPE
wr_data[14] <= rd_data1[14].DB_MAX_OUTPUT_PORT_TYPE
wr_data[15] <= rd_data1[15].DB_MAX_OUTPUT_PORT_TYPE
wr_data[16] <= rd_data1[16].DB_MAX_OUTPUT_PORT_TYPE
wr_data[17] <= rd_data1[17].DB_MAX_OUTPUT_PORT_TYPE
wr_data[18] <= rd_data1[18].DB_MAX_OUTPUT_PORT_TYPE
wr_data[19] <= rd_data1[19].DB_MAX_OUTPUT_PORT_TYPE
wr_data[20] <= rd_data1[20].DB_MAX_OUTPUT_PORT_TYPE
wr_data[21] <= rd_data1[21].DB_MAX_OUTPUT_PORT_TYPE
wr_data[22] <= rd_data1[22].DB_MAX_OUTPUT_PORT_TYPE
wr_data[23] <= rd_data1[23].DB_MAX_OUTPUT_PORT_TYPE
wr_data[24] <= rd_data1[24].DB_MAX_OUTPUT_PORT_TYPE
wr_data[25] <= rd_data1[25].DB_MAX_OUTPUT_PORT_TYPE
wr_data[26] <= rd_data1[26].DB_MAX_OUTPUT_PORT_TYPE
wr_data[27] <= rd_data1[27].DB_MAX_OUTPUT_PORT_TYPE
wr_data[28] <= rd_data1[28].DB_MAX_OUTPUT_PORT_TYPE
wr_data[29] <= rd_data1[29].DB_MAX_OUTPUT_PORT_TYPE
wr_data[30] <= rd_data1[30].DB_MAX_OUTPUT_PORT_TYPE
wr_data[31] <= rd_data1[31].DB_MAX_OUTPUT_PORT_TYPE
zero <= alu:alu_0.zero
lt <= alu:alu_0.lessthan
alu_result[0] <= alu:alu_0.o[0]
alu_result[1] <= alu:alu_0.o[1]
alu_result[2] <= alu:alu_0.o[2]
alu_result[3] <= alu:alu_0.o[3]
alu_result[4] <= alu:alu_0.o[4]
alu_result[5] <= alu:alu_0.o[5]
alu_result[6] <= alu:alu_0.o[6]
alu_result[7] <= alu:alu_0.o[7]
alu_result[8] <= alu:alu_0.o[8]
alu_result[9] <= alu:alu_0.o[9]
alu_result[10] <= alu:alu_0.o[10]
alu_result[11] <= alu:alu_0.o[11]
alu_result[12] <= alu:alu_0.o[12]
alu_result[13] <= alu:alu_0.o[13]
alu_result[14] <= alu:alu_0.o[14]
alu_result[15] <= alu:alu_0.o[15]
alu_result[16] <= alu:alu_0.o[16]
alu_result[17] <= alu:alu_0.o[17]
alu_result[18] <= alu:alu_0.o[18]
alu_result[19] <= alu:alu_0.o[19]
alu_result[20] <= alu:alu_0.o[20]
alu_result[21] <= alu:alu_0.o[21]
alu_result[22] <= alu:alu_0.o[22]
alu_result[23] <= alu:alu_0.o[23]
alu_result[24] <= alu:alu_0.o[24]
alu_result[25] <= alu:alu_0.o[25]
alu_result[26] <= alu:alu_0.o[26]
alu_result[27] <= alu:alu_0.o[27]
alu_result[28] <= alu:alu_0.o[28]
alu_result[29] <= alu:alu_0.o[29]
alu_result[30] <= alu:alu_0.o[30]
alu_result[31] <= alu:alu_0.o[31]
branch_in => branch.DATAIN
jump_in => jump.DATAIN
memtoreg_in => memtoreg.DATAIN
alucntrl_in[0] => alu:alu_0.opcode[0]
alucntrl_in[1] => alu:alu_0.opcode[1]
alucntrl_in[2] => alu:alu_0.opcode[2]
alucntrl_in[3] => alu:alu_0.opcode[3]
memwrite_in => memwrite.DATAIN
alusrc_in => slv_b[31].OUTPUTSELECT
alusrc_in => slv_b[30].OUTPUTSELECT
alusrc_in => slv_b[29].OUTPUTSELECT
alusrc_in => slv_b[28].OUTPUTSELECT
alusrc_in => slv_b[27].OUTPUTSELECT
alusrc_in => slv_b[26].OUTPUTSELECT
alusrc_in => slv_b[25].OUTPUTSELECT
alusrc_in => slv_b[24].OUTPUTSELECT
alusrc_in => slv_b[23].OUTPUTSELECT
alusrc_in => slv_b[22].OUTPUTSELECT
alusrc_in => slv_b[21].OUTPUTSELECT
alusrc_in => slv_b[20].OUTPUTSELECT
alusrc_in => slv_b[19].OUTPUTSELECT
alusrc_in => slv_b[18].OUTPUTSELECT
alusrc_in => slv_b[17].OUTPUTSELECT
alusrc_in => slv_b[16].OUTPUTSELECT
alusrc_in => slv_b[15].OUTPUTSELECT
alusrc_in => slv_b[14].OUTPUTSELECT
alusrc_in => slv_b[13].OUTPUTSELECT
alusrc_in => slv_b[12].OUTPUTSELECT
alusrc_in => slv_b[11].OUTPUTSELECT
alusrc_in => slv_b[10].OUTPUTSELECT
alusrc_in => slv_b[9].OUTPUTSELECT
alusrc_in => slv_b[8].OUTPUTSELECT
alusrc_in => slv_b[7].OUTPUTSELECT
alusrc_in => slv_b[6].OUTPUTSELECT
alusrc_in => slv_b[5].OUTPUTSELECT
alusrc_in => slv_b[4].OUTPUTSELECT
alusrc_in => slv_b[3].OUTPUTSELECT
alusrc_in => slv_b[2].OUTPUTSELECT
alusrc_in => slv_b[1].OUTPUTSELECT
alusrc_in => slv_b[0].OUTPUTSELECT
branch <= branch_in.DB_MAX_OUTPUT_PORT_TYPE
jump <= jump_in.DB_MAX_OUTPUT_PORT_TYPE
memtoreg <= memtoreg_in.DB_MAX_OUTPUT_PORT_TYPE
memwrite <= memwrite_in.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_cpu|execute:i_execute|alu:alu_0
a[0] => slv_o.IN0
a[0] => slv_o.IN0
a[0] => Add0.IN32
a[0] => slv_o.IN0
a[0] => Add1.IN64
a[0] => slv_o.IN0
a[0] => LessThan0.IN32
a[1] => slv_o.IN0
a[1] => slv_o.IN0
a[1] => Add0.IN31
a[1] => slv_o.IN0
a[1] => Add1.IN63
a[1] => slv_o.IN0
a[1] => LessThan0.IN31
a[2] => slv_o.IN0
a[2] => slv_o.IN0
a[2] => Add0.IN30
a[2] => slv_o.IN0
a[2] => Add1.IN62
a[2] => slv_o.IN0
a[2] => LessThan0.IN30
a[3] => slv_o.IN0
a[3] => slv_o.IN0
a[3] => Add0.IN29
a[3] => slv_o.IN0
a[3] => Add1.IN61
a[3] => slv_o.IN0
a[3] => LessThan0.IN29
a[4] => slv_o.IN0
a[4] => slv_o.IN0
a[4] => Add0.IN28
a[4] => slv_o.IN0
a[4] => Add1.IN60
a[4] => slv_o.IN0
a[4] => LessThan0.IN28
a[5] => slv_o.IN0
a[5] => slv_o.IN0
a[5] => Add0.IN27
a[5] => slv_o.IN0
a[5] => Add1.IN59
a[5] => slv_o.IN0
a[5] => LessThan0.IN27
a[6] => slv_o.IN0
a[6] => slv_o.IN0
a[6] => Add0.IN26
a[6] => slv_o.IN0
a[6] => Add1.IN58
a[6] => slv_o.IN0
a[6] => LessThan0.IN26
a[7] => slv_o.IN0
a[7] => slv_o.IN0
a[7] => Add0.IN25
a[7] => slv_o.IN0
a[7] => Add1.IN57
a[7] => slv_o.IN0
a[7] => LessThan0.IN25
a[8] => slv_o.IN0
a[8] => slv_o.IN0
a[8] => Add0.IN24
a[8] => slv_o.IN0
a[8] => Add1.IN56
a[8] => slv_o.IN0
a[8] => LessThan0.IN24
a[9] => slv_o.IN0
a[9] => slv_o.IN0
a[9] => Add0.IN23
a[9] => slv_o.IN0
a[9] => Add1.IN55
a[9] => slv_o.IN0
a[9] => LessThan0.IN23
a[10] => slv_o.IN0
a[10] => slv_o.IN0
a[10] => Add0.IN22
a[10] => slv_o.IN0
a[10] => Add1.IN54
a[10] => slv_o.IN0
a[10] => LessThan0.IN22
a[11] => slv_o.IN0
a[11] => slv_o.IN0
a[11] => Add0.IN21
a[11] => slv_o.IN0
a[11] => Add1.IN53
a[11] => slv_o.IN0
a[11] => LessThan0.IN21
a[12] => slv_o.IN0
a[12] => slv_o.IN0
a[12] => Add0.IN20
a[12] => slv_o.IN0
a[12] => Add1.IN52
a[12] => slv_o.IN0
a[12] => LessThan0.IN20
a[13] => slv_o.IN0
a[13] => slv_o.IN0
a[13] => Add0.IN19
a[13] => slv_o.IN0
a[13] => Add1.IN51
a[13] => slv_o.IN0
a[13] => LessThan0.IN19
a[14] => slv_o.IN0
a[14] => slv_o.IN0
a[14] => Add0.IN18
a[14] => slv_o.IN0
a[14] => Add1.IN50
a[14] => slv_o.IN0
a[14] => LessThan0.IN18
a[15] => slv_o.IN0
a[15] => slv_o.IN0
a[15] => Add0.IN17
a[15] => slv_o.IN0
a[15] => Add1.IN49
a[15] => slv_o.IN0
a[15] => LessThan0.IN17
a[16] => slv_o.IN0
a[16] => slv_o.IN0
a[16] => Add0.IN16
a[16] => slv_o.IN0
a[16] => Add1.IN48
a[16] => slv_o.IN0
a[16] => LessThan0.IN16
a[17] => slv_o.IN0
a[17] => slv_o.IN0
a[17] => Add0.IN15
a[17] => slv_o.IN0
a[17] => Add1.IN47
a[17] => slv_o.IN0
a[17] => LessThan0.IN15
a[18] => slv_o.IN0
a[18] => slv_o.IN0
a[18] => Add0.IN14
a[18] => slv_o.IN0
a[18] => Add1.IN46
a[18] => slv_o.IN0
a[18] => LessThan0.IN14
a[19] => slv_o.IN0
a[19] => slv_o.IN0
a[19] => Add0.IN13
a[19] => slv_o.IN0
a[19] => Add1.IN45
a[19] => slv_o.IN0
a[19] => LessThan0.IN13
a[20] => slv_o.IN0
a[20] => slv_o.IN0
a[20] => Add0.IN12
a[20] => slv_o.IN0
a[20] => Add1.IN44
a[20] => slv_o.IN0
a[20] => LessThan0.IN12
a[21] => slv_o.IN0
a[21] => slv_o.IN0
a[21] => Add0.IN11
a[21] => slv_o.IN0
a[21] => Add1.IN43
a[21] => slv_o.IN0
a[21] => LessThan0.IN11
a[22] => slv_o.IN0
a[22] => slv_o.IN0
a[22] => Add0.IN10
a[22] => slv_o.IN0
a[22] => Add1.IN42
a[22] => slv_o.IN0
a[22] => LessThan0.IN10
a[23] => slv_o.IN0
a[23] => slv_o.IN0
a[23] => Add0.IN9
a[23] => slv_o.IN0
a[23] => Add1.IN41
a[23] => slv_o.IN0
a[23] => LessThan0.IN9
a[24] => slv_o.IN0
a[24] => slv_o.IN0
a[24] => Add0.IN8
a[24] => slv_o.IN0
a[24] => Add1.IN40
a[24] => slv_o.IN0
a[24] => LessThan0.IN8
a[25] => slv_o.IN0
a[25] => slv_o.IN0
a[25] => Add0.IN7
a[25] => slv_o.IN0
a[25] => Add1.IN39
a[25] => slv_o.IN0
a[25] => LessThan0.IN7
a[26] => slv_o.IN0
a[26] => slv_o.IN0
a[26] => Add0.IN6
a[26] => slv_o.IN0
a[26] => Add1.IN38
a[26] => slv_o.IN0
a[26] => LessThan0.IN6
a[27] => slv_o.IN0
a[27] => slv_o.IN0
a[27] => Add0.IN5
a[27] => slv_o.IN0
a[27] => Add1.IN37
a[27] => slv_o.IN0
a[27] => LessThan0.IN5
a[28] => slv_o.IN0
a[28] => slv_o.IN0
a[28] => Add0.IN4
a[28] => slv_o.IN0
a[28] => Add1.IN36
a[28] => slv_o.IN0
a[28] => LessThan0.IN4
a[29] => slv_o.IN0
a[29] => slv_o.IN0
a[29] => Add0.IN3
a[29] => slv_o.IN0
a[29] => Add1.IN35
a[29] => slv_o.IN0
a[29] => LessThan0.IN3
a[30] => slv_o.IN0
a[30] => slv_o.IN0
a[30] => Add0.IN2
a[30] => slv_o.IN0
a[30] => Add1.IN34
a[30] => slv_o.IN0
a[30] => LessThan0.IN2
a[31] => slv_o.IN0
a[31] => slv_o.IN0
a[31] => Add0.IN1
a[31] => slv_o.IN0
a[31] => Add1.IN33
a[31] => slv_o.IN0
a[31] => LessThan0.IN1
b[0] => slv_o.IN1
b[0] => slv_o.IN1
b[0] => Add0.IN64
b[0] => slv_o.IN1
b[0] => slv_o.IN1
b[0] => LessThan0.IN64
b[0] => Add1.IN32
b[1] => slv_o.IN1
b[1] => slv_o.IN1
b[1] => Add0.IN63
b[1] => slv_o.IN1
b[1] => slv_o.IN1
b[1] => LessThan0.IN63
b[1] => Add1.IN31
b[2] => slv_o.IN1
b[2] => slv_o.IN1
b[2] => Add0.IN62
b[2] => slv_o.IN1
b[2] => slv_o.IN1
b[2] => LessThan0.IN62
b[2] => Add1.IN30
b[3] => slv_o.IN1
b[3] => slv_o.IN1
b[3] => Add0.IN61
b[3] => slv_o.IN1
b[3] => slv_o.IN1
b[3] => LessThan0.IN61
b[3] => Add1.IN29
b[4] => slv_o.IN1
b[4] => slv_o.IN1
b[4] => Add0.IN60
b[4] => slv_o.IN1
b[4] => slv_o.IN1
b[4] => LessThan0.IN60
b[4] => Add1.IN28
b[5] => slv_o.IN1
b[5] => slv_o.IN1
b[5] => Add0.IN59
b[5] => slv_o.IN1
b[5] => slv_o.IN1
b[5] => LessThan0.IN59
b[5] => Add1.IN27
b[6] => slv_o.IN1
b[6] => slv_o.IN1
b[6] => Add0.IN58
b[6] => slv_o.IN1
b[6] => slv_o.IN1
b[6] => LessThan0.IN58
b[6] => Add1.IN26
b[7] => slv_o.IN1
b[7] => slv_o.IN1
b[7] => Add0.IN57
b[7] => slv_o.IN1
b[7] => slv_o.IN1
b[7] => LessThan0.IN57
b[7] => Add1.IN25
b[8] => slv_o.IN1
b[8] => slv_o.IN1
b[8] => Add0.IN56
b[8] => slv_o.IN1
b[8] => slv_o.IN1
b[8] => LessThan0.IN56
b[8] => Add1.IN24
b[9] => slv_o.IN1
b[9] => slv_o.IN1
b[9] => Add0.IN55
b[9] => slv_o.IN1
b[9] => slv_o.IN1
b[9] => LessThan0.IN55
b[9] => Add1.IN23
b[10] => slv_o.IN1
b[10] => slv_o.IN1
b[10] => Add0.IN54
b[10] => slv_o.IN1
b[10] => slv_o.IN1
b[10] => LessThan0.IN54
b[10] => Add1.IN22
b[11] => slv_o.IN1
b[11] => slv_o.IN1
b[11] => Add0.IN53
b[11] => slv_o.IN1
b[11] => slv_o.IN1
b[11] => LessThan0.IN53
b[11] => Add1.IN21
b[12] => slv_o.IN1
b[12] => slv_o.IN1
b[12] => Add0.IN52
b[12] => slv_o.IN1
b[12] => slv_o.IN1
b[12] => LessThan0.IN52
b[12] => Add1.IN20
b[13] => slv_o.IN1
b[13] => slv_o.IN1
b[13] => Add0.IN51
b[13] => slv_o.IN1
b[13] => slv_o.IN1
b[13] => LessThan0.IN51
b[13] => Add1.IN19
b[14] => slv_o.IN1
b[14] => slv_o.IN1
b[14] => Add0.IN50
b[14] => slv_o.IN1
b[14] => slv_o.IN1
b[14] => LessThan0.IN50
b[14] => Add1.IN18
b[15] => slv_o.IN1
b[15] => slv_o.IN1
b[15] => Add0.IN49
b[15] => slv_o.IN1
b[15] => slv_o.IN1
b[15] => LessThan0.IN49
b[15] => Add1.IN17
b[16] => slv_o.IN1
b[16] => slv_o.IN1
b[16] => Add0.IN48
b[16] => slv_o.IN1
b[16] => slv_o.IN1
b[16] => Mux15.IN15
b[16] => LessThan0.IN48
b[16] => Add1.IN16
b[17] => slv_o.IN1
b[17] => slv_o.IN1
b[17] => Add0.IN47
b[17] => slv_o.IN1
b[17] => slv_o.IN1
b[17] => Mux14.IN15
b[17] => LessThan0.IN47
b[17] => Add1.IN15
b[18] => slv_o.IN1
b[18] => slv_o.IN1
b[18] => Add0.IN46
b[18] => slv_o.IN1
b[18] => slv_o.IN1
b[18] => Mux13.IN15
b[18] => LessThan0.IN46
b[18] => Add1.IN14
b[19] => slv_o.IN1
b[19] => slv_o.IN1
b[19] => Add0.IN45
b[19] => slv_o.IN1
b[19] => slv_o.IN1
b[19] => Mux12.IN15
b[19] => LessThan0.IN45
b[19] => Add1.IN13
b[20] => slv_o.IN1
b[20] => slv_o.IN1
b[20] => Add0.IN44
b[20] => slv_o.IN1
b[20] => slv_o.IN1
b[20] => Mux11.IN15
b[20] => LessThan0.IN44
b[20] => Add1.IN12
b[21] => slv_o.IN1
b[21] => slv_o.IN1
b[21] => Add0.IN43
b[21] => slv_o.IN1
b[21] => slv_o.IN1
b[21] => Mux10.IN15
b[21] => LessThan0.IN43
b[21] => Add1.IN11
b[22] => slv_o.IN1
b[22] => slv_o.IN1
b[22] => Add0.IN42
b[22] => slv_o.IN1
b[22] => slv_o.IN1
b[22] => Mux9.IN15
b[22] => LessThan0.IN42
b[22] => Add1.IN10
b[23] => slv_o.IN1
b[23] => slv_o.IN1
b[23] => Add0.IN41
b[23] => slv_o.IN1
b[23] => slv_o.IN1
b[23] => Mux8.IN15
b[23] => LessThan0.IN41
b[23] => Add1.IN9
b[24] => slv_o.IN1
b[24] => slv_o.IN1
b[24] => Add0.IN40
b[24] => slv_o.IN1
b[24] => slv_o.IN1
b[24] => Mux7.IN15
b[24] => LessThan0.IN40
b[24] => Add1.IN8
b[25] => slv_o.IN1
b[25] => slv_o.IN1
b[25] => Add0.IN39
b[25] => slv_o.IN1
b[25] => slv_o.IN1
b[25] => Mux6.IN15
b[25] => LessThan0.IN39
b[25] => Add1.IN7
b[26] => slv_o.IN1
b[26] => slv_o.IN1
b[26] => Add0.IN38
b[26] => slv_o.IN1
b[26] => slv_o.IN1
b[26] => Mux5.IN15
b[26] => LessThan0.IN38
b[26] => Add1.IN6
b[27] => slv_o.IN1
b[27] => slv_o.IN1
b[27] => Add0.IN37
b[27] => slv_o.IN1
b[27] => slv_o.IN1
b[27] => Mux4.IN15
b[27] => LessThan0.IN37
b[27] => Add1.IN5
b[28] => slv_o.IN1
b[28] => slv_o.IN1
b[28] => Add0.IN36
b[28] => slv_o.IN1
b[28] => slv_o.IN1
b[28] => Mux3.IN15
b[28] => LessThan0.IN36
b[28] => Add1.IN4
b[29] => slv_o.IN1
b[29] => slv_o.IN1
b[29] => Add0.IN35
b[29] => slv_o.IN1
b[29] => slv_o.IN1
b[29] => Mux2.IN15
b[29] => LessThan0.IN35
b[29] => Add1.IN3
b[30] => slv_o.IN1
b[30] => slv_o.IN1
b[30] => Add0.IN34
b[30] => slv_o.IN1
b[30] => slv_o.IN1
b[30] => Mux1.IN15
b[30] => LessThan0.IN34
b[30] => Add1.IN2
b[31] => slv_o.IN1
b[31] => slv_o.IN1
b[31] => Add0.IN33
b[31] => slv_o.IN1
b[31] => slv_o.IN1
b[31] => Mux0.IN15
b[31] => LessThan0.IN33
b[31] => Add1.IN1
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux7.IN19
opcode[0] => Mux8.IN19
opcode[0] => Mux9.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux13.IN19
opcode[0] => Mux14.IN19
opcode[0] => Mux15.IN19
opcode[0] => Mux16.IN19
opcode[0] => Mux17.IN19
opcode[0] => Mux18.IN19
opcode[0] => Mux19.IN19
opcode[0] => Mux20.IN19
opcode[0] => Mux21.IN19
opcode[0] => Mux22.IN19
opcode[0] => Mux23.IN19
opcode[0] => Mux24.IN19
opcode[0] => Mux25.IN19
opcode[0] => Mux26.IN19
opcode[0] => Mux27.IN19
opcode[0] => Mux28.IN19
opcode[0] => Mux29.IN19
opcode[0] => Mux30.IN19
opcode[0] => Mux31.IN19
opcode[0] => Equal1.IN3
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux7.IN18
opcode[1] => Mux8.IN18
opcode[1] => Mux9.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux13.IN18
opcode[1] => Mux14.IN18
opcode[1] => Mux15.IN18
opcode[1] => Mux16.IN18
opcode[1] => Mux17.IN18
opcode[1] => Mux18.IN18
opcode[1] => Mux19.IN18
opcode[1] => Mux20.IN18
opcode[1] => Mux21.IN18
opcode[1] => Mux22.IN18
opcode[1] => Mux23.IN18
opcode[1] => Mux24.IN18
opcode[1] => Mux25.IN18
opcode[1] => Mux26.IN18
opcode[1] => Mux27.IN18
opcode[1] => Mux28.IN18
opcode[1] => Mux29.IN18
opcode[1] => Mux30.IN18
opcode[1] => Mux31.IN18
opcode[1] => Equal1.IN2
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux7.IN17
opcode[2] => Mux8.IN17
opcode[2] => Mux9.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux13.IN17
opcode[2] => Mux14.IN17
opcode[2] => Mux15.IN17
opcode[2] => Mux16.IN17
opcode[2] => Mux17.IN17
opcode[2] => Mux18.IN17
opcode[2] => Mux19.IN17
opcode[2] => Mux20.IN17
opcode[2] => Mux21.IN17
opcode[2] => Mux22.IN17
opcode[2] => Mux23.IN17
opcode[2] => Mux24.IN17
opcode[2] => Mux25.IN17
opcode[2] => Mux26.IN17
opcode[2] => Mux27.IN17
opcode[2] => Mux28.IN17
opcode[2] => Mux29.IN17
opcode[2] => Mux30.IN17
opcode[2] => Mux31.IN17
opcode[2] => Equal1.IN1
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux7.IN16
opcode[3] => Mux8.IN16
opcode[3] => Mux9.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux13.IN16
opcode[3] => Mux14.IN16
opcode[3] => Mux15.IN16
opcode[3] => Mux16.IN16
opcode[3] => Mux17.IN16
opcode[3] => Mux18.IN16
opcode[3] => Mux19.IN16
opcode[3] => Mux20.IN16
opcode[3] => Mux21.IN16
opcode[3] => Mux22.IN16
opcode[3] => Mux23.IN16
opcode[3] => Mux24.IN16
opcode[3] => Mux25.IN16
opcode[3] => Mux26.IN16
opcode[3] => Mux27.IN16
opcode[3] => Mux28.IN16
opcode[3] => Mux29.IN16
opcode[3] => Mux30.IN16
opcode[3] => Mux31.IN16
opcode[3] => Equal1.IN0
o[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
lessthan <= slv_lt.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_cpu|memory_access:i_memory_access_and_write_back
clk => data_mem:data_mem_0.clk
pc_in[0] => pc_out.DATAB
pc_in[1] => pc_out.DATAB
pc_in[2] => pc_out.DATAB
pc_in[3] => pc_out.DATAB
pc_in[4] => pc_out.DATAB
pc_in[5] => pc_out.DATAB
pc_in[6] => pc_out.DATAB
pc_in[7] => pc_out.DATAB
pc_in[8] => pc_out.DATAB
pc_in[9] => pc_out.DATAB
pc_in[10] => pc_out.DATAB
pc_in[11] => pc_out.DATAB
pc_in[12] => pc_out.DATAB
pc_in[13] => pc_out.DATAB
pc_in[14] => pc_out.DATAB
pc_in[15] => pc_out.DATAB
pc_in[16] => pc_out.DATAB
pc_in[17] => pc_out.DATAB
pc_in[18] => pc_out.DATAB
pc_in[19] => pc_out.DATAB
pc_in[20] => pc_out.DATAB
pc_in[21] => pc_out.DATAB
pc_in[22] => pc_out.DATAB
pc_in[23] => pc_out.DATAB
pc_in[24] => pc_out.DATAB
pc_in[25] => pc_out.DATAB
pc_in[26] => pc_out.DATAB
pc_in[27] => pc_out.DATAB
pc_in[28] => pc_out.DATAB
pc_in[29] => pc_out.DATAB
pc_in[30] => pc_out.DATAB
pc_in[31] => pc_out.DATAB
pc_calc[0] => pc_out.DATAA
pc_calc[1] => pc_out.DATAA
pc_calc[2] => pc_out.DATAA
pc_calc[3] => pc_out.DATAA
pc_calc[4] => pc_out.DATAA
pc_calc[5] => pc_out.DATAA
pc_calc[6] => pc_out.DATAA
pc_calc[7] => pc_out.DATAA
pc_calc[8] => pc_out.DATAA
pc_calc[9] => pc_out.DATAA
pc_calc[10] => pc_out.DATAA
pc_calc[11] => pc_out.DATAA
pc_calc[12] => pc_out.DATAA
pc_calc[13] => pc_out.DATAA
pc_calc[14] => pc_out.DATAA
pc_calc[15] => pc_out.DATAA
pc_calc[16] => pc_out.DATAA
pc_calc[17] => pc_out.DATAA
pc_calc[18] => pc_out.DATAA
pc_calc[19] => pc_out.DATAA
pc_calc[20] => pc_out.DATAA
pc_calc[21] => pc_out.DATAA
pc_calc[22] => pc_out.DATAA
pc_calc[23] => pc_out.DATAA
pc_calc[24] => pc_out.DATAA
pc_calc[25] => pc_out.DATAA
pc_calc[26] => pc_out.DATAA
pc_calc[27] => pc_out.DATAA
pc_calc[28] => pc_out.DATAA
pc_calc[29] => pc_out.DATAA
pc_calc[30] => pc_out.DATAA
pc_calc[31] => pc_out.DATAA
pc_out[0] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out.DB_MAX_OUTPUT_PORT_TYPE
zero => sl_select_pc_source.IN0
lt => ~NO_FANOUT~
alu_res[0] => rd_data.DATAB
alu_res[0] => data_mem:data_mem_0.addr[0]
alu_res[1] => rd_data.DATAB
alu_res[1] => data_mem:data_mem_0.addr[1]
alu_res[2] => rd_data.DATAB
alu_res[2] => data_mem:data_mem_0.addr[2]
alu_res[3] => rd_data.DATAB
alu_res[3] => data_mem:data_mem_0.addr[3]
alu_res[4] => rd_data.DATAB
alu_res[4] => data_mem:data_mem_0.addr[4]
alu_res[5] => rd_data.DATAB
alu_res[6] => rd_data.DATAB
alu_res[7] => rd_data.DATAB
alu_res[8] => rd_data.DATAB
alu_res[9] => rd_data.DATAB
alu_res[10] => rd_data.DATAB
alu_res[11] => rd_data.DATAB
alu_res[12] => rd_data.DATAB
alu_res[13] => rd_data.DATAB
alu_res[14] => rd_data.DATAB
alu_res[15] => rd_data.DATAB
alu_res[16] => rd_data.DATAB
alu_res[17] => rd_data.DATAB
alu_res[18] => rd_data.DATAB
alu_res[19] => rd_data.DATAB
alu_res[20] => rd_data.DATAB
alu_res[21] => rd_data.DATAB
alu_res[22] => rd_data.DATAB
alu_res[23] => rd_data.DATAB
alu_res[24] => rd_data.DATAB
alu_res[25] => rd_data.DATAB
alu_res[26] => rd_data.DATAB
alu_res[27] => rd_data.DATAB
alu_res[28] => rd_data.DATAB
alu_res[29] => rd_data.DATAB
alu_res[30] => rd_data.DATAB
alu_res[31] => rd_data.DATAB
wr_data[0] => data_mem:data_mem_0.idata[0]
wr_data[1] => data_mem:data_mem_0.idata[1]
wr_data[2] => data_mem:data_mem_0.idata[2]
wr_data[3] => data_mem:data_mem_0.idata[3]
wr_data[4] => data_mem:data_mem_0.idata[4]
wr_data[5] => data_mem:data_mem_0.idata[5]
wr_data[6] => data_mem:data_mem_0.idata[6]
wr_data[7] => data_mem:data_mem_0.idata[7]
wr_data[8] => data_mem:data_mem_0.idata[8]
wr_data[9] => data_mem:data_mem_0.idata[9]
wr_data[10] => data_mem:data_mem_0.idata[10]
wr_data[11] => data_mem:data_mem_0.idata[11]
wr_data[12] => data_mem:data_mem_0.idata[12]
wr_data[13] => data_mem:data_mem_0.idata[13]
wr_data[14] => data_mem:data_mem_0.idata[14]
wr_data[15] => data_mem:data_mem_0.idata[15]
wr_data[16] => data_mem:data_mem_0.idata[16]
wr_data[17] => data_mem:data_mem_0.idata[17]
wr_data[18] => data_mem:data_mem_0.idata[18]
wr_data[19] => data_mem:data_mem_0.idata[19]
wr_data[20] => data_mem:data_mem_0.idata[20]
wr_data[21] => data_mem:data_mem_0.idata[21]
wr_data[22] => data_mem:data_mem_0.idata[22]
wr_data[23] => data_mem:data_mem_0.idata[23]
wr_data[24] => data_mem:data_mem_0.idata[24]
wr_data[25] => data_mem:data_mem_0.idata[25]
wr_data[26] => data_mem:data_mem_0.idata[26]
wr_data[27] => data_mem:data_mem_0.idata[27]
wr_data[28] => data_mem:data_mem_0.idata[28]
wr_data[29] => data_mem:data_mem_0.idata[29]
wr_data[30] => data_mem:data_mem_0.idata[30]
wr_data[31] => data_mem:data_mem_0.idata[31]
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
branch => sl_select_pc_source.IN1
jump => jump_out.DATAIN
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memtoreg => rd_data.OUTPUTSELECT
memwrite => data_mem:data_mem_0.wren
jump_out <= jump.DB_MAX_OUTPUT_PORT_TYPE


|single_cycle_cpu|memory_access:i_memory_access_and_write_back|data_mem:data_mem_0
clk => ram~37.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => odata[0]~reg0.CLK
clk => odata[1]~reg0.CLK
clk => odata[2]~reg0.CLK
clk => odata[3]~reg0.CLK
clk => odata[4]~reg0.CLK
clk => odata[5]~reg0.CLK
clk => odata[6]~reg0.CLK
clk => odata[7]~reg0.CLK
clk => odata[8]~reg0.CLK
clk => odata[9]~reg0.CLK
clk => odata[10]~reg0.CLK
clk => odata[11]~reg0.CLK
clk => odata[12]~reg0.CLK
clk => odata[13]~reg0.CLK
clk => odata[14]~reg0.CLK
clk => odata[15]~reg0.CLK
clk => odata[16]~reg0.CLK
clk => odata[17]~reg0.CLK
clk => odata[18]~reg0.CLK
clk => odata[19]~reg0.CLK
clk => odata[20]~reg0.CLK
clk => odata[21]~reg0.CLK
clk => odata[22]~reg0.CLK
clk => odata[23]~reg0.CLK
clk => odata[24]~reg0.CLK
clk => odata[25]~reg0.CLK
clk => odata[26]~reg0.CLK
clk => odata[27]~reg0.CLK
clk => odata[28]~reg0.CLK
clk => odata[29]~reg0.CLK
clk => odata[30]~reg0.CLK
clk => odata[31]~reg0.CLK
clk => ram.CLK0
idata[0] => ram~36.DATAIN
idata[0] => ram.DATAIN
idata[1] => ram~35.DATAIN
idata[1] => ram.DATAIN1
idata[2] => ram~34.DATAIN
idata[2] => ram.DATAIN2
idata[3] => ram~33.DATAIN
idata[3] => ram.DATAIN3
idata[4] => ram~32.DATAIN
idata[4] => ram.DATAIN4
idata[5] => ram~31.DATAIN
idata[5] => ram.DATAIN5
idata[6] => ram~30.DATAIN
idata[6] => ram.DATAIN6
idata[7] => ram~29.DATAIN
idata[7] => ram.DATAIN7
idata[8] => ram~28.DATAIN
idata[8] => ram.DATAIN8
idata[9] => ram~27.DATAIN
idata[9] => ram.DATAIN9
idata[10] => ram~26.DATAIN
idata[10] => ram.DATAIN10
idata[11] => ram~25.DATAIN
idata[11] => ram.DATAIN11
idata[12] => ram~24.DATAIN
idata[12] => ram.DATAIN12
idata[13] => ram~23.DATAIN
idata[13] => ram.DATAIN13
idata[14] => ram~22.DATAIN
idata[14] => ram.DATAIN14
idata[15] => ram~21.DATAIN
idata[15] => ram.DATAIN15
idata[16] => ram~20.DATAIN
idata[16] => ram.DATAIN16
idata[17] => ram~19.DATAIN
idata[17] => ram.DATAIN17
idata[18] => ram~18.DATAIN
idata[18] => ram.DATAIN18
idata[19] => ram~17.DATAIN
idata[19] => ram.DATAIN19
idata[20] => ram~16.DATAIN
idata[20] => ram.DATAIN20
idata[21] => ram~15.DATAIN
idata[21] => ram.DATAIN21
idata[22] => ram~14.DATAIN
idata[22] => ram.DATAIN22
idata[23] => ram~13.DATAIN
idata[23] => ram.DATAIN23
idata[24] => ram~12.DATAIN
idata[24] => ram.DATAIN24
idata[25] => ram~11.DATAIN
idata[25] => ram.DATAIN25
idata[26] => ram~10.DATAIN
idata[26] => ram.DATAIN26
idata[27] => ram~9.DATAIN
idata[27] => ram.DATAIN27
idata[28] => ram~8.DATAIN
idata[28] => ram.DATAIN28
idata[29] => ram~7.DATAIN
idata[29] => ram.DATAIN29
idata[30] => ram~6.DATAIN
idata[30] => ram.DATAIN30
idata[31] => ram~5.DATAIN
idata[31] => ram.DATAIN31
odata[0] <= odata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= odata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= odata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= odata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= odata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= odata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= odata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= odata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[8] <= odata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[9] <= odata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[10] <= odata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[11] <= odata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[12] <= odata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[13] <= odata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[14] <= odata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[15] <= odata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[16] <= odata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[17] <= odata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[18] <= odata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[19] <= odata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[20] <= odata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[21] <= odata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[22] <= odata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[23] <= odata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[24] <= odata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[25] <= odata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[26] <= odata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[27] <= odata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[28] <= odata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[29] <= odata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[30] <= odata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[31] <= odata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => ram~4.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~3.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~2.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~1.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~0.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
wren => ram~37.DATAIN
wren => odata[0]~reg0.ENA
wren => odata[1]~reg0.ENA
wren => odata[2]~reg0.ENA
wren => odata[3]~reg0.ENA
wren => odata[4]~reg0.ENA
wren => odata[5]~reg0.ENA
wren => odata[6]~reg0.ENA
wren => odata[7]~reg0.ENA
wren => odata[8]~reg0.ENA
wren => odata[9]~reg0.ENA
wren => odata[10]~reg0.ENA
wren => odata[11]~reg0.ENA
wren => odata[12]~reg0.ENA
wren => odata[13]~reg0.ENA
wren => odata[14]~reg0.ENA
wren => odata[15]~reg0.ENA
wren => odata[16]~reg0.ENA
wren => odata[17]~reg0.ENA
wren => odata[18]~reg0.ENA
wren => odata[19]~reg0.ENA
wren => odata[20]~reg0.ENA
wren => odata[21]~reg0.ENA
wren => odata[22]~reg0.ENA
wren => odata[23]~reg0.ENA
wren => odata[24]~reg0.ENA
wren => odata[25]~reg0.ENA
wren => odata[26]~reg0.ENA
wren => odata[27]~reg0.ENA
wren => odata[28]~reg0.ENA
wren => odata[29]~reg0.ENA
wren => odata[30]~reg0.ENA
wren => odata[31]~reg0.ENA
wren => ram.WE


