// Seed: 4116939871
module module_0 (
    input  tri0 id_0,
    output tri0 id_1
);
  bit id_3 = id_3;
  always @(id_0 or posedge -1) id_3 <= -1;
  initial begin : LABEL_0
    id_3 <= id_0;
  end
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    output supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wand id_6,
    output wor id_7,
    input wire id_8,
    output tri id_9,
    input tri1 id_10,
    input wire id_11
);
  wire id_13, id_14;
  module_0 modCall_1 (
      id_8,
      id_4
  );
endmodule
