GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\shifter.v'
Analyzing Verilog file 'C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\top.v'
Analyzing Verilog file 'C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\uart.v'
Compiling module 'top'("C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\top.v":1)
Extracting RAM for identifier 'digits'("C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\top.v":61)
WARN  (EX3780) : Using initial value of 'start_transfer' since it is never assigned("C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\top.v":89)
WARN  (EX3780) : Using initial value of 'start_transfer' since it is never assigned("C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\top.v":159)
Compiling module 'uart'("C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\uart.v":1)
Compiling module 'shifter'("C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\shifter.v":1)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\shifter.v":41)
WARN  (EX3791) : Expression size 73 truncated to fit in target size 72("C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\top.v":130)
WARN  (EX3791) : Expression size 33 truncated to fit in target size 32("C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\top.v":140)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\top.v":165)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("C:\users\crossover\Documents\GOWIN\Lab6\Lab6\src\top.v":179)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\users\crossover\Documents\GOWIN\Lab6\Lab6\impl\gwsynthesis\Lab6.vg" completed
[100%] Generate report file "C:\users\crossover\Documents\GOWIN\Lab6\Lab6\impl\gwsynthesis\Lab6_syn.rpt.html" completed
GowinSynthesis finish
