
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//vmstat_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013a8 <.init>:
  4013a8:	stp	x29, x30, [sp, #-16]!
  4013ac:	mov	x29, sp
  4013b0:	bl	4016c0 <ferror@plt+0x60>
  4013b4:	ldp	x29, x30, [sp], #16
  4013b8:	ret

Disassembly of section .plt:

00000000004013c0 <memcpy@plt-0x20>:
  4013c0:	stp	x16, x30, [sp, #-16]!
  4013c4:	adrp	x16, 41d000 <ferror@plt+0x1b9a0>
  4013c8:	ldr	x17, [x16, #4088]
  4013cc:	add	x16, x16, #0xff8
  4013d0:	br	x17
  4013d4:	nop
  4013d8:	nop
  4013dc:	nop

00000000004013e0 <memcpy@plt>:
  4013e0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4013e4:	ldr	x17, [x16]
  4013e8:	add	x16, x16, #0x0
  4013ec:	br	x17

00000000004013f0 <_exit@plt>:
  4013f0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4013f4:	ldr	x17, [x16, #8]
  4013f8:	add	x16, x16, #0x8
  4013fc:	br	x17

0000000000401400 <strlen@plt>:
  401400:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401404:	ldr	x17, [x16, #16]
  401408:	add	x16, x16, #0x10
  40140c:	br	x17

0000000000401410 <fputs@plt>:
  401410:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401414:	ldr	x17, [x16, #24]
  401418:	add	x16, x16, #0x18
  40141c:	br	x17

0000000000401420 <exit@plt>:
  401420:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401424:	ldr	x17, [x16, #32]
  401428:	add	x16, x16, #0x20
  40142c:	br	x17

0000000000401430 <error@plt>:
  401430:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401434:	ldr	x17, [x16, #40]
  401438:	add	x16, x16, #0x28
  40143c:	br	x17

0000000000401440 <getpartitions_num@plt>:
  401440:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401444:	ldr	x17, [x16, #48]
  401448:	add	x16, x16, #0x30
  40144c:	br	x17

0000000000401450 <strtod@plt>:
  401450:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401454:	ldr	x17, [x16, #56]
  401458:	add	x16, x16, #0x38
  40145c:	br	x17

0000000000401460 <meminfo@plt>:
  401460:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401464:	ldr	x17, [x16, #64]
  401468:	add	x16, x16, #0x40
  40146c:	br	x17

0000000000401470 <strftime@plt>:
  401470:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401474:	ldr	x17, [x16, #72]
  401478:	add	x16, x16, #0x48
  40147c:	br	x17

0000000000401480 <__cxa_atexit@plt>:
  401480:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401484:	ldr	x17, [x16, #80]
  401488:	add	x16, x16, #0x50
  40148c:	br	x17

0000000000401490 <__fpending@plt>:
  401490:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401494:	ldr	x17, [x16, #88]
  401498:	add	x16, x16, #0x58
  40149c:	br	x17

00000000004014a0 <localtime@plt>:
  4014a0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4014a4:	ldr	x17, [x16, #96]
  4014a8:	add	x16, x16, #0x60
  4014ac:	br	x17

00000000004014b0 <fclose@plt>:
  4014b0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4014b4:	ldr	x17, [x16, #104]
  4014b8:	add	x16, x16, #0x68
  4014bc:	br	x17

00000000004014c0 <fopen@plt>:
  4014c0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4014c4:	ldr	x17, [x16, #112]
  4014c8:	add	x16, x16, #0x70
  4014cc:	br	x17

00000000004014d0 <time@plt>:
  4014d0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4014d4:	ldr	x17, [x16, #120]
  4014d8:	add	x16, x16, #0x78
  4014dc:	br	x17

00000000004014e0 <bindtextdomain@plt>:
  4014e0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4014e4:	ldr	x17, [x16, #128]
  4014e8:	add	x16, x16, #0x80
  4014ec:	br	x17

00000000004014f0 <__libc_start_main@plt>:
  4014f0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4014f4:	ldr	x17, [x16, #136]
  4014f8:	add	x16, x16, #0x88
  4014fc:	br	x17

0000000000401500 <sleep@plt>:
  401500:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401504:	ldr	x17, [x16, #144]
  401508:	add	x16, x16, #0x90
  40150c:	br	x17

0000000000401510 <__gmon_start__@plt>:
  401510:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401514:	ldr	x17, [x16, #152]
  401518:	add	x16, x16, #0x98
  40151c:	br	x17

0000000000401520 <abort@plt>:
  401520:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401524:	ldr	x17, [x16, #160]
  401528:	add	x16, x16, #0xa0
  40152c:	br	x17

0000000000401530 <getdiskstat@plt>:
  401530:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401534:	ldr	x17, [x16, #168]
  401538:	add	x16, x16, #0xa8
  40153c:	br	x17

0000000000401540 <memcmp@plt>:
  401540:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401544:	ldr	x17, [x16, #176]
  401548:	add	x16, x16, #0xb0
  40154c:	br	x17

0000000000401550 <textdomain@plt>:
  401550:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401554:	ldr	x17, [x16, #184]
  401558:	add	x16, x16, #0xb8
  40155c:	br	x17

0000000000401560 <getopt_long@plt>:
  401560:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401564:	ldr	x17, [x16, #192]
  401568:	add	x16, x16, #0xc0
  40156c:	br	x17

0000000000401570 <strcmp@plt>:
  401570:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401574:	ldr	x17, [x16, #200]
  401578:	add	x16, x16, #0xc8
  40157c:	br	x17

0000000000401580 <__ctype_b_loc@plt>:
  401580:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401584:	ldr	x17, [x16, #208]
  401588:	add	x16, x16, #0xd0
  40158c:	br	x17

0000000000401590 <strtol@plt>:
  401590:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401594:	ldr	x17, [x16, #216]
  401598:	add	x16, x16, #0xd8
  40159c:	br	x17

00000000004015a0 <free@plt>:
  4015a0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4015a4:	ldr	x17, [x16, #224]
  4015a8:	add	x16, x16, #0xe0
  4015ac:	br	x17

00000000004015b0 <fflush@plt>:
  4015b0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4015b4:	ldr	x17, [x16, #232]
  4015b8:	add	x16, x16, #0xe8
  4015bc:	br	x17

00000000004015c0 <sysconf@plt>:
  4015c0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4015c4:	ldr	x17, [x16, #240]
  4015c8:	add	x16, x16, #0xf0
  4015cc:	br	x17

00000000004015d0 <getstat@plt>:
  4015d0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4015d4:	ldr	x17, [x16, #248]
  4015d8:	add	x16, x16, #0xf8
  4015dc:	br	x17

00000000004015e0 <setlinebuf@plt>:
  4015e0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4015e4:	ldr	x17, [x16, #256]
  4015e8:	add	x16, x16, #0x100
  4015ec:	br	x17

00000000004015f0 <printf@plt>:
  4015f0:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  4015f4:	ldr	x17, [x16, #264]
  4015f8:	add	x16, x16, #0x108
  4015fc:	br	x17

0000000000401600 <__errno_location@plt>:
  401600:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401604:	ldr	x17, [x16, #272]
  401608:	add	x16, x16, #0x110
  40160c:	br	x17

0000000000401610 <gettext@plt>:
  401610:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401614:	ldr	x17, [x16, #280]
  401618:	add	x16, x16, #0x118
  40161c:	br	x17

0000000000401620 <fprintf@plt>:
  401620:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401624:	ldr	x17, [x16, #288]
  401628:	add	x16, x16, #0x120
  40162c:	br	x17

0000000000401630 <ioctl@plt>:
  401630:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401634:	ldr	x17, [x16, #296]
  401638:	add	x16, x16, #0x128
  40163c:	br	x17

0000000000401640 <setlocale@plt>:
  401640:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401644:	ldr	x17, [x16, #304]
  401648:	add	x16, x16, #0x130
  40164c:	br	x17

0000000000401650 <getslabinfo@plt>:
  401650:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401654:	ldr	x17, [x16, #312]
  401658:	add	x16, x16, #0x138
  40165c:	br	x17

0000000000401660 <ferror@plt>:
  401660:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401664:	ldr	x17, [x16, #320]
  401668:	add	x16, x16, #0x140
  40166c:	br	x17

Disassembly of section .text:

0000000000401670 <.text>:
  401670:	mov	x29, #0x0                   	// #0
  401674:	mov	x30, #0x0                   	// #0
  401678:	mov	x5, x0
  40167c:	ldr	x1, [sp]
  401680:	add	x2, sp, #0x8
  401684:	mov	x6, sp
  401688:	movz	x0, #0x0, lsl #48
  40168c:	movk	x0, #0x0, lsl #32
  401690:	movk	x0, #0x40, lsl #16
  401694:	movk	x0, #0x1838
  401698:	movz	x3, #0x0, lsl #48
  40169c:	movk	x3, #0x0, lsl #32
  4016a0:	movk	x3, #0x40, lsl #16
  4016a4:	movk	x3, #0xc530
  4016a8:	movz	x4, #0x0, lsl #48
  4016ac:	movk	x4, #0x0, lsl #32
  4016b0:	movk	x4, #0x40, lsl #16
  4016b4:	movk	x4, #0xc5b0
  4016b8:	bl	4014f0 <__libc_start_main@plt>
  4016bc:	bl	401520 <abort@plt>
  4016c0:	adrp	x0, 41d000 <ferror@plt+0x1b9a0>
  4016c4:	ldr	x0, [x0, #4064]
  4016c8:	cbz	x0, 4016d0 <ferror@plt+0x70>
  4016cc:	b	401510 <__gmon_start__@plt>
  4016d0:	ret
  4016d4:	stp	x29, x30, [sp, #-32]!
  4016d8:	mov	x29, sp
  4016dc:	adrp	x0, 41e000 <ferror@plt+0x1c9a0>
  4016e0:	add	x0, x0, #0x170
  4016e4:	str	x0, [sp, #24]
  4016e8:	ldr	x0, [sp, #24]
  4016ec:	str	x0, [sp, #24]
  4016f0:	ldr	x1, [sp, #24]
  4016f4:	adrp	x0, 41e000 <ferror@plt+0x1c9a0>
  4016f8:	add	x0, x0, #0x170
  4016fc:	cmp	x1, x0
  401700:	b.eq	40173c <ferror@plt+0xdc>  // b.none
  401704:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  401708:	add	x0, x0, #0x5e8
  40170c:	ldr	x0, [x0]
  401710:	str	x0, [sp, #16]
  401714:	ldr	x0, [sp, #16]
  401718:	str	x0, [sp, #16]
  40171c:	ldr	x0, [sp, #16]
  401720:	cmp	x0, #0x0
  401724:	b.eq	401740 <ferror@plt+0xe0>  // b.none
  401728:	ldr	x1, [sp, #16]
  40172c:	adrp	x0, 41e000 <ferror@plt+0x1c9a0>
  401730:	add	x0, x0, #0x170
  401734:	blr	x1
  401738:	b	401740 <ferror@plt+0xe0>
  40173c:	nop
  401740:	ldp	x29, x30, [sp], #32
  401744:	ret
  401748:	stp	x29, x30, [sp, #-48]!
  40174c:	mov	x29, sp
  401750:	adrp	x0, 41e000 <ferror@plt+0x1c9a0>
  401754:	add	x0, x0, #0x170
  401758:	str	x0, [sp, #40]
  40175c:	ldr	x0, [sp, #40]
  401760:	str	x0, [sp, #40]
  401764:	ldr	x1, [sp, #40]
  401768:	adrp	x0, 41e000 <ferror@plt+0x1c9a0>
  40176c:	add	x0, x0, #0x170
  401770:	sub	x0, x1, x0
  401774:	asr	x0, x0, #3
  401778:	lsr	x1, x0, #63
  40177c:	add	x0, x1, x0
  401780:	asr	x0, x0, #1
  401784:	str	x0, [sp, #32]
  401788:	ldr	x0, [sp, #32]
  40178c:	cmp	x0, #0x0
  401790:	b.eq	4017d0 <ferror@plt+0x170>  // b.none
  401794:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  401798:	add	x0, x0, #0x5f0
  40179c:	ldr	x0, [x0]
  4017a0:	str	x0, [sp, #24]
  4017a4:	ldr	x0, [sp, #24]
  4017a8:	str	x0, [sp, #24]
  4017ac:	ldr	x0, [sp, #24]
  4017b0:	cmp	x0, #0x0
  4017b4:	b.eq	4017d4 <ferror@plt+0x174>  // b.none
  4017b8:	ldr	x2, [sp, #24]
  4017bc:	ldr	x1, [sp, #32]
  4017c0:	adrp	x0, 41e000 <ferror@plt+0x1c9a0>
  4017c4:	add	x0, x0, #0x170
  4017c8:	blr	x2
  4017cc:	b	4017d4 <ferror@plt+0x174>
  4017d0:	nop
  4017d4:	ldp	x29, x30, [sp], #48
  4017d8:	ret
  4017dc:	stp	x29, x30, [sp, #-16]!
  4017e0:	mov	x29, sp
  4017e4:	adrp	x0, 41e000 <ferror@plt+0x1c9a0>
  4017e8:	add	x0, x0, #0x1f8
  4017ec:	ldrb	w0, [x0]
  4017f0:	and	x0, x0, #0xff
  4017f4:	cmp	x0, #0x0
  4017f8:	b.ne	401814 <ferror@plt+0x1b4>  // b.any
  4017fc:	bl	4016d4 <ferror@plt+0x74>
  401800:	adrp	x0, 41e000 <ferror@plt+0x1c9a0>
  401804:	add	x0, x0, #0x1f8
  401808:	mov	w1, #0x1                   	// #1
  40180c:	strb	w1, [x0]
  401810:	b	401818 <ferror@plt+0x1b8>
  401814:	nop
  401818:	ldp	x29, x30, [sp], #16
  40181c:	ret
  401820:	stp	x29, x30, [sp, #-16]!
  401824:	mov	x29, sp
  401828:	bl	401748 <ferror@plt+0xe8>
  40182c:	nop
  401830:	ldp	x29, x30, [sp], #16
  401834:	ret
  401838:	sub	sp, sp, #0xe0
  40183c:	stp	x29, x30, [sp, #208]
  401840:	add	x29, sp, #0xd0
  401844:	mov	x8, xzr
  401848:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  40184c:	add	x9, x9, #0x1c8
  401850:	adrp	x10, 41e000 <ferror@plt+0x1c9a0>
  401854:	add	x10, x10, #0x178
  401858:	mov	w11, #0x6                   	// #6
  40185c:	adrp	x12, 40d000 <ferror@plt+0xb9a0>
  401860:	add	x12, x12, #0x545
  401864:	adrp	x13, 40c000 <ferror@plt+0xa9a0>
  401868:	add	x13, x13, #0x9d7
  40186c:	adrp	x14, 40c000 <ferror@plt+0xa9a0>
  401870:	add	x14, x14, #0x9e1
  401874:	adrp	x15, 405000 <ferror@plt+0x39a0>
  401878:	add	x15, x15, #0x774
  40187c:	adrp	x16, 41e000 <ferror@plt+0x1c9a0>
  401880:	add	x16, x16, #0x190
  401884:	adrp	x17, 41e000 <ferror@plt+0x1c9a0>
  401888:	add	x17, x17, #0x200
  40188c:	adrp	x18, 41e000 <ferror@plt+0x1c9a0>
  401890:	add	x18, x18, #0x180
  401894:	adrp	x2, 41e000 <ferror@plt+0x1c9a0>
  401898:	add	x2, x2, #0x188
  40189c:	adrp	x3, 41e000 <ferror@plt+0x1c9a0>
  4018a0:	add	x3, x3, #0x160
  4018a4:	stur	wzr, [x29, #-4]
  4018a8:	stur	w0, [x29, #-8]
  4018ac:	stur	x1, [x29, #-16]
  4018b0:	stur	x8, [x29, #-24]
  4018b4:	ldr	x8, [x9]
  4018b8:	str	x8, [x10]
  4018bc:	mov	w0, w11
  4018c0:	mov	x1, x12
  4018c4:	stur	x13, [x29, #-56]
  4018c8:	stur	x14, [x29, #-64]
  4018cc:	stur	x15, [x29, #-72]
  4018d0:	stur	x16, [x29, #-80]
  4018d4:	stur	x17, [x29, #-88]
  4018d8:	stur	x18, [x29, #-96]
  4018dc:	str	x2, [sp, #104]
  4018e0:	str	x3, [sp, #96]
  4018e4:	bl	401640 <setlocale@plt>
  4018e8:	ldur	x8, [x29, #-56]
  4018ec:	mov	x0, x8
  4018f0:	ldur	x1, [x29, #-64]
  4018f4:	bl	4014e0 <bindtextdomain@plt>
  4018f8:	ldur	x8, [x29, #-56]
  4018fc:	mov	x0, x8
  401900:	bl	401550 <textdomain@plt>
  401904:	ldur	x8, [x29, #-72]
  401908:	mov	x0, x8
  40190c:	bl	40c5b8 <ferror@plt+0xaf58>
  401910:	ldur	w0, [x29, #-8]
  401914:	ldur	x1, [x29, #-16]
  401918:	adrp	x2, 40c000 <ferror@plt+0xa9a0>
  40191c:	add	x2, x2, #0x9f3
  401920:	adrp	x3, 40c000 <ferror@plt+0xa9a0>
  401924:	add	x3, x3, #0x7c0
  401928:	mov	x8, xzr
  40192c:	mov	x4, x8
  401930:	bl	401560 <getopt_long@plt>
  401934:	stur	w0, [x29, #-28]
  401938:	mov	w9, #0xffffffff            	// #-1
  40193c:	cmp	w0, w9
  401940:	b.eq	401b88 <ferror@plt+0x528>  // b.none
  401944:	ldur	w8, [x29, #-28]
  401948:	subs	w8, w8, #0x44
  40194c:	mov	w9, w8
  401950:	ubfx	x9, x9, #0, #32
  401954:	cmp	x9, #0x33
  401958:	str	x9, [sp, #88]
  40195c:	b.hi	401b78 <ferror@plt+0x518>  // b.pmore
  401960:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  401964:	add	x8, x8, #0x63c
  401968:	ldr	x11, [sp, #88]
  40196c:	ldrsw	x10, [x8, x11, lsl #2]
  401970:	add	x9, x8, x10
  401974:	br	x9
  401978:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  40197c:	add	x0, x0, #0xa03
  401980:	bl	401610 <gettext@plt>
  401984:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  401988:	add	x8, x8, #0x1c8
  40198c:	ldr	x1, [x8]
  401990:	adrp	x2, 40c000 <ferror@plt+0xa9a0>
  401994:	add	x2, x2, #0xa0f
  401998:	bl	4015f0 <printf@plt>
  40199c:	stur	wzr, [x29, #-4]
  4019a0:	b	401e14 <ferror@plt+0x7b4>
  4019a4:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  4019a8:	add	x8, x8, #0x198
  4019ac:	ldr	x0, [x8]
  4019b0:	bl	401e24 <ferror@plt+0x7c4>
  4019b4:	ldur	x8, [x29, #-88]
  4019b8:	ldr	w9, [x8]
  4019bc:	orr	w9, w9, #0x1
  4019c0:	str	w9, [x8]
  4019c4:	b	401b84 <ferror@plt+0x524>
  4019c8:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  4019cc:	add	x8, x8, #0x204
  4019d0:	mov	w9, #0x1                   	// #1
  4019d4:	str	w9, [x8]
  4019d8:	b	401b84 <ferror@plt+0x524>
  4019dc:	bl	402108 <ferror@plt+0xaa8>
  4019e0:	mov	w8, wzr
  4019e4:	mov	w0, w8
  4019e8:	bl	401420 <exit@plt>
  4019ec:	ldur	x8, [x29, #-88]
  4019f0:	ldr	w9, [x8]
  4019f4:	orr	w9, w9, #0x4
  4019f8:	str	w9, [x8]
  4019fc:	b	401b84 <ferror@plt+0x524>
  401a00:	ldur	x8, [x29, #-88]
  401a04:	ldr	w9, [x8]
  401a08:	orr	w9, w9, #0x10
  401a0c:	str	w9, [x8]
  401a10:	b	401b84 <ferror@plt+0x524>
  401a14:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  401a18:	add	x8, x8, #0x158
  401a1c:	str	wzr, [x8]
  401a20:	b	401b84 <ferror@plt+0x524>
  401a24:	ldur	x8, [x29, #-88]
  401a28:	ldr	w9, [x8]
  401a2c:	orr	w9, w9, #0x8
  401a30:	str	w9, [x8]
  401a34:	ldr	x10, [sp, #104]
  401a38:	ldr	x11, [x10]
  401a3c:	stur	x11, [x29, #-24]
  401a40:	ldur	x0, [x29, #-24]
  401a44:	adrp	x1, 40c000 <ferror@plt+0xa9a0>
  401a48:	add	x1, x1, #0xa20
  401a4c:	mov	x2, #0x5                   	// #5
  401a50:	bl	401540 <memcmp@plt>
  401a54:	cbnz	w0, 401a64 <ferror@plt+0x404>
  401a58:	ldur	x8, [x29, #-24]
  401a5c:	add	x8, x8, #0x5
  401a60:	stur	x8, [x29, #-24]
  401a64:	b	401b84 <ferror@plt+0x524>
  401a68:	ldr	x8, [sp, #104]
  401a6c:	ldr	x9, [x8]
  401a70:	ldrb	w10, [x9]
  401a74:	subs	w10, w10, #0x42
  401a78:	mov	w9, w10
  401a7c:	ubfx	x9, x9, #0, #32
  401a80:	cmp	x9, #0x2b
  401a84:	str	x9, [sp, #80]
  401a88:	b.hi	401af8 <ferror@plt+0x498>  // b.pmore
  401a8c:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  401a90:	add	x8, x8, #0x70c
  401a94:	ldr	x11, [sp, #80]
  401a98:	ldrsw	x10, [x8, x11, lsl #2]
  401a9c:	add	x9, x8, x10
  401aa0:	br	x9
  401aa4:	mov	x8, #0x1                   	// #1
  401aa8:	ldr	x9, [sp, #96]
  401aac:	str	x8, [x9]
  401ab0:	b	401b20 <ferror@plt+0x4c0>
  401ab4:	mov	x8, #0x3e8                 	// #1000
  401ab8:	ldr	x9, [sp, #96]
  401abc:	str	x8, [x9]
  401ac0:	b	401b20 <ferror@plt+0x4c0>
  401ac4:	mov	x8, #0x400                 	// #1024
  401ac8:	ldr	x9, [sp, #96]
  401acc:	str	x8, [x9]
  401ad0:	b	401b20 <ferror@plt+0x4c0>
  401ad4:	mov	x8, #0x4240                	// #16960
  401ad8:	movk	x8, #0xf, lsl #16
  401adc:	ldr	x9, [sp, #96]
  401ae0:	str	x8, [x9]
  401ae4:	b	401b20 <ferror@plt+0x4c0>
  401ae8:	mov	x8, #0x100000              	// #1048576
  401aec:	ldr	x9, [sp, #96]
  401af0:	str	x8, [x9]
  401af4:	b	401b20 <ferror@plt+0x4c0>
  401af8:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  401afc:	add	x0, x0, #0xa26
  401b00:	bl	401610 <gettext@plt>
  401b04:	mov	w8, #0x1                   	// #1
  401b08:	str	x0, [sp, #72]
  401b0c:	mov	w0, w8
  401b10:	mov	w8, wzr
  401b14:	mov	w1, w8
  401b18:	ldr	x2, [sp, #72]
  401b1c:	bl	401430 <error@plt>
  401b20:	ldr	x8, [sp, #104]
  401b24:	ldr	x9, [x8]
  401b28:	ldrb	w10, [x9]
  401b2c:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  401b30:	add	x9, x9, #0x168
  401b34:	strb	w10, [x9]
  401b38:	b	401b84 <ferror@plt+0x524>
  401b3c:	ldur	x8, [x29, #-88]
  401b40:	ldr	w9, [x8]
  401b44:	orr	w9, w9, #0x2
  401b48:	str	w9, [x8]
  401b4c:	b	401b84 <ferror@plt+0x524>
  401b50:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  401b54:	add	x8, x8, #0x208
  401b58:	mov	w9, #0x1                   	// #1
  401b5c:	str	w9, [x8]
  401b60:	b	401b84 <ferror@plt+0x524>
  401b64:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  401b68:	add	x8, x8, #0x20c
  401b6c:	mov	w9, #0x1                   	// #1
  401b70:	str	w9, [x8]
  401b74:	b	401b84 <ferror@plt+0x524>
  401b78:	ldur	x8, [x29, #-96]
  401b7c:	ldr	x0, [x8]
  401b80:	bl	401e24 <ferror@plt+0x7c4>
  401b84:	b	401910 <ferror@plt+0x2b0>
  401b88:	ldur	x8, [x29, #-80]
  401b8c:	ldr	w9, [x8]
  401b90:	ldur	w10, [x29, #-8]
  401b94:	cmp	w9, w10
  401b98:	b.ge	401c80 <ferror@plt+0x620>  // b.tcont
  401b9c:	ldur	x8, [x29, #-16]
  401ba0:	ldur	x9, [x29, #-80]
  401ba4:	ldrsw	x10, [x9]
  401ba8:	mov	w11, w10
  401bac:	add	w11, w11, #0x1
  401bb0:	str	w11, [x9]
  401bb4:	mov	x12, #0x8                   	// #8
  401bb8:	mul	x10, x12, x10
  401bbc:	add	x8, x8, x10
  401bc0:	ldr	x0, [x8]
  401bc4:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  401bc8:	add	x8, x8, #0xa50
  401bcc:	str	x0, [sp, #64]
  401bd0:	mov	x0, x8
  401bd4:	bl	401610 <gettext@plt>
  401bd8:	ldr	x8, [sp, #64]
  401bdc:	str	x0, [sp, #56]
  401be0:	mov	x0, x8
  401be4:	ldr	x1, [sp, #56]
  401be8:	bl	4051dc <ferror@plt+0x3b7c>
  401bec:	stur	x0, [x29, #-40]
  401bf0:	ldur	x8, [x29, #-40]
  401bf4:	cmp	x8, #0x1
  401bf8:	b.ge	401c28 <ferror@plt+0x5c8>  // b.tcont
  401bfc:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  401c00:	add	x0, x0, #0xa69
  401c04:	bl	401610 <gettext@plt>
  401c08:	mov	w8, #0x1                   	// #1
  401c0c:	str	x0, [sp, #48]
  401c10:	mov	w0, w8
  401c14:	mov	w8, wzr
  401c18:	mov	w1, w8
  401c1c:	ldr	x2, [sp, #48]
  401c20:	bl	401430 <error@plt>
  401c24:	b	401c60 <ferror@plt+0x600>
  401c28:	ldur	x8, [x29, #-40]
  401c2c:	mov	x9, #0xffffffff            	// #4294967295
  401c30:	cmp	x9, x8
  401c34:	b.ge	401c60 <ferror@plt+0x600>  // b.tcont
  401c38:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  401c3c:	add	x0, x0, #0xa88
  401c40:	bl	401610 <gettext@plt>
  401c44:	mov	w8, #0x1                   	// #1
  401c48:	str	x0, [sp, #40]
  401c4c:	mov	w0, w8
  401c50:	mov	w8, wzr
  401c54:	mov	w1, w8
  401c58:	ldr	x2, [sp, #40]
  401c5c:	bl	401430 <error@plt>
  401c60:	ldur	x8, [x29, #-40]
  401c64:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  401c68:	add	x9, x9, #0x16c
  401c6c:	str	w8, [x9]
  401c70:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  401c74:	add	x9, x9, #0x210
  401c78:	mov	w8, #0x1                   	// #1
  401c7c:	str	w8, [x9]
  401c80:	ldur	x8, [x29, #-80]
  401c84:	ldr	w9, [x8]
  401c88:	ldur	w10, [x29, #-8]
  401c8c:	cmp	w9, w10
  401c90:	b.ge	401cfc <ferror@plt+0x69c>  // b.tcont
  401c94:	ldur	x8, [x29, #-16]
  401c98:	ldur	x9, [x29, #-80]
  401c9c:	ldrsw	x10, [x9]
  401ca0:	mov	w11, w10
  401ca4:	add	w11, w11, #0x1
  401ca8:	str	w11, [x9]
  401cac:	mov	x12, #0x8                   	// #8
  401cb0:	mul	x10, x12, x10
  401cb4:	add	x8, x8, x10
  401cb8:	ldr	x0, [x8]
  401cbc:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  401cc0:	add	x8, x8, #0xa50
  401cc4:	str	x0, [sp, #32]
  401cc8:	mov	x0, x8
  401ccc:	bl	401610 <gettext@plt>
  401cd0:	ldr	x8, [sp, #32]
  401cd4:	str	x0, [sp, #24]
  401cd8:	mov	x0, x8
  401cdc:	ldr	x1, [sp, #24]
  401ce0:	bl	4051dc <ferror@plt+0x3b7c>
  401ce4:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  401ce8:	add	x8, x8, #0x218
  401cec:	str	x0, [x8]
  401cf0:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  401cf4:	add	x8, x8, #0x210
  401cf8:	str	wzr, [x8]
  401cfc:	ldur	x8, [x29, #-80]
  401d00:	ldr	w9, [x8]
  401d04:	ldur	w10, [x29, #-8]
  401d08:	cmp	w9, w10
  401d0c:	b.ge	401d1c <ferror@plt+0x6bc>  // b.tcont
  401d10:	ldur	x8, [x29, #-96]
  401d14:	ldr	x0, [x8]
  401d18:	bl	401e24 <ferror@plt+0x7c4>
  401d1c:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  401d20:	add	x8, x8, #0x158
  401d24:	ldr	w9, [x8]
  401d28:	cbz	w9, 401d6c <ferror@plt+0x70c>
  401d2c:	bl	4021dc <ferror@plt+0xb7c>
  401d30:	subs	w8, w0, #0x3
  401d34:	stur	w8, [x29, #-44]
  401d38:	ldur	w8, [x29, #-44]
  401d3c:	cmp	w8, #0x0
  401d40:	cset	w8, le
  401d44:	tbnz	w8, #0, 401d54 <ferror@plt+0x6f4>
  401d48:	ldur	w8, [x29, #-44]
  401d4c:	str	w8, [sp, #20]
  401d50:	b	401d5c <ferror@plt+0x6fc>
  401d54:	mov	w8, #0x16                  	// #22
  401d58:	str	w8, [sp, #20]
  401d5c:	ldr	w8, [sp, #20]
  401d60:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  401d64:	add	x9, x9, #0x220
  401d68:	str	w8, [x9]
  401d6c:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  401d70:	add	x8, x8, #0x198
  401d74:	ldr	x0, [x8]
  401d78:	bl	4015e0 <setlinebuf@plt>
  401d7c:	ldur	x8, [x29, #-88]
  401d80:	ldr	w9, [x8]
  401d84:	subs	w9, w9, #0x0
  401d88:	mov	w10, w9
  401d8c:	ubfx	x10, x10, #0, #32
  401d90:	cmp	x10, #0x10
  401d94:	str	x10, [sp, #8]
  401d98:	b.hi	401e04 <ferror@plt+0x7a4>  // b.pmore
  401d9c:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  401da0:	add	x8, x8, #0x5f8
  401da4:	ldr	x11, [sp, #8]
  401da8:	ldrsw	x10, [x8, x11, lsl #2]
  401dac:	add	x9, x8, x10
  401db0:	br	x9
  401db4:	bl	402240 <ferror@plt+0xbe0>
  401db8:	b	401e10 <ferror@plt+0x7b0>
  401dbc:	bl	4030a8 <ferror@plt+0x1a48>
  401dc0:	b	401e10 <ferror@plt+0x7b0>
  401dc4:	bl	403740 <ferror@plt+0x20e0>
  401dc8:	b	401e10 <ferror@plt+0x7b0>
  401dcc:	ldur	x0, [x29, #-24]
  401dd0:	bl	403e90 <ferror@plt+0x2830>
  401dd4:	mov	w8, #0xffffffff            	// #-1
  401dd8:	cmp	w0, w8
  401ddc:	b.ne	401df0 <ferror@plt+0x790>  // b.any
  401de0:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  401de4:	add	x0, x0, #0xa9e
  401de8:	bl	401610 <gettext@plt>
  401dec:	bl	4015f0 <printf@plt>
  401df0:	b	401e10 <ferror@plt+0x7b0>
  401df4:	bl	4041f0 <ferror@plt+0x2b90>
  401df8:	b	401e10 <ferror@plt+0x7b0>
  401dfc:	bl	4044cc <ferror@plt+0x2e6c>
  401e00:	b	401e10 <ferror@plt+0x7b0>
  401e04:	ldur	x8, [x29, #-96]
  401e08:	ldr	x0, [x8]
  401e0c:	bl	401e24 <ferror@plt+0x7c4>
  401e10:	stur	wzr, [x29, #-4]
  401e14:	ldur	w0, [x29, #-4]
  401e18:	ldp	x29, x30, [sp, #208]
  401e1c:	add	sp, sp, #0xe0
  401e20:	ret
  401e24:	sub	sp, sp, #0x120
  401e28:	stp	x29, x30, [sp, #208]
  401e2c:	str	x28, [sp, #224]
  401e30:	stp	x24, x23, [sp, #240]
  401e34:	stp	x22, x21, [sp, #256]
  401e38:	stp	x20, x19, [sp, #272]
  401e3c:	add	x29, sp, #0xd0
  401e40:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  401e44:	add	x8, x8, #0xab7
  401e48:	adrp	x9, 40c000 <ferror@plt+0xa9a0>
  401e4c:	add	x9, x9, #0xac0
  401e50:	adrp	x10, 41e000 <ferror@plt+0x1c9a0>
  401e54:	add	x10, x10, #0x1c8
  401e58:	adrp	x11, 40c000 <ferror@plt+0xa9a0>
  401e5c:	add	x11, x11, #0xadf
  401e60:	adrp	x12, 40c000 <ferror@plt+0xa9a0>
  401e64:	add	x12, x12, #0xaea
  401e68:	adrp	x13, 40c000 <ferror@plt+0xa9a0>
  401e6c:	add	x13, x13, #0xb1a
  401e70:	adrp	x14, 40c000 <ferror@plt+0xa9a0>
  401e74:	add	x14, x14, #0xb4e
  401e78:	adrp	x15, 40c000 <ferror@plt+0xa9a0>
  401e7c:	add	x15, x15, #0xb70
  401e80:	adrp	x16, 40c000 <ferror@plt+0xa9a0>
  401e84:	add	x16, x16, #0xba1
  401e88:	adrp	x17, 40c000 <ferror@plt+0xa9a0>
  401e8c:	add	x17, x17, #0xbd3
  401e90:	adrp	x18, 40c000 <ferror@plt+0xa9a0>
  401e94:	add	x18, x18, #0xbfc
  401e98:	adrp	x1, 40c000 <ferror@plt+0xa9a0>
  401e9c:	add	x1, x1, #0xc2f
  401ea0:	adrp	x2, 40c000 <ferror@plt+0xa9a0>
  401ea4:	add	x2, x2, #0xc66
  401ea8:	adrp	x3, 40c000 <ferror@plt+0xa9a0>
  401eac:	add	x3, x3, #0xc93
  401eb0:	adrp	x4, 40c000 <ferror@plt+0xa9a0>
  401eb4:	add	x4, x4, #0xcb8
  401eb8:	adrp	x5, 40d000 <ferror@plt+0xb9a0>
  401ebc:	add	x5, x5, #0x544
  401ec0:	adrp	x6, 40c000 <ferror@plt+0xa9a0>
  401ec4:	add	x6, x6, #0xce0
  401ec8:	adrp	x7, 40c000 <ferror@plt+0xa9a0>
  401ecc:	add	x7, x7, #0xd0c
  401ed0:	adrp	x19, 40c000 <ferror@plt+0xa9a0>
  401ed4:	add	x19, x19, #0xd41
  401ed8:	adrp	x20, 40c000 <ferror@plt+0xa9a0>
  401edc:	add	x20, x20, #0xd5c
  401ee0:	adrp	x21, 41e000 <ferror@plt+0x1c9a0>
  401ee4:	add	x21, x21, #0x180
  401ee8:	mov	w22, #0x1                   	// #1
  401eec:	mov	w23, wzr
  401ef0:	stur	x0, [x29, #-8]
  401ef4:	mov	x0, x8
  401ef8:	stur	x9, [x29, #-16]
  401efc:	stur	x10, [x29, #-24]
  401f00:	stur	x11, [x29, #-32]
  401f04:	stur	x12, [x29, #-40]
  401f08:	stur	x13, [x29, #-48]
  401f0c:	stur	x14, [x29, #-56]
  401f10:	stur	x15, [x29, #-64]
  401f14:	stur	x16, [x29, #-72]
  401f18:	stur	x17, [x29, #-80]
  401f1c:	stur	x18, [x29, #-88]
  401f20:	stur	x1, [x29, #-96]
  401f24:	str	x2, [sp, #104]
  401f28:	str	x3, [sp, #96]
  401f2c:	str	x4, [sp, #88]
  401f30:	str	x5, [sp, #80]
  401f34:	str	x6, [sp, #72]
  401f38:	str	x7, [sp, #64]
  401f3c:	str	x19, [sp, #56]
  401f40:	str	x20, [sp, #48]
  401f44:	str	x21, [sp, #40]
  401f48:	str	w22, [sp, #36]
  401f4c:	str	w23, [sp, #32]
  401f50:	bl	401610 <gettext@plt>
  401f54:	ldur	x1, [x29, #-8]
  401f58:	bl	401410 <fputs@plt>
  401f5c:	ldur	x8, [x29, #-8]
  401f60:	ldur	x9, [x29, #-16]
  401f64:	mov	x0, x9
  401f68:	str	x8, [sp, #24]
  401f6c:	bl	401610 <gettext@plt>
  401f70:	ldur	x8, [x29, #-24]
  401f74:	ldr	x2, [x8]
  401f78:	ldr	x9, [sp, #24]
  401f7c:	str	x0, [sp, #16]
  401f80:	mov	x0, x9
  401f84:	ldr	x1, [sp, #16]
  401f88:	bl	401620 <fprintf@plt>
  401f8c:	ldur	x8, [x29, #-32]
  401f90:	mov	x0, x8
  401f94:	bl	401610 <gettext@plt>
  401f98:	ldur	x1, [x29, #-8]
  401f9c:	bl	401410 <fputs@plt>
  401fa0:	ldur	x8, [x29, #-40]
  401fa4:	mov	x0, x8
  401fa8:	bl	401610 <gettext@plt>
  401fac:	ldur	x1, [x29, #-8]
  401fb0:	bl	401410 <fputs@plt>
  401fb4:	ldur	x8, [x29, #-48]
  401fb8:	mov	x0, x8
  401fbc:	bl	401610 <gettext@plt>
  401fc0:	ldur	x1, [x29, #-8]
  401fc4:	bl	401410 <fputs@plt>
  401fc8:	ldur	x8, [x29, #-56]
  401fcc:	mov	x0, x8
  401fd0:	bl	401610 <gettext@plt>
  401fd4:	ldur	x1, [x29, #-8]
  401fd8:	bl	401410 <fputs@plt>
  401fdc:	ldur	x8, [x29, #-64]
  401fe0:	mov	x0, x8
  401fe4:	bl	401610 <gettext@plt>
  401fe8:	ldur	x1, [x29, #-8]
  401fec:	bl	401410 <fputs@plt>
  401ff0:	ldur	x8, [x29, #-72]
  401ff4:	mov	x0, x8
  401ff8:	bl	401610 <gettext@plt>
  401ffc:	ldur	x1, [x29, #-8]
  402000:	bl	401410 <fputs@plt>
  402004:	ldur	x8, [x29, #-80]
  402008:	mov	x0, x8
  40200c:	bl	401610 <gettext@plt>
  402010:	ldur	x1, [x29, #-8]
  402014:	bl	401410 <fputs@plt>
  402018:	ldur	x8, [x29, #-88]
  40201c:	mov	x0, x8
  402020:	bl	401610 <gettext@plt>
  402024:	ldur	x1, [x29, #-8]
  402028:	bl	401410 <fputs@plt>
  40202c:	ldur	x8, [x29, #-96]
  402030:	mov	x0, x8
  402034:	bl	401610 <gettext@plt>
  402038:	ldur	x1, [x29, #-8]
  40203c:	bl	401410 <fputs@plt>
  402040:	ldr	x8, [sp, #104]
  402044:	mov	x0, x8
  402048:	bl	401610 <gettext@plt>
  40204c:	ldur	x1, [x29, #-8]
  402050:	bl	401410 <fputs@plt>
  402054:	ldr	x8, [sp, #96]
  402058:	mov	x0, x8
  40205c:	bl	401610 <gettext@plt>
  402060:	ldur	x1, [x29, #-8]
  402064:	bl	401410 <fputs@plt>
  402068:	ldr	x8, [sp, #88]
  40206c:	mov	x0, x8
  402070:	bl	401610 <gettext@plt>
  402074:	ldur	x1, [x29, #-8]
  402078:	bl	401410 <fputs@plt>
  40207c:	ldr	x8, [sp, #80]
  402080:	mov	x0, x8
  402084:	bl	401610 <gettext@plt>
  402088:	ldur	x1, [x29, #-8]
  40208c:	bl	401410 <fputs@plt>
  402090:	ldr	x8, [sp, #72]
  402094:	mov	x0, x8
  402098:	bl	401610 <gettext@plt>
  40209c:	ldur	x1, [x29, #-8]
  4020a0:	bl	401410 <fputs@plt>
  4020a4:	ldr	x8, [sp, #64]
  4020a8:	mov	x0, x8
  4020ac:	bl	401610 <gettext@plt>
  4020b0:	ldur	x1, [x29, #-8]
  4020b4:	bl	401410 <fputs@plt>
  4020b8:	ldur	x8, [x29, #-8]
  4020bc:	ldr	x9, [sp, #56]
  4020c0:	mov	x0, x9
  4020c4:	str	x8, [sp, #8]
  4020c8:	bl	401610 <gettext@plt>
  4020cc:	ldr	x8, [sp, #8]
  4020d0:	str	x0, [sp]
  4020d4:	mov	x0, x8
  4020d8:	ldr	x1, [sp]
  4020dc:	ldr	x2, [sp, #48]
  4020e0:	bl	401620 <fprintf@plt>
  4020e4:	ldur	x8, [x29, #-8]
  4020e8:	ldr	x9, [sp, #40]
  4020ec:	ldr	x10, [x9]
  4020f0:	cmp	x8, x10
  4020f4:	ldr	w22, [sp, #36]
  4020f8:	ldr	w23, [sp, #32]
  4020fc:	csel	w24, w22, w23, eq  // eq = none
  402100:	mov	w0, w24
  402104:	bl	401420 <exit@plt>
  402108:	sub	sp, sp, #0xe0
  40210c:	stp	x29, x30, [sp, #208]
  402110:	add	x29, sp, #0xd0
  402114:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  402118:	add	x0, x0, #0xd66
  40211c:	sub	x8, x29, #0x4
  402120:	sub	x9, x29, #0x8
  402124:	sub	x10, x29, #0xc
  402128:	sub	x11, x29, #0x10
  40212c:	sub	x12, x29, #0x18
  402130:	sub	x1, x29, #0x20
  402134:	sub	x2, x29, #0x28
  402138:	sub	x3, x29, #0x30
  40213c:	sub	x4, x29, #0x38
  402140:	sub	x5, x29, #0x40
  402144:	sub	x6, x29, #0x48
  402148:	sub	x7, x29, #0x50
  40214c:	sub	x13, x29, #0x58
  402150:	sub	x14, x29, #0x60
  402154:	add	x15, sp, #0x68
  402158:	add	x16, sp, #0x60
  40215c:	add	x17, sp, #0x5c
  402160:	add	x18, sp, #0x58
  402164:	str	x0, [sp, #80]
  402168:	mov	x0, x12
  40216c:	mov	x12, sp
  402170:	str	x13, [x12]
  402174:	mov	x12, sp
  402178:	str	x14, [x12, #8]
  40217c:	mov	x12, sp
  402180:	str	x15, [x12, #16]
  402184:	mov	x12, sp
  402188:	str	x16, [x12, #24]
  40218c:	mov	x12, sp
  402190:	str	x17, [x12, #32]
  402194:	mov	x12, sp
  402198:	str	x18, [x12, #40]
  40219c:	mov	x12, sp
  4021a0:	str	x8, [x12, #48]
  4021a4:	mov	x8, sp
  4021a8:	str	x9, [x8, #56]
  4021ac:	mov	x8, sp
  4021b0:	str	x10, [x8, #64]
  4021b4:	mov	x8, sp
  4021b8:	str	x11, [x8, #72]
  4021bc:	bl	4015d0 <getstat@plt>
  4021c0:	ldr	x0, [sp, #80]
  4021c4:	bl	401610 <gettext@plt>
  4021c8:	ldur	w1, [x29, #-16]
  4021cc:	bl	4015f0 <printf@plt>
  4021d0:	ldp	x29, x30, [sp, #208]
  4021d4:	add	sp, sp, #0xe0
  4021d8:	ret
  4021dc:	sub	sp, sp, #0x20
  4021e0:	stp	x29, x30, [sp, #16]
  4021e4:	add	x29, sp, #0x10
  4021e8:	mov	w8, #0x18                  	// #24
  4021ec:	mov	w0, #0x1                   	// #1
  4021f0:	mov	x1, #0x5413                	// #21523
  4021f4:	mov	w9, #0xffffffff            	// #-1
  4021f8:	add	x2, sp, #0x8
  4021fc:	str	w8, [sp, #4]
  402200:	str	w9, [sp]
  402204:	bl	401630 <ioctl@plt>
  402208:	ldr	w8, [sp]
  40220c:	cmp	w0, w8
  402210:	b.eq	402230 <ferror@plt+0xbd0>  // b.none
  402214:	ldrh	w8, [sp, #8]
  402218:	mov	w9, wzr
  40221c:	cmp	w9, w8
  402220:	cset	w8, ge  // ge = tcont
  402224:	tbnz	w8, #0, 402230 <ferror@plt+0xbd0>
  402228:	ldrh	w8, [sp, #8]
  40222c:	str	w8, [sp, #4]
  402230:	ldr	w0, [sp, #4]
  402234:	ldp	x29, x30, [sp, #16]
  402238:	add	sp, sp, #0x20
  40223c:	ret
  402240:	stp	x29, x30, [sp, #-96]!
  402244:	stp	x28, x27, [sp, #16]
  402248:	stp	x26, x25, [sp, #32]
  40224c:	stp	x24, x23, [sp, #48]
  402250:	stp	x22, x21, [sp, #64]
  402254:	stp	x20, x19, [sp, #80]
  402258:	mov	x29, sp
  40225c:	sub	sp, sp, #0x400
  402260:	adrp	x1, 40c000 <ferror@plt+0xa9a0>
  402264:	add	x1, x1, #0xd72
  402268:	mov	x2, #0x48                  	// #72
  40226c:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  402270:	add	x8, x8, #0xdba
  402274:	mov	x9, #0x4c                  	// #76
  402278:	adrp	x10, 41e000 <ferror@plt+0x1c9a0>
  40227c:	add	x10, x10, #0x1e8
  402280:	mov	w0, #0x1e                  	// #30
  402284:	mov	x11, #0x400                 	// #1024
  402288:	adrp	x12, 41e000 <ferror@plt+0x1c9a0>
  40228c:	add	x12, x12, #0x16c
  402290:	mov	w13, #0x2                   	// #2
  402294:	adrp	x14, 41e000 <ferror@plt+0x1c9a0>
  402298:	add	x14, x14, #0x20c
  40229c:	adrp	x15, 41e000 <ferror@plt+0x1c9a0>
  4022a0:	add	x15, x15, #0x204
  4022a4:	sub	x16, x29, #0x50
  4022a8:	sub	x17, x29, #0x9c
  4022ac:	sub	x18, x29, #0xac
  4022b0:	sub	x3, x29, #0xb0
  4022b4:	sub	x4, x29, #0xb4
  4022b8:	sub	x5, x29, #0xb8
  4022bc:	sub	x6, x29, #0xc8
  4022c0:	sub	x7, x29, #0xd8
  4022c4:	sub	x19, x29, #0xe8
  4022c8:	sub	x20, x29, #0xf8
  4022cc:	add	x21, sp, #0x2f8
  4022d0:	add	x22, sp, #0x2e8
  4022d4:	add	x23, sp, #0x2d8
  4022d8:	add	x24, sp, #0x2c8
  4022dc:	add	x25, sp, #0x280
  4022e0:	add	x26, sp, #0x270
  4022e4:	add	x27, sp, #0x260
  4022e8:	add	x28, sp, #0x250
  4022ec:	add	x30, sp, #0x248
  4022f0:	str	x8, [sp, #496]
  4022f4:	add	x8, sp, #0x240
  4022f8:	str	w0, [sp, #492]
  4022fc:	mov	x0, x16
  402300:	str	x9, [sp, #480]
  402304:	str	x10, [sp, #472]
  402308:	str	x11, [sp, #464]
  40230c:	str	x12, [sp, #456]
  402310:	str	w13, [sp, #452]
  402314:	str	x14, [sp, #440]
  402318:	str	x15, [sp, #432]
  40231c:	str	x17, [sp, #424]
  402320:	str	x18, [sp, #416]
  402324:	str	x3, [sp, #408]
  402328:	str	x4, [sp, #400]
  40232c:	str	x5, [sp, #392]
  402330:	str	x6, [sp, #384]
  402334:	str	x7, [sp, #376]
  402338:	str	x19, [sp, #368]
  40233c:	str	x20, [sp, #360]
  402340:	str	x21, [sp, #352]
  402344:	str	x22, [sp, #344]
  402348:	str	x23, [sp, #336]
  40234c:	str	x24, [sp, #328]
  402350:	str	x25, [sp, #320]
  402354:	str	x26, [sp, #312]
  402358:	str	x27, [sp, #304]
  40235c:	str	x28, [sp, #296]
  402360:	str	x30, [sp, #288]
  402364:	str	x8, [sp, #280]
  402368:	bl	4013e0 <memcpy@plt>
  40236c:	ldr	x0, [sp, #424]
  402370:	ldr	x1, [sp, #496]
  402374:	ldr	x2, [sp, #480]
  402378:	bl	4013e0 <memcpy@plt>
  40237c:	stur	wzr, [x29, #-160]
  402380:	ldr	x8, [sp, #472]
  402384:	ldr	x9, [x8]
  402388:	stur	w9, [x29, #-168]
  40238c:	ldr	w0, [sp, #492]
  402390:	bl	4015c0 <sysconf@plt>
  402394:	ldr	x8, [sp, #464]
  402398:	udiv	x10, x0, x8
  40239c:	str	x10, [sp, #560]
  4023a0:	str	wzr, [sp, #556]
  4023a4:	ldr	x10, [sp, #456]
  4023a8:	ldr	w9, [x10]
  4023ac:	ldr	w13, [sp, #452]
  4023b0:	udiv	w9, w9, w13
  4023b4:	str	w9, [sp, #572]
  4023b8:	bl	404884 <ferror@plt+0x3224>
  4023bc:	bl	401460 <meminfo@plt>
  4023c0:	ldr	x0, [sp, #384]
  4023c4:	ldr	x1, [sp, #376]
  4023c8:	ldr	x2, [sp, #368]
  4023cc:	ldr	x3, [sp, #360]
  4023d0:	ldr	x4, [sp, #352]
  4023d4:	ldr	x5, [sp, #344]
  4023d8:	ldr	x6, [sp, #336]
  4023dc:	ldr	x7, [sp, #328]
  4023e0:	mov	x8, sp
  4023e4:	ldr	x10, [sp, #320]
  4023e8:	str	x10, [x8]
  4023ec:	mov	x8, sp
  4023f0:	ldr	x11, [sp, #312]
  4023f4:	str	x11, [x8, #8]
  4023f8:	mov	x8, sp
  4023fc:	ldr	x12, [sp, #304]
  402400:	str	x12, [x8, #16]
  402404:	mov	x8, sp
  402408:	ldr	x14, [sp, #296]
  40240c:	str	x14, [x8, #24]
  402410:	mov	x8, sp
  402414:	ldr	x15, [sp, #288]
  402418:	str	x15, [x8, #32]
  40241c:	mov	x8, sp
  402420:	ldr	x16, [sp, #280]
  402424:	str	x16, [x8, #40]
  402428:	mov	x8, sp
  40242c:	ldr	x17, [sp, #416]
  402430:	str	x17, [x8, #48]
  402434:	mov	x8, sp
  402438:	ldr	x18, [sp, #408]
  40243c:	str	x18, [x8, #56]
  402440:	mov	x8, sp
  402444:	ldr	x19, [sp, #400]
  402448:	str	x19, [x8, #64]
  40244c:	mov	x8, sp
  402450:	ldr	x20, [sp, #392]
  402454:	str	x20, [x8, #72]
  402458:	bl	4015d0 <getstat@plt>
  40245c:	ldr	x8, [sp, #440]
  402460:	ldr	w9, [x8]
  402464:	cbz	w9, 4024a0 <ferror@plt+0xe40>
  402468:	add	x8, sp, #0x218
  40246c:	mov	x0, x8
  402470:	str	x8, [sp, #272]
  402474:	bl	4014d0 <time@plt>
  402478:	ldr	x8, [sp, #272]
  40247c:	mov	x0, x8
  402480:	bl	4014a0 <localtime@plt>
  402484:	str	x0, [sp, #544]
  402488:	ldr	x3, [sp, #544]
  40248c:	add	x0, sp, #0x1f8
  402490:	mov	x1, #0x20                  	// #32
  402494:	adrp	x2, 40c000 <ferror@plt+0xa9a0>
  402498:	add	x2, x2, #0xe06
  40249c:	bl	401470 <strftime@plt>
  4024a0:	ldur	x8, [x29, #-200]
  4024a4:	ldur	x9, [x29, #-216]
  4024a8:	add	x8, x8, x9
  4024ac:	str	x8, [sp, #704]
  4024b0:	ldur	x8, [x29, #-232]
  4024b4:	ldr	x9, [sp, #744]
  4024b8:	add	x8, x8, x9
  4024bc:	ldr	x9, [sp, #728]
  4024c0:	add	x8, x8, x9
  4024c4:	str	x8, [sp, #696]
  4024c8:	ldur	x8, [x29, #-248]
  4024cc:	str	x8, [sp, #688]
  4024d0:	ldr	x8, [sp, #760]
  4024d4:	str	x8, [sp, #680]
  4024d8:	ldr	x8, [sp, #712]
  4024dc:	str	x8, [sp, #672]
  4024e0:	ldr	x8, [sp, #704]
  4024e4:	ldr	x9, [sp, #696]
  4024e8:	add	x8, x8, x9
  4024ec:	ldr	x9, [sp, #688]
  4024f0:	add	x8, x8, x9
  4024f4:	ldr	x9, [sp, #680]
  4024f8:	add	x8, x8, x9
  4024fc:	ldr	x9, [sp, #672]
  402500:	add	x8, x8, x9
  402504:	str	x8, [sp, #664]
  402508:	ldr	x8, [sp, #664]
  40250c:	cbnz	x8, 40251c <ferror@plt+0xebc>
  402510:	mov	x8, #0x1                   	// #1
  402514:	str	x8, [sp, #664]
  402518:	str	x8, [sp, #688]
  40251c:	ldr	x8, [sp, #664]
  402520:	mov	x9, #0x2                   	// #2
  402524:	udiv	x8, x8, x9
  402528:	str	x8, [sp, #656]
  40252c:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  402530:	add	x8, x8, #0x208
  402534:	ldr	w10, [x8]
  402538:	cbz	w10, 402548 <ferror@plt+0xee8>
  40253c:	sub	x8, x29, #0x9c
  402540:	str	x8, [sp, #264]
  402544:	b	402550 <ferror@plt+0xef0>
  402548:	sub	x8, x29, #0x50
  40254c:	str	x8, [sp, #264]
  402550:	ldr	x8, [sp, #264]
  402554:	ldur	w1, [x29, #-172]
  402558:	ldur	w2, [x29, #-176]
  40255c:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  402560:	add	x9, x9, #0x1a8
  402564:	ldr	x0, [x9]
  402568:	str	x8, [sp, #256]
  40256c:	str	w1, [sp, #252]
  402570:	str	w2, [sp, #248]
  402574:	bl	404ce4 <ferror@plt+0x3684>
  402578:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  40257c:	add	x8, x8, #0x1d8
  402580:	ldr	x8, [x8]
  402584:	str	x0, [sp, #240]
  402588:	mov	x0, x8
  40258c:	bl	404ce4 <ferror@plt+0x3684>
  402590:	ldr	x8, [sp, #432]
  402594:	ldr	w10, [x8]
  402598:	str	x0, [sp, #232]
  40259c:	cbz	w10, 4025b4 <ferror@plt+0xf54>
  4025a0:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  4025a4:	add	x8, x8, #0x170
  4025a8:	ldr	x8, [x8]
  4025ac:	str	x8, [sp, #224]
  4025b0:	b	4025c4 <ferror@plt+0xf64>
  4025b4:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  4025b8:	add	x8, x8, #0x1a0
  4025bc:	ldr	x8, [x8]
  4025c0:	str	x8, [sp, #224]
  4025c4:	ldr	x8, [sp, #224]
  4025c8:	mov	x0, x8
  4025cc:	bl	404ce4 <ferror@plt+0x3684>
  4025d0:	ldr	x8, [sp, #432]
  4025d4:	ldr	w9, [x8]
  4025d8:	str	x0, [sp, #216]
  4025dc:	cbz	w9, 4025f4 <ferror@plt+0xf94>
  4025e0:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  4025e4:	add	x8, x8, #0x1b0
  4025e8:	ldr	x8, [x8]
  4025ec:	str	x8, [sp, #208]
  4025f0:	b	402604 <ferror@plt+0xfa4>
  4025f4:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  4025f8:	add	x8, x8, #0x1b8
  4025fc:	ldr	x8, [x8]
  402600:	str	x8, [sp, #208]
  402604:	ldr	x8, [sp, #208]
  402608:	mov	x0, x8
  40260c:	bl	404ce4 <ferror@plt+0x3684>
  402610:	ldr	x8, [sp, #608]
  402614:	ldr	x9, [sp, #560]
  402618:	mul	x8, x8, x9
  40261c:	str	x0, [sp, #200]
  402620:	mov	x0, x8
  402624:	bl	404ce4 <ferror@plt+0x3684>
  402628:	ldur	w10, [x29, #-168]
  40262c:	mov	w8, w10
  402630:	mul	x8, x0, x8
  402634:	ldr	x9, [sp, #656]
  402638:	add	x8, x8, x9
  40263c:	ldr	x9, [sp, #664]
  402640:	udiv	x8, x8, x9
  402644:	ldr	x9, [sp, #592]
  402648:	ldr	x11, [sp, #560]
  40264c:	mul	x0, x9, x11
  402650:	str	w8, [sp, #196]
  402654:	bl	404ce4 <ferror@plt+0x3684>
  402658:	ldur	w8, [x29, #-168]
  40265c:	mov	w9, w8
  402660:	mul	x9, x0, x9
  402664:	ldr	x11, [sp, #656]
  402668:	add	x9, x9, x11
  40266c:	ldr	x11, [sp, #664]
  402670:	udiv	x9, x9, x11
  402674:	ldr	x11, [sp, #640]
  402678:	ldur	w8, [x29, #-168]
  40267c:	mov	w12, w8
  402680:	mul	x11, x11, x12
  402684:	ldr	x12, [sp, #656]
  402688:	add	x11, x11, x12
  40268c:	ldr	x12, [sp, #664]
  402690:	udiv	x11, x11, x12
  402694:	ldr	x12, [sp, #624]
  402698:	ldur	w8, [x29, #-168]
  40269c:	mov	w13, w8
  4026a0:	mul	x12, x12, x13
  4026a4:	ldr	x13, [sp, #656]
  4026a8:	add	x12, x12, x13
  4026ac:	ldr	x13, [sp, #664]
  4026b0:	udiv	x12, x12, x13
  4026b4:	ldr	w8, [sp, #584]
  4026b8:	ldur	w10, [x29, #-168]
  4026bc:	mul	w8, w8, w10
  4026c0:	mov	w13, w8
  4026c4:	ubfx	x13, x13, #0, #32
  4026c8:	ldr	x14, [sp, #656]
  4026cc:	add	x13, x13, x14
  4026d0:	ldr	x14, [sp, #664]
  4026d4:	udiv	x13, x13, x14
  4026d8:	ldr	w8, [sp, #576]
  4026dc:	ldur	w10, [x29, #-168]
  4026e0:	mul	w8, w8, w10
  4026e4:	mov	w14, w8
  4026e8:	ubfx	x14, x14, #0, #32
  4026ec:	ldr	x15, [sp, #656]
  4026f0:	add	x14, x14, x15
  4026f4:	ldr	x15, [sp, #664]
  4026f8:	udiv	x14, x14, x15
  4026fc:	ldr	x15, [sp, #704]
  402700:	mov	x16, #0x64                  	// #100
  402704:	mul	x15, x16, x15
  402708:	ldr	x17, [sp, #656]
  40270c:	add	x15, x15, x17
  402710:	ldr	x17, [sp, #664]
  402714:	udiv	x15, x15, x17
  402718:	ldr	x17, [sp, #696]
  40271c:	mul	x17, x16, x17
  402720:	ldr	x18, [sp, #656]
  402724:	add	x17, x17, x18
  402728:	ldr	x18, [sp, #664]
  40272c:	udiv	x17, x17, x18
  402730:	ldr	x18, [sp, #688]
  402734:	mul	x18, x16, x18
  402738:	ldr	x0, [sp, #656]
  40273c:	add	x18, x18, x0
  402740:	ldr	x0, [sp, #664]
  402744:	udiv	x18, x18, x0
  402748:	ldr	x0, [sp, #680]
  40274c:	mul	x0, x16, x0
  402750:	ldr	x1, [sp, #656]
  402754:	add	x0, x0, x1
  402758:	ldr	x1, [sp, #664]
  40275c:	udiv	x0, x0, x1
  402760:	ldr	x1, [sp, #672]
  402764:	mul	x16, x16, x1
  402768:	ldr	x1, [sp, #656]
  40276c:	add	x16, x16, x1
  402770:	ldr	x1, [sp, #664]
  402774:	udiv	x16, x16, x1
  402778:	ldr	x1, [sp, #256]
  40277c:	str	w0, [sp, #192]
  402780:	mov	x0, x1
  402784:	ldr	w1, [sp, #252]
  402788:	ldr	w2, [sp, #248]
  40278c:	ldr	x3, [sp, #240]
  402790:	ldr	x4, [sp, #232]
  402794:	ldr	x5, [sp, #216]
  402798:	ldr	x6, [sp, #200]
  40279c:	ldr	w7, [sp, #196]
  4027a0:	mov	x19, sp
  4027a4:	str	w9, [x19]
  4027a8:	mov	x19, sp
  4027ac:	str	w11, [x19, #8]
  4027b0:	mov	x19, sp
  4027b4:	str	w12, [x19, #16]
  4027b8:	mov	x19, sp
  4027bc:	str	w13, [x19, #24]
  4027c0:	mov	x19, sp
  4027c4:	str	w14, [x19, #32]
  4027c8:	mov	x19, sp
  4027cc:	str	w15, [x19, #40]
  4027d0:	mov	x19, sp
  4027d4:	str	w17, [x19, #48]
  4027d8:	mov	x19, sp
  4027dc:	str	w18, [x19, #56]
  4027e0:	mov	x19, sp
  4027e4:	ldr	w8, [sp, #192]
  4027e8:	str	w8, [x19, #64]
  4027ec:	mov	x19, sp
  4027f0:	str	w16, [x19, #72]
  4027f4:	bl	4015f0 <printf@plt>
  4027f8:	ldr	x3, [sp, #440]
  4027fc:	ldr	w8, [x3]
  402800:	cbz	w8, 402814 <ferror@plt+0x11b4>
  402804:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  402808:	add	x0, x0, #0xe18
  40280c:	add	x1, sp, #0x1f8
  402810:	bl	4015f0 <printf@plt>
  402814:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  402818:	add	x0, x0, #0x544
  40281c:	bl	4015f0 <printf@plt>
  402820:	mov	w8, #0x1                   	// #1
  402824:	stur	w8, [x29, #-164]
  402828:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  40282c:	add	x8, x8, #0x210
  402830:	ldr	w9, [x8]
  402834:	mov	w10, #0x1                   	// #1
  402838:	str	w10, [sp, #188]
  40283c:	cbnz	w9, 402860 <ferror@plt+0x1200>
  402840:	ldur	w8, [x29, #-164]
  402844:	mov	w9, w8
  402848:	adrp	x10, 41e000 <ferror@plt+0x1c9a0>
  40284c:	add	x10, x10, #0x218
  402850:	ldr	x10, [x10]
  402854:	cmp	x9, x10
  402858:	cset	w8, cc  // cc = lo, ul, last
  40285c:	str	w8, [sp, #188]
  402860:	ldr	w8, [sp, #188]
  402864:	tbnz	w8, #0, 40286c <ferror@plt+0x120c>
  402868:	b	403088 <ferror@plt+0x1a28>
  40286c:	ldr	x8, [sp, #456]
  402870:	ldr	w0, [x8]
  402874:	bl	401500 <sleep@plt>
  402878:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  40287c:	add	x8, x8, #0x158
  402880:	ldr	w9, [x8]
  402884:	cbz	w9, 4028ac <ferror@plt+0x124c>
  402888:	ldur	w8, [x29, #-164]
  40288c:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  402890:	add	x9, x9, #0x220
  402894:	ldr	w10, [x9]
  402898:	udiv	w11, w8, w10
  40289c:	mul	w10, w11, w10
  4028a0:	subs	w8, w8, w10
  4028a4:	cbnz	w8, 4028ac <ferror@plt+0x124c>
  4028a8:	bl	404884 <ferror@plt+0x3224>
  4028ac:	ldur	w8, [x29, #-160]
  4028b0:	cmp	w8, #0x0
  4028b4:	cset	w8, ne  // ne = any
  4028b8:	eor	w8, w8, #0x1
  4028bc:	and	w8, w8, #0x1
  4028c0:	stur	w8, [x29, #-160]
  4028c4:	bl	401460 <meminfo@plt>
  4028c8:	ldur	w8, [x29, #-160]
  4028cc:	mov	w9, w8
  4028d0:	mov	x10, #0x8                   	// #8
  4028d4:	mul	x9, x10, x9
  4028d8:	sub	x11, x29, #0xc8
  4028dc:	add	x0, x11, x9
  4028e0:	ldur	w8, [x29, #-160]
  4028e4:	mov	w9, w8
  4028e8:	mul	x9, x10, x9
  4028ec:	sub	x11, x29, #0xd8
  4028f0:	add	x1, x11, x9
  4028f4:	ldur	w8, [x29, #-160]
  4028f8:	mov	w9, w8
  4028fc:	mul	x9, x10, x9
  402900:	sub	x11, x29, #0xe8
  402904:	add	x2, x11, x9
  402908:	ldur	w8, [x29, #-160]
  40290c:	mov	w9, w8
  402910:	mul	x9, x10, x9
  402914:	sub	x11, x29, #0xf8
  402918:	add	x3, x11, x9
  40291c:	ldur	w8, [x29, #-160]
  402920:	mov	w9, w8
  402924:	mul	x9, x10, x9
  402928:	add	x11, sp, #0x2f8
  40292c:	add	x4, x11, x9
  402930:	ldur	w8, [x29, #-160]
  402934:	mov	w9, w8
  402938:	mul	x9, x10, x9
  40293c:	add	x11, sp, #0x2e8
  402940:	add	x5, x11, x9
  402944:	ldur	w8, [x29, #-160]
  402948:	mov	w9, w8
  40294c:	mul	x9, x10, x9
  402950:	add	x11, sp, #0x2d8
  402954:	add	x6, x11, x9
  402958:	ldur	w8, [x29, #-160]
  40295c:	mov	w9, w8
  402960:	mul	x9, x10, x9
  402964:	add	x11, sp, #0x2c8
  402968:	add	x7, x11, x9
  40296c:	ldur	w8, [x29, #-160]
  402970:	mov	w9, w8
  402974:	mul	x9, x10, x9
  402978:	add	x11, sp, #0x280
  40297c:	add	x9, x11, x9
  402980:	ldur	w8, [x29, #-160]
  402984:	mov	w11, w8
  402988:	mul	x11, x10, x11
  40298c:	add	x12, sp, #0x270
  402990:	add	x11, x12, x11
  402994:	ldur	w8, [x29, #-160]
  402998:	mov	w12, w8
  40299c:	mul	x12, x10, x12
  4029a0:	add	x13, sp, #0x260
  4029a4:	add	x12, x13, x12
  4029a8:	ldur	w8, [x29, #-160]
  4029ac:	mov	w13, w8
  4029b0:	mul	x10, x10, x13
  4029b4:	add	x13, sp, #0x250
  4029b8:	add	x10, x13, x10
  4029bc:	ldur	w8, [x29, #-160]
  4029c0:	mov	w13, w8
  4029c4:	mov	x14, #0x4                   	// #4
  4029c8:	mul	x13, x14, x13
  4029cc:	add	x15, sp, #0x248
  4029d0:	add	x13, x15, x13
  4029d4:	ldur	w8, [x29, #-160]
  4029d8:	mov	w15, w8
  4029dc:	mul	x14, x14, x15
  4029e0:	add	x15, sp, #0x240
  4029e4:	add	x14, x15, x14
  4029e8:	mov	x15, sp
  4029ec:	str	x9, [x15]
  4029f0:	mov	x9, sp
  4029f4:	str	x11, [x9, #8]
  4029f8:	mov	x9, sp
  4029fc:	str	x12, [x9, #16]
  402a00:	mov	x9, sp
  402a04:	str	x10, [x9, #24]
  402a08:	mov	x9, sp
  402a0c:	str	x13, [x9, #32]
  402a10:	mov	x9, sp
  402a14:	str	x14, [x9, #40]
  402a18:	mov	x9, sp
  402a1c:	sub	x10, x29, #0xac
  402a20:	str	x10, [x9, #48]
  402a24:	mov	x9, sp
  402a28:	sub	x10, x29, #0xb0
  402a2c:	str	x10, [x9, #56]
  402a30:	mov	x9, sp
  402a34:	sub	x10, x29, #0xb4
  402a38:	str	x10, [x9, #64]
  402a3c:	mov	x9, sp
  402a40:	sub	x10, x29, #0xb8
  402a44:	str	x10, [x9, #72]
  402a48:	bl	4015d0 <getstat@plt>
  402a4c:	ldr	x9, [sp, #440]
  402a50:	ldr	w8, [x9]
  402a54:	cbz	w8, 402a90 <ferror@plt+0x1430>
  402a58:	add	x8, sp, #0x218
  402a5c:	mov	x0, x8
  402a60:	str	x8, [sp, #176]
  402a64:	bl	4014d0 <time@plt>
  402a68:	ldr	x8, [sp, #176]
  402a6c:	mov	x0, x8
  402a70:	bl	4014a0 <localtime@plt>
  402a74:	str	x0, [sp, #544]
  402a78:	ldr	x3, [sp, #544]
  402a7c:	add	x0, sp, #0x1f8
  402a80:	mov	x1, #0x20                  	// #32
  402a84:	adrp	x2, 40c000 <ferror@plt+0xa9a0>
  402a88:	add	x2, x2, #0xe06
  402a8c:	bl	401470 <strftime@plt>
  402a90:	ldur	w8, [x29, #-160]
  402a94:	mov	w9, w8
  402a98:	sub	x10, x29, #0xc8
  402a9c:	ldr	x9, [x10, x9, lsl #3]
  402aa0:	ldur	w8, [x29, #-160]
  402aa4:	cmp	w8, #0x0
  402aa8:	cset	w8, ne  // ne = any
  402aac:	mov	w11, #0x1                   	// #1
  402ab0:	eor	w8, w8, #0x1
  402ab4:	and	w8, w8, #0x1
  402ab8:	ldr	x10, [x10, w8, sxtw #3]
  402abc:	subs	x9, x9, x10
  402ac0:	ldur	w8, [x29, #-160]
  402ac4:	mov	w10, w8
  402ac8:	sub	x12, x29, #0xd8
  402acc:	ldr	x10, [x12, x10, lsl #3]
  402ad0:	add	x9, x9, x10
  402ad4:	ldur	w8, [x29, #-160]
  402ad8:	cmp	w8, #0x0
  402adc:	cset	w8, ne  // ne = any
  402ae0:	eor	w8, w8, w11
  402ae4:	and	w8, w8, #0x1
  402ae8:	ldr	x10, [x12, w8, sxtw #3]
  402aec:	subs	x9, x9, x10
  402af0:	str	x9, [sp, #704]
  402af4:	ldur	w8, [x29, #-160]
  402af8:	mov	w9, w8
  402afc:	sub	x10, x29, #0xe8
  402b00:	ldr	x9, [x10, x9, lsl #3]
  402b04:	ldur	w8, [x29, #-160]
  402b08:	cmp	w8, #0x0
  402b0c:	cset	w8, ne  // ne = any
  402b10:	eor	w8, w8, w11
  402b14:	and	w8, w8, #0x1
  402b18:	ldr	x10, [x10, w8, sxtw #3]
  402b1c:	subs	x9, x9, x10
  402b20:	ldur	w8, [x29, #-160]
  402b24:	mov	w10, w8
  402b28:	add	x12, sp, #0x2e8
  402b2c:	ldr	x10, [x12, x10, lsl #3]
  402b30:	add	x9, x9, x10
  402b34:	ldur	w8, [x29, #-160]
  402b38:	cmp	w8, #0x0
  402b3c:	cset	w8, ne  // ne = any
  402b40:	eor	w8, w8, w11
  402b44:	and	w8, w8, #0x1
  402b48:	ldr	x10, [x12, w8, sxtw #3]
  402b4c:	subs	x9, x9, x10
  402b50:	ldur	w8, [x29, #-160]
  402b54:	mov	w10, w8
  402b58:	add	x12, sp, #0x2d8
  402b5c:	ldr	x10, [x12, x10, lsl #3]
  402b60:	add	x9, x9, x10
  402b64:	ldur	w8, [x29, #-160]
  402b68:	cmp	w8, #0x0
  402b6c:	cset	w8, ne  // ne = any
  402b70:	eor	w8, w8, w11
  402b74:	and	w8, w8, #0x1
  402b78:	ldr	x10, [x12, w8, sxtw #3]
  402b7c:	subs	x9, x9, x10
  402b80:	str	x9, [sp, #696]
  402b84:	ldur	w8, [x29, #-160]
  402b88:	mov	w9, w8
  402b8c:	sub	x10, x29, #0xf8
  402b90:	ldr	x9, [x10, x9, lsl #3]
  402b94:	ldur	w8, [x29, #-160]
  402b98:	cmp	w8, #0x0
  402b9c:	cset	w8, ne  // ne = any
  402ba0:	eor	w8, w8, w11
  402ba4:	and	w8, w8, #0x1
  402ba8:	ldr	x10, [x10, w8, sxtw #3]
  402bac:	subs	x9, x9, x10
  402bb0:	str	x9, [sp, #688]
  402bb4:	ldur	w8, [x29, #-160]
  402bb8:	mov	w9, w8
  402bbc:	add	x10, sp, #0x2f8
  402bc0:	ldr	x9, [x10, x9, lsl #3]
  402bc4:	ldur	w8, [x29, #-160]
  402bc8:	cmp	w8, #0x0
  402bcc:	cset	w8, ne  // ne = any
  402bd0:	eor	w8, w8, w11
  402bd4:	and	w8, w8, #0x1
  402bd8:	ldr	x10, [x10, w8, sxtw #3]
  402bdc:	subs	x9, x9, x10
  402be0:	str	x9, [sp, #680]
  402be4:	ldur	w8, [x29, #-160]
  402be8:	mov	w9, w8
  402bec:	add	x10, sp, #0x2c8
  402bf0:	ldr	x9, [x10, x9, lsl #3]
  402bf4:	ldur	w8, [x29, #-160]
  402bf8:	cmp	w8, #0x0
  402bfc:	cset	w8, ne  // ne = any
  402c00:	eor	w8, w8, w11
  402c04:	and	w8, w8, #0x1
  402c08:	ldr	x10, [x10, w8, sxtw #3]
  402c0c:	subs	x9, x9, x10
  402c10:	str	x9, [sp, #672]
  402c14:	ldr	w8, [sp, #556]
  402c18:	cbz	w8, 402c38 <ferror@plt+0x15d8>
  402c1c:	ldr	x8, [sp, #688]
  402c20:	ldr	w9, [sp, #556]
  402c24:	add	w8, w8, w9
  402c28:	mov	w0, w8
  402c2c:	sxtw	x10, w0
  402c30:	str	x10, [sp, #688]
  402c34:	str	wzr, [sp, #556]
  402c38:	ldr	x8, [sp, #688]
  402c3c:	cmp	w8, #0x0
  402c40:	cset	w8, ge  // ge = tcont
  402c44:	tbnz	w8, #0, 402c54 <ferror@plt+0x15f4>
  402c48:	ldr	x8, [sp, #688]
  402c4c:	str	w8, [sp, #556]
  402c50:	str	xzr, [sp, #688]
  402c54:	ldr	x8, [sp, #704]
  402c58:	ldr	x9, [sp, #696]
  402c5c:	add	x8, x8, x9
  402c60:	ldr	x9, [sp, #688]
  402c64:	add	x8, x8, x9
  402c68:	ldr	x9, [sp, #680]
  402c6c:	add	x8, x8, x9
  402c70:	ldr	x9, [sp, #672]
  402c74:	add	x8, x8, x9
  402c78:	str	x8, [sp, #664]
  402c7c:	ldr	x8, [sp, #664]
  402c80:	cbnz	x8, 402c90 <ferror@plt+0x1630>
  402c84:	mov	x8, #0x1                   	// #1
  402c88:	str	x8, [sp, #664]
  402c8c:	str	x8, [sp, #688]
  402c90:	ldr	x8, [sp, #664]
  402c94:	mov	x9, #0x2                   	// #2
  402c98:	udiv	x8, x8, x9
  402c9c:	str	x8, [sp, #656]
  402ca0:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  402ca4:	add	x8, x8, #0x208
  402ca8:	ldr	w10, [x8]
  402cac:	cbz	w10, 402cbc <ferror@plt+0x165c>
  402cb0:	sub	x8, x29, #0x9c
  402cb4:	str	x8, [sp, #168]
  402cb8:	b	402cc4 <ferror@plt+0x1664>
  402cbc:	sub	x8, x29, #0x50
  402cc0:	str	x8, [sp, #168]
  402cc4:	ldr	x8, [sp, #168]
  402cc8:	ldur	w1, [x29, #-172]
  402ccc:	ldur	w2, [x29, #-176]
  402cd0:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  402cd4:	add	x9, x9, #0x1a8
  402cd8:	ldr	x0, [x9]
  402cdc:	str	x8, [sp, #160]
  402ce0:	str	w1, [sp, #156]
  402ce4:	str	w2, [sp, #152]
  402ce8:	bl	404ce4 <ferror@plt+0x3684>
  402cec:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  402cf0:	add	x8, x8, #0x1d8
  402cf4:	ldr	x8, [x8]
  402cf8:	str	x0, [sp, #144]
  402cfc:	mov	x0, x8
  402d00:	bl	404ce4 <ferror@plt+0x3684>
  402d04:	ldr	x8, [sp, #432]
  402d08:	ldr	w10, [x8]
  402d0c:	str	x0, [sp, #136]
  402d10:	cbz	w10, 402d28 <ferror@plt+0x16c8>
  402d14:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  402d18:	add	x8, x8, #0x170
  402d1c:	ldr	x8, [x8]
  402d20:	str	x8, [sp, #128]
  402d24:	b	402d38 <ferror@plt+0x16d8>
  402d28:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  402d2c:	add	x8, x8, #0x1a0
  402d30:	ldr	x8, [x8]
  402d34:	str	x8, [sp, #128]
  402d38:	ldr	x8, [sp, #128]
  402d3c:	mov	x0, x8
  402d40:	bl	404ce4 <ferror@plt+0x3684>
  402d44:	ldr	x8, [sp, #432]
  402d48:	ldr	w9, [x8]
  402d4c:	str	x0, [sp, #120]
  402d50:	cbz	w9, 402d68 <ferror@plt+0x1708>
  402d54:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  402d58:	add	x8, x8, #0x1b0
  402d5c:	ldr	x8, [x8]
  402d60:	str	x8, [sp, #112]
  402d64:	b	402d78 <ferror@plt+0x1718>
  402d68:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  402d6c:	add	x8, x8, #0x1b8
  402d70:	ldr	x8, [x8]
  402d74:	str	x8, [sp, #112]
  402d78:	ldr	x8, [sp, #112]
  402d7c:	mov	x0, x8
  402d80:	bl	404ce4 <ferror@plt+0x3684>
  402d84:	ldur	w9, [x29, #-160]
  402d88:	mov	w8, w9
  402d8c:	add	x10, sp, #0x260
  402d90:	ldr	x8, [x10, x8, lsl #3]
  402d94:	ldur	w9, [x29, #-160]
  402d98:	cmp	w9, #0x0
  402d9c:	cset	w9, ne  // ne = any
  402da0:	mov	w11, #0x1                   	// #1
  402da4:	eor	w9, w9, #0x1
  402da8:	and	w9, w9, #0x1
  402dac:	ldr	x10, [x10, w9, sxtw #3]
  402db0:	subs	x8, x8, x10
  402db4:	ldr	x10, [sp, #560]
  402db8:	mul	x8, x8, x10
  402dbc:	str	x0, [sp, #104]
  402dc0:	mov	x0, x8
  402dc4:	str	w11, [sp, #100]
  402dc8:	bl	404ce4 <ferror@plt+0x3684>
  402dcc:	ldr	w9, [sp, #572]
  402dd0:	mov	w8, w9
  402dd4:	add	x8, x0, x8
  402dd8:	ldr	x10, [sp, #456]
  402ddc:	ldr	w9, [x10]
  402de0:	mov	w12, w9
  402de4:	udiv	x8, x8, x12
  402de8:	ldur	w9, [x29, #-160]
  402dec:	mov	w12, w9
  402df0:	add	x13, sp, #0x250
  402df4:	ldr	x12, [x13, x12, lsl #3]
  402df8:	ldur	w9, [x29, #-160]
  402dfc:	cmp	w9, #0x0
  402e00:	cset	w9, ne  // ne = any
  402e04:	ldr	w11, [sp, #100]
  402e08:	eor	w9, w9, w11
  402e0c:	and	w9, w9, #0x1
  402e10:	ldr	x13, [x13, w9, sxtw #3]
  402e14:	subs	x12, x12, x13
  402e18:	ldr	x13, [sp, #560]
  402e1c:	mul	x0, x12, x13
  402e20:	str	w8, [sp, #96]
  402e24:	bl	404ce4 <ferror@plt+0x3684>
  402e28:	ldr	w8, [sp, #572]
  402e2c:	mov	w10, w8
  402e30:	add	x10, x0, x10
  402e34:	ldr	x12, [sp, #456]
  402e38:	ldr	w8, [x12]
  402e3c:	mov	w13, w8
  402e40:	udiv	x10, x10, x13
  402e44:	ldur	w8, [x29, #-160]
  402e48:	mov	w13, w8
  402e4c:	add	x14, sp, #0x280
  402e50:	ldr	x13, [x14, x13, lsl #3]
  402e54:	ldur	w8, [x29, #-160]
  402e58:	cmp	w8, #0x0
  402e5c:	cset	w8, ne  // ne = any
  402e60:	ldr	w9, [sp, #100]
  402e64:	eor	w8, w8, w9
  402e68:	and	w8, w8, #0x1
  402e6c:	ldr	x14, [x14, w8, sxtw #3]
  402e70:	subs	x13, x13, x14
  402e74:	ldr	w8, [sp, #572]
  402e78:	mov	w14, w8
  402e7c:	add	x13, x13, x14
  402e80:	ldr	w8, [x12]
  402e84:	mov	w14, w8
  402e88:	udiv	x13, x13, x14
  402e8c:	ldur	w8, [x29, #-160]
  402e90:	mov	w14, w8
  402e94:	add	x15, sp, #0x270
  402e98:	ldr	x14, [x15, x14, lsl #3]
  402e9c:	ldur	w8, [x29, #-160]
  402ea0:	cmp	w8, #0x0
  402ea4:	cset	w8, ne  // ne = any
  402ea8:	eor	w8, w8, w9
  402eac:	and	w8, w8, #0x1
  402eb0:	ldr	x15, [x15, w8, sxtw #3]
  402eb4:	subs	x14, x14, x15
  402eb8:	ldr	w8, [sp, #572]
  402ebc:	mov	w15, w8
  402ec0:	add	x14, x14, x15
  402ec4:	ldr	w8, [x12]
  402ec8:	mov	w15, w8
  402ecc:	udiv	x14, x14, x15
  402ed0:	ldur	w8, [x29, #-160]
  402ed4:	mov	w15, w8
  402ed8:	add	x16, sp, #0x248
  402edc:	ldr	w8, [x16, x15, lsl #2]
  402ee0:	ldur	w11, [x29, #-160]
  402ee4:	cmp	w11, #0x0
  402ee8:	cset	w11, ne  // ne = any
  402eec:	eor	w11, w11, w9
  402ef0:	and	w11, w11, #0x1
  402ef4:	ldr	w11, [x16, w11, sxtw #2]
  402ef8:	subs	w8, w8, w11
  402efc:	ldr	w11, [sp, #572]
  402f00:	add	w8, w8, w11
  402f04:	ldr	w11, [x12]
  402f08:	udiv	w8, w8, w11
  402f0c:	ldur	w11, [x29, #-160]
  402f10:	mov	w15, w11
  402f14:	add	x16, sp, #0x240
  402f18:	ldr	w11, [x16, x15, lsl #2]
  402f1c:	ldur	w17, [x29, #-160]
  402f20:	cmp	w17, #0x0
  402f24:	cset	w17, ne  // ne = any
  402f28:	eor	w17, w17, w9
  402f2c:	and	w17, w17, #0x1
  402f30:	ldr	w17, [x16, w17, sxtw #2]
  402f34:	subs	w11, w11, w17
  402f38:	ldr	w17, [sp, #572]
  402f3c:	add	w11, w11, w17
  402f40:	ldr	w17, [x12]
  402f44:	udiv	w11, w11, w17
  402f48:	ldr	x15, [sp, #704]
  402f4c:	mov	x16, #0x64                  	// #100
  402f50:	mul	x15, x16, x15
  402f54:	ldr	x18, [sp, #656]
  402f58:	add	x15, x15, x18
  402f5c:	ldr	x18, [sp, #664]
  402f60:	udiv	x15, x15, x18
  402f64:	ldr	x18, [sp, #696]
  402f68:	mul	x18, x16, x18
  402f6c:	ldr	x0, [sp, #656]
  402f70:	add	x18, x18, x0
  402f74:	ldr	x0, [sp, #664]
  402f78:	udiv	x18, x18, x0
  402f7c:	ldr	x0, [sp, #688]
  402f80:	mul	x0, x16, x0
  402f84:	ldr	x1, [sp, #656]
  402f88:	add	x0, x0, x1
  402f8c:	ldr	x1, [sp, #664]
  402f90:	udiv	x0, x0, x1
  402f94:	ldr	x1, [sp, #680]
  402f98:	mul	x1, x16, x1
  402f9c:	ldr	x2, [sp, #656]
  402fa0:	add	x1, x1, x2
  402fa4:	ldr	x2, [sp, #664]
  402fa8:	udiv	x1, x1, x2
  402fac:	ldr	x2, [sp, #672]
  402fb0:	mul	x16, x16, x2
  402fb4:	ldr	x2, [sp, #656]
  402fb8:	add	x16, x16, x2
  402fbc:	ldr	x2, [sp, #664]
  402fc0:	udiv	x16, x16, x2
  402fc4:	ldr	x2, [sp, #160]
  402fc8:	str	w0, [sp, #92]
  402fcc:	mov	x0, x2
  402fd0:	ldr	w17, [sp, #156]
  402fd4:	str	w1, [sp, #88]
  402fd8:	mov	w1, w17
  402fdc:	ldr	w2, [sp, #152]
  402fe0:	ldr	x3, [sp, #144]
  402fe4:	ldr	x4, [sp, #136]
  402fe8:	ldr	x5, [sp, #120]
  402fec:	ldr	x6, [sp, #104]
  402ff0:	ldr	w7, [sp, #96]
  402ff4:	mov	x19, sp
  402ff8:	str	w10, [x19]
  402ffc:	mov	x19, sp
  403000:	str	w13, [x19, #8]
  403004:	mov	x19, sp
  403008:	str	w14, [x19, #16]
  40300c:	mov	x19, sp
  403010:	str	w8, [x19, #24]
  403014:	mov	x19, sp
  403018:	str	w11, [x19, #32]
  40301c:	mov	x19, sp
  403020:	str	w15, [x19, #40]
  403024:	mov	x19, sp
  403028:	str	w18, [x19, #48]
  40302c:	mov	x19, sp
  403030:	ldr	w8, [sp, #92]
  403034:	str	w8, [x19, #56]
  403038:	mov	x19, sp
  40303c:	ldr	w10, [sp, #88]
  403040:	str	w10, [x19, #64]
  403044:	mov	x19, sp
  403048:	str	w16, [x19, #72]
  40304c:	bl	4015f0 <printf@plt>
  403050:	ldr	x12, [sp, #440]
  403054:	ldr	w8, [x12]
  403058:	cbz	w8, 40306c <ferror@plt+0x1a0c>
  40305c:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  403060:	add	x0, x0, #0xe18
  403064:	add	x1, sp, #0x1f8
  403068:	bl	4015f0 <printf@plt>
  40306c:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  403070:	add	x0, x0, #0x544
  403074:	bl	4015f0 <printf@plt>
  403078:	ldur	w8, [x29, #-164]
  40307c:	add	w8, w8, #0x1
  403080:	stur	w8, [x29, #-164]
  403084:	b	402828 <ferror@plt+0x11c8>
  403088:	add	sp, sp, #0x400
  40308c:	ldp	x20, x19, [sp, #80]
  403090:	ldp	x22, x21, [sp, #64]
  403094:	ldp	x24, x23, [sp, #48]
  403098:	ldp	x26, x25, [sp, #32]
  40309c:	ldp	x28, x27, [sp, #16]
  4030a0:	ldp	x29, x30, [sp], #96
  4030a4:	ret
  4030a8:	stp	x29, x30, [sp, #-96]!
  4030ac:	stp	x28, x27, [sp, #16]
  4030b0:	stp	x26, x25, [sp, #32]
  4030b4:	stp	x24, x23, [sp, #48]
  4030b8:	stp	x22, x21, [sp, #64]
  4030bc:	stp	x20, x19, [sp, #80]
  4030c0:	mov	x29, sp
  4030c4:	sub	sp, sp, #0x330
  4030c8:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  4030cc:	add	x0, x0, #0xfc0
  4030d0:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  4030d4:	add	x8, x8, #0x1f0
  4030d8:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  4030dc:	add	x9, x9, #0x168
  4030e0:	adrp	x10, 40c000 <ferror@plt+0xa9a0>
  4030e4:	add	x10, x10, #0xfd7
  4030e8:	adrp	x11, 41e000 <ferror@plt+0x1c9a0>
  4030ec:	add	x11, x11, #0x1c0
  4030f0:	adrp	x12, 40c000 <ferror@plt+0xa9a0>
  4030f4:	add	x12, x12, #0xfed
  4030f8:	adrp	x13, 41e000 <ferror@plt+0x1c9a0>
  4030fc:	add	x13, x13, #0x1b0
  403100:	adrp	x14, 40d000 <ferror@plt+0xb9a0>
  403104:	add	x14, x14, #0x5
  403108:	adrp	x15, 41e000 <ferror@plt+0x1c9a0>
  40310c:	add	x15, x15, #0x170
  403110:	adrp	x16, 40d000 <ferror@plt+0xb9a0>
  403114:	add	x16, x16, #0x1f
  403118:	adrp	x17, 41e000 <ferror@plt+0x1c9a0>
  40311c:	add	x17, x17, #0x1d8
  403120:	adrp	x18, 40d000 <ferror@plt+0xb9a0>
  403124:	add	x18, x18, #0x35
  403128:	adrp	x1, 41e000 <ferror@plt+0x1c9a0>
  40312c:	add	x1, x1, #0x1a0
  403130:	adrp	x2, 40d000 <ferror@plt+0xb9a0>
  403134:	add	x2, x2, #0x4d
  403138:	adrp	x3, 41e000 <ferror@plt+0x1c9a0>
  40313c:	add	x3, x3, #0x1b8
  403140:	adrp	x4, 40d000 <ferror@plt+0xb9a0>
  403144:	add	x4, x4, #0x62
  403148:	adrp	x5, 41e000 <ferror@plt+0x1c9a0>
  40314c:	add	x5, x5, #0x1e0
  403150:	adrp	x6, 40d000 <ferror@plt+0xb9a0>
  403154:	add	x6, x6, #0x77
  403158:	adrp	x7, 41e000 <ferror@plt+0x1c9a0>
  40315c:	add	x7, x7, #0x1a8
  403160:	adrp	x19, 40d000 <ferror@plt+0xb9a0>
  403164:	add	x19, x19, #0x8b
  403168:	adrp	x20, 41e000 <ferror@plt+0x1c9a0>
  40316c:	add	x20, x20, #0x1d0
  403170:	adrp	x21, 40d000 <ferror@plt+0xb9a0>
  403174:	add	x21, x21, #0x9f
  403178:	adrp	x22, 40d000 <ferror@plt+0xb9a0>
  40317c:	add	x22, x22, #0xbf
  403180:	adrp	x23, 40d000 <ferror@plt+0xb9a0>
  403184:	add	x23, x23, #0xdb
  403188:	adrp	x24, 40d000 <ferror@plt+0xb9a0>
  40318c:	add	x24, x24, #0xf4
  403190:	adrp	x25, 40d000 <ferror@plt+0xb9a0>
  403194:	add	x25, x25, #0x10b
  403198:	adrp	x26, 40d000 <ferror@plt+0xb9a0>
  40319c:	add	x26, x26, #0x125
  4031a0:	adrp	x27, 40d000 <ferror@plt+0xb9a0>
  4031a4:	add	x27, x27, #0x13b
  4031a8:	adrp	x28, 40d000 <ferror@plt+0xb9a0>
  4031ac:	add	x28, x28, #0x155
  4031b0:	adrp	x30, 40d000 <ferror@plt+0xb9a0>
  4031b4:	add	x30, x30, #0x16e
  4031b8:	stur	x0, [x29, #-136]
  4031bc:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  4031c0:	add	x0, x0, #0x184
  4031c4:	stur	x0, [x29, #-144]
  4031c8:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  4031cc:	add	x0, x0, #0x19b
  4031d0:	stur	x0, [x29, #-152]
  4031d4:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  4031d8:	add	x0, x0, #0x1b3
  4031dc:	stur	x0, [x29, #-160]
  4031e0:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  4031e4:	add	x0, x0, #0x1cc
  4031e8:	stur	x0, [x29, #-168]
  4031ec:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  4031f0:	add	x0, x0, #0x1dd
  4031f4:	stur	x0, [x29, #-176]
  4031f8:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  4031fc:	add	x0, x0, #0x1f8
  403200:	stur	x0, [x29, #-184]
  403204:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  403208:	add	x0, x0, #0xd66
  40320c:	stur	x8, [x29, #-192]
  403210:	sub	x8, x29, #0xc
  403214:	stur	x8, [x29, #-200]
  403218:	sub	x8, x29, #0x10
  40321c:	stur	x8, [x29, #-208]
  403220:	sub	x8, x29, #0x14
  403224:	stur	x8, [x29, #-216]
  403228:	sub	x8, x29, #0x18
  40322c:	stur	x0, [x29, #-224]
  403230:	sub	x0, x29, #0x20
  403234:	stur	x1, [x29, #-232]
  403238:	sub	x1, x29, #0x28
  40323c:	stur	x2, [x29, #-240]
  403240:	sub	x2, x29, #0x30
  403244:	stur	x3, [x29, #-248]
  403248:	sub	x3, x29, #0x38
  40324c:	stur	x4, [x29, #-256]
  403250:	sub	x4, x29, #0x40
  403254:	str	x5, [sp, #552]
  403258:	sub	x5, x29, #0x48
  40325c:	str	x6, [sp, #544]
  403260:	sub	x6, x29, #0x50
  403264:	str	x7, [sp, #536]
  403268:	sub	x7, x29, #0x58
  40326c:	str	x8, [sp, #528]
  403270:	sub	x8, x29, #0x60
  403274:	str	x8, [sp, #520]
  403278:	sub	x8, x29, #0x68
  40327c:	str	x8, [sp, #512]
  403280:	sub	x8, x29, #0x70
  403284:	str	x8, [sp, #504]
  403288:	sub	x8, x29, #0x78
  40328c:	str	x8, [sp, #496]
  403290:	sub	x8, x29, #0x7c
  403294:	str	x8, [sp, #488]
  403298:	sub	x8, x29, #0x80
  40329c:	str	x9, [sp, #480]
  4032a0:	str	x10, [sp, #472]
  4032a4:	str	x11, [sp, #464]
  4032a8:	str	x12, [sp, #456]
  4032ac:	str	x13, [sp, #448]
  4032b0:	str	x14, [sp, #440]
  4032b4:	str	x15, [sp, #432]
  4032b8:	str	x16, [sp, #424]
  4032bc:	str	x17, [sp, #416]
  4032c0:	str	x18, [sp, #408]
  4032c4:	str	x19, [sp, #400]
  4032c8:	str	x20, [sp, #392]
  4032cc:	str	x21, [sp, #384]
  4032d0:	str	x22, [sp, #376]
  4032d4:	str	x23, [sp, #368]
  4032d8:	str	x24, [sp, #360]
  4032dc:	str	x25, [sp, #352]
  4032e0:	str	x26, [sp, #344]
  4032e4:	str	x27, [sp, #336]
  4032e8:	str	x28, [sp, #328]
  4032ec:	str	x30, [sp, #320]
  4032f0:	str	x0, [sp, #312]
  4032f4:	str	x1, [sp, #304]
  4032f8:	str	x2, [sp, #296]
  4032fc:	str	x3, [sp, #288]
  403300:	str	x4, [sp, #280]
  403304:	str	x5, [sp, #272]
  403308:	str	x6, [sp, #264]
  40330c:	str	x7, [sp, #256]
  403310:	str	x8, [sp, #248]
  403314:	bl	401460 <meminfo@plt>
  403318:	ldr	x0, [sp, #312]
  40331c:	ldr	x1, [sp, #304]
  403320:	ldr	x2, [sp, #296]
  403324:	ldr	x3, [sp, #288]
  403328:	ldr	x4, [sp, #280]
  40332c:	ldr	x5, [sp, #272]
  403330:	ldr	x6, [sp, #264]
  403334:	ldr	x7, [sp, #256]
  403338:	mov	x8, sp
  40333c:	ldr	x9, [sp, #520]
  403340:	str	x9, [x8]
  403344:	mov	x8, sp
  403348:	ldr	x10, [sp, #512]
  40334c:	str	x10, [x8, #8]
  403350:	mov	x8, sp
  403354:	ldr	x11, [sp, #504]
  403358:	str	x11, [x8, #16]
  40335c:	mov	x8, sp
  403360:	ldr	x12, [sp, #496]
  403364:	str	x12, [x8, #24]
  403368:	mov	x8, sp
  40336c:	ldr	x13, [sp, #488]
  403370:	str	x13, [x8, #32]
  403374:	mov	x8, sp
  403378:	ldr	x14, [sp, #248]
  40337c:	str	x14, [x8, #40]
  403380:	mov	x8, sp
  403384:	ldur	x15, [x29, #-200]
  403388:	str	x15, [x8, #48]
  40338c:	mov	x8, sp
  403390:	ldur	x16, [x29, #-208]
  403394:	str	x16, [x8, #56]
  403398:	mov	x8, sp
  40339c:	ldur	x17, [x29, #-216]
  4033a0:	str	x17, [x8, #64]
  4033a4:	mov	x8, sp
  4033a8:	ldr	x18, [sp, #528]
  4033ac:	str	x18, [x8, #72]
  4033b0:	bl	4015d0 <getstat@plt>
  4033b4:	ldur	x0, [x29, #-136]
  4033b8:	bl	401610 <gettext@plt>
  4033bc:	ldur	x8, [x29, #-192]
  4033c0:	ldr	x9, [x8]
  4033c4:	str	x0, [sp, #240]
  4033c8:	mov	x0, x9
  4033cc:	bl	404ce4 <ferror@plt+0x3684>
  4033d0:	ldr	x1, [sp, #240]
  4033d4:	str	x0, [sp, #232]
  4033d8:	mov	x0, x1
  4033dc:	ldr	x1, [sp, #232]
  4033e0:	ldr	x2, [sp, #480]
  4033e4:	bl	4015f0 <printf@plt>
  4033e8:	ldr	x8, [sp, #472]
  4033ec:	mov	x0, x8
  4033f0:	bl	401610 <gettext@plt>
  4033f4:	ldr	x8, [sp, #464]
  4033f8:	ldr	x9, [x8]
  4033fc:	str	x0, [sp, #224]
  403400:	mov	x0, x9
  403404:	bl	404ce4 <ferror@plt+0x3684>
  403408:	ldr	x1, [sp, #224]
  40340c:	str	x0, [sp, #216]
  403410:	mov	x0, x1
  403414:	ldr	x1, [sp, #216]
  403418:	ldr	x2, [sp, #480]
  40341c:	bl	4015f0 <printf@plt>
  403420:	ldr	x8, [sp, #456]
  403424:	mov	x0, x8
  403428:	bl	401610 <gettext@plt>
  40342c:	ldr	x8, [sp, #448]
  403430:	ldr	x9, [x8]
  403434:	str	x0, [sp, #208]
  403438:	mov	x0, x9
  40343c:	bl	404ce4 <ferror@plt+0x3684>
  403440:	ldr	x1, [sp, #208]
  403444:	str	x0, [sp, #200]
  403448:	mov	x0, x1
  40344c:	ldr	x1, [sp, #200]
  403450:	ldr	x2, [sp, #480]
  403454:	bl	4015f0 <printf@plt>
  403458:	ldr	x8, [sp, #440]
  40345c:	mov	x0, x8
  403460:	bl	401610 <gettext@plt>
  403464:	ldr	x8, [sp, #432]
  403468:	ldr	x9, [x8]
  40346c:	str	x0, [sp, #192]
  403470:	mov	x0, x9
  403474:	bl	404ce4 <ferror@plt+0x3684>
  403478:	ldr	x1, [sp, #192]
  40347c:	str	x0, [sp, #184]
  403480:	mov	x0, x1
  403484:	ldr	x1, [sp, #184]
  403488:	ldr	x2, [sp, #480]
  40348c:	bl	4015f0 <printf@plt>
  403490:	ldr	x8, [sp, #424]
  403494:	mov	x0, x8
  403498:	bl	401610 <gettext@plt>
  40349c:	ldr	x8, [sp, #416]
  4034a0:	ldr	x9, [x8]
  4034a4:	str	x0, [sp, #176]
  4034a8:	mov	x0, x9
  4034ac:	bl	404ce4 <ferror@plt+0x3684>
  4034b0:	ldr	x1, [sp, #176]
  4034b4:	str	x0, [sp, #168]
  4034b8:	mov	x0, x1
  4034bc:	ldr	x1, [sp, #168]
  4034c0:	ldr	x2, [sp, #480]
  4034c4:	bl	4015f0 <printf@plt>
  4034c8:	ldr	x8, [sp, #408]
  4034cc:	mov	x0, x8
  4034d0:	bl	401610 <gettext@plt>
  4034d4:	ldur	x8, [x29, #-232]
  4034d8:	ldr	x9, [x8]
  4034dc:	str	x0, [sp, #160]
  4034e0:	mov	x0, x9
  4034e4:	bl	404ce4 <ferror@plt+0x3684>
  4034e8:	ldr	x1, [sp, #160]
  4034ec:	str	x0, [sp, #152]
  4034f0:	mov	x0, x1
  4034f4:	ldr	x1, [sp, #152]
  4034f8:	ldr	x2, [sp, #480]
  4034fc:	bl	4015f0 <printf@plt>
  403500:	ldur	x8, [x29, #-240]
  403504:	mov	x0, x8
  403508:	bl	401610 <gettext@plt>
  40350c:	ldur	x8, [x29, #-248]
  403510:	ldr	x9, [x8]
  403514:	str	x0, [sp, #144]
  403518:	mov	x0, x9
  40351c:	bl	404ce4 <ferror@plt+0x3684>
  403520:	ldr	x1, [sp, #144]
  403524:	str	x0, [sp, #136]
  403528:	mov	x0, x1
  40352c:	ldr	x1, [sp, #136]
  403530:	ldr	x2, [sp, #480]
  403534:	bl	4015f0 <printf@plt>
  403538:	ldur	x8, [x29, #-256]
  40353c:	mov	x0, x8
  403540:	bl	401610 <gettext@plt>
  403544:	ldr	x8, [sp, #552]
  403548:	ldr	x9, [x8]
  40354c:	str	x0, [sp, #128]
  403550:	mov	x0, x9
  403554:	bl	404ce4 <ferror@plt+0x3684>
  403558:	ldr	x1, [sp, #128]
  40355c:	str	x0, [sp, #120]
  403560:	mov	x0, x1
  403564:	ldr	x1, [sp, #120]
  403568:	ldr	x2, [sp, #480]
  40356c:	bl	4015f0 <printf@plt>
  403570:	ldr	x8, [sp, #544]
  403574:	mov	x0, x8
  403578:	bl	401610 <gettext@plt>
  40357c:	ldr	x8, [sp, #536]
  403580:	ldr	x9, [x8]
  403584:	str	x0, [sp, #112]
  403588:	mov	x0, x9
  40358c:	bl	404ce4 <ferror@plt+0x3684>
  403590:	ldr	x1, [sp, #112]
  403594:	str	x0, [sp, #104]
  403598:	mov	x0, x1
  40359c:	ldr	x1, [sp, #104]
  4035a0:	ldr	x2, [sp, #480]
  4035a4:	bl	4015f0 <printf@plt>
  4035a8:	ldr	x8, [sp, #400]
  4035ac:	mov	x0, x8
  4035b0:	bl	401610 <gettext@plt>
  4035b4:	ldr	x8, [sp, #392]
  4035b8:	ldr	x9, [x8]
  4035bc:	str	x0, [sp, #96]
  4035c0:	mov	x0, x9
  4035c4:	bl	404ce4 <ferror@plt+0x3684>
  4035c8:	ldr	x1, [sp, #96]
  4035cc:	str	x0, [sp, #88]
  4035d0:	mov	x0, x1
  4035d4:	ldr	x1, [sp, #88]
  4035d8:	ldr	x2, [sp, #480]
  4035dc:	bl	4015f0 <printf@plt>
  4035e0:	ldr	x8, [sp, #384]
  4035e4:	mov	x0, x8
  4035e8:	bl	401610 <gettext@plt>
  4035ec:	ldur	x1, [x29, #-32]
  4035f0:	bl	4015f0 <printf@plt>
  4035f4:	ldr	x8, [sp, #376]
  4035f8:	mov	x0, x8
  4035fc:	bl	401610 <gettext@plt>
  403600:	ldur	x1, [x29, #-40]
  403604:	bl	4015f0 <printf@plt>
  403608:	ldr	x8, [sp, #368]
  40360c:	mov	x0, x8
  403610:	bl	401610 <gettext@plt>
  403614:	ldur	x1, [x29, #-48]
  403618:	bl	4015f0 <printf@plt>
  40361c:	ldr	x8, [sp, #360]
  403620:	mov	x0, x8
  403624:	bl	401610 <gettext@plt>
  403628:	ldur	x1, [x29, #-56]
  40362c:	bl	4015f0 <printf@plt>
  403630:	ldr	x8, [sp, #352]
  403634:	mov	x0, x8
  403638:	bl	401610 <gettext@plt>
  40363c:	ldur	x1, [x29, #-64]
  403640:	bl	4015f0 <printf@plt>
  403644:	ldr	x8, [sp, #344]
  403648:	mov	x0, x8
  40364c:	bl	401610 <gettext@plt>
  403650:	ldur	x1, [x29, #-72]
  403654:	bl	4015f0 <printf@plt>
  403658:	ldr	x8, [sp, #336]
  40365c:	mov	x0, x8
  403660:	bl	401610 <gettext@plt>
  403664:	ldur	x1, [x29, #-80]
  403668:	bl	4015f0 <printf@plt>
  40366c:	ldr	x8, [sp, #328]
  403670:	mov	x0, x8
  403674:	bl	401610 <gettext@plt>
  403678:	ldur	x1, [x29, #-88]
  40367c:	bl	4015f0 <printf@plt>
  403680:	ldr	x8, [sp, #320]
  403684:	mov	x0, x8
  403688:	bl	401610 <gettext@plt>
  40368c:	ldur	x1, [x29, #-96]
  403690:	bl	4015f0 <printf@plt>
  403694:	ldur	x8, [x29, #-144]
  403698:	mov	x0, x8
  40369c:	bl	401610 <gettext@plt>
  4036a0:	ldur	x1, [x29, #-104]
  4036a4:	bl	4015f0 <printf@plt>
  4036a8:	ldur	x8, [x29, #-152]
  4036ac:	mov	x0, x8
  4036b0:	bl	401610 <gettext@plt>
  4036b4:	ldur	x1, [x29, #-112]
  4036b8:	bl	4015f0 <printf@plt>
  4036bc:	ldur	x8, [x29, #-160]
  4036c0:	mov	x0, x8
  4036c4:	bl	401610 <gettext@plt>
  4036c8:	ldur	x1, [x29, #-120]
  4036cc:	bl	4015f0 <printf@plt>
  4036d0:	ldur	x8, [x29, #-168]
  4036d4:	mov	x0, x8
  4036d8:	bl	401610 <gettext@plt>
  4036dc:	ldur	w1, [x29, #-124]
  4036e0:	bl	4015f0 <printf@plt>
  4036e4:	ldur	x8, [x29, #-176]
  4036e8:	mov	x0, x8
  4036ec:	bl	401610 <gettext@plt>
  4036f0:	ldur	w1, [x29, #-128]
  4036f4:	bl	4015f0 <printf@plt>
  4036f8:	ldur	x8, [x29, #-184]
  4036fc:	mov	x0, x8
  403700:	bl	401610 <gettext@plt>
  403704:	ldur	w1, [x29, #-20]
  403708:	bl	4015f0 <printf@plt>
  40370c:	ldur	x8, [x29, #-224]
  403710:	mov	x0, x8
  403714:	bl	401610 <gettext@plt>
  403718:	ldur	w1, [x29, #-24]
  40371c:	bl	4015f0 <printf@plt>
  403720:	add	sp, sp, #0x330
  403724:	ldp	x20, x19, [sp, #80]
  403728:	ldp	x22, x21, [sp, #64]
  40372c:	ldp	x24, x23, [sp, #48]
  403730:	ldp	x26, x25, [sp, #32]
  403734:	ldp	x28, x27, [sp, #16]
  403738:	ldp	x29, x30, [sp], #96
  40373c:	ret
  403740:	stp	x29, x30, [sp, #-32]!
  403744:	str	x28, [sp, #16]
  403748:	mov	x29, sp
  40374c:	sub	sp, sp, #0x1f0
  403750:	adrp	x1, 40d000 <ferror@plt+0xb9a0>
  403754:	add	x1, x1, #0x208
  403758:	mov	x2, #0x31                  	// #49
  40375c:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  403760:	add	x8, x8, #0x239
  403764:	mov	x9, #0x35                  	// #53
  403768:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  40376c:	add	x0, x0, #0x26e
  403770:	adrp	x10, 40d000 <ferror@plt+0xb9a0>
  403774:	add	x10, x10, #0x27e
  403778:	adrp	x11, 41e000 <ferror@plt+0x1c9a0>
  40377c:	add	x11, x11, #0x20c
  403780:	adrp	x12, 41e000 <ferror@plt+0x1c9a0>
  403784:	add	x12, x12, #0x158
  403788:	sub	x13, x29, #0x31
  40378c:	sub	x14, x29, #0x66
  403790:	stur	x0, [x29, #-216]
  403794:	mov	x0, x13
  403798:	stur	x8, [x29, #-224]
  40379c:	stur	x9, [x29, #-232]
  4037a0:	stur	x10, [x29, #-240]
  4037a4:	str	x11, [sp, #248]
  4037a8:	str	x12, [sp, #240]
  4037ac:	str	x14, [sp, #232]
  4037b0:	bl	4013e0 <memcpy@plt>
  4037b4:	ldr	x0, [sp, #232]
  4037b8:	ldur	x1, [x29, #-224]
  4037bc:	ldur	x2, [x29, #-232]
  4037c0:	bl	4013e0 <memcpy@plt>
  4037c4:	ldur	x0, [x29, #-216]
  4037c8:	ldur	x1, [x29, #-240]
  4037cc:	bl	4014c0 <fopen@plt>
  4037d0:	stur	x0, [x29, #-112]
  4037d4:	cbz	x0, 403e58 <ferror@plt+0x27f8>
  4037d8:	ldur	x0, [x29, #-112]
  4037dc:	bl	4014b0 <fclose@plt>
  4037e0:	sub	x8, x29, #0x78
  4037e4:	mov	x0, x8
  4037e8:	sub	x1, x29, #0x80
  4037ec:	bl	401530 <getdiskstat@plt>
  4037f0:	mov	w8, w0
  4037f4:	ubfx	x8, x8, #0, #32
  4037f8:	stur	x8, [x29, #-136]
  4037fc:	ldr	x8, [sp, #248]
  403800:	ldr	w9, [x8]
  403804:	cbz	w9, 403840 <ferror@plt+0x21e0>
  403808:	sub	x8, x29, #0xb0
  40380c:	mov	x0, x8
  403810:	str	x8, [sp, #224]
  403814:	bl	4014d0 <time@plt>
  403818:	ldr	x8, [sp, #224]
  40381c:	mov	x0, x8
  403820:	bl	4014a0 <localtime@plt>
  403824:	stur	x0, [x29, #-168]
  403828:	ldur	x3, [x29, #-168]
  40382c:	sub	x0, x29, #0xd0
  403830:	mov	x1, #0x20                  	// #32
  403834:	adrp	x2, 40c000 <ferror@plt+0xa9a0>
  403838:	add	x2, x2, #0xe06
  40383c:	bl	401470 <strftime@plt>
  403840:	ldr	x8, [sp, #240]
  403844:	ldr	w9, [x8]
  403848:	cbnz	w9, 403850 <ferror@plt+0x21f0>
  40384c:	bl	404d40 <ferror@plt+0x36e0>
  403850:	stur	xzr, [x29, #-160]
  403854:	ldur	x8, [x29, #-160]
  403858:	ldur	x9, [x29, #-136]
  40385c:	cmp	x8, x9
  403860:	b.cs	403ad8 <ferror@plt+0x2478>  // b.hs, b.nlast
  403864:	ldr	x8, [sp, #240]
  403868:	ldr	w9, [x8]
  40386c:	cbz	w9, 403898 <ferror@plt+0x2238>
  403870:	ldur	x8, [x29, #-160]
  403874:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  403878:	add	x9, x9, #0x220
  40387c:	ldr	w10, [x9]
  403880:	mov	w9, w10
  403884:	udiv	x11, x8, x9
  403888:	mul	x9, x11, x9
  40388c:	subs	x8, x8, x9
  403890:	cbnz	x8, 403898 <ferror@plt+0x2238>
  403894:	bl	404d40 <ferror@plt+0x36e0>
  403898:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  40389c:	add	x8, x8, #0x208
  4038a0:	ldr	w9, [x8]
  4038a4:	cbz	w9, 4038b4 <ferror@plt+0x2254>
  4038a8:	sub	x8, x29, #0x66
  4038ac:	str	x8, [sp, #216]
  4038b0:	b	4038bc <ferror@plt+0x225c>
  4038b4:	sub	x8, x29, #0x31
  4038b8:	str	x8, [sp, #216]
  4038bc:	ldr	x8, [sp, #216]
  4038c0:	ldur	x9, [x29, #-120]
  4038c4:	ldur	x10, [x29, #-160]
  4038c8:	mov	x11, #0x58                  	// #88
  4038cc:	mul	x10, x11, x10
  4038d0:	add	x9, x9, x10
  4038d4:	add	x1, x9, #0x10
  4038d8:	ldur	x9, [x29, #-120]
  4038dc:	ldur	x10, [x29, #-160]
  4038e0:	mul	x10, x11, x10
  4038e4:	add	x9, x9, x10
  4038e8:	ldr	w2, [x9, #76]
  4038ec:	ldur	x9, [x29, #-120]
  4038f0:	ldur	x10, [x29, #-160]
  4038f4:	mul	x10, x11, x10
  4038f8:	add	x9, x9, x10
  4038fc:	ldr	w3, [x9, #52]
  403900:	ldur	x9, [x29, #-120]
  403904:	ldur	x10, [x29, #-160]
  403908:	mul	x10, x11, x10
  40390c:	ldr	x4, [x9, x10]
  403910:	ldur	x9, [x29, #-120]
  403914:	ldur	x10, [x29, #-160]
  403918:	mul	x10, x11, x10
  40391c:	add	x9, x9, x10
  403920:	ldr	w5, [x9, #60]
  403924:	ldur	x9, [x29, #-120]
  403928:	ldur	x10, [x29, #-160]
  40392c:	mul	x10, x11, x10
  403930:	add	x9, x9, x10
  403934:	ldr	w6, [x9, #84]
  403938:	ldur	x9, [x29, #-120]
  40393c:	ldur	x10, [x29, #-160]
  403940:	mul	x10, x11, x10
  403944:	add	x9, x9, x10
  403948:	ldr	w7, [x9, #56]
  40394c:	ldur	x9, [x29, #-120]
  403950:	ldur	x10, [x29, #-160]
  403954:	mul	x10, x11, x10
  403958:	add	x9, x9, x10
  40395c:	ldr	x9, [x9, #8]
  403960:	ldur	x10, [x29, #-120]
  403964:	ldur	x12, [x29, #-160]
  403968:	mul	x12, x11, x12
  40396c:	add	x10, x10, x12
  403970:	ldr	w13, [x10, #68]
  403974:	ldur	x10, [x29, #-120]
  403978:	ldur	x12, [x29, #-160]
  40397c:	mul	x11, x11, x12
  403980:	add	x10, x10, x11
  403984:	ldr	w14, [x10, #48]
  403988:	str	x8, [sp, #208]
  40398c:	str	x1, [sp, #200]
  403990:	str	w2, [sp, #196]
  403994:	str	w3, [sp, #192]
  403998:	str	x4, [sp, #184]
  40399c:	str	w5, [sp, #180]
  4039a0:	str	w6, [sp, #176]
  4039a4:	str	w7, [sp, #172]
  4039a8:	str	x9, [sp, #160]
  4039ac:	str	w13, [sp, #156]
  4039b0:	cbz	w14, 4039dc <ferror@plt+0x237c>
  4039b4:	ldur	x8, [x29, #-120]
  4039b8:	ldur	x9, [x29, #-160]
  4039bc:	mov	x10, #0x58                  	// #88
  4039c0:	mul	x9, x10, x9
  4039c4:	add	x8, x8, x9
  4039c8:	ldr	w11, [x8, #48]
  4039cc:	mov	w12, #0x3e8                 	// #1000
  4039d0:	udiv	w11, w11, w12
  4039d4:	str	w11, [sp, #152]
  4039d8:	b	4039e4 <ferror@plt+0x2384>
  4039dc:	mov	w8, wzr
  4039e0:	str	w8, [sp, #152]
  4039e4:	ldr	w8, [sp, #152]
  4039e8:	ldur	x9, [x29, #-120]
  4039ec:	ldur	x10, [x29, #-160]
  4039f0:	mov	x11, #0x58                  	// #88
  4039f4:	mul	x10, x11, x10
  4039f8:	add	x9, x9, x10
  4039fc:	ldr	w12, [x9, #64]
  403a00:	str	w8, [sp, #148]
  403a04:	cbz	w12, 403a30 <ferror@plt+0x23d0>
  403a08:	ldur	x8, [x29, #-120]
  403a0c:	ldur	x9, [x29, #-160]
  403a10:	mov	x10, #0x58                  	// #88
  403a14:	mul	x9, x10, x9
  403a18:	add	x8, x8, x9
  403a1c:	ldr	w11, [x8, #64]
  403a20:	mov	w12, #0x3e8                 	// #1000
  403a24:	udiv	w11, w11, w12
  403a28:	str	w11, [sp, #144]
  403a2c:	b	403a38 <ferror@plt+0x23d8>
  403a30:	mov	w8, wzr
  403a34:	str	w8, [sp, #144]
  403a38:	ldr	w8, [sp, #144]
  403a3c:	ldr	x0, [sp, #208]
  403a40:	ldr	x1, [sp, #200]
  403a44:	ldr	w2, [sp, #196]
  403a48:	ldr	w3, [sp, #192]
  403a4c:	ldr	x4, [sp, #184]
  403a50:	ldr	w5, [sp, #180]
  403a54:	ldr	w6, [sp, #176]
  403a58:	ldr	w7, [sp, #172]
  403a5c:	mov	x9, sp
  403a60:	ldr	x10, [sp, #160]
  403a64:	str	x10, [x9]
  403a68:	mov	x9, sp
  403a6c:	ldr	w11, [sp, #156]
  403a70:	str	w11, [x9, #8]
  403a74:	mov	x9, sp
  403a78:	ldr	w12, [sp, #148]
  403a7c:	str	w12, [x9, #16]
  403a80:	mov	x9, sp
  403a84:	str	w8, [x9, #24]
  403a88:	bl	4015f0 <printf@plt>
  403a8c:	ldr	x9, [sp, #248]
  403a90:	ldr	w8, [x9]
  403a94:	cbz	w8, 403aa8 <ferror@plt+0x2448>
  403a98:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  403a9c:	add	x0, x0, #0xe18
  403aa0:	sub	x1, x29, #0xd0
  403aa4:	bl	4015f0 <printf@plt>
  403aa8:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  403aac:	add	x0, x0, #0x544
  403ab0:	bl	4015f0 <printf@plt>
  403ab4:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  403ab8:	add	x8, x8, #0x198
  403abc:	ldr	x8, [x8]
  403ac0:	mov	x0, x8
  403ac4:	bl	4015b0 <fflush@plt>
  403ac8:	ldur	x8, [x29, #-160]
  403acc:	add	x8, x8, #0x1
  403ad0:	stur	x8, [x29, #-160]
  403ad4:	b	403854 <ferror@plt+0x21f4>
  403ad8:	ldur	x0, [x29, #-120]
  403adc:	bl	4015a0 <free@plt>
  403ae0:	ldur	x0, [x29, #-128]
  403ae4:	bl	4015a0 <free@plt>
  403ae8:	mov	x8, #0x1                   	// #1
  403aec:	stur	x8, [x29, #-152]
  403af0:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  403af4:	add	x8, x8, #0x210
  403af8:	ldr	w9, [x8]
  403afc:	mov	w10, #0x1                   	// #1
  403b00:	str	w10, [sp, #140]
  403b04:	cbnz	w9, 403b24 <ferror@plt+0x24c4>
  403b08:	ldur	x8, [x29, #-152]
  403b0c:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  403b10:	add	x9, x9, #0x218
  403b14:	ldr	x9, [x9]
  403b18:	cmp	x8, x9
  403b1c:	cset	w10, cc  // cc = lo, ul, last
  403b20:	str	w10, [sp, #140]
  403b24:	ldr	w8, [sp, #140]
  403b28:	tbnz	w8, #0, 403b30 <ferror@plt+0x24d0>
  403b2c:	b	403e54 <ferror@plt+0x27f4>
  403b30:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  403b34:	add	x8, x8, #0x16c
  403b38:	ldr	w0, [x8]
  403b3c:	bl	401500 <sleep@plt>
  403b40:	sub	x8, x29, #0x78
  403b44:	mov	x0, x8
  403b48:	sub	x1, x29, #0x80
  403b4c:	bl	401530 <getdiskstat@plt>
  403b50:	mov	w8, w0
  403b54:	ubfx	x8, x8, #0, #32
  403b58:	stur	x8, [x29, #-136]
  403b5c:	ldr	x8, [sp, #248]
  403b60:	ldr	w9, [x8]
  403b64:	cbz	w9, 403ba0 <ferror@plt+0x2540>
  403b68:	sub	x8, x29, #0xb0
  403b6c:	mov	x0, x8
  403b70:	str	x8, [sp, #128]
  403b74:	bl	4014d0 <time@plt>
  403b78:	ldr	x8, [sp, #128]
  403b7c:	mov	x0, x8
  403b80:	bl	4014a0 <localtime@plt>
  403b84:	stur	x0, [x29, #-168]
  403b88:	ldur	x3, [x29, #-168]
  403b8c:	sub	x0, x29, #0xd0
  403b90:	mov	x1, #0x20                  	// #32
  403b94:	adrp	x2, 40c000 <ferror@plt+0xa9a0>
  403b98:	add	x2, x2, #0xe06
  403b9c:	bl	401470 <strftime@plt>
  403ba0:	stur	xzr, [x29, #-144]
  403ba4:	ldur	x8, [x29, #-144]
  403ba8:	ldur	x9, [x29, #-136]
  403bac:	cmp	x8, x9
  403bb0:	b.cs	403e34 <ferror@plt+0x27d4>  // b.hs, b.nlast
  403bb4:	ldr	x8, [sp, #240]
  403bb8:	ldr	w9, [x8]
  403bbc:	cbz	w9, 403be8 <ferror@plt+0x2588>
  403bc0:	ldur	x8, [x29, #-160]
  403bc4:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  403bc8:	add	x9, x9, #0x220
  403bcc:	ldr	w10, [x9]
  403bd0:	mov	w9, w10
  403bd4:	udiv	x11, x8, x9
  403bd8:	mul	x9, x11, x9
  403bdc:	subs	x8, x8, x9
  403be0:	cbnz	x8, 403be8 <ferror@plt+0x2588>
  403be4:	bl	404d40 <ferror@plt+0x36e0>
  403be8:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  403bec:	add	x8, x8, #0x208
  403bf0:	ldr	w9, [x8]
  403bf4:	cbz	w9, 403c04 <ferror@plt+0x25a4>
  403bf8:	sub	x8, x29, #0x66
  403bfc:	str	x8, [sp, #120]
  403c00:	b	403c0c <ferror@plt+0x25ac>
  403c04:	sub	x8, x29, #0x31
  403c08:	str	x8, [sp, #120]
  403c0c:	ldr	x8, [sp, #120]
  403c10:	ldur	x9, [x29, #-120]
  403c14:	ldur	x10, [x29, #-144]
  403c18:	mov	x11, #0x58                  	// #88
  403c1c:	mul	x10, x11, x10
  403c20:	add	x9, x9, x10
  403c24:	add	x1, x9, #0x10
  403c28:	ldur	x9, [x29, #-120]
  403c2c:	ldur	x10, [x29, #-144]
  403c30:	mul	x10, x11, x10
  403c34:	add	x9, x9, x10
  403c38:	ldr	w2, [x9, #76]
  403c3c:	ldur	x9, [x29, #-120]
  403c40:	ldur	x10, [x29, #-144]
  403c44:	mul	x10, x11, x10
  403c48:	add	x9, x9, x10
  403c4c:	ldr	w3, [x9, #52]
  403c50:	ldur	x9, [x29, #-120]
  403c54:	ldur	x10, [x29, #-144]
  403c58:	mul	x10, x11, x10
  403c5c:	ldr	x4, [x9, x10]
  403c60:	ldur	x9, [x29, #-120]
  403c64:	ldur	x10, [x29, #-144]
  403c68:	mul	x10, x11, x10
  403c6c:	add	x9, x9, x10
  403c70:	ldr	w5, [x9, #60]
  403c74:	ldur	x9, [x29, #-120]
  403c78:	ldur	x10, [x29, #-144]
  403c7c:	mul	x10, x11, x10
  403c80:	add	x9, x9, x10
  403c84:	ldr	w6, [x9, #84]
  403c88:	ldur	x9, [x29, #-120]
  403c8c:	ldur	x10, [x29, #-144]
  403c90:	mul	x10, x11, x10
  403c94:	add	x9, x9, x10
  403c98:	ldr	w7, [x9, #56]
  403c9c:	ldur	x9, [x29, #-120]
  403ca0:	ldur	x10, [x29, #-144]
  403ca4:	mul	x10, x11, x10
  403ca8:	add	x9, x9, x10
  403cac:	ldr	x9, [x9, #8]
  403cb0:	ldur	x10, [x29, #-120]
  403cb4:	ldur	x12, [x29, #-144]
  403cb8:	mul	x12, x11, x12
  403cbc:	add	x10, x10, x12
  403cc0:	ldr	w13, [x10, #68]
  403cc4:	ldur	x10, [x29, #-120]
  403cc8:	ldur	x12, [x29, #-144]
  403ccc:	mul	x11, x11, x12
  403cd0:	add	x10, x10, x11
  403cd4:	ldr	w14, [x10, #48]
  403cd8:	str	x8, [sp, #112]
  403cdc:	str	x1, [sp, #104]
  403ce0:	str	w2, [sp, #100]
  403ce4:	str	w3, [sp, #96]
  403ce8:	str	x4, [sp, #88]
  403cec:	str	w5, [sp, #84]
  403cf0:	str	w6, [sp, #80]
  403cf4:	str	w7, [sp, #76]
  403cf8:	str	x9, [sp, #64]
  403cfc:	str	w13, [sp, #60]
  403d00:	cbz	w14, 403d2c <ferror@plt+0x26cc>
  403d04:	ldur	x8, [x29, #-120]
  403d08:	ldur	x9, [x29, #-144]
  403d0c:	mov	x10, #0x58                  	// #88
  403d10:	mul	x9, x10, x9
  403d14:	add	x8, x8, x9
  403d18:	ldr	w11, [x8, #48]
  403d1c:	mov	w12, #0x3e8                 	// #1000
  403d20:	udiv	w11, w11, w12
  403d24:	str	w11, [sp, #56]
  403d28:	b	403d34 <ferror@plt+0x26d4>
  403d2c:	mov	w8, wzr
  403d30:	str	w8, [sp, #56]
  403d34:	ldr	w8, [sp, #56]
  403d38:	ldur	x9, [x29, #-120]
  403d3c:	ldur	x10, [x29, #-144]
  403d40:	mov	x11, #0x58                  	// #88
  403d44:	mul	x10, x11, x10
  403d48:	add	x9, x9, x10
  403d4c:	ldr	w12, [x9, #64]
  403d50:	str	w8, [sp, #52]
  403d54:	cbz	w12, 403d80 <ferror@plt+0x2720>
  403d58:	ldur	x8, [x29, #-120]
  403d5c:	ldur	x9, [x29, #-144]
  403d60:	mov	x10, #0x58                  	// #88
  403d64:	mul	x9, x10, x9
  403d68:	add	x8, x8, x9
  403d6c:	ldr	w11, [x8, #64]
  403d70:	mov	w12, #0x3e8                 	// #1000
  403d74:	udiv	w11, w11, w12
  403d78:	str	w11, [sp, #48]
  403d7c:	b	403d88 <ferror@plt+0x2728>
  403d80:	mov	w8, wzr
  403d84:	str	w8, [sp, #48]
  403d88:	ldr	w8, [sp, #48]
  403d8c:	ldr	x0, [sp, #112]
  403d90:	ldr	x1, [sp, #104]
  403d94:	ldr	w2, [sp, #100]
  403d98:	ldr	w3, [sp, #96]
  403d9c:	ldr	x4, [sp, #88]
  403da0:	ldr	w5, [sp, #84]
  403da4:	ldr	w6, [sp, #80]
  403da8:	ldr	w7, [sp, #76]
  403dac:	mov	x9, sp
  403db0:	ldr	x10, [sp, #64]
  403db4:	str	x10, [x9]
  403db8:	mov	x9, sp
  403dbc:	ldr	w11, [sp, #60]
  403dc0:	str	w11, [x9, #8]
  403dc4:	mov	x9, sp
  403dc8:	ldr	w12, [sp, #52]
  403dcc:	str	w12, [x9, #16]
  403dd0:	mov	x9, sp
  403dd4:	str	w8, [x9, #24]
  403dd8:	bl	4015f0 <printf@plt>
  403ddc:	ldr	x9, [sp, #248]
  403de0:	ldr	w8, [x9]
  403de4:	cbz	w8, 403df8 <ferror@plt+0x2798>
  403de8:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  403dec:	add	x0, x0, #0xe18
  403df0:	sub	x1, x29, #0xd0
  403df4:	bl	4015f0 <printf@plt>
  403df8:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  403dfc:	add	x0, x0, #0x544
  403e00:	bl	4015f0 <printf@plt>
  403e04:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  403e08:	add	x8, x8, #0x198
  403e0c:	ldr	x8, [x8]
  403e10:	mov	x0, x8
  403e14:	bl	4015b0 <fflush@plt>
  403e18:	ldur	x8, [x29, #-144]
  403e1c:	add	x8, x8, #0x1
  403e20:	stur	x8, [x29, #-144]
  403e24:	ldur	x8, [x29, #-160]
  403e28:	add	x8, x8, #0x1
  403e2c:	stur	x8, [x29, #-160]
  403e30:	b	403ba4 <ferror@plt+0x2544>
  403e34:	ldur	x0, [x29, #-120]
  403e38:	bl	4015a0 <free@plt>
  403e3c:	ldur	x0, [x29, #-128]
  403e40:	bl	4015a0 <free@plt>
  403e44:	ldur	x8, [x29, #-152]
  403e48:	add	x8, x8, #0x1
  403e4c:	stur	x8, [x29, #-152]
  403e50:	b	403af0 <ferror@plt+0x2490>
  403e54:	b	403e80 <ferror@plt+0x2820>
  403e58:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  403e5c:	add	x0, x0, #0x281
  403e60:	bl	401610 <gettext@plt>
  403e64:	mov	w8, #0x1                   	// #1
  403e68:	str	x0, [sp, #40]
  403e6c:	mov	w0, w8
  403e70:	mov	w8, wzr
  403e74:	mov	w1, w8
  403e78:	ldr	x2, [sp, #40]
  403e7c:	bl	401430 <error@plt>
  403e80:	add	sp, sp, #0x1f0
  403e84:	ldr	x28, [sp, #16]
  403e88:	ldp	x29, x30, [sp], #32
  403e8c:	ret
  403e90:	sub	sp, sp, #0x90
  403e94:	stp	x29, x30, [sp, #128]
  403e98:	add	x29, sp, #0x80
  403e9c:	mov	x8, xzr
  403ea0:	adrp	x9, 40d000 <ferror@plt+0xb9a0>
  403ea4:	add	x9, x9, #0x3f6
  403ea8:	adrp	x10, 40d000 <ferror@plt+0xb9a0>
  403eac:	add	x10, x10, #0x26e
  403eb0:	adrp	x1, 40d000 <ferror@plt+0xb9a0>
  403eb4:	add	x1, x1, #0x27e
  403eb8:	add	x11, sp, #0x10
  403ebc:	stur	x0, [x29, #-16]
  403ec0:	stur	x8, [x29, #-48]
  403ec4:	ldr	q0, [x9]
  403ec8:	str	q0, [sp, #16]
  403ecc:	ldur	q0, [x9, #12]
  403ed0:	stur	q0, [x11, #12]
  403ed4:	mov	x0, x10
  403ed8:	bl	4014c0 <fopen@plt>
  403edc:	stur	x0, [x29, #-24]
  403ee0:	ldur	x8, [x29, #-24]
  403ee4:	cbnz	x8, 403f10 <ferror@plt+0x28b0>
  403ee8:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  403eec:	add	x0, x0, #0x412
  403ef0:	bl	401610 <gettext@plt>
  403ef4:	mov	w8, #0x1                   	// #1
  403ef8:	str	x0, [sp, #8]
  403efc:	mov	w0, w8
  403f00:	mov	w8, wzr
  403f04:	mov	w1, w8
  403f08:	ldr	x2, [sp, #8]
  403f0c:	bl	401430 <error@plt>
  403f10:	ldur	x0, [x29, #-24]
  403f14:	bl	4014b0 <fclose@plt>
  403f18:	sub	x8, x29, #0x20
  403f1c:	mov	x0, x8
  403f20:	sub	x1, x29, #0x28
  403f24:	bl	401530 <getdiskstat@plt>
  403f28:	mov	w8, w0
  403f2c:	ubfx	x8, x8, #0, #32
  403f30:	stur	x8, [x29, #-56]
  403f34:	ldur	x0, [x29, #-32]
  403f38:	ldur	x8, [x29, #-56]
  403f3c:	mov	w1, w8
  403f40:	bl	401440 <getpartitions_num@plt>
  403f44:	mov	w9, w0
  403f48:	ubfx	x9, x9, #0, #32
  403f4c:	str	x9, [sp, #48]
  403f50:	str	xzr, [sp, #56]
  403f54:	ldr	x8, [sp, #56]
  403f58:	ldr	x9, [sp, #48]
  403f5c:	cmp	x8, x9
  403f60:	b.cs	403fac <ferror@plt+0x294c>  // b.hs, b.nlast
  403f64:	ldur	x0, [x29, #-16]
  403f68:	ldur	x8, [x29, #-40]
  403f6c:	ldr	x9, [sp, #56]
  403f70:	mov	x10, #0x48                  	// #72
  403f74:	mul	x9, x10, x9
  403f78:	add	x1, x8, x9
  403f7c:	bl	401570 <strcmp@plt>
  403f80:	cbnz	w0, 403f9c <ferror@plt+0x293c>
  403f84:	ldur	x8, [x29, #-40]
  403f88:	ldr	x9, [sp, #56]
  403f8c:	mov	x10, #0x48                  	// #72
  403f90:	mul	x9, x10, x9
  403f94:	add	x8, x8, x9
  403f98:	stur	x8, [x29, #-48]
  403f9c:	ldr	x8, [sp, #56]
  403fa0:	add	x8, x8, #0x1
  403fa4:	str	x8, [sp, #56]
  403fa8:	b	403f54 <ferror@plt+0x28f4>
  403fac:	ldur	x8, [x29, #-48]
  403fb0:	cbnz	x8, 403fd0 <ferror@plt+0x2970>
  403fb4:	ldur	x0, [x29, #-32]
  403fb8:	bl	4015a0 <free@plt>
  403fbc:	ldur	x0, [x29, #-40]
  403fc0:	bl	4015a0 <free@plt>
  403fc4:	mov	w8, #0xffffffff            	// #-1
  403fc8:	stur	w8, [x29, #-4]
  403fcc:	b	4041e0 <ferror@plt+0x2b80>
  403fd0:	ldur	x0, [x29, #-16]
  403fd4:	bl	405060 <ferror@plt+0x3a00>
  403fd8:	ldur	x8, [x29, #-48]
  403fdc:	ldr	w1, [x8, #52]
  403fe0:	ldur	x8, [x29, #-48]
  403fe4:	ldr	x2, [x8, #40]
  403fe8:	ldur	x8, [x29, #-48]
  403fec:	ldr	w3, [x8, #56]
  403ff0:	ldur	x8, [x29, #-48]
  403ff4:	ldr	x4, [x8, #64]
  403ff8:	add	x0, sp, #0x10
  403ffc:	bl	4015f0 <printf@plt>
  404000:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  404004:	add	x8, x8, #0x198
  404008:	ldr	x8, [x8]
  40400c:	mov	x0, x8
  404010:	bl	4015b0 <fflush@plt>
  404014:	ldur	x8, [x29, #-32]
  404018:	mov	x0, x8
  40401c:	bl	4015a0 <free@plt>
  404020:	ldur	x0, [x29, #-40]
  404024:	bl	4015a0 <free@plt>
  404028:	mov	x8, #0x1                   	// #1
  40402c:	str	x8, [sp, #64]
  404030:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  404034:	add	x8, x8, #0x210
  404038:	ldr	w9, [x8]
  40403c:	mov	w10, #0x1                   	// #1
  404040:	str	w10, [sp, #4]
  404044:	cbnz	w9, 404064 <ferror@plt+0x2a04>
  404048:	ldr	x8, [sp, #64]
  40404c:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  404050:	add	x9, x9, #0x218
  404054:	ldr	x9, [x9]
  404058:	cmp	x8, x9
  40405c:	cset	w10, cc  // cc = lo, ul, last
  404060:	str	w10, [sp, #4]
  404064:	ldr	w8, [sp, #4]
  404068:	tbnz	w8, #0, 404070 <ferror@plt+0x2a10>
  40406c:	b	4041dc <ferror@plt+0x2b7c>
  404070:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  404074:	add	x8, x8, #0x158
  404078:	ldr	w9, [x8]
  40407c:	cbz	w9, 4040ac <ferror@plt+0x2a4c>
  404080:	ldr	x8, [sp, #64]
  404084:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  404088:	add	x9, x9, #0x220
  40408c:	ldr	w10, [x9]
  404090:	mov	w9, w10
  404094:	udiv	x11, x8, x9
  404098:	mul	x9, x11, x9
  40409c:	subs	x8, x8, x9
  4040a0:	cbnz	x8, 4040ac <ferror@plt+0x2a4c>
  4040a4:	ldur	x0, [x29, #-16]
  4040a8:	bl	405060 <ferror@plt+0x3a00>
  4040ac:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  4040b0:	add	x8, x8, #0x16c
  4040b4:	ldr	w0, [x8]
  4040b8:	bl	401500 <sleep@plt>
  4040bc:	sub	x8, x29, #0x20
  4040c0:	mov	x0, x8
  4040c4:	sub	x1, x29, #0x28
  4040c8:	bl	401530 <getdiskstat@plt>
  4040cc:	mov	w8, w0
  4040d0:	ubfx	x8, x8, #0, #32
  4040d4:	stur	x8, [x29, #-56]
  4040d8:	ldur	x0, [x29, #-32]
  4040dc:	ldur	x8, [x29, #-56]
  4040e0:	mov	w1, w8
  4040e4:	bl	401440 <getpartitions_num@plt>
  4040e8:	mov	w9, w0
  4040ec:	ubfx	x9, x9, #0, #32
  4040f0:	str	x9, [sp, #48]
  4040f4:	mov	x9, xzr
  4040f8:	stur	x9, [x29, #-48]
  4040fc:	str	xzr, [sp, #56]
  404100:	ldr	x8, [sp, #56]
  404104:	ldr	x9, [sp, #48]
  404108:	cmp	x8, x9
  40410c:	b.cs	404158 <ferror@plt+0x2af8>  // b.hs, b.nlast
  404110:	ldur	x0, [x29, #-16]
  404114:	ldur	x8, [x29, #-40]
  404118:	ldr	x9, [sp, #56]
  40411c:	mov	x10, #0x48                  	// #72
  404120:	mul	x9, x10, x9
  404124:	add	x1, x8, x9
  404128:	bl	401570 <strcmp@plt>
  40412c:	cbnz	w0, 404148 <ferror@plt+0x2ae8>
  404130:	ldur	x8, [x29, #-40]
  404134:	ldr	x9, [sp, #56]
  404138:	mov	x10, #0x48                  	// #72
  40413c:	mul	x9, x10, x9
  404140:	add	x8, x8, x9
  404144:	stur	x8, [x29, #-48]
  404148:	ldr	x8, [sp, #56]
  40414c:	add	x8, x8, #0x1
  404150:	str	x8, [sp, #56]
  404154:	b	404100 <ferror@plt+0x2aa0>
  404158:	ldur	x8, [x29, #-48]
  40415c:	cbnz	x8, 40417c <ferror@plt+0x2b1c>
  404160:	ldur	x0, [x29, #-32]
  404164:	bl	4015a0 <free@plt>
  404168:	ldur	x0, [x29, #-40]
  40416c:	bl	4015a0 <free@plt>
  404170:	mov	w8, #0xffffffff            	// #-1
  404174:	stur	w8, [x29, #-4]
  404178:	b	4041e0 <ferror@plt+0x2b80>
  40417c:	ldur	x8, [x29, #-48]
  404180:	ldr	w1, [x8, #52]
  404184:	ldur	x8, [x29, #-48]
  404188:	ldr	x2, [x8, #40]
  40418c:	ldur	x8, [x29, #-48]
  404190:	ldr	w3, [x8, #56]
  404194:	ldur	x8, [x29, #-48]
  404198:	ldr	x4, [x8, #64]
  40419c:	add	x0, sp, #0x10
  4041a0:	bl	4015f0 <printf@plt>
  4041a4:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  4041a8:	add	x8, x8, #0x198
  4041ac:	ldr	x8, [x8]
  4041b0:	mov	x0, x8
  4041b4:	bl	4015b0 <fflush@plt>
  4041b8:	ldur	x8, [x29, #-32]
  4041bc:	mov	x0, x8
  4041c0:	bl	4015a0 <free@plt>
  4041c4:	ldur	x0, [x29, #-40]
  4041c8:	bl	4015a0 <free@plt>
  4041cc:	ldr	x8, [sp, #64]
  4041d0:	add	x8, x8, #0x1
  4041d4:	str	x8, [sp, #64]
  4041d8:	b	404030 <ferror@plt+0x29d0>
  4041dc:	stur	wzr, [x29, #-4]
  4041e0:	ldur	w0, [x29, #-4]
  4041e4:	ldp	x29, x30, [sp, #128]
  4041e8:	add	sp, sp, #0x90
  4041ec:	ret
  4041f0:	sub	sp, sp, #0x80
  4041f4:	stp	x29, x30, [sp, #112]
  4041f8:	add	x29, sp, #0x70
  4041fc:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  404200:	add	x8, x8, #0x496
  404204:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  404208:	add	x0, x0, #0x4ad
  40420c:	adrp	x1, 40d000 <ferror@plt+0xb9a0>
  404210:	add	x1, x1, #0x27e
  404214:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  404218:	add	x9, x9, #0x158
  40421c:	add	x10, sp, #0x20
  404220:	ldr	q0, [x8]
  404224:	str	q0, [sp, #32]
  404228:	ldur	x8, [x8, #15]
  40422c:	stur	x8, [x10, #15]
  404230:	str	x9, [sp, #24]
  404234:	bl	4014c0 <fopen@plt>
  404238:	stur	x0, [x29, #-8]
  40423c:	ldur	x8, [x29, #-8]
  404240:	cbnz	x8, 40426c <ferror@plt+0x2c0c>
  404244:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  404248:	add	x0, x0, #0x4bc
  40424c:	bl	401610 <gettext@plt>
  404250:	mov	w8, wzr
  404254:	str	x0, [sp, #16]
  404258:	mov	w0, w8
  40425c:	mov	w1, w8
  404260:	ldr	x2, [sp, #16]
  404264:	bl	401430 <error@plt>
  404268:	b	4044c0 <ferror@plt+0x2e60>
  40426c:	ldr	x8, [sp, #24]
  404270:	ldr	w9, [x8]
  404274:	cbnz	w9, 40427c <ferror@plt+0x2c1c>
  404278:	bl	405118 <ferror@plt+0x3ab8>
  40427c:	sub	x0, x29, #0x10
  404280:	bl	401650 <getslabinfo@plt>
  404284:	mov	w8, w0
  404288:	ubfx	x8, x8, #0, #32
  40428c:	stur	x8, [x29, #-24]
  404290:	stur	xzr, [x29, #-48]
  404294:	ldur	x8, [x29, #-48]
  404298:	ldur	x9, [x29, #-24]
  40429c:	cmp	x8, x9
  4042a0:	b.cs	404354 <ferror@plt+0x2cf4>  // b.hs, b.nlast
  4042a4:	ldr	x8, [sp, #24]
  4042a8:	ldr	w9, [x8]
  4042ac:	cbz	w9, 4042d8 <ferror@plt+0x2c78>
  4042b0:	ldur	x8, [x29, #-48]
  4042b4:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  4042b8:	add	x9, x9, #0x220
  4042bc:	ldr	w10, [x9]
  4042c0:	mov	w9, w10
  4042c4:	udiv	x11, x8, x9
  4042c8:	mul	x9, x11, x9
  4042cc:	subs	x8, x8, x9
  4042d0:	cbnz	x8, 4042d8 <ferror@plt+0x2c78>
  4042d4:	bl	405118 <ferror@plt+0x3ab8>
  4042d8:	ldur	x8, [x29, #-16]
  4042dc:	ldur	x9, [x29, #-48]
  4042e0:	mov	x10, #0x40                  	// #64
  4042e4:	mul	x9, x10, x9
  4042e8:	add	x1, x8, x9
  4042ec:	ldur	x8, [x29, #-16]
  4042f0:	ldur	x9, [x29, #-48]
  4042f4:	mul	x9, x10, x9
  4042f8:	add	x8, x8, x9
  4042fc:	ldr	w2, [x8, #48]
  404300:	ldur	x8, [x29, #-16]
  404304:	ldur	x9, [x29, #-48]
  404308:	mul	x9, x10, x9
  40430c:	add	x8, x8, x9
  404310:	ldr	w3, [x8, #52]
  404314:	ldur	x8, [x29, #-16]
  404318:	ldur	x9, [x29, #-48]
  40431c:	mul	x9, x10, x9
  404320:	add	x8, x8, x9
  404324:	ldr	w4, [x8, #56]
  404328:	ldur	x8, [x29, #-16]
  40432c:	ldur	x9, [x29, #-48]
  404330:	mul	x9, x10, x9
  404334:	add	x8, x8, x9
  404338:	ldr	w5, [x8, #60]
  40433c:	add	x0, sp, #0x20
  404340:	bl	4015f0 <printf@plt>
  404344:	ldur	x8, [x29, #-48]
  404348:	add	x8, x8, #0x1
  40434c:	stur	x8, [x29, #-48]
  404350:	b	404294 <ferror@plt+0x2c34>
  404354:	ldur	x0, [x29, #-16]
  404358:	bl	4015a0 <free@plt>
  40435c:	mov	x8, #0x1                   	// #1
  404360:	stur	x8, [x29, #-40]
  404364:	stur	x8, [x29, #-48]
  404368:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  40436c:	add	x8, x8, #0x210
  404370:	ldr	w9, [x8]
  404374:	mov	w10, #0x1                   	// #1
  404378:	str	w10, [sp, #12]
  40437c:	cbnz	w9, 40439c <ferror@plt+0x2d3c>
  404380:	ldur	x8, [x29, #-40]
  404384:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  404388:	add	x9, x9, #0x218
  40438c:	ldr	x9, [x9]
  404390:	cmp	x8, x9
  404394:	cset	w10, cc  // cc = lo, ul, last
  404398:	str	w10, [sp, #12]
  40439c:	ldr	w8, [sp, #12]
  4043a0:	tbnz	w8, #0, 4043a8 <ferror@plt+0x2d48>
  4043a4:	b	4044b8 <ferror@plt+0x2e58>
  4043a8:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  4043ac:	add	x8, x8, #0x16c
  4043b0:	ldr	w0, [x8]
  4043b4:	bl	401500 <sleep@plt>
  4043b8:	sub	x8, x29, #0x10
  4043bc:	mov	x0, x8
  4043c0:	bl	401650 <getslabinfo@plt>
  4043c4:	mov	w8, w0
  4043c8:	ubfx	x8, x8, #0, #32
  4043cc:	stur	x8, [x29, #-24]
  4043d0:	stur	xzr, [x29, #-32]
  4043d4:	ldur	x8, [x29, #-32]
  4043d8:	ldur	x9, [x29, #-24]
  4043dc:	cmp	x8, x9
  4043e0:	b.cs	4044a0 <ferror@plt+0x2e40>  // b.hs, b.nlast
  4043e4:	ldr	x8, [sp, #24]
  4043e8:	ldr	w9, [x8]
  4043ec:	cbz	w9, 404418 <ferror@plt+0x2db8>
  4043f0:	ldur	x8, [x29, #-48]
  4043f4:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  4043f8:	add	x9, x9, #0x220
  4043fc:	ldr	w10, [x9]
  404400:	mov	w9, w10
  404404:	udiv	x11, x8, x9
  404408:	mul	x9, x11, x9
  40440c:	subs	x8, x8, x9
  404410:	cbnz	x8, 404418 <ferror@plt+0x2db8>
  404414:	bl	405118 <ferror@plt+0x3ab8>
  404418:	ldur	x8, [x29, #-16]
  40441c:	ldur	x9, [x29, #-32]
  404420:	mov	x10, #0x40                  	// #64
  404424:	mul	x9, x10, x9
  404428:	add	x1, x8, x9
  40442c:	ldur	x8, [x29, #-16]
  404430:	ldur	x9, [x29, #-32]
  404434:	mul	x9, x10, x9
  404438:	add	x8, x8, x9
  40443c:	ldr	w2, [x8, #48]
  404440:	ldur	x8, [x29, #-16]
  404444:	ldur	x9, [x29, #-32]
  404448:	mul	x9, x10, x9
  40444c:	add	x8, x8, x9
  404450:	ldr	w3, [x8, #52]
  404454:	ldur	x8, [x29, #-16]
  404458:	ldur	x9, [x29, #-32]
  40445c:	mul	x9, x10, x9
  404460:	add	x8, x8, x9
  404464:	ldr	w4, [x8, #56]
  404468:	ldur	x8, [x29, #-16]
  40446c:	ldur	x9, [x29, #-32]
  404470:	mul	x9, x10, x9
  404474:	add	x8, x8, x9
  404478:	ldr	w5, [x8, #60]
  40447c:	add	x0, sp, #0x20
  404480:	bl	4015f0 <printf@plt>
  404484:	ldur	x8, [x29, #-32]
  404488:	add	x8, x8, #0x1
  40448c:	stur	x8, [x29, #-32]
  404490:	ldur	x8, [x29, #-48]
  404494:	add	x8, x8, #0x1
  404498:	stur	x8, [x29, #-48]
  40449c:	b	4043d4 <ferror@plt+0x2d74>
  4044a0:	ldur	x0, [x29, #-16]
  4044a4:	bl	4015a0 <free@plt>
  4044a8:	ldur	x8, [x29, #-40]
  4044ac:	add	x8, x8, #0x1
  4044b0:	stur	x8, [x29, #-40]
  4044b4:	b	404368 <ferror@plt+0x2d08>
  4044b8:	ldur	x0, [x29, #-8]
  4044bc:	bl	4014b0 <fclose@plt>
  4044c0:	ldp	x29, x30, [sp, #112]
  4044c4:	add	sp, sp, #0x80
  4044c8:	ret
  4044cc:	sub	sp, sp, #0xa0
  4044d0:	stp	x29, x30, [sp, #144]
  4044d4:	add	x29, sp, #0x90
  4044d8:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  4044dc:	add	x0, x0, #0x26e
  4044e0:	adrp	x1, 40d000 <ferror@plt+0xb9a0>
  4044e4:	add	x1, x1, #0x27e
  4044e8:	str	xzr, [sp, #24]
  4044ec:	str	xzr, [sp, #32]
  4044f0:	str	xzr, [sp, #40]
  4044f4:	str	xzr, [sp, #48]
  4044f8:	str	xzr, [sp, #56]
  4044fc:	str	xzr, [sp, #64]
  404500:	str	xzr, [sp, #72]
  404504:	stur	xzr, [x29, #-64]
  404508:	stur	xzr, [x29, #-56]
  40450c:	stur	xzr, [x29, #-48]
  404510:	stur	xzr, [x29, #-40]
  404514:	bl	4014c0 <fopen@plt>
  404518:	stur	x0, [x29, #-8]
  40451c:	cbz	x0, 404878 <ferror@plt+0x3218>
  404520:	ldur	x0, [x29, #-8]
  404524:	bl	4014b0 <fclose@plt>
  404528:	sub	x8, x29, #0x10
  40452c:	mov	x0, x8
  404530:	sub	x1, x29, #0x18
  404534:	bl	401530 <getdiskstat@plt>
  404538:	stur	w0, [x29, #-28]
  40453c:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  404540:	add	x0, x0, #0x539
  404544:	bl	401610 <gettext@plt>
  404548:	ldur	w1, [x29, #-28]
  40454c:	bl	4015f0 <printf@plt>
  404550:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  404554:	add	x8, x8, #0x546
  404558:	mov	x0, x8
  40455c:	bl	401610 <gettext@plt>
  404560:	ldur	x8, [x29, #-16]
  404564:	ldur	w1, [x29, #-28]
  404568:	str	x0, [sp, #16]
  40456c:	mov	x0, x8
  404570:	bl	401440 <getpartitions_num@plt>
  404574:	ldr	x2, [sp, #16]
  404578:	str	w0, [sp, #12]
  40457c:	mov	x0, x2
  404580:	ldr	w1, [sp, #12]
  404584:	bl	4015f0 <printf@plt>
  404588:	stur	wzr, [x29, #-32]
  40458c:	ldur	w8, [x29, #-32]
  404590:	ldur	w9, [x29, #-28]
  404594:	cmp	w8, w9
  404598:	b.ge	404778 <ferror@plt+0x3118>  // b.tcont
  40459c:	ldur	x8, [x29, #-16]
  4045a0:	ldursw	x9, [x29, #-32]
  4045a4:	mov	x10, #0x58                  	// #88
  4045a8:	mul	x9, x10, x9
  4045ac:	add	x8, x8, x9
  4045b0:	ldr	w11, [x8, #76]
  4045b4:	mov	w8, w11
  4045b8:	ldur	x9, [x29, #-40]
  4045bc:	add	x8, x9, x8
  4045c0:	stur	x8, [x29, #-40]
  4045c4:	ldur	x8, [x29, #-16]
  4045c8:	ldursw	x9, [x29, #-32]
  4045cc:	mul	x9, x10, x9
  4045d0:	add	x8, x8, x9
  4045d4:	ldr	w11, [x8, #52]
  4045d8:	mov	w8, w11
  4045dc:	ldur	x9, [x29, #-48]
  4045e0:	add	x8, x9, x8
  4045e4:	stur	x8, [x29, #-48]
  4045e8:	ldur	x8, [x29, #-16]
  4045ec:	ldursw	x9, [x29, #-32]
  4045f0:	mul	x9, x10, x9
  4045f4:	ldr	x8, [x8, x9]
  4045f8:	ldur	x9, [x29, #-56]
  4045fc:	add	x8, x9, x8
  404600:	stur	x8, [x29, #-56]
  404604:	ldur	x8, [x29, #-16]
  404608:	ldursw	x9, [x29, #-32]
  40460c:	mul	x9, x10, x9
  404610:	add	x8, x8, x9
  404614:	ldr	w11, [x8, #60]
  404618:	mov	w8, w11
  40461c:	ldur	x9, [x29, #-64]
  404620:	add	x8, x9, x8
  404624:	stur	x8, [x29, #-64]
  404628:	ldur	x8, [x29, #-16]
  40462c:	ldursw	x9, [x29, #-32]
  404630:	mul	x9, x10, x9
  404634:	add	x8, x8, x9
  404638:	ldr	w11, [x8, #84]
  40463c:	mov	w8, w11
  404640:	ldr	x9, [sp, #72]
  404644:	add	x8, x9, x8
  404648:	str	x8, [sp, #72]
  40464c:	ldur	x8, [x29, #-16]
  404650:	ldursw	x9, [x29, #-32]
  404654:	mul	x9, x10, x9
  404658:	add	x8, x8, x9
  40465c:	ldr	w11, [x8, #56]
  404660:	mov	w8, w11
  404664:	ldr	x9, [sp, #64]
  404668:	add	x8, x9, x8
  40466c:	str	x8, [sp, #64]
  404670:	ldur	x8, [x29, #-16]
  404674:	ldursw	x9, [x29, #-32]
  404678:	mul	x9, x10, x9
  40467c:	add	x8, x8, x9
  404680:	ldr	x8, [x8, #8]
  404684:	ldr	x9, [sp, #56]
  404688:	add	x8, x9, x8
  40468c:	str	x8, [sp, #56]
  404690:	ldur	x8, [x29, #-16]
  404694:	ldursw	x9, [x29, #-32]
  404698:	mul	x9, x10, x9
  40469c:	add	x8, x8, x9
  4046a0:	ldr	w11, [x8, #68]
  4046a4:	mov	w8, w11
  4046a8:	ldr	x9, [sp, #48]
  4046ac:	add	x8, x9, x8
  4046b0:	str	x8, [sp, #48]
  4046b4:	ldur	x8, [x29, #-16]
  4046b8:	ldursw	x9, [x29, #-32]
  4046bc:	mul	x9, x10, x9
  4046c0:	add	x8, x8, x9
  4046c4:	ldr	w11, [x8, #48]
  4046c8:	cbz	w11, 4046f4 <ferror@plt+0x3094>
  4046cc:	ldur	x8, [x29, #-16]
  4046d0:	ldursw	x9, [x29, #-32]
  4046d4:	mov	x10, #0x58                  	// #88
  4046d8:	mul	x9, x10, x9
  4046dc:	add	x8, x8, x9
  4046e0:	ldr	w11, [x8, #48]
  4046e4:	mov	w12, #0x3e8                 	// #1000
  4046e8:	udiv	w11, w11, w12
  4046ec:	str	w11, [sp, #8]
  4046f0:	b	4046fc <ferror@plt+0x309c>
  4046f4:	mov	w8, wzr
  4046f8:	str	w8, [sp, #8]
  4046fc:	ldr	w8, [sp, #8]
  404700:	ldr	x9, [sp, #40]
  404704:	add	x9, x9, w8, uxtw
  404708:	str	x9, [sp, #40]
  40470c:	ldur	x9, [x29, #-16]
  404710:	ldursw	x10, [x29, #-32]
  404714:	mov	x11, #0x58                  	// #88
  404718:	mul	x10, x11, x10
  40471c:	add	x9, x9, x10
  404720:	ldr	w8, [x9, #64]
  404724:	cbz	w8, 404750 <ferror@plt+0x30f0>
  404728:	ldur	x8, [x29, #-16]
  40472c:	ldursw	x9, [x29, #-32]
  404730:	mov	x10, #0x58                  	// #88
  404734:	mul	x9, x10, x9
  404738:	add	x8, x8, x9
  40473c:	ldr	w11, [x8, #64]
  404740:	mov	w12, #0x3e8                 	// #1000
  404744:	udiv	w11, w11, w12
  404748:	str	w11, [sp, #4]
  40474c:	b	404758 <ferror@plt+0x30f8>
  404750:	mov	w8, wzr
  404754:	str	w8, [sp, #4]
  404758:	ldr	w8, [sp, #4]
  40475c:	ldr	x9, [sp, #32]
  404760:	add	x9, x9, w8, uxtw
  404764:	str	x9, [sp, #32]
  404768:	ldur	w8, [x29, #-32]
  40476c:	add	w8, w8, #0x1
  404770:	stur	w8, [x29, #-32]
  404774:	b	40458c <ferror@plt+0x2f2c>
  404778:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  40477c:	add	x0, x0, #0x558
  404780:	bl	401610 <gettext@plt>
  404784:	ldur	x1, [x29, #-40]
  404788:	bl	4015f0 <printf@plt>
  40478c:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  404790:	add	x8, x8, #0x56b
  404794:	mov	x0, x8
  404798:	bl	401610 <gettext@plt>
  40479c:	ldur	x1, [x29, #-48]
  4047a0:	bl	4015f0 <printf@plt>
  4047a4:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  4047a8:	add	x8, x8, #0x57f
  4047ac:	mov	x0, x8
  4047b0:	bl	401610 <gettext@plt>
  4047b4:	ldur	x1, [x29, #-56]
  4047b8:	bl	4015f0 <printf@plt>
  4047bc:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  4047c0:	add	x8, x8, #0x593
  4047c4:	mov	x0, x8
  4047c8:	bl	401610 <gettext@plt>
  4047cc:	ldur	x1, [x29, #-64]
  4047d0:	bl	4015f0 <printf@plt>
  4047d4:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  4047d8:	add	x8, x8, #0x5a8
  4047dc:	mov	x0, x8
  4047e0:	bl	401610 <gettext@plt>
  4047e4:	ldr	x1, [sp, #72]
  4047e8:	bl	4015f0 <printf@plt>
  4047ec:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  4047f0:	add	x8, x8, #0x5b6
  4047f4:	mov	x0, x8
  4047f8:	bl	401610 <gettext@plt>
  4047fc:	ldr	x1, [sp, #64]
  404800:	bl	4015f0 <printf@plt>
  404804:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  404808:	add	x8, x8, #0x5cb
  40480c:	mov	x0, x8
  404810:	bl	401610 <gettext@plt>
  404814:	ldr	x1, [sp, #56]
  404818:	bl	4015f0 <printf@plt>
  40481c:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  404820:	add	x8, x8, #0x5e2
  404824:	mov	x0, x8
  404828:	bl	401610 <gettext@plt>
  40482c:	ldr	x1, [sp, #48]
  404830:	bl	4015f0 <printf@plt>
  404834:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  404838:	add	x8, x8, #0x5f7
  40483c:	mov	x0, x8
  404840:	bl	401610 <gettext@plt>
  404844:	ldr	x1, [sp, #40]
  404848:	bl	4015f0 <printf@plt>
  40484c:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  404850:	add	x8, x8, #0x60c
  404854:	mov	x0, x8
  404858:	bl	401610 <gettext@plt>
  40485c:	ldr	x1, [sp, #32]
  404860:	bl	4015f0 <printf@plt>
  404864:	ldur	x8, [x29, #-16]
  404868:	mov	x0, x8
  40486c:	bl	4015a0 <free@plt>
  404870:	ldur	x0, [x29, #-24]
  404874:	bl	4015a0 <free@plt>
  404878:	ldp	x29, x30, [sp, #144]
  40487c:	add	sp, sp, #0xa0
  404880:	ret
  404884:	stp	x29, x30, [sp, #-48]!
  404888:	str	x28, [sp, #16]
  40488c:	stp	x20, x19, [sp, #32]
  404890:	mov	x29, sp
  404894:	sub	sp, sp, #0x230
  404898:	sub	x8, x29, #0x48
  40489c:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  4048a0:	add	x0, x0, #0xe1c
  4048a4:	adrp	x9, 40c000 <ferror@plt+0xa9a0>
  4048a8:	add	x9, x9, #0xe6d
  4048ac:	adrp	x10, 40c000 <ferror@plt+0xa9a0>
  4048b0:	add	x10, x10, #0xedb
  4048b4:	adrp	x1, 40c000 <ferror@plt+0xa9a0>
  4048b8:	add	x1, x1, #0xef0
  4048bc:	mov	x2, #0x44                  	// #68
  4048c0:	adrp	x11, 40c000 <ferror@plt+0xa9a0>
  4048c4:	add	x11, x11, #0xf34
  4048c8:	mov	x12, #0x48                  	// #72
  4048cc:	adrp	x13, 41e000 <ferror@plt+0x1c9a0>
  4048d0:	add	x13, x13, #0x208
  4048d4:	sub	x14, x29, #0x8c
  4048d8:	sub	x15, x29, #0xd4
  4048dc:	stur	x8, [x29, #-224]
  4048e0:	stur	x9, [x29, #-232]
  4048e4:	stur	x10, [x29, #-240]
  4048e8:	stur	x1, [x29, #-248]
  4048ec:	stur	x2, [x29, #-256]
  4048f0:	str	x11, [sp, #296]
  4048f4:	str	x12, [sp, #288]
  4048f8:	str	x13, [sp, #280]
  4048fc:	str	x14, [sp, #272]
  404900:	str	x15, [sp, #264]
  404904:	bl	401610 <gettext@plt>
  404908:	ldur	x8, [x29, #-224]
  40490c:	str	x0, [x8, #16]
  404910:	ldur	x0, [x29, #-232]
  404914:	bl	401610 <gettext@plt>
  404918:	ldur	x8, [x29, #-224]
  40491c:	str	x0, [x8, #8]
  404920:	ldur	x0, [x29, #-240]
  404924:	bl	401610 <gettext@plt>
  404928:	ldur	x8, [x29, #-224]
  40492c:	str	x0, [x8]
  404930:	ldr	x0, [sp, #272]
  404934:	ldur	x1, [x29, #-248]
  404938:	ldur	x2, [x29, #-256]
  40493c:	bl	4013e0 <memcpy@plt>
  404940:	ldr	x0, [sp, #264]
  404944:	ldr	x1, [sp, #296]
  404948:	ldr	x2, [sp, #288]
  40494c:	bl	4013e0 <memcpy@plt>
  404950:	ldr	x8, [sp, #280]
  404954:	ldr	w16, [x8]
  404958:	cbz	w16, 40496c <ferror@plt+0x330c>
  40495c:	ldur	x8, [x29, #-224]
  404960:	ldr	x9, [x8, #8]
  404964:	str	x9, [sp, #256]
  404968:	b	404978 <ferror@plt+0x3318>
  40496c:	ldur	x8, [x29, #-224]
  404970:	ldr	x9, [x8, #16]
  404974:	str	x9, [sp, #256]
  404978:	ldr	x8, [sp, #256]
  40497c:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  404980:	add	x0, x0, #0xe19
  404984:	mov	x1, x8
  404988:	bl	4015f0 <printf@plt>
  40498c:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  404990:	add	x8, x8, #0x20c
  404994:	ldr	w9, [x8]
  404998:	cbz	w9, 4049b0 <ferror@plt+0x3350>
  40499c:	ldur	x8, [x29, #-224]
  4049a0:	ldr	x1, [x8]
  4049a4:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  4049a8:	add	x0, x0, #0xe19
  4049ac:	bl	4015f0 <printf@plt>
  4049b0:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  4049b4:	add	x0, x0, #0x544
  4049b8:	bl	4015f0 <printf@plt>
  4049bc:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  4049c0:	add	x8, x8, #0x208
  4049c4:	ldr	w9, [x8]
  4049c8:	cbz	w9, 4049d8 <ferror@plt+0x3378>
  4049cc:	sub	x8, x29, #0xd4
  4049d0:	str	x8, [sp, #248]
  4049d4:	b	4049e0 <ferror@plt+0x3380>
  4049d8:	sub	x8, x29, #0x8c
  4049dc:	str	x8, [sp, #248]
  4049e0:	ldr	x8, [sp, #248]
  4049e4:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  4049e8:	add	x0, x0, #0x99c
  4049ec:	str	x8, [sp, #240]
  4049f0:	bl	401610 <gettext@plt>
  4049f4:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  4049f8:	add	x8, x8, #0x27f
  4049fc:	str	x0, [sp, #232]
  404a00:	mov	x0, x8
  404a04:	bl	401610 <gettext@plt>
  404a08:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  404a0c:	add	x8, x8, #0xf7c
  404a10:	str	x0, [sp, #224]
  404a14:	mov	x0, x8
  404a18:	bl	401610 <gettext@plt>
  404a1c:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  404a20:	add	x8, x8, #0xf81
  404a24:	str	x0, [sp, #216]
  404a28:	mov	x0, x8
  404a2c:	bl	401610 <gettext@plt>
  404a30:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  404a34:	add	x8, x8, #0x204
  404a38:	ldr	w9, [x8]
  404a3c:	str	x0, [sp, #208]
  404a40:	cbz	w9, 404a58 <ferror@plt+0x33f8>
  404a44:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  404a48:	add	x0, x0, #0xf86
  404a4c:	bl	401610 <gettext@plt>
  404a50:	str	x0, [sp, #200]
  404a54:	b	404a68 <ferror@plt+0x3408>
  404a58:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  404a5c:	add	x0, x0, #0xf8c
  404a60:	bl	401610 <gettext@plt>
  404a64:	str	x0, [sp, #200]
  404a68:	ldr	x8, [sp, #200]
  404a6c:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  404a70:	add	x9, x9, #0x204
  404a74:	ldr	w10, [x9]
  404a78:	str	x8, [sp, #192]
  404a7c:	cbz	w10, 404a94 <ferror@plt+0x3434>
  404a80:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  404a84:	add	x0, x0, #0x980
  404a88:	bl	401610 <gettext@plt>
  404a8c:	str	x0, [sp, #184]
  404a90:	b	404aa4 <ferror@plt+0x3444>
  404a94:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  404a98:	add	x0, x0, #0xf91
  404a9c:	bl	401610 <gettext@plt>
  404aa0:	str	x0, [sp, #184]
  404aa4:	ldr	x8, [sp, #184]
  404aa8:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  404aac:	add	x0, x0, #0xf97
  404ab0:	str	x8, [sp, #176]
  404ab4:	bl	401610 <gettext@plt>
  404ab8:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  404abc:	add	x8, x8, #0xf9a
  404ac0:	str	x0, [sp, #168]
  404ac4:	mov	x0, x8
  404ac8:	bl	401610 <gettext@plt>
  404acc:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  404ad0:	add	x8, x8, #0xf9d
  404ad4:	str	x0, [sp, #160]
  404ad8:	mov	x0, x8
  404adc:	bl	401610 <gettext@plt>
  404ae0:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  404ae4:	add	x8, x8, #0xfa0
  404ae8:	str	x0, [sp, #152]
  404aec:	mov	x0, x8
  404af0:	bl	401610 <gettext@plt>
  404af4:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  404af8:	add	x8, x8, #0xfa3
  404afc:	str	x0, [sp, #144]
  404b00:	mov	x0, x8
  404b04:	bl	401610 <gettext@plt>
  404b08:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  404b0c:	add	x8, x8, #0xfa6
  404b10:	str	x0, [sp, #136]
  404b14:	mov	x0, x8
  404b18:	bl	401610 <gettext@plt>
  404b1c:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  404b20:	add	x8, x8, #0xfa9
  404b24:	str	x0, [sp, #128]
  404b28:	mov	x0, x8
  404b2c:	bl	401610 <gettext@plt>
  404b30:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  404b34:	add	x8, x8, #0xfac
  404b38:	str	x0, [sp, #120]
  404b3c:	mov	x0, x8
  404b40:	bl	401610 <gettext@plt>
  404b44:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  404b48:	add	x8, x8, #0xfaf
  404b4c:	str	x0, [sp, #112]
  404b50:	mov	x0, x8
  404b54:	bl	401610 <gettext@plt>
  404b58:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  404b5c:	add	x8, x8, #0xfb2
  404b60:	str	x0, [sp, #104]
  404b64:	mov	x0, x8
  404b68:	bl	401610 <gettext@plt>
  404b6c:	adrp	x8, 40c000 <ferror@plt+0xa9a0>
  404b70:	add	x8, x8, #0xfb5
  404b74:	str	x0, [sp, #96]
  404b78:	mov	x0, x8
  404b7c:	bl	401610 <gettext@plt>
  404b80:	ldr	x8, [sp, #240]
  404b84:	str	x0, [sp, #88]
  404b88:	mov	x0, x8
  404b8c:	ldr	x1, [sp, #232]
  404b90:	ldr	x2, [sp, #224]
  404b94:	ldr	x3, [sp, #216]
  404b98:	ldr	x4, [sp, #208]
  404b9c:	ldr	x5, [sp, #192]
  404ba0:	ldr	x6, [sp, #176]
  404ba4:	ldr	x7, [sp, #168]
  404ba8:	mov	x9, sp
  404bac:	ldr	x10, [sp, #160]
  404bb0:	str	x10, [x9]
  404bb4:	mov	x9, sp
  404bb8:	ldr	x11, [sp, #152]
  404bbc:	str	x11, [x9, #8]
  404bc0:	mov	x9, sp
  404bc4:	ldr	x12, [sp, #144]
  404bc8:	str	x12, [x9, #16]
  404bcc:	mov	x9, sp
  404bd0:	ldr	x13, [sp, #136]
  404bd4:	str	x13, [x9, #24]
  404bd8:	mov	x9, sp
  404bdc:	ldr	x14, [sp, #128]
  404be0:	str	x14, [x9, #32]
  404be4:	mov	x9, sp
  404be8:	ldr	x15, [sp, #120]
  404bec:	str	x15, [x9, #40]
  404bf0:	mov	x9, sp
  404bf4:	ldr	x16, [sp, #112]
  404bf8:	str	x16, [x9, #48]
  404bfc:	mov	x9, sp
  404c00:	ldr	x17, [sp, #104]
  404c04:	str	x17, [x9, #56]
  404c08:	mov	x9, sp
  404c0c:	ldr	x18, [sp, #96]
  404c10:	str	x18, [x9, #64]
  404c14:	mov	x9, sp
  404c18:	ldr	x19, [sp, #88]
  404c1c:	str	x19, [x9, #72]
  404c20:	bl	4015f0 <printf@plt>
  404c24:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  404c28:	add	x8, x8, #0x20c
  404c2c:	ldr	w20, [x8]
  404c30:	cbz	w20, 404cc4 <ferror@plt+0x3664>
  404c34:	sub	x8, x29, #0x10
  404c38:	mov	x0, x8
  404c3c:	str	x8, [sp, #80]
  404c40:	bl	4014d0 <time@plt>
  404c44:	ldr	x8, [sp, #80]
  404c48:	mov	x0, x8
  404c4c:	bl	4014a0 <localtime@plt>
  404c50:	ldur	x8, [x29, #-224]
  404c54:	str	x0, [x8, #64]
  404c58:	ldr	x3, [x8, #64]
  404c5c:	sub	x0, x29, #0x30
  404c60:	mov	x1, #0x20                  	// #32
  404c64:	adrp	x2, 40c000 <ferror@plt+0xa9a0>
  404c68:	add	x2, x2, #0xfb8
  404c6c:	bl	401470 <strftime@plt>
  404c70:	cbz	x0, 404c98 <ferror@plt+0x3638>
  404c74:	ldur	x8, [x29, #-224]
  404c78:	ldr	x0, [x8]
  404c7c:	bl	401400 <strlen@plt>
  404c80:	subs	x8, x0, #0x1
  404c84:	sub	x9, x29, #0x30
  404c88:	add	x8, x9, x8
  404c8c:	mov	w10, #0x0                   	// #0
  404c90:	strb	w10, [x8]
  404c94:	b	404ca0 <ferror@plt+0x3640>
  404c98:	mov	w8, #0x0                   	// #0
  404c9c:	sturb	w8, [x29, #-48]
  404ca0:	ldur	x8, [x29, #-224]
  404ca4:	ldr	x0, [x8]
  404ca8:	bl	401400 <strlen@plt>
  404cac:	subs	x8, x0, #0x1
  404cb0:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  404cb4:	add	x0, x0, #0xfbb
  404cb8:	mov	w1, w8
  404cbc:	sub	x2, x29, #0x30
  404cc0:	bl	4015f0 <printf@plt>
  404cc4:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  404cc8:	add	x0, x0, #0x544
  404ccc:	bl	4015f0 <printf@plt>
  404cd0:	add	sp, sp, #0x230
  404cd4:	ldp	x20, x19, [sp, #32]
  404cd8:	ldr	x28, [sp, #16]
  404cdc:	ldp	x29, x30, [sp], #48
  404ce0:	ret
  404ce4:	sub	sp, sp, #0x10
  404ce8:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  404cec:	add	x8, x8, #0x160
  404cf0:	adrp	x9, 41e000 <ferror@plt+0x1c9a0>
  404cf4:	add	x9, x9, #0x200
  404cf8:	mov	w10, #0x1                   	// #1
  404cfc:	mov	w11, #0x400                 	// #1024
  404d00:	str	x0, [sp, #8]
  404d04:	ldr	x12, [sp, #8]
  404d08:	ucvtf	s0, x12
  404d0c:	ldr	x8, [x8]
  404d10:	ucvtf	s1, x8
  404d14:	fdiv	s0, s0, s1
  404d18:	ldr	w13, [x9]
  404d1c:	cmp	w13, #0x4
  404d20:	csel	w10, w10, w11, eq  // eq = none
  404d24:	scvtf	s1, w10
  404d28:	fmul	s0, s0, s1
  404d2c:	str	s0, [sp, #4]
  404d30:	ldr	s0, [sp, #4]
  404d34:	fcvtzu	x0, s0
  404d38:	add	sp, sp, #0x10
  404d3c:	ret
  404d40:	sub	sp, sp, #0x1d0
  404d44:	stp	x29, x30, [sp, #432]
  404d48:	str	x28, [sp, #448]
  404d4c:	add	x29, sp, #0x1b0
  404d50:	sub	x8, x29, #0x8
  404d54:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  404d58:	add	x0, x0, #0x2c2
  404d5c:	adrp	x9, 40d000 <ferror@plt+0xb9a0>
  404d60:	add	x9, x9, #0x312
  404d64:	adrp	x10, 40c000 <ferror@plt+0xa9a0>
  404d68:	add	x10, x10, #0xedb
  404d6c:	adrp	x1, 40d000 <ferror@plt+0xb9a0>
  404d70:	add	x1, x1, #0x380
  404d74:	mov	x2, #0x2c                  	// #44
  404d78:	adrp	x11, 40d000 <ferror@plt+0xb9a0>
  404d7c:	add	x11, x11, #0x3ac
  404d80:	mov	x12, #0x30                  	// #48
  404d84:	adrp	x13, 41e000 <ferror@plt+0x1c9a0>
  404d88:	add	x13, x13, #0x208
  404d8c:	sub	x14, x29, #0x74
  404d90:	sub	x15, x29, #0xa4
  404d94:	stur	x8, [x29, #-176]
  404d98:	stur	x9, [x29, #-184]
  404d9c:	stur	x10, [x29, #-192]
  404da0:	stur	x1, [x29, #-200]
  404da4:	stur	x2, [x29, #-208]
  404da8:	str	x11, [sp, #216]
  404dac:	str	x12, [sp, #208]
  404db0:	str	x13, [sp, #200]
  404db4:	str	x14, [sp, #192]
  404db8:	str	x15, [sp, #184]
  404dbc:	bl	401610 <gettext@plt>
  404dc0:	stur	x0, [x29, #-56]
  404dc4:	ldur	x0, [x29, #-184]
  404dc8:	bl	401610 <gettext@plt>
  404dcc:	stur	x0, [x29, #-64]
  404dd0:	ldur	x0, [x29, #-192]
  404dd4:	bl	401610 <gettext@plt>
  404dd8:	stur	x0, [x29, #-72]
  404ddc:	ldr	x0, [sp, #192]
  404de0:	ldur	x1, [x29, #-200]
  404de4:	ldur	x2, [x29, #-208]
  404de8:	bl	4013e0 <memcpy@plt>
  404dec:	ldr	x0, [sp, #184]
  404df0:	ldr	x1, [sp, #216]
  404df4:	ldr	x2, [sp, #208]
  404df8:	bl	4013e0 <memcpy@plt>
  404dfc:	ldr	x8, [sp, #200]
  404e00:	ldr	w16, [x8]
  404e04:	cbz	w16, 404e14 <ferror@plt+0x37b4>
  404e08:	ldur	x8, [x29, #-64]
  404e0c:	str	x8, [sp, #176]
  404e10:	b	404e1c <ferror@plt+0x37bc>
  404e14:	ldur	x8, [x29, #-56]
  404e18:	str	x8, [sp, #176]
  404e1c:	ldr	x8, [sp, #176]
  404e20:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  404e24:	add	x0, x0, #0xe19
  404e28:	mov	x1, x8
  404e2c:	bl	4015f0 <printf@plt>
  404e30:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  404e34:	add	x8, x8, #0x20c
  404e38:	ldr	w9, [x8]
  404e3c:	cbz	w9, 404e50 <ferror@plt+0x37f0>
  404e40:	ldur	x1, [x29, #-72]
  404e44:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  404e48:	add	x0, x0, #0xe19
  404e4c:	bl	4015f0 <printf@plt>
  404e50:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  404e54:	add	x0, x0, #0x544
  404e58:	bl	4015f0 <printf@plt>
  404e5c:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  404e60:	add	x8, x8, #0x208
  404e64:	ldr	w9, [x8]
  404e68:	cbz	w9, 404e78 <ferror@plt+0x3818>
  404e6c:	sub	x8, x29, #0xa4
  404e70:	str	x8, [sp, #168]
  404e74:	b	404e80 <ferror@plt+0x3820>
  404e78:	sub	x8, x29, #0x74
  404e7c:	str	x8, [sp, #168]
  404e80:	ldr	x8, [sp, #168]
  404e84:	adrp	x9, 40d000 <ferror@plt+0xb9a0>
  404e88:	add	x9, x9, #0x3de
  404e8c:	mov	x0, x9
  404e90:	str	x8, [sp, #160]
  404e94:	str	x9, [sp, #152]
  404e98:	bl	401610 <gettext@plt>
  404e9c:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  404ea0:	add	x8, x8, #0x3e4
  404ea4:	str	x0, [sp, #144]
  404ea8:	mov	x0, x8
  404eac:	str	x8, [sp, #136]
  404eb0:	bl	401610 <gettext@plt>
  404eb4:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  404eb8:	add	x8, x8, #0x47d
  404ebc:	str	x0, [sp, #128]
  404ec0:	mov	x0, x8
  404ec4:	str	x8, [sp, #120]
  404ec8:	bl	401610 <gettext@plt>
  404ecc:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  404ed0:	add	x8, x8, #0x3eb
  404ed4:	str	x0, [sp, #112]
  404ed8:	mov	x0, x8
  404edc:	str	x8, [sp, #104]
  404ee0:	bl	401610 <gettext@plt>
  404ee4:	ldr	x8, [sp, #152]
  404ee8:	str	x0, [sp, #96]
  404eec:	mov	x0, x8
  404ef0:	bl	401610 <gettext@plt>
  404ef4:	ldr	x8, [sp, #136]
  404ef8:	str	x0, [sp, #88]
  404efc:	mov	x0, x8
  404f00:	bl	401610 <gettext@plt>
  404f04:	ldr	x8, [sp, #120]
  404f08:	str	x0, [sp, #80]
  404f0c:	mov	x0, x8
  404f10:	bl	401610 <gettext@plt>
  404f14:	ldr	x8, [sp, #104]
  404f18:	str	x0, [sp, #72]
  404f1c:	mov	x0, x8
  404f20:	bl	401610 <gettext@plt>
  404f24:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  404f28:	add	x8, x8, #0x3ee
  404f2c:	str	x0, [sp, #64]
  404f30:	mov	x0, x8
  404f34:	bl	401610 <gettext@plt>
  404f38:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  404f3c:	add	x8, x8, #0x3f2
  404f40:	str	x0, [sp, #56]
  404f44:	mov	x0, x8
  404f48:	bl	401610 <gettext@plt>
  404f4c:	ldr	x8, [sp, #160]
  404f50:	str	x0, [sp, #48]
  404f54:	mov	x0, x8
  404f58:	adrp	x1, 40d000 <ferror@plt+0xb9a0>
  404f5c:	add	x1, x1, #0x3dc
  404f60:	ldr	x2, [sp, #144]
  404f64:	ldr	x3, [sp, #128]
  404f68:	ldr	x4, [sp, #112]
  404f6c:	ldr	x5, [sp, #96]
  404f70:	ldr	x6, [sp, #88]
  404f74:	ldr	x7, [sp, #80]
  404f78:	mov	x9, sp
  404f7c:	ldr	x10, [sp, #72]
  404f80:	str	x10, [x9]
  404f84:	mov	x9, sp
  404f88:	ldr	x11, [sp, #64]
  404f8c:	str	x11, [x9, #8]
  404f90:	mov	x9, sp
  404f94:	ldr	x12, [sp, #56]
  404f98:	str	x12, [x9, #16]
  404f9c:	mov	x9, sp
  404fa0:	ldr	x13, [sp, #48]
  404fa4:	str	x13, [x9, #24]
  404fa8:	bl	4015f0 <printf@plt>
  404fac:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  404fb0:	add	x8, x8, #0x20c
  404fb4:	ldr	w14, [x8]
  404fb8:	cbz	w14, 405044 <ferror@plt+0x39e4>
  404fbc:	sub	x8, x29, #0x10
  404fc0:	mov	x0, x8
  404fc4:	str	x8, [sp, #40]
  404fc8:	bl	4014d0 <time@plt>
  404fcc:	ldr	x8, [sp, #40]
  404fd0:	mov	x0, x8
  404fd4:	bl	4014a0 <localtime@plt>
  404fd8:	ldur	x8, [x29, #-176]
  404fdc:	str	x0, [x8]
  404fe0:	ldr	x3, [x8]
  404fe4:	sub	x0, x29, #0x30
  404fe8:	mov	x1, #0x20                  	// #32
  404fec:	adrp	x2, 40c000 <ferror@plt+0xa9a0>
  404ff0:	add	x2, x2, #0xfb8
  404ff4:	bl	401470 <strftime@plt>
  404ff8:	cbz	x0, 40501c <ferror@plt+0x39bc>
  404ffc:	ldur	x0, [x29, #-72]
  405000:	bl	401400 <strlen@plt>
  405004:	subs	x8, x0, #0x1
  405008:	sub	x9, x29, #0x30
  40500c:	add	x8, x9, x8
  405010:	mov	w10, #0x0                   	// #0
  405014:	strb	w10, [x8]
  405018:	b	405024 <ferror@plt+0x39c4>
  40501c:	mov	w8, #0x0                   	// #0
  405020:	sturb	w8, [x29, #-48]
  405024:	ldur	x0, [x29, #-72]
  405028:	bl	401400 <strlen@plt>
  40502c:	subs	x8, x0, #0x1
  405030:	adrp	x0, 40c000 <ferror@plt+0xa9a0>
  405034:	add	x0, x0, #0xfbb
  405038:	mov	w1, w8
  40503c:	sub	x2, x29, #0x30
  405040:	bl	4015f0 <printf@plt>
  405044:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  405048:	add	x0, x0, #0x544
  40504c:	bl	4015f0 <printf@plt>
  405050:	ldr	x28, [sp, #448]
  405054:	ldp	x29, x30, [sp, #432]
  405058:	add	sp, sp, #0x1d0
  40505c:	ret
  405060:	sub	sp, sp, #0x60
  405064:	stp	x29, x30, [sp, #80]
  405068:	add	x29, sp, #0x50
  40506c:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  405070:	add	x8, x8, #0x472
  405074:	adrp	x9, 40d000 <ferror@plt+0xb9a0>
  405078:	add	x9, x9, #0x478
  40507c:	adrp	x10, 40d000 <ferror@plt+0xb9a0>
  405080:	add	x10, x10, #0x48f
  405084:	adrp	x11, 40d000 <ferror@plt+0xb9a0>
  405088:	add	x11, x11, #0x485
  40508c:	adrp	x12, 40d000 <ferror@plt+0xb9a0>
  405090:	add	x12, x12, #0x454
  405094:	stur	x0, [x29, #-8]
  405098:	ldur	x1, [x29, #-8]
  40509c:	mov	x0, x8
  4050a0:	stur	x9, [x29, #-16]
  4050a4:	stur	x10, [x29, #-24]
  4050a8:	stur	x11, [x29, #-32]
  4050ac:	str	x12, [sp, #40]
  4050b0:	str	x1, [sp, #32]
  4050b4:	bl	401610 <gettext@plt>
  4050b8:	ldur	x8, [x29, #-16]
  4050bc:	str	x0, [sp, #24]
  4050c0:	mov	x0, x8
  4050c4:	bl	401610 <gettext@plt>
  4050c8:	ldur	x8, [x29, #-24]
  4050cc:	str	x0, [sp, #16]
  4050d0:	mov	x0, x8
  4050d4:	bl	401610 <gettext@plt>
  4050d8:	ldur	x8, [x29, #-32]
  4050dc:	str	x0, [sp, #8]
  4050e0:	mov	x0, x8
  4050e4:	bl	401610 <gettext@plt>
  4050e8:	ldr	x8, [sp, #40]
  4050ec:	str	x0, [sp]
  4050f0:	mov	x0, x8
  4050f4:	ldr	x1, [sp, #32]
  4050f8:	ldr	x2, [sp, #24]
  4050fc:	ldr	x3, [sp, #16]
  405100:	ldr	x4, [sp, #8]
  405104:	ldr	x5, [sp]
  405108:	bl	4015f0 <printf@plt>
  40510c:	ldp	x29, x30, [sp, #80]
  405110:	add	sp, sp, #0x60
  405114:	ret
  405118:	sub	sp, sp, #0x60
  40511c:	stp	x29, x30, [sp, #80]
  405120:	add	x29, sp, #0x50
  405124:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  405128:	add	x0, x0, #0x51e
  40512c:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  405130:	add	x8, x8, #0x524
  405134:	adrp	x9, 40d000 <ferror@plt+0xb9a0>
  405138:	add	x9, x9, #0x528
  40513c:	adrp	x10, 40d000 <ferror@plt+0xb9a0>
  405140:	add	x10, x10, #0x52e
  405144:	adrp	x11, 40d000 <ferror@plt+0xb9a0>
  405148:	add	x11, x11, #0x533
  40514c:	adrp	x12, 40d000 <ferror@plt+0xb9a0>
  405150:	add	x12, x12, #0x507
  405154:	stur	x8, [x29, #-8]
  405158:	stur	x9, [x29, #-16]
  40515c:	stur	x10, [x29, #-24]
  405160:	stur	x11, [x29, #-32]
  405164:	str	x12, [sp, #40]
  405168:	bl	401610 <gettext@plt>
  40516c:	ldur	x8, [x29, #-8]
  405170:	str	x0, [sp, #32]
  405174:	mov	x0, x8
  405178:	bl	401610 <gettext@plt>
  40517c:	ldur	x8, [x29, #-16]
  405180:	str	x0, [sp, #24]
  405184:	mov	x0, x8
  405188:	bl	401610 <gettext@plt>
  40518c:	ldur	x8, [x29, #-24]
  405190:	str	x0, [sp, #16]
  405194:	mov	x0, x8
  405198:	bl	401610 <gettext@plt>
  40519c:	ldur	x8, [x29, #-32]
  4051a0:	str	x0, [sp, #8]
  4051a4:	mov	x0, x8
  4051a8:	bl	401610 <gettext@plt>
  4051ac:	ldr	x8, [sp, #40]
  4051b0:	str	x0, [sp]
  4051b4:	mov	x0, x8
  4051b8:	ldr	x1, [sp, #32]
  4051bc:	ldr	x2, [sp, #24]
  4051c0:	ldr	x3, [sp, #16]
  4051c4:	ldr	x4, [sp, #8]
  4051c8:	ldr	x5, [sp]
  4051cc:	bl	4015f0 <printf@plt>
  4051d0:	ldp	x29, x30, [sp, #80]
  4051d4:	add	sp, sp, #0x60
  4051d8:	ret
  4051dc:	sub	sp, sp, #0x40
  4051e0:	stp	x29, x30, [sp, #48]
  4051e4:	add	x29, sp, #0x30
  4051e8:	mov	x8, xzr
  4051ec:	stur	x0, [x29, #-16]
  4051f0:	str	x1, [sp, #24]
  4051f4:	str	x8, [sp, #8]
  4051f8:	ldur	x8, [x29, #-16]
  4051fc:	cbz	x8, 405264 <ferror@plt+0x3c04>
  405200:	ldur	x8, [x29, #-16]
  405204:	ldrb	w9, [x8]
  405208:	cbz	w9, 405264 <ferror@plt+0x3c04>
  40520c:	bl	401600 <__errno_location@plt>
  405210:	str	wzr, [x0]
  405214:	ldur	x0, [x29, #-16]
  405218:	add	x1, sp, #0x8
  40521c:	mov	w2, #0xa                   	// #10
  405220:	bl	401590 <strtol@plt>
  405224:	str	x0, [sp, #16]
  405228:	bl	401600 <__errno_location@plt>
  40522c:	ldr	w8, [x0]
  405230:	cbnz	w8, 405264 <ferror@plt+0x3c04>
  405234:	ldur	x8, [x29, #-16]
  405238:	ldr	x9, [sp, #8]
  40523c:	cmp	x8, x9
  405240:	b.eq	405264 <ferror@plt+0x3c04>  // b.none
  405244:	ldr	x8, [sp, #8]
  405248:	cbz	x8, 405264 <ferror@plt+0x3c04>
  40524c:	ldr	x8, [sp, #8]
  405250:	ldrb	w9, [x8]
  405254:	cbnz	w9, 405264 <ferror@plt+0x3c04>
  405258:	ldr	x8, [sp, #16]
  40525c:	stur	x8, [x29, #-8]
  405260:	b	405288 <ferror@plt+0x3c28>
  405264:	bl	401600 <__errno_location@plt>
  405268:	ldr	w1, [x0]
  40526c:	ldr	x3, [sp, #24]
  405270:	ldur	x4, [x29, #-16]
  405274:	mov	w0, #0x1                   	// #1
  405278:	adrp	x2, 40d000 <ferror@plt+0xb9a0>
  40527c:	add	x2, x2, #0x670
  405280:	bl	401430 <error@plt>
  405284:	stur	xzr, [x29, #-8]
  405288:	ldur	x0, [x29, #-8]
  40528c:	ldp	x29, x30, [sp, #48]
  405290:	add	sp, sp, #0x40
  405294:	ret
  405298:	sub	sp, sp, #0x40
  40529c:	stp	x29, x30, [sp, #48]
  4052a0:	add	x29, sp, #0x30
  4052a4:	mov	x8, xzr
  4052a8:	stur	x0, [x29, #-16]
  4052ac:	str	x1, [sp, #24]
  4052b0:	str	x8, [sp, #8]
  4052b4:	ldur	x8, [x29, #-16]
  4052b8:	cbz	x8, 40531c <ferror@plt+0x3cbc>
  4052bc:	ldur	x8, [x29, #-16]
  4052c0:	ldrb	w9, [x8]
  4052c4:	cbz	w9, 40531c <ferror@plt+0x3cbc>
  4052c8:	bl	401600 <__errno_location@plt>
  4052cc:	str	wzr, [x0]
  4052d0:	ldur	x0, [x29, #-16]
  4052d4:	add	x1, sp, #0x8
  4052d8:	bl	401450 <strtod@plt>
  4052dc:	str	d0, [sp, #16]
  4052e0:	bl	401600 <__errno_location@plt>
  4052e4:	ldr	w8, [x0]
  4052e8:	cbnz	w8, 40531c <ferror@plt+0x3cbc>
  4052ec:	ldur	x8, [x29, #-16]
  4052f0:	ldr	x9, [sp, #8]
  4052f4:	cmp	x8, x9
  4052f8:	b.eq	40531c <ferror@plt+0x3cbc>  // b.none
  4052fc:	ldr	x8, [sp, #8]
  405300:	cbz	x8, 40531c <ferror@plt+0x3cbc>
  405304:	ldr	x8, [sp, #8]
  405308:	ldrb	w9, [x8]
  40530c:	cbnz	w9, 40531c <ferror@plt+0x3cbc>
  405310:	ldr	x8, [sp, #16]
  405314:	stur	x8, [x29, #-8]
  405318:	b	405344 <ferror@plt+0x3ce4>
  40531c:	bl	401600 <__errno_location@plt>
  405320:	ldr	w1, [x0]
  405324:	ldr	x3, [sp, #24]
  405328:	ldur	x4, [x29, #-16]
  40532c:	mov	w0, #0x1                   	// #1
  405330:	adrp	x2, 40d000 <ferror@plt+0xb9a0>
  405334:	add	x2, x2, #0x670
  405338:	bl	401430 <error@plt>
  40533c:	fmov	d0, xzr
  405340:	stur	d0, [x29, #-8]
  405344:	ldur	d0, [x29, #-8]
  405348:	ldp	x29, x30, [sp, #48]
  40534c:	add	sp, sp, #0x40
  405350:	ret
  405354:	sub	sp, sp, #0xb0
  405358:	stp	x29, x30, [sp, #160]
  40535c:	add	x29, sp, #0xa0
  405360:	stur	x0, [x29, #-16]
  405364:	stur	x1, [x29, #-24]
  405368:	mov	w8, wzr
  40536c:	str	w8, [sp, #76]
  405370:	ldur	x9, [x29, #-16]
  405374:	cbz	x9, 405678 <ferror@plt+0x4018>
  405378:	b	40537c <ferror@plt+0x3d1c>
  40537c:	ldur	x8, [x29, #-16]
  405380:	ldrb	w9, [x8]
  405384:	cbz	w9, 405678 <ferror@plt+0x4018>
  405388:	b	40538c <ferror@plt+0x3d2c>
  40538c:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  405390:	ldr	q0, [x8, #1584]
  405394:	stur	q0, [x29, #-48]
  405398:	ldur	x8, [x29, #-16]
  40539c:	stur	x8, [x29, #-56]
  4053a0:	b	4053a4 <ferror@plt+0x3d44>
  4053a4:	bl	401580 <__ctype_b_loc@plt>
  4053a8:	ldr	x8, [x0]
  4053ac:	ldur	x9, [x29, #-56]
  4053b0:	ldrb	w10, [x9]
  4053b4:	mov	w9, w10
  4053b8:	ldrh	w10, [x8, x9, lsl #1]
  4053bc:	tbz	w10, #13, 4053d4 <ferror@plt+0x3d74>
  4053c0:	b	4053c4 <ferror@plt+0x3d64>
  4053c4:	ldur	x8, [x29, #-56]
  4053c8:	add	x8, x8, #0x1
  4053cc:	stur	x8, [x29, #-56]
  4053d0:	b	4053a4 <ferror@plt+0x3d44>
  4053d4:	ldur	x8, [x29, #-56]
  4053d8:	ldrb	w9, [x8]
  4053dc:	subs	w9, w9, #0x2d
  4053e0:	b.ne	405400 <ferror@plt+0x3da0>  // b.any
  4053e4:	b	4053e8 <ferror@plt+0x3d88>
  4053e8:	mov	w8, #0x1                   	// #1
  4053ec:	str	w8, [sp, #76]
  4053f0:	ldur	x9, [x29, #-56]
  4053f4:	add	x9, x9, #0x1
  4053f8:	stur	x9, [x29, #-56]
  4053fc:	b	405428 <ferror@plt+0x3dc8>
  405400:	ldur	x8, [x29, #-56]
  405404:	ldrb	w9, [x8]
  405408:	subs	w9, w9, #0x2b
  40540c:	b.ne	405424 <ferror@plt+0x3dc4>  // b.any
  405410:	b	405414 <ferror@plt+0x3db4>
  405414:	ldur	x8, [x29, #-56]
  405418:	add	x8, x8, #0x1
  40541c:	stur	x8, [x29, #-56]
  405420:	b	405424 <ferror@plt+0x3dc4>
  405424:	b	405428 <ferror@plt+0x3dc8>
  405428:	ldur	x8, [x29, #-56]
  40542c:	stur	x8, [x29, #-64]
  405430:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  405434:	ldr	q0, [x8, #1600]
  405438:	str	q0, [sp, #80]
  40543c:	b	405440 <ferror@plt+0x3de0>
  405440:	bl	401580 <__ctype_b_loc@plt>
  405444:	ldr	x8, [x0]
  405448:	ldur	x9, [x29, #-64]
  40544c:	ldrb	w10, [x9]
  405450:	mov	w9, w10
  405454:	ldrh	w10, [x8, x9, lsl #1]
  405458:	tbz	w10, #11, 405484 <ferror@plt+0x3e24>
  40545c:	b	405460 <ferror@plt+0x3e00>
  405460:	ldur	x8, [x29, #-64]
  405464:	add	x8, x8, #0x1
  405468:	stur	x8, [x29, #-64]
  40546c:	ldr	q0, [sp, #80]
  405470:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  405474:	ldr	q1, [x8, #1632]
  405478:	bl	408b10 <ferror@plt+0x74b0>
  40547c:	str	q0, [sp, #80]
  405480:	b	405440 <ferror@plt+0x3de0>
  405484:	b	405488 <ferror@plt+0x3e28>
  405488:	bl	401580 <__ctype_b_loc@plt>
  40548c:	ldr	x8, [x0]
  405490:	ldur	x9, [x29, #-56]
  405494:	ldrb	w10, [x9]
  405498:	mov	w9, w10
  40549c:	ldrh	w10, [x8, x9, lsl #1]
  4054a0:	tbz	w10, #11, 4054fc <ferror@plt+0x3e9c>
  4054a4:	b	4054a8 <ferror@plt+0x3e48>
  4054a8:	ldur	x8, [x29, #-56]
  4054ac:	ldrb	w9, [x8]
  4054b0:	subs	w0, w9, #0x30
  4054b4:	bl	40bc80 <ferror@plt+0xa620>
  4054b8:	ldr	q1, [sp, #80]
  4054bc:	bl	408b10 <ferror@plt+0x74b0>
  4054c0:	ldur	q1, [x29, #-48]
  4054c4:	str	q0, [sp, #48]
  4054c8:	mov	v0.16b, v1.16b
  4054cc:	ldr	q1, [sp, #48]
  4054d0:	bl	405804 <ferror@plt+0x41a4>
  4054d4:	stur	q0, [x29, #-48]
  4054d8:	ldr	q0, [sp, #80]
  4054dc:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  4054e0:	ldr	q1, [x8, #1632]
  4054e4:	bl	407410 <ferror@plt+0x5db0>
  4054e8:	str	q0, [sp, #80]
  4054ec:	ldur	x8, [x29, #-56]
  4054f0:	add	x8, x8, #0x1
  4054f4:	stur	x8, [x29, #-56]
  4054f8:	b	405488 <ferror@plt+0x3e28>
  4054fc:	ldur	x8, [x29, #-56]
  405500:	ldrb	w9, [x8]
  405504:	cbnz	w9, 40554c <ferror@plt+0x3eec>
  405508:	b	40550c <ferror@plt+0x3eac>
  40550c:	ldr	w8, [sp, #76]
  405510:	cbz	w8, 405530 <ferror@plt+0x3ed0>
  405514:	b	405518 <ferror@plt+0x3eb8>
  405518:	ldur	q1, [x29, #-48]
  40551c:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  405520:	ldr	q0, [x8, #1616]
  405524:	bl	40a044 <ferror@plt+0x89e4>
  405528:	str	q0, [sp, #32]
  40552c:	b	40553c <ferror@plt+0x3edc>
  405530:	ldur	q0, [x29, #-48]
  405534:	str	q0, [sp, #32]
  405538:	b	40553c <ferror@plt+0x3edc>
  40553c:	ldr	q0, [sp, #32]
  405540:	bl	40be08 <ferror@plt+0xa7a8>
  405544:	stur	d0, [x29, #-8]
  405548:	b	4056a4 <ferror@plt+0x4044>
  40554c:	ldur	x8, [x29, #-56]
  405550:	ldrb	w9, [x8]
  405554:	subs	w9, w9, #0x2e
  405558:	b.eq	405594 <ferror@plt+0x3f34>  // b.none
  40555c:	b	405560 <ferror@plt+0x3f00>
  405560:	ldur	x8, [x29, #-56]
  405564:	ldrb	w9, [x8]
  405568:	subs	w9, w9, #0x2c
  40556c:	b.eq	405594 <ferror@plt+0x3f34>  // b.none
  405570:	b	405574 <ferror@plt+0x3f14>
  405574:	ldur	x3, [x29, #-24]
  405578:	ldur	x4, [x29, #-16]
  40557c:	adrp	x2, 40d000 <ferror@plt+0xb9a0>
  405580:	add	x2, x2, #0x670
  405584:	mov	w0, #0x1                   	// #1
  405588:	mov	w1, #0x16                  	// #22
  40558c:	bl	401430 <error@plt>
  405590:	b	405594 <ferror@plt+0x3f34>
  405594:	ldur	x8, [x29, #-56]
  405598:	add	x8, x8, #0x1
  40559c:	stur	x8, [x29, #-56]
  4055a0:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  4055a4:	ldr	q0, [x8, #1600]
  4055a8:	str	q0, [sp, #80]
  4055ac:	b	4055b0 <ferror@plt+0x3f50>
  4055b0:	bl	401580 <__ctype_b_loc@plt>
  4055b4:	ldr	x8, [x0]
  4055b8:	ldur	x9, [x29, #-56]
  4055bc:	ldrb	w10, [x9]
  4055c0:	mov	w9, w10
  4055c4:	ldrh	w10, [x8, x9, lsl #1]
  4055c8:	tbz	w10, #11, 405624 <ferror@plt+0x3fc4>
  4055cc:	b	4055d0 <ferror@plt+0x3f70>
  4055d0:	ldur	x8, [x29, #-56]
  4055d4:	ldrb	w9, [x8]
  4055d8:	subs	w0, w9, #0x30
  4055dc:	bl	40bc80 <ferror@plt+0xa620>
  4055e0:	ldr	q1, [sp, #80]
  4055e4:	bl	408b10 <ferror@plt+0x74b0>
  4055e8:	ldur	q1, [x29, #-48]
  4055ec:	str	q0, [sp, #16]
  4055f0:	mov	v0.16b, v1.16b
  4055f4:	ldr	q1, [sp, #16]
  4055f8:	bl	405804 <ferror@plt+0x41a4>
  4055fc:	stur	q0, [x29, #-48]
  405600:	ldr	q0, [sp, #80]
  405604:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  405608:	ldr	q1, [x8, #1632]
  40560c:	bl	407410 <ferror@plt+0x5db0>
  405610:	str	q0, [sp, #80]
  405614:	ldur	x8, [x29, #-56]
  405618:	add	x8, x8, #0x1
  40561c:	stur	x8, [x29, #-56]
  405620:	b	4055b0 <ferror@plt+0x3f50>
  405624:	ldur	x8, [x29, #-56]
  405628:	ldrb	w9, [x8]
  40562c:	cbnz	w9, 405674 <ferror@plt+0x4014>
  405630:	b	405634 <ferror@plt+0x3fd4>
  405634:	ldr	w8, [sp, #76]
  405638:	cbz	w8, 405658 <ferror@plt+0x3ff8>
  40563c:	b	405640 <ferror@plt+0x3fe0>
  405640:	ldur	q1, [x29, #-48]
  405644:	adrp	x8, 40d000 <ferror@plt+0xb9a0>
  405648:	ldr	q0, [x8, #1616]
  40564c:	bl	40a044 <ferror@plt+0x89e4>
  405650:	str	q0, [sp]
  405654:	b	405664 <ferror@plt+0x4004>
  405658:	ldur	q0, [x29, #-48]
  40565c:	str	q0, [sp]
  405660:	b	405664 <ferror@plt+0x4004>
  405664:	ldr	q0, [sp]
  405668:	bl	40be08 <ferror@plt+0xa7a8>
  40566c:	stur	d0, [x29, #-8]
  405670:	b	4056a4 <ferror@plt+0x4044>
  405674:	b	405678 <ferror@plt+0x4018>
  405678:	bl	401600 <__errno_location@plt>
  40567c:	ldr	w1, [x0]
  405680:	ldur	x3, [x29, #-24]
  405684:	ldur	x4, [x29, #-16]
  405688:	adrp	x2, 40d000 <ferror@plt+0xb9a0>
  40568c:	add	x2, x2, #0x670
  405690:	mov	w0, #0x1                   	// #1
  405694:	bl	401430 <error@plt>
  405698:	mov	x8, xzr
  40569c:	stur	x8, [x29, #-8]
  4056a0:	b	4056a4 <ferror@plt+0x4044>
  4056a4:	ldur	d0, [x29, #-8]
  4056a8:	ldp	x29, x30, [sp, #160]
  4056ac:	add	sp, sp, #0xb0
  4056b0:	ret
  4056b4:	sub	sp, sp, #0x30
  4056b8:	stp	x29, x30, [sp, #32]
  4056bc:	add	x29, sp, #0x20
  4056c0:	str	x0, [sp, #16]
  4056c4:	ldr	x0, [sp, #16]
  4056c8:	bl	401490 <__fpending@plt>
  4056cc:	cmp	x0, #0x0
  4056d0:	cset	w8, ne  // ne = any
  4056d4:	and	w8, w8, #0x1
  4056d8:	str	w8, [sp, #12]
  4056dc:	ldr	x0, [sp, #16]
  4056e0:	bl	401660 <ferror@plt>
  4056e4:	cmp	w0, #0x0
  4056e8:	cset	w8, ne  // ne = any
  4056ec:	and	w8, w8, #0x1
  4056f0:	str	w8, [sp, #8]
  4056f4:	ldr	x0, [sp, #16]
  4056f8:	bl	4014b0 <fclose@plt>
  4056fc:	cmp	w0, #0x0
  405700:	cset	w8, ne  // ne = any
  405704:	and	w8, w8, #0x1
  405708:	str	w8, [sp, #4]
  40570c:	ldr	w8, [sp, #8]
  405710:	cbnz	w8, 405734 <ferror@plt+0x40d4>
  405714:	ldr	w8, [sp, #4]
  405718:	cbz	w8, 405760 <ferror@plt+0x4100>
  40571c:	ldr	w8, [sp, #12]
  405720:	cbnz	w8, 405734 <ferror@plt+0x40d4>
  405724:	bl	401600 <__errno_location@plt>
  405728:	ldr	w8, [x0]
  40572c:	cmp	w8, #0x9
  405730:	b.eq	405760 <ferror@plt+0x4100>  // b.none
  405734:	ldr	w8, [sp, #4]
  405738:	cbnz	w8, 405754 <ferror@plt+0x40f4>
  40573c:	bl	401600 <__errno_location@plt>
  405740:	ldr	w8, [x0]
  405744:	cmp	w8, #0x20
  405748:	b.eq	405754 <ferror@plt+0x40f4>  // b.none
  40574c:	bl	401600 <__errno_location@plt>
  405750:	str	wzr, [x0]
  405754:	mov	w8, #0xffffffff            	// #-1
  405758:	stur	w8, [x29, #-4]
  40575c:	b	405764 <ferror@plt+0x4104>
  405760:	stur	wzr, [x29, #-4]
  405764:	ldur	w0, [x29, #-4]
  405768:	ldp	x29, x30, [sp, #32]
  40576c:	add	sp, sp, #0x30
  405770:	ret
  405774:	sub	sp, sp, #0x20
  405778:	stp	x29, x30, [sp, #16]
  40577c:	add	x29, sp, #0x10
  405780:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  405784:	add	x8, x8, #0x198
  405788:	ldr	x0, [x8]
  40578c:	bl	4056b4 <ferror@plt+0x4054>
  405790:	cbz	w0, 4057dc <ferror@plt+0x417c>
  405794:	bl	401600 <__errno_location@plt>
  405798:	ldr	w8, [x0]
  40579c:	cmp	w8, #0x20
  4057a0:	b.eq	4057dc <ferror@plt+0x417c>  // b.none
  4057a4:	adrp	x0, 40d000 <ferror@plt+0xb9a0>
  4057a8:	add	x0, x0, #0x679
  4057ac:	bl	401610 <gettext@plt>
  4057b0:	str	x0, [sp, #8]
  4057b4:	bl	401600 <__errno_location@plt>
  4057b8:	ldr	w1, [x0]
  4057bc:	ldr	x3, [sp, #8]
  4057c0:	mov	w8, wzr
  4057c4:	mov	w0, w8
  4057c8:	adrp	x2, 40c000 <ferror@plt+0xa9a0>
  4057cc:	add	x2, x2, #0xe19
  4057d0:	bl	401430 <error@plt>
  4057d4:	mov	w0, #0x1                   	// #1
  4057d8:	bl	4013f0 <_exit@plt>
  4057dc:	adrp	x8, 41e000 <ferror@plt+0x1c9a0>
  4057e0:	add	x8, x8, #0x180
  4057e4:	ldr	x0, [x8]
  4057e8:	bl	4056b4 <ferror@plt+0x4054>
  4057ec:	cbz	w0, 4057f8 <ferror@plt+0x4198>
  4057f0:	mov	w0, #0x1                   	// #1
  4057f4:	bl	4013f0 <_exit@plt>
  4057f8:	ldp	x29, x30, [sp, #16]
  4057fc:	add	sp, sp, #0x20
  405800:	ret
  405804:	stp	x29, x30, [sp, #-400]!
  405808:	mov	x29, sp
  40580c:	str	q0, [sp, #32]
  405810:	str	q1, [sp, #16]
  405814:	str	wzr, [sp, #356]
  405818:	str	xzr, [sp, #304]
  40581c:	mrs	x0, fpcr
  405820:	str	x0, [sp, #304]
  405824:	ldr	q0, [sp, #32]
  405828:	str	q0, [sp, #80]
  40582c:	ldr	x0, [sp, #80]
  405830:	str	x0, [sp, #360]
  405834:	ldr	x0, [sp, #88]
  405838:	ubfx	x0, x0, #0, #48
  40583c:	str	x0, [sp, #376]
  405840:	ldrh	w0, [sp, #94]
  405844:	ubfx	x0, x0, #0, #15
  405848:	and	w0, w0, #0xffff
  40584c:	and	x0, x0, #0xffff
  405850:	str	x0, [sp, #296]
  405854:	ldrb	w0, [sp, #95]
  405858:	ubfx	x0, x0, #7, #1
  40585c:	and	w0, w0, #0xff
  405860:	and	x0, x0, #0xff
  405864:	str	x0, [sp, #288]
  405868:	ldr	x0, [sp, #376]
  40586c:	lsl	x1, x0, #3
  405870:	ldr	x0, [sp, #360]
  405874:	lsr	x0, x0, #61
  405878:	orr	x0, x1, x0
  40587c:	str	x0, [sp, #376]
  405880:	ldr	x0, [sp, #360]
  405884:	lsl	x0, x0, #3
  405888:	str	x0, [sp, #360]
  40588c:	ldr	q0, [sp, #16]
  405890:	str	q0, [sp, #64]
  405894:	ldr	x0, [sp, #64]
  405898:	str	x0, [sp, #368]
  40589c:	ldr	x0, [sp, #72]
  4058a0:	ubfx	x0, x0, #0, #48
  4058a4:	str	x0, [sp, #392]
  4058a8:	ldrh	w0, [sp, #78]
  4058ac:	ubfx	x0, x0, #0, #15
  4058b0:	and	w0, w0, #0xffff
  4058b4:	and	x0, x0, #0xffff
  4058b8:	str	x0, [sp, #280]
  4058bc:	ldrb	w0, [sp, #79]
  4058c0:	ubfx	x0, x0, #7, #1
  4058c4:	and	w0, w0, #0xff
  4058c8:	and	x0, x0, #0xff
  4058cc:	str	x0, [sp, #272]
  4058d0:	ldr	x0, [sp, #392]
  4058d4:	lsl	x1, x0, #3
  4058d8:	ldr	x0, [sp, #368]
  4058dc:	lsr	x0, x0, #61
  4058e0:	orr	x0, x1, x0
  4058e4:	str	x0, [sp, #392]
  4058e8:	ldr	x0, [sp, #368]
  4058ec:	lsl	x0, x0, #3
  4058f0:	str	x0, [sp, #368]
  4058f4:	ldr	x1, [sp, #288]
  4058f8:	ldr	x0, [sp, #272]
  4058fc:	cmp	x1, x0
  405900:	b.ne	4063e8 <ferror@plt+0x4d88>  // b.any
  405904:	ldr	x0, [sp, #288]
  405908:	str	x0, [sp, #384]
  40590c:	ldr	x0, [sp, #296]
  405910:	mov	w1, w0
  405914:	ldr	x0, [sp, #280]
  405918:	sub	w0, w1, w0
  40591c:	str	w0, [sp, #324]
  405920:	ldr	w0, [sp, #324]
  405924:	cmp	w0, #0x0
  405928:	b.le	405c28 <ferror@plt+0x45c8>
  40592c:	ldr	x0, [sp, #296]
  405930:	str	x0, [sp, #344]
  405934:	ldr	x0, [sp, #280]
  405938:	cmp	x0, #0x0
  40593c:	b.ne	405a6c <ferror@plt+0x440c>  // b.any
  405940:	ldr	x1, [sp, #392]
  405944:	ldr	x0, [sp, #368]
  405948:	orr	x0, x1, x0
  40594c:	cmp	x0, #0x0
  405950:	b.ne	4059a8 <ferror@plt+0x4348>  // b.any
  405954:	ldr	x1, [sp, #296]
  405958:	mov	x0, #0x7fff                	// #32767
  40595c:	cmp	x1, x0
  405960:	b.ne	405994 <ferror@plt+0x4334>  // b.any
  405964:	ldr	x1, [sp, #376]
  405968:	ldr	x0, [sp, #360]
  40596c:	orr	x0, x1, x0
  405970:	cmp	x0, #0x0
  405974:	b.eq	405994 <ferror@plt+0x4334>  // b.none
  405978:	ldr	x0, [sp, #376]
  40597c:	and	x0, x0, #0x4000000000000
  405980:	cmp	x0, #0x0
  405984:	b.ne	405994 <ferror@plt+0x4334>  // b.any
  405988:	ldr	w0, [sp, #356]
  40598c:	orr	w0, w0, #0x1
  405990:	str	w0, [sp, #356]
  405994:	ldr	x0, [sp, #360]
  405998:	str	x0, [sp, #336]
  40599c:	ldr	x0, [sp, #376]
  4059a0:	str	x0, [sp, #328]
  4059a4:	b	4070bc <ferror@plt+0x5a5c>
  4059a8:	ldr	w0, [sp, #324]
  4059ac:	sub	w0, w0, #0x1
  4059b0:	str	w0, [sp, #324]
  4059b4:	ldr	w0, [sp, #324]
  4059b8:	cmp	w0, #0x0
  4059bc:	b.ne	405a08 <ferror@plt+0x43a8>  // b.any
  4059c0:	ldr	x1, [sp, #360]
  4059c4:	ldr	x0, [sp, #368]
  4059c8:	add	x0, x1, x0
  4059cc:	str	x0, [sp, #160]
  4059d0:	ldr	x1, [sp, #376]
  4059d4:	ldr	x0, [sp, #392]
  4059d8:	add	x1, x1, x0
  4059dc:	ldr	x2, [sp, #160]
  4059e0:	ldr	x0, [sp, #360]
  4059e4:	cmp	x2, x0
  4059e8:	cset	w0, cc  // cc = lo, ul, last
  4059ec:	and	w0, w0, #0xff
  4059f0:	and	x0, x0, #0xff
  4059f4:	add	x0, x1, x0
  4059f8:	str	x0, [sp, #328]
  4059fc:	ldr	x0, [sp, #160]
  405a00:	str	x0, [sp, #336]
  405a04:	b	4062f0 <ferror@plt+0x4c90>
  405a08:	ldr	x1, [sp, #296]
  405a0c:	mov	x0, #0x7fff                	// #32767
  405a10:	cmp	x1, x0
  405a14:	b.ne	405ae0 <ferror@plt+0x4480>  // b.any
  405a18:	ldr	x1, [sp, #296]
  405a1c:	mov	x0, #0x7fff                	// #32767
  405a20:	cmp	x1, x0
  405a24:	b.ne	405a58 <ferror@plt+0x43f8>  // b.any
  405a28:	ldr	x1, [sp, #376]
  405a2c:	ldr	x0, [sp, #360]
  405a30:	orr	x0, x1, x0
  405a34:	cmp	x0, #0x0
  405a38:	b.eq	405a58 <ferror@plt+0x43f8>  // b.none
  405a3c:	ldr	x0, [sp, #376]
  405a40:	and	x0, x0, #0x4000000000000
  405a44:	cmp	x0, #0x0
  405a48:	b.ne	405a58 <ferror@plt+0x43f8>  // b.any
  405a4c:	ldr	w0, [sp, #356]
  405a50:	orr	w0, w0, #0x1
  405a54:	str	w0, [sp, #356]
  405a58:	ldr	x0, [sp, #360]
  405a5c:	str	x0, [sp, #336]
  405a60:	ldr	x0, [sp, #376]
  405a64:	str	x0, [sp, #328]
  405a68:	b	4070bc <ferror@plt+0x5a5c>
  405a6c:	ldr	x1, [sp, #296]
  405a70:	mov	x0, #0x7fff                	// #32767
  405a74:	cmp	x1, x0
  405a78:	b.ne	405ad0 <ferror@plt+0x4470>  // b.any
  405a7c:	ldr	x1, [sp, #296]
  405a80:	mov	x0, #0x7fff                	// #32767
  405a84:	cmp	x1, x0
  405a88:	b.ne	405abc <ferror@plt+0x445c>  // b.any
  405a8c:	ldr	x1, [sp, #376]
  405a90:	ldr	x0, [sp, #360]
  405a94:	orr	x0, x1, x0
  405a98:	cmp	x0, #0x0
  405a9c:	b.eq	405abc <ferror@plt+0x445c>  // b.none
  405aa0:	ldr	x0, [sp, #376]
  405aa4:	and	x0, x0, #0x4000000000000
  405aa8:	cmp	x0, #0x0
  405aac:	b.ne	405abc <ferror@plt+0x445c>  // b.any
  405ab0:	ldr	w0, [sp, #356]
  405ab4:	orr	w0, w0, #0x1
  405ab8:	str	w0, [sp, #356]
  405abc:	ldr	x0, [sp, #360]
  405ac0:	str	x0, [sp, #336]
  405ac4:	ldr	x0, [sp, #376]
  405ac8:	str	x0, [sp, #328]
  405acc:	b	4070bc <ferror@plt+0x5a5c>
  405ad0:	ldr	x0, [sp, #392]
  405ad4:	orr	x0, x0, #0x8000000000000
  405ad8:	str	x0, [sp, #392]
  405adc:	b	405ae4 <ferror@plt+0x4484>
  405ae0:	nop
  405ae4:	ldr	w0, [sp, #324]
  405ae8:	cmp	w0, #0x74
  405aec:	b.gt	405bc0 <ferror@plt+0x4560>
  405af0:	ldr	w0, [sp, #324]
  405af4:	cmp	w0, #0x3f
  405af8:	b.gt	405b60 <ferror@plt+0x4500>
  405afc:	mov	w1, #0x40                  	// #64
  405b00:	ldr	w0, [sp, #324]
  405b04:	sub	w0, w1, w0
  405b08:	ldr	x1, [sp, #392]
  405b0c:	lsl	x1, x1, x0
  405b10:	ldr	w0, [sp, #324]
  405b14:	ldr	x2, [sp, #368]
  405b18:	lsr	x0, x2, x0
  405b1c:	orr	x1, x1, x0
  405b20:	mov	w2, #0x40                  	// #64
  405b24:	ldr	w0, [sp, #324]
  405b28:	sub	w0, w2, w0
  405b2c:	ldr	x2, [sp, #368]
  405b30:	lsl	x0, x2, x0
  405b34:	cmp	x0, #0x0
  405b38:	cset	w0, ne  // ne = any
  405b3c:	and	w0, w0, #0xff
  405b40:	sxtw	x0, w0
  405b44:	orr	x0, x1, x0
  405b48:	str	x0, [sp, #368]
  405b4c:	ldr	w0, [sp, #324]
  405b50:	ldr	x1, [sp, #392]
  405b54:	lsr	x0, x1, x0
  405b58:	str	x0, [sp, #392]
  405b5c:	b	405be0 <ferror@plt+0x4580>
  405b60:	ldr	w0, [sp, #324]
  405b64:	sub	w0, w0, #0x40
  405b68:	ldr	x1, [sp, #392]
  405b6c:	lsr	x1, x1, x0
  405b70:	ldr	w0, [sp, #324]
  405b74:	cmp	w0, #0x40
  405b78:	b.eq	405b94 <ferror@plt+0x4534>  // b.none
  405b7c:	mov	w2, #0x80                  	// #128
  405b80:	ldr	w0, [sp, #324]
  405b84:	sub	w0, w2, w0
  405b88:	ldr	x2, [sp, #392]
  405b8c:	lsl	x0, x2, x0
  405b90:	b	405b98 <ferror@plt+0x4538>
  405b94:	mov	x0, #0x0                   	// #0
  405b98:	ldr	x2, [sp, #368]
  405b9c:	orr	x0, x0, x2
  405ba0:	cmp	x0, #0x0
  405ba4:	cset	w0, ne  // ne = any
  405ba8:	and	w0, w0, #0xff
  405bac:	and	x0, x0, #0xff
  405bb0:	orr	x0, x1, x0
  405bb4:	str	x0, [sp, #368]
  405bb8:	str	xzr, [sp, #392]
  405bbc:	b	405be0 <ferror@plt+0x4580>
  405bc0:	ldr	x1, [sp, #392]
  405bc4:	ldr	x0, [sp, #368]
  405bc8:	orr	x0, x1, x0
  405bcc:	cmp	x0, #0x0
  405bd0:	b.eq	405be0 <ferror@plt+0x4580>  // b.none
  405bd4:	mov	x0, #0x1                   	// #1
  405bd8:	str	x0, [sp, #368]
  405bdc:	str	xzr, [sp, #392]
  405be0:	ldr	x1, [sp, #360]
  405be4:	ldr	x0, [sp, #368]
  405be8:	add	x0, x1, x0
  405bec:	str	x0, [sp, #152]
  405bf0:	ldr	x1, [sp, #376]
  405bf4:	ldr	x0, [sp, #392]
  405bf8:	add	x1, x1, x0
  405bfc:	ldr	x2, [sp, #152]
  405c00:	ldr	x0, [sp, #360]
  405c04:	cmp	x2, x0
  405c08:	cset	w0, cc  // cc = lo, ul, last
  405c0c:	and	w0, w0, #0xff
  405c10:	and	x0, x0, #0xff
  405c14:	add	x0, x1, x0
  405c18:	str	x0, [sp, #328]
  405c1c:	ldr	x0, [sp, #152]
  405c20:	str	x0, [sp, #336]
  405c24:	b	4062f0 <ferror@plt+0x4c90>
  405c28:	ldr	w0, [sp, #324]
  405c2c:	cmp	w0, #0x0
  405c30:	b.ge	405f3c <ferror@plt+0x48dc>  // b.tcont
  405c34:	ldr	w0, [sp, #324]
  405c38:	neg	w0, w0
  405c3c:	str	w0, [sp, #324]
  405c40:	ldr	x0, [sp, #280]
  405c44:	str	x0, [sp, #344]
  405c48:	ldr	x0, [sp, #296]
  405c4c:	cmp	x0, #0x0
  405c50:	b.ne	405d80 <ferror@plt+0x4720>  // b.any
  405c54:	ldr	x1, [sp, #376]
  405c58:	ldr	x0, [sp, #360]
  405c5c:	orr	x0, x1, x0
  405c60:	cmp	x0, #0x0
  405c64:	b.ne	405cbc <ferror@plt+0x465c>  // b.any
  405c68:	ldr	x1, [sp, #280]
  405c6c:	mov	x0, #0x7fff                	// #32767
  405c70:	cmp	x1, x0
  405c74:	b.ne	405ca8 <ferror@plt+0x4648>  // b.any
  405c78:	ldr	x1, [sp, #392]
  405c7c:	ldr	x0, [sp, #368]
  405c80:	orr	x0, x1, x0
  405c84:	cmp	x0, #0x0
  405c88:	b.eq	405ca8 <ferror@plt+0x4648>  // b.none
  405c8c:	ldr	x0, [sp, #392]
  405c90:	and	x0, x0, #0x4000000000000
  405c94:	cmp	x0, #0x0
  405c98:	b.ne	405ca8 <ferror@plt+0x4648>  // b.any
  405c9c:	ldr	w0, [sp, #356]
  405ca0:	orr	w0, w0, #0x1
  405ca4:	str	w0, [sp, #356]
  405ca8:	ldr	x0, [sp, #368]
  405cac:	str	x0, [sp, #336]
  405cb0:	ldr	x0, [sp, #392]
  405cb4:	str	x0, [sp, #328]
  405cb8:	b	4070bc <ferror@plt+0x5a5c>
  405cbc:	ldr	w0, [sp, #324]
  405cc0:	sub	w0, w0, #0x1
  405cc4:	str	w0, [sp, #324]
  405cc8:	ldr	w0, [sp, #324]
  405ccc:	cmp	w0, #0x0
  405cd0:	b.ne	405d1c <ferror@plt+0x46bc>  // b.any
  405cd4:	ldr	x1, [sp, #368]
  405cd8:	ldr	x0, [sp, #360]
  405cdc:	add	x0, x1, x0
  405ce0:	str	x0, [sp, #176]
  405ce4:	ldr	x1, [sp, #392]
  405ce8:	ldr	x0, [sp, #376]
  405cec:	add	x1, x1, x0
  405cf0:	ldr	x2, [sp, #176]
  405cf4:	ldr	x0, [sp, #368]
  405cf8:	cmp	x2, x0
  405cfc:	cset	w0, cc  // cc = lo, ul, last
  405d00:	and	w0, w0, #0xff
  405d04:	and	x0, x0, #0xff
  405d08:	add	x0, x1, x0
  405d0c:	str	x0, [sp, #328]
  405d10:	ldr	x0, [sp, #176]
  405d14:	str	x0, [sp, #336]
  405d18:	b	4062f0 <ferror@plt+0x4c90>
  405d1c:	ldr	x1, [sp, #280]
  405d20:	mov	x0, #0x7fff                	// #32767
  405d24:	cmp	x1, x0
  405d28:	b.ne	405df4 <ferror@plt+0x4794>  // b.any
  405d2c:	ldr	x1, [sp, #280]
  405d30:	mov	x0, #0x7fff                	// #32767
  405d34:	cmp	x1, x0
  405d38:	b.ne	405d6c <ferror@plt+0x470c>  // b.any
  405d3c:	ldr	x1, [sp, #392]
  405d40:	ldr	x0, [sp, #368]
  405d44:	orr	x0, x1, x0
  405d48:	cmp	x0, #0x0
  405d4c:	b.eq	405d6c <ferror@plt+0x470c>  // b.none
  405d50:	ldr	x0, [sp, #392]
  405d54:	and	x0, x0, #0x4000000000000
  405d58:	cmp	x0, #0x0
  405d5c:	b.ne	405d6c <ferror@plt+0x470c>  // b.any
  405d60:	ldr	w0, [sp, #356]
  405d64:	orr	w0, w0, #0x1
  405d68:	str	w0, [sp, #356]
  405d6c:	ldr	x0, [sp, #368]
  405d70:	str	x0, [sp, #336]
  405d74:	ldr	x0, [sp, #392]
  405d78:	str	x0, [sp, #328]
  405d7c:	b	4070bc <ferror@plt+0x5a5c>
  405d80:	ldr	x1, [sp, #280]
  405d84:	mov	x0, #0x7fff                	// #32767
  405d88:	cmp	x1, x0
  405d8c:	b.ne	405de4 <ferror@plt+0x4784>  // b.any
  405d90:	ldr	x1, [sp, #280]
  405d94:	mov	x0, #0x7fff                	// #32767
  405d98:	cmp	x1, x0
  405d9c:	b.ne	405dd0 <ferror@plt+0x4770>  // b.any
  405da0:	ldr	x1, [sp, #392]
  405da4:	ldr	x0, [sp, #368]
  405da8:	orr	x0, x1, x0
  405dac:	cmp	x0, #0x0
  405db0:	b.eq	405dd0 <ferror@plt+0x4770>  // b.none
  405db4:	ldr	x0, [sp, #392]
  405db8:	and	x0, x0, #0x4000000000000
  405dbc:	cmp	x0, #0x0
  405dc0:	b.ne	405dd0 <ferror@plt+0x4770>  // b.any
  405dc4:	ldr	w0, [sp, #356]
  405dc8:	orr	w0, w0, #0x1
  405dcc:	str	w0, [sp, #356]
  405dd0:	ldr	x0, [sp, #368]
  405dd4:	str	x0, [sp, #336]
  405dd8:	ldr	x0, [sp, #392]
  405ddc:	str	x0, [sp, #328]
  405de0:	b	4070bc <ferror@plt+0x5a5c>
  405de4:	ldr	x0, [sp, #376]
  405de8:	orr	x0, x0, #0x8000000000000
  405dec:	str	x0, [sp, #376]
  405df0:	b	405df8 <ferror@plt+0x4798>
  405df4:	nop
  405df8:	ldr	w0, [sp, #324]
  405dfc:	cmp	w0, #0x74
  405e00:	b.gt	405ed4 <ferror@plt+0x4874>
  405e04:	ldr	w0, [sp, #324]
  405e08:	cmp	w0, #0x3f
  405e0c:	b.gt	405e74 <ferror@plt+0x4814>
  405e10:	mov	w1, #0x40                  	// #64
  405e14:	ldr	w0, [sp, #324]
  405e18:	sub	w0, w1, w0
  405e1c:	ldr	x1, [sp, #376]
  405e20:	lsl	x1, x1, x0
  405e24:	ldr	w0, [sp, #324]
  405e28:	ldr	x2, [sp, #360]
  405e2c:	lsr	x0, x2, x0
  405e30:	orr	x1, x1, x0
  405e34:	mov	w2, #0x40                  	// #64
  405e38:	ldr	w0, [sp, #324]
  405e3c:	sub	w0, w2, w0
  405e40:	ldr	x2, [sp, #360]
  405e44:	lsl	x0, x2, x0
  405e48:	cmp	x0, #0x0
  405e4c:	cset	w0, ne  // ne = any
  405e50:	and	w0, w0, #0xff
  405e54:	sxtw	x0, w0
  405e58:	orr	x0, x1, x0
  405e5c:	str	x0, [sp, #360]
  405e60:	ldr	w0, [sp, #324]
  405e64:	ldr	x1, [sp, #376]
  405e68:	lsr	x0, x1, x0
  405e6c:	str	x0, [sp, #376]
  405e70:	b	405ef4 <ferror@plt+0x4894>
  405e74:	ldr	w0, [sp, #324]
  405e78:	sub	w0, w0, #0x40
  405e7c:	ldr	x1, [sp, #376]
  405e80:	lsr	x1, x1, x0
  405e84:	ldr	w0, [sp, #324]
  405e88:	cmp	w0, #0x40
  405e8c:	b.eq	405ea8 <ferror@plt+0x4848>  // b.none
  405e90:	mov	w2, #0x80                  	// #128
  405e94:	ldr	w0, [sp, #324]
  405e98:	sub	w0, w2, w0
  405e9c:	ldr	x2, [sp, #376]
  405ea0:	lsl	x0, x2, x0
  405ea4:	b	405eac <ferror@plt+0x484c>
  405ea8:	mov	x0, #0x0                   	// #0
  405eac:	ldr	x2, [sp, #360]
  405eb0:	orr	x0, x0, x2
  405eb4:	cmp	x0, #0x0
  405eb8:	cset	w0, ne  // ne = any
  405ebc:	and	w0, w0, #0xff
  405ec0:	and	x0, x0, #0xff
  405ec4:	orr	x0, x1, x0
  405ec8:	str	x0, [sp, #360]
  405ecc:	str	xzr, [sp, #376]
  405ed0:	b	405ef4 <ferror@plt+0x4894>
  405ed4:	ldr	x1, [sp, #376]
  405ed8:	ldr	x0, [sp, #360]
  405edc:	orr	x0, x1, x0
  405ee0:	cmp	x0, #0x0
  405ee4:	b.eq	405ef4 <ferror@plt+0x4894>  // b.none
  405ee8:	mov	x0, #0x1                   	// #1
  405eec:	str	x0, [sp, #360]
  405ef0:	str	xzr, [sp, #376]
  405ef4:	ldr	x1, [sp, #368]
  405ef8:	ldr	x0, [sp, #360]
  405efc:	add	x0, x1, x0
  405f00:	str	x0, [sp, #168]
  405f04:	ldr	x1, [sp, #392]
  405f08:	ldr	x0, [sp, #376]
  405f0c:	add	x1, x1, x0
  405f10:	ldr	x2, [sp, #168]
  405f14:	ldr	x0, [sp, #368]
  405f18:	cmp	x2, x0
  405f1c:	cset	w0, cc  // cc = lo, ul, last
  405f20:	and	w0, w0, #0xff
  405f24:	and	x0, x0, #0xff
  405f28:	add	x0, x1, x0
  405f2c:	str	x0, [sp, #328]
  405f30:	ldr	x0, [sp, #168]
  405f34:	str	x0, [sp, #336]
  405f38:	b	4062f0 <ferror@plt+0x4c90>
  405f3c:	ldr	x0, [sp, #296]
  405f40:	add	x0, x0, #0x1
  405f44:	and	x0, x0, #0x7ffe
  405f48:	cmp	x0, #0x0
  405f4c:	b.ne	4061d0 <ferror@plt+0x4b70>  // b.any
  405f50:	ldr	x0, [sp, #296]
  405f54:	cmp	x0, #0x0
  405f58:	b.ne	40602c <ferror@plt+0x49cc>  // b.any
  405f5c:	str	xzr, [sp, #344]
  405f60:	ldr	x1, [sp, #376]
  405f64:	ldr	x0, [sp, #360]
  405f68:	orr	x0, x1, x0
  405f6c:	cmp	x0, #0x0
  405f70:	b.ne	405f98 <ferror@plt+0x4938>  // b.any
  405f74:	ldr	x1, [sp, #392]
  405f78:	ldr	x0, [sp, #368]
  405f7c:	orr	x0, x1, x0
  405f80:	cmp	x0, #0x0
  405f84:	ldr	x0, [sp, #368]
  405f88:	str	x0, [sp, #336]
  405f8c:	ldr	x0, [sp, #392]
  405f90:	str	x0, [sp, #328]
  405f94:	b	4070bc <ferror@plt+0x5a5c>
  405f98:	ldr	x1, [sp, #392]
  405f9c:	ldr	x0, [sp, #368]
  405fa0:	orr	x0, x1, x0
  405fa4:	cmp	x0, #0x0
  405fa8:	b.ne	405fc0 <ferror@plt+0x4960>  // b.any
  405fac:	ldr	x0, [sp, #360]
  405fb0:	str	x0, [sp, #336]
  405fb4:	ldr	x0, [sp, #376]
  405fb8:	str	x0, [sp, #328]
  405fbc:	b	4070bc <ferror@plt+0x5a5c>
  405fc0:	ldr	x1, [sp, #360]
  405fc4:	ldr	x0, [sp, #368]
  405fc8:	add	x0, x1, x0
  405fcc:	str	x0, [sp, #184]
  405fd0:	ldr	x1, [sp, #376]
  405fd4:	ldr	x0, [sp, #392]
  405fd8:	add	x1, x1, x0
  405fdc:	ldr	x2, [sp, #184]
  405fe0:	ldr	x0, [sp, #360]
  405fe4:	cmp	x2, x0
  405fe8:	cset	w0, cc  // cc = lo, ul, last
  405fec:	and	w0, w0, #0xff
  405ff0:	and	x0, x0, #0xff
  405ff4:	add	x0, x1, x0
  405ff8:	str	x0, [sp, #328]
  405ffc:	ldr	x0, [sp, #184]
  406000:	str	x0, [sp, #336]
  406004:	ldr	x0, [sp, #328]
  406008:	and	x0, x0, #0x8000000000000
  40600c:	cmp	x0, #0x0
  406010:	b.eq	407098 <ferror@plt+0x5a38>  // b.none
  406014:	ldr	x0, [sp, #328]
  406018:	and	x0, x0, #0xfff7ffffffffffff
  40601c:	str	x0, [sp, #328]
  406020:	mov	x0, #0x1                   	// #1
  406024:	str	x0, [sp, #344]
  406028:	b	407098 <ferror@plt+0x5a38>
  40602c:	ldr	x1, [sp, #296]
  406030:	mov	x0, #0x7fff                	// #32767
  406034:	cmp	x1, x0
  406038:	b.ne	40606c <ferror@plt+0x4a0c>  // b.any
  40603c:	ldr	x1, [sp, #376]
  406040:	ldr	x0, [sp, #360]
  406044:	orr	x0, x1, x0
  406048:	cmp	x0, #0x0
  40604c:	b.eq	40606c <ferror@plt+0x4a0c>  // b.none
  406050:	ldr	x0, [sp, #376]
  406054:	and	x0, x0, #0x4000000000000
  406058:	cmp	x0, #0x0
  40605c:	b.ne	40606c <ferror@plt+0x4a0c>  // b.any
  406060:	ldr	w0, [sp, #356]
  406064:	orr	w0, w0, #0x1
  406068:	str	w0, [sp, #356]
  40606c:	ldr	x1, [sp, #280]
  406070:	mov	x0, #0x7fff                	// #32767
  406074:	cmp	x1, x0
  406078:	b.ne	4060ac <ferror@plt+0x4a4c>  // b.any
  40607c:	ldr	x1, [sp, #392]
  406080:	ldr	x0, [sp, #368]
  406084:	orr	x0, x1, x0
  406088:	cmp	x0, #0x0
  40608c:	b.eq	4060ac <ferror@plt+0x4a4c>  // b.none
  406090:	ldr	x0, [sp, #392]
  406094:	and	x0, x0, #0x4000000000000
  406098:	cmp	x0, #0x0
  40609c:	b.ne	4060ac <ferror@plt+0x4a4c>  // b.any
  4060a0:	ldr	w0, [sp, #356]
  4060a4:	orr	w0, w0, #0x1
  4060a8:	str	w0, [sp, #356]
  4060ac:	mov	x0, #0x7fff                	// #32767
  4060b0:	str	x0, [sp, #344]
  4060b4:	ldr	x1, [sp, #376]
  4060b8:	ldr	x0, [sp, #360]
  4060bc:	orr	x0, x1, x0
  4060c0:	cmp	x0, #0x0
  4060c4:	b.ne	4060dc <ferror@plt+0x4a7c>  // b.any
  4060c8:	ldr	x0, [sp, #368]
  4060cc:	str	x0, [sp, #336]
  4060d0:	ldr	x0, [sp, #392]
  4060d4:	str	x0, [sp, #328]
  4060d8:	b	4070bc <ferror@plt+0x5a5c>
  4060dc:	ldr	x1, [sp, #392]
  4060e0:	ldr	x0, [sp, #368]
  4060e4:	orr	x0, x1, x0
  4060e8:	cmp	x0, #0x0
  4060ec:	b.ne	406104 <ferror@plt+0x4aa4>  // b.any
  4060f0:	ldr	x0, [sp, #360]
  4060f4:	str	x0, [sp, #336]
  4060f8:	ldr	x0, [sp, #376]
  4060fc:	str	x0, [sp, #328]
  406100:	b	4070bc <ferror@plt+0x5a5c>
  406104:	ldr	x0, [sp, #360]
  406108:	lsr	x1, x0, #3
  40610c:	ldr	x0, [sp, #376]
  406110:	lsl	x0, x0, #61
  406114:	orr	x0, x1, x0
  406118:	str	x0, [sp, #360]
  40611c:	ldr	x0, [sp, #376]
  406120:	lsr	x0, x0, #3
  406124:	str	x0, [sp, #376]
  406128:	ldr	x0, [sp, #368]
  40612c:	lsr	x1, x0, #3
  406130:	ldr	x0, [sp, #392]
  406134:	lsl	x0, x0, #61
  406138:	orr	x0, x1, x0
  40613c:	str	x0, [sp, #368]
  406140:	ldr	x0, [sp, #392]
  406144:	lsr	x0, x0, #3
  406148:	str	x0, [sp, #392]
  40614c:	ldr	x0, [sp, #376]
  406150:	and	x0, x0, #0x800000000000
  406154:	cmp	x0, #0x0
  406158:	b.eq	406188 <ferror@plt+0x4b28>  // b.none
  40615c:	ldr	x0, [sp, #392]
  406160:	and	x0, x0, #0x800000000000
  406164:	cmp	x0, #0x0
  406168:	b.ne	406188 <ferror@plt+0x4b28>  // b.any
  40616c:	ldr	x0, [sp, #272]
  406170:	str	x0, [sp, #384]
  406174:	ldr	x0, [sp, #368]
  406178:	str	x0, [sp, #336]
  40617c:	ldr	x0, [sp, #392]
  406180:	str	x0, [sp, #328]
  406184:	b	4061a0 <ferror@plt+0x4b40>
  406188:	ldr	x0, [sp, #288]
  40618c:	str	x0, [sp, #384]
  406190:	ldr	x0, [sp, #360]
  406194:	str	x0, [sp, #336]
  406198:	ldr	x0, [sp, #376]
  40619c:	str	x0, [sp, #328]
  4061a0:	mov	x0, #0x3                   	// #3
  4061a4:	str	x0, [sp, #248]
  4061a8:	ldr	x0, [sp, #328]
  4061ac:	lsl	x1, x0, #3
  4061b0:	ldr	x0, [sp, #336]
  4061b4:	lsr	x0, x0, #61
  4061b8:	orr	x0, x1, x0
  4061bc:	str	x0, [sp, #328]
  4061c0:	ldr	x0, [sp, #336]
  4061c4:	lsl	x0, x0, #3
  4061c8:	str	x0, [sp, #336]
  4061cc:	b	4070bc <ferror@plt+0x5a5c>
  4061d0:	ldr	x1, [sp, #360]
  4061d4:	ldr	x0, [sp, #368]
  4061d8:	add	x0, x1, x0
  4061dc:	str	x0, [sp, #192]
  4061e0:	ldr	x1, [sp, #376]
  4061e4:	ldr	x0, [sp, #392]
  4061e8:	add	x1, x1, x0
  4061ec:	ldr	x2, [sp, #192]
  4061f0:	ldr	x0, [sp, #360]
  4061f4:	cmp	x2, x0
  4061f8:	cset	w0, cc  // cc = lo, ul, last
  4061fc:	and	w0, w0, #0xff
  406200:	and	x0, x0, #0xff
  406204:	add	x0, x1, x0
  406208:	str	x0, [sp, #328]
  40620c:	ldr	x0, [sp, #192]
  406210:	str	x0, [sp, #336]
  406214:	ldr	x0, [sp, #296]
  406218:	add	x0, x0, #0x1
  40621c:	str	x0, [sp, #344]
  406220:	ldr	x0, [sp, #328]
  406224:	lsl	x1, x0, #63
  406228:	ldr	x0, [sp, #336]
  40622c:	lsr	x0, x0, #1
  406230:	orr	x1, x1, x0
  406234:	ldr	x0, [sp, #336]
  406238:	and	x0, x0, #0x1
  40623c:	orr	x0, x1, x0
  406240:	str	x0, [sp, #336]
  406244:	ldr	x0, [sp, #328]
  406248:	lsr	x0, x0, #1
  40624c:	str	x0, [sp, #328]
  406250:	ldr	x1, [sp, #344]
  406254:	mov	x0, #0x7fff                	// #32767
  406258:	cmp	x1, x0
  40625c:	b.ne	4070a0 <ferror@plt+0x5a40>  // b.any
  406260:	ldr	x0, [sp, #304]
  406264:	and	x0, x0, #0xc00000
  406268:	cmp	x0, #0x0
  40626c:	b.eq	4062a8 <ferror@plt+0x4c48>  // b.none
  406270:	ldr	x0, [sp, #304]
  406274:	and	x0, x0, #0xc00000
  406278:	cmp	x0, #0x400, lsl #12
  40627c:	b.ne	40628c <ferror@plt+0x4c2c>  // b.any
  406280:	ldr	x0, [sp, #384]
  406284:	cmp	x0, #0x0
  406288:	b.eq	4062a8 <ferror@plt+0x4c48>  // b.none
  40628c:	ldr	x0, [sp, #304]
  406290:	and	x0, x0, #0xc00000
  406294:	cmp	x0, #0x800, lsl #12
  406298:	b.ne	4062bc <ferror@plt+0x4c5c>  // b.any
  40629c:	ldr	x0, [sp, #384]
  4062a0:	cmp	x0, #0x0
  4062a4:	b.eq	4062bc <ferror@plt+0x4c5c>  // b.none
  4062a8:	mov	x0, #0x7fff                	// #32767
  4062ac:	str	x0, [sp, #344]
  4062b0:	str	xzr, [sp, #336]
  4062b4:	str	xzr, [sp, #328]
  4062b8:	b	4062d4 <ferror@plt+0x4c74>
  4062bc:	mov	x0, #0x7ffe                	// #32766
  4062c0:	str	x0, [sp, #344]
  4062c4:	mov	x0, #0xffffffffffffffff    	// #-1
  4062c8:	str	x0, [sp, #336]
  4062cc:	mov	x0, #0xffffffffffffffff    	// #-1
  4062d0:	str	x0, [sp, #328]
  4062d4:	ldr	w0, [sp, #356]
  4062d8:	orr	w0, w0, #0x10
  4062dc:	str	w0, [sp, #356]
  4062e0:	ldr	w0, [sp, #356]
  4062e4:	orr	w0, w0, #0x4
  4062e8:	str	w0, [sp, #356]
  4062ec:	b	4070a0 <ferror@plt+0x5a40>
  4062f0:	ldr	x0, [sp, #328]
  4062f4:	and	x0, x0, #0x8000000000000
  4062f8:	cmp	x0, #0x0
  4062fc:	b.eq	4070a8 <ferror@plt+0x5a48>  // b.none
  406300:	ldr	x0, [sp, #328]
  406304:	and	x0, x0, #0xfff7ffffffffffff
  406308:	str	x0, [sp, #328]
  40630c:	ldr	x0, [sp, #344]
  406310:	add	x0, x0, #0x1
  406314:	str	x0, [sp, #344]
  406318:	ldr	x0, [sp, #328]
  40631c:	lsl	x1, x0, #63
  406320:	ldr	x0, [sp, #336]
  406324:	lsr	x0, x0, #1
  406328:	orr	x1, x1, x0
  40632c:	ldr	x0, [sp, #336]
  406330:	and	x0, x0, #0x1
  406334:	orr	x0, x1, x0
  406338:	str	x0, [sp, #336]
  40633c:	ldr	x0, [sp, #328]
  406340:	lsr	x0, x0, #1
  406344:	str	x0, [sp, #328]
  406348:	ldr	x1, [sp, #344]
  40634c:	mov	x0, #0x7fff                	// #32767
  406350:	cmp	x1, x0
  406354:	b.ne	4070a8 <ferror@plt+0x5a48>  // b.any
  406358:	ldr	x0, [sp, #304]
  40635c:	and	x0, x0, #0xc00000
  406360:	cmp	x0, #0x0
  406364:	b.eq	4063a0 <ferror@plt+0x4d40>  // b.none
  406368:	ldr	x0, [sp, #304]
  40636c:	and	x0, x0, #0xc00000
  406370:	cmp	x0, #0x400, lsl #12
  406374:	b.ne	406384 <ferror@plt+0x4d24>  // b.any
  406378:	ldr	x0, [sp, #384]
  40637c:	cmp	x0, #0x0
  406380:	b.eq	4063a0 <ferror@plt+0x4d40>  // b.none
  406384:	ldr	x0, [sp, #304]
  406388:	and	x0, x0, #0xc00000
  40638c:	cmp	x0, #0x800, lsl #12
  406390:	b.ne	4063b4 <ferror@plt+0x4d54>  // b.any
  406394:	ldr	x0, [sp, #384]
  406398:	cmp	x0, #0x0
  40639c:	b.eq	4063b4 <ferror@plt+0x4d54>  // b.none
  4063a0:	mov	x0, #0x7fff                	// #32767
  4063a4:	str	x0, [sp, #344]
  4063a8:	str	xzr, [sp, #336]
  4063ac:	str	xzr, [sp, #328]
  4063b0:	b	4063cc <ferror@plt+0x4d6c>
  4063b4:	mov	x0, #0x7ffe                	// #32766
  4063b8:	str	x0, [sp, #344]
  4063bc:	mov	x0, #0xffffffffffffffff    	// #-1
  4063c0:	str	x0, [sp, #336]
  4063c4:	mov	x0, #0xffffffffffffffff    	// #-1
  4063c8:	str	x0, [sp, #328]
  4063cc:	ldr	w0, [sp, #356]
  4063d0:	orr	w0, w0, #0x10
  4063d4:	str	w0, [sp, #356]
  4063d8:	ldr	w0, [sp, #356]
  4063dc:	orr	w0, w0, #0x4
  4063e0:	str	w0, [sp, #356]
  4063e4:	b	4070bc <ferror@plt+0x5a5c>
  4063e8:	ldr	x0, [sp, #296]
  4063ec:	mov	w1, w0
  4063f0:	ldr	x0, [sp, #280]
  4063f4:	sub	w0, w1, w0
  4063f8:	str	w0, [sp, #320]
  4063fc:	ldr	w0, [sp, #320]
  406400:	cmp	w0, #0x0
  406404:	b.le	40670c <ferror@plt+0x50ac>
  406408:	ldr	x0, [sp, #296]
  40640c:	str	x0, [sp, #344]
  406410:	ldr	x0, [sp, #288]
  406414:	str	x0, [sp, #384]
  406418:	ldr	x0, [sp, #280]
  40641c:	cmp	x0, #0x0
  406420:	b.ne	406550 <ferror@plt+0x4ef0>  // b.any
  406424:	ldr	x1, [sp, #392]
  406428:	ldr	x0, [sp, #368]
  40642c:	orr	x0, x1, x0
  406430:	cmp	x0, #0x0
  406434:	b.ne	40648c <ferror@plt+0x4e2c>  // b.any
  406438:	ldr	x1, [sp, #296]
  40643c:	mov	x0, #0x7fff                	// #32767
  406440:	cmp	x1, x0
  406444:	b.ne	406478 <ferror@plt+0x4e18>  // b.any
  406448:	ldr	x1, [sp, #376]
  40644c:	ldr	x0, [sp, #360]
  406450:	orr	x0, x1, x0
  406454:	cmp	x0, #0x0
  406458:	b.eq	406478 <ferror@plt+0x4e18>  // b.none
  40645c:	ldr	x0, [sp, #376]
  406460:	and	x0, x0, #0x4000000000000
  406464:	cmp	x0, #0x0
  406468:	b.ne	406478 <ferror@plt+0x4e18>  // b.any
  40646c:	ldr	w0, [sp, #356]
  406470:	orr	w0, w0, #0x1
  406474:	str	w0, [sp, #356]
  406478:	ldr	x0, [sp, #360]
  40647c:	str	x0, [sp, #336]
  406480:	ldr	x0, [sp, #376]
  406484:	str	x0, [sp, #328]
  406488:	b	4070bc <ferror@plt+0x5a5c>
  40648c:	ldr	w0, [sp, #320]
  406490:	sub	w0, w0, #0x1
  406494:	str	w0, [sp, #320]
  406498:	ldr	w0, [sp, #320]
  40649c:	cmp	w0, #0x0
  4064a0:	b.ne	4064ec <ferror@plt+0x4e8c>  // b.any
  4064a4:	ldr	x1, [sp, #360]
  4064a8:	ldr	x0, [sp, #368]
  4064ac:	sub	x0, x1, x0
  4064b0:	str	x0, [sp, #208]
  4064b4:	ldr	x1, [sp, #376]
  4064b8:	ldr	x0, [sp, #392]
  4064bc:	sub	x1, x1, x0
  4064c0:	ldr	x2, [sp, #208]
  4064c4:	ldr	x0, [sp, #360]
  4064c8:	cmp	x2, x0
  4064cc:	cset	w0, hi  // hi = pmore
  4064d0:	and	w0, w0, #0xff
  4064d4:	and	x0, x0, #0xff
  4064d8:	sub	x0, x1, x0
  4064dc:	str	x0, [sp, #328]
  4064e0:	ldr	x0, [sp, #208]
  4064e4:	str	x0, [sp, #336]
  4064e8:	b	406ebc <ferror@plt+0x585c>
  4064ec:	ldr	x1, [sp, #296]
  4064f0:	mov	x0, #0x7fff                	// #32767
  4064f4:	cmp	x1, x0
  4064f8:	b.ne	4065c4 <ferror@plt+0x4f64>  // b.any
  4064fc:	ldr	x1, [sp, #296]
  406500:	mov	x0, #0x7fff                	// #32767
  406504:	cmp	x1, x0
  406508:	b.ne	40653c <ferror@plt+0x4edc>  // b.any
  40650c:	ldr	x1, [sp, #376]
  406510:	ldr	x0, [sp, #360]
  406514:	orr	x0, x1, x0
  406518:	cmp	x0, #0x0
  40651c:	b.eq	40653c <ferror@plt+0x4edc>  // b.none
  406520:	ldr	x0, [sp, #376]
  406524:	and	x0, x0, #0x4000000000000
  406528:	cmp	x0, #0x0
  40652c:	b.ne	40653c <ferror@plt+0x4edc>  // b.any
  406530:	ldr	w0, [sp, #356]
  406534:	orr	w0, w0, #0x1
  406538:	str	w0, [sp, #356]
  40653c:	ldr	x0, [sp, #360]
  406540:	str	x0, [sp, #336]
  406544:	ldr	x0, [sp, #376]
  406548:	str	x0, [sp, #328]
  40654c:	b	4070bc <ferror@plt+0x5a5c>
  406550:	ldr	x1, [sp, #296]
  406554:	mov	x0, #0x7fff                	// #32767
  406558:	cmp	x1, x0
  40655c:	b.ne	4065b4 <ferror@plt+0x4f54>  // b.any
  406560:	ldr	x1, [sp, #296]
  406564:	mov	x0, #0x7fff                	// #32767
  406568:	cmp	x1, x0
  40656c:	b.ne	4065a0 <ferror@plt+0x4f40>  // b.any
  406570:	ldr	x1, [sp, #376]
  406574:	ldr	x0, [sp, #360]
  406578:	orr	x0, x1, x0
  40657c:	cmp	x0, #0x0
  406580:	b.eq	4065a0 <ferror@plt+0x4f40>  // b.none
  406584:	ldr	x0, [sp, #376]
  406588:	and	x0, x0, #0x4000000000000
  40658c:	cmp	x0, #0x0
  406590:	b.ne	4065a0 <ferror@plt+0x4f40>  // b.any
  406594:	ldr	w0, [sp, #356]
  406598:	orr	w0, w0, #0x1
  40659c:	str	w0, [sp, #356]
  4065a0:	ldr	x0, [sp, #360]
  4065a4:	str	x0, [sp, #336]
  4065a8:	ldr	x0, [sp, #376]
  4065ac:	str	x0, [sp, #328]
  4065b0:	b	4070bc <ferror@plt+0x5a5c>
  4065b4:	ldr	x0, [sp, #392]
  4065b8:	orr	x0, x0, #0x8000000000000
  4065bc:	str	x0, [sp, #392]
  4065c0:	b	4065c8 <ferror@plt+0x4f68>
  4065c4:	nop
  4065c8:	ldr	w0, [sp, #320]
  4065cc:	cmp	w0, #0x74
  4065d0:	b.gt	4066a4 <ferror@plt+0x5044>
  4065d4:	ldr	w0, [sp, #320]
  4065d8:	cmp	w0, #0x3f
  4065dc:	b.gt	406644 <ferror@plt+0x4fe4>
  4065e0:	mov	w1, #0x40                  	// #64
  4065e4:	ldr	w0, [sp, #320]
  4065e8:	sub	w0, w1, w0
  4065ec:	ldr	x1, [sp, #392]
  4065f0:	lsl	x1, x1, x0
  4065f4:	ldr	w0, [sp, #320]
  4065f8:	ldr	x2, [sp, #368]
  4065fc:	lsr	x0, x2, x0
  406600:	orr	x1, x1, x0
  406604:	mov	w2, #0x40                  	// #64
  406608:	ldr	w0, [sp, #320]
  40660c:	sub	w0, w2, w0
  406610:	ldr	x2, [sp, #368]
  406614:	lsl	x0, x2, x0
  406618:	cmp	x0, #0x0
  40661c:	cset	w0, ne  // ne = any
  406620:	and	w0, w0, #0xff
  406624:	sxtw	x0, w0
  406628:	orr	x0, x1, x0
  40662c:	str	x0, [sp, #368]
  406630:	ldr	w0, [sp, #320]
  406634:	ldr	x1, [sp, #392]
  406638:	lsr	x0, x1, x0
  40663c:	str	x0, [sp, #392]
  406640:	b	4066c4 <ferror@plt+0x5064>
  406644:	ldr	w0, [sp, #320]
  406648:	sub	w0, w0, #0x40
  40664c:	ldr	x1, [sp, #392]
  406650:	lsr	x1, x1, x0
  406654:	ldr	w0, [sp, #320]
  406658:	cmp	w0, #0x40
  40665c:	b.eq	406678 <ferror@plt+0x5018>  // b.none
  406660:	mov	w2, #0x80                  	// #128
  406664:	ldr	w0, [sp, #320]
  406668:	sub	w0, w2, w0
  40666c:	ldr	x2, [sp, #392]
  406670:	lsl	x0, x2, x0
  406674:	b	40667c <ferror@plt+0x501c>
  406678:	mov	x0, #0x0                   	// #0
  40667c:	ldr	x2, [sp, #368]
  406680:	orr	x0, x0, x2
  406684:	cmp	x0, #0x0
  406688:	cset	w0, ne  // ne = any
  40668c:	and	w0, w0, #0xff
  406690:	and	x0, x0, #0xff
  406694:	orr	x0, x1, x0
  406698:	str	x0, [sp, #368]
  40669c:	str	xzr, [sp, #392]
  4066a0:	b	4066c4 <ferror@plt+0x5064>
  4066a4:	ldr	x1, [sp, #392]
  4066a8:	ldr	x0, [sp, #368]
  4066ac:	orr	x0, x1, x0
  4066b0:	cmp	x0, #0x0
  4066b4:	b.eq	4066c4 <ferror@plt+0x5064>  // b.none
  4066b8:	mov	x0, #0x1                   	// #1
  4066bc:	str	x0, [sp, #368]
  4066c0:	str	xzr, [sp, #392]
  4066c4:	ldr	x1, [sp, #360]
  4066c8:	ldr	x0, [sp, #368]
  4066cc:	sub	x0, x1, x0
  4066d0:	str	x0, [sp, #200]
  4066d4:	ldr	x1, [sp, #376]
  4066d8:	ldr	x0, [sp, #392]
  4066dc:	sub	x1, x1, x0
  4066e0:	ldr	x2, [sp, #200]
  4066e4:	ldr	x0, [sp, #360]
  4066e8:	cmp	x2, x0
  4066ec:	cset	w0, hi  // hi = pmore
  4066f0:	and	w0, w0, #0xff
  4066f4:	and	x0, x0, #0xff
  4066f8:	sub	x0, x1, x0
  4066fc:	str	x0, [sp, #328]
  406700:	ldr	x0, [sp, #200]
  406704:	str	x0, [sp, #336]
  406708:	b	406ebc <ferror@plt+0x585c>
  40670c:	ldr	w0, [sp, #320]
  406710:	cmp	w0, #0x0
  406714:	b.ge	406a28 <ferror@plt+0x53c8>  // b.tcont
  406718:	ldr	w0, [sp, #320]
  40671c:	neg	w0, w0
  406720:	str	w0, [sp, #320]
  406724:	ldr	x0, [sp, #280]
  406728:	str	x0, [sp, #344]
  40672c:	ldr	x0, [sp, #272]
  406730:	str	x0, [sp, #384]
  406734:	ldr	x0, [sp, #296]
  406738:	cmp	x0, #0x0
  40673c:	b.ne	40686c <ferror@plt+0x520c>  // b.any
  406740:	ldr	x1, [sp, #376]
  406744:	ldr	x0, [sp, #360]
  406748:	orr	x0, x1, x0
  40674c:	cmp	x0, #0x0
  406750:	b.ne	4067a8 <ferror@plt+0x5148>  // b.any
  406754:	ldr	x1, [sp, #280]
  406758:	mov	x0, #0x7fff                	// #32767
  40675c:	cmp	x1, x0
  406760:	b.ne	406794 <ferror@plt+0x5134>  // b.any
  406764:	ldr	x1, [sp, #392]
  406768:	ldr	x0, [sp, #368]
  40676c:	orr	x0, x1, x0
  406770:	cmp	x0, #0x0
  406774:	b.eq	406794 <ferror@plt+0x5134>  // b.none
  406778:	ldr	x0, [sp, #392]
  40677c:	and	x0, x0, #0x4000000000000
  406780:	cmp	x0, #0x0
  406784:	b.ne	406794 <ferror@plt+0x5134>  // b.any
  406788:	ldr	w0, [sp, #356]
  40678c:	orr	w0, w0, #0x1
  406790:	str	w0, [sp, #356]
  406794:	ldr	x0, [sp, #368]
  406798:	str	x0, [sp, #336]
  40679c:	ldr	x0, [sp, #392]
  4067a0:	str	x0, [sp, #328]
  4067a4:	b	4070bc <ferror@plt+0x5a5c>
  4067a8:	ldr	w0, [sp, #320]
  4067ac:	sub	w0, w0, #0x1
  4067b0:	str	w0, [sp, #320]
  4067b4:	ldr	w0, [sp, #320]
  4067b8:	cmp	w0, #0x0
  4067bc:	b.ne	406808 <ferror@plt+0x51a8>  // b.any
  4067c0:	ldr	x1, [sp, #368]
  4067c4:	ldr	x0, [sp, #360]
  4067c8:	sub	x0, x1, x0
  4067cc:	str	x0, [sp, #224]
  4067d0:	ldr	x1, [sp, #392]
  4067d4:	ldr	x0, [sp, #376]
  4067d8:	sub	x1, x1, x0
  4067dc:	ldr	x2, [sp, #224]
  4067e0:	ldr	x0, [sp, #368]
  4067e4:	cmp	x2, x0
  4067e8:	cset	w0, hi  // hi = pmore
  4067ec:	and	w0, w0, #0xff
  4067f0:	and	x0, x0, #0xff
  4067f4:	sub	x0, x1, x0
  4067f8:	str	x0, [sp, #328]
  4067fc:	ldr	x0, [sp, #224]
  406800:	str	x0, [sp, #336]
  406804:	b	406ebc <ferror@plt+0x585c>
  406808:	ldr	x1, [sp, #280]
  40680c:	mov	x0, #0x7fff                	// #32767
  406810:	cmp	x1, x0
  406814:	b.ne	4068e0 <ferror@plt+0x5280>  // b.any
  406818:	ldr	x1, [sp, #280]
  40681c:	mov	x0, #0x7fff                	// #32767
  406820:	cmp	x1, x0
  406824:	b.ne	406858 <ferror@plt+0x51f8>  // b.any
  406828:	ldr	x1, [sp, #392]
  40682c:	ldr	x0, [sp, #368]
  406830:	orr	x0, x1, x0
  406834:	cmp	x0, #0x0
  406838:	b.eq	406858 <ferror@plt+0x51f8>  // b.none
  40683c:	ldr	x0, [sp, #392]
  406840:	and	x0, x0, #0x4000000000000
  406844:	cmp	x0, #0x0
  406848:	b.ne	406858 <ferror@plt+0x51f8>  // b.any
  40684c:	ldr	w0, [sp, #356]
  406850:	orr	w0, w0, #0x1
  406854:	str	w0, [sp, #356]
  406858:	ldr	x0, [sp, #368]
  40685c:	str	x0, [sp, #336]
  406860:	ldr	x0, [sp, #392]
  406864:	str	x0, [sp, #328]
  406868:	b	4070bc <ferror@plt+0x5a5c>
  40686c:	ldr	x1, [sp, #280]
  406870:	mov	x0, #0x7fff                	// #32767
  406874:	cmp	x1, x0
  406878:	b.ne	4068d0 <ferror@plt+0x5270>  // b.any
  40687c:	ldr	x1, [sp, #280]
  406880:	mov	x0, #0x7fff                	// #32767
  406884:	cmp	x1, x0
  406888:	b.ne	4068bc <ferror@plt+0x525c>  // b.any
  40688c:	ldr	x1, [sp, #392]
  406890:	ldr	x0, [sp, #368]
  406894:	orr	x0, x1, x0
  406898:	cmp	x0, #0x0
  40689c:	b.eq	4068bc <ferror@plt+0x525c>  // b.none
  4068a0:	ldr	x0, [sp, #392]
  4068a4:	and	x0, x0, #0x4000000000000
  4068a8:	cmp	x0, #0x0
  4068ac:	b.ne	4068bc <ferror@plt+0x525c>  // b.any
  4068b0:	ldr	w0, [sp, #356]
  4068b4:	orr	w0, w0, #0x1
  4068b8:	str	w0, [sp, #356]
  4068bc:	ldr	x0, [sp, #368]
  4068c0:	str	x0, [sp, #336]
  4068c4:	ldr	x0, [sp, #392]
  4068c8:	str	x0, [sp, #328]
  4068cc:	b	4070bc <ferror@plt+0x5a5c>
  4068d0:	ldr	x0, [sp, #376]
  4068d4:	orr	x0, x0, #0x8000000000000
  4068d8:	str	x0, [sp, #376]
  4068dc:	b	4068e4 <ferror@plt+0x5284>
  4068e0:	nop
  4068e4:	ldr	w0, [sp, #320]
  4068e8:	cmp	w0, #0x74
  4068ec:	b.gt	4069c0 <ferror@plt+0x5360>
  4068f0:	ldr	w0, [sp, #320]
  4068f4:	cmp	w0, #0x3f
  4068f8:	b.gt	406960 <ferror@plt+0x5300>
  4068fc:	mov	w1, #0x40                  	// #64
  406900:	ldr	w0, [sp, #320]
  406904:	sub	w0, w1, w0
  406908:	ldr	x1, [sp, #376]
  40690c:	lsl	x1, x1, x0
  406910:	ldr	w0, [sp, #320]
  406914:	ldr	x2, [sp, #360]
  406918:	lsr	x0, x2, x0
  40691c:	orr	x1, x1, x0
  406920:	mov	w2, #0x40                  	// #64
  406924:	ldr	w0, [sp, #320]
  406928:	sub	w0, w2, w0
  40692c:	ldr	x2, [sp, #360]
  406930:	lsl	x0, x2, x0
  406934:	cmp	x0, #0x0
  406938:	cset	w0, ne  // ne = any
  40693c:	and	w0, w0, #0xff
  406940:	sxtw	x0, w0
  406944:	orr	x0, x1, x0
  406948:	str	x0, [sp, #360]
  40694c:	ldr	w0, [sp, #320]
  406950:	ldr	x1, [sp, #376]
  406954:	lsr	x0, x1, x0
  406958:	str	x0, [sp, #376]
  40695c:	b	4069e0 <ferror@plt+0x5380>
  406960:	ldr	w0, [sp, #320]
  406964:	sub	w0, w0, #0x40
  406968:	ldr	x1, [sp, #376]
  40696c:	lsr	x1, x1, x0
  406970:	ldr	w0, [sp, #320]
  406974:	cmp	w0, #0x40
  406978:	b.eq	406994 <ferror@plt+0x5334>  // b.none
  40697c:	mov	w2, #0x80                  	// #128
  406980:	ldr	w0, [sp, #320]
  406984:	sub	w0, w2, w0
  406988:	ldr	x2, [sp, #376]
  40698c:	lsl	x0, x2, x0
  406990:	b	406998 <ferror@plt+0x5338>
  406994:	mov	x0, #0x0                   	// #0
  406998:	ldr	x2, [sp, #360]
  40699c:	orr	x0, x0, x2
  4069a0:	cmp	x0, #0x0
  4069a4:	cset	w0, ne  // ne = any
  4069a8:	and	w0, w0, #0xff
  4069ac:	and	x0, x0, #0xff
  4069b0:	orr	x0, x1, x0
  4069b4:	str	x0, [sp, #360]
  4069b8:	str	xzr, [sp, #376]
  4069bc:	b	4069e0 <ferror@plt+0x5380>
  4069c0:	ldr	x1, [sp, #376]
  4069c4:	ldr	x0, [sp, #360]
  4069c8:	orr	x0, x1, x0
  4069cc:	cmp	x0, #0x0
  4069d0:	b.eq	4069e0 <ferror@plt+0x5380>  // b.none
  4069d4:	mov	x0, #0x1                   	// #1
  4069d8:	str	x0, [sp, #360]
  4069dc:	str	xzr, [sp, #376]
  4069e0:	ldr	x1, [sp, #368]
  4069e4:	ldr	x0, [sp, #360]
  4069e8:	sub	x0, x1, x0
  4069ec:	str	x0, [sp, #216]
  4069f0:	ldr	x1, [sp, #392]
  4069f4:	ldr	x0, [sp, #376]
  4069f8:	sub	x1, x1, x0
  4069fc:	ldr	x2, [sp, #216]
  406a00:	ldr	x0, [sp, #368]
  406a04:	cmp	x2, x0
  406a08:	cset	w0, hi  // hi = pmore
  406a0c:	and	w0, w0, #0xff
  406a10:	and	x0, x0, #0xff
  406a14:	sub	x0, x1, x0
  406a18:	str	x0, [sp, #328]
  406a1c:	ldr	x0, [sp, #216]
  406a20:	str	x0, [sp, #336]
  406a24:	b	406ebc <ferror@plt+0x585c>
  406a28:	ldr	x0, [sp, #296]
  406a2c:	add	x0, x0, #0x1
  406a30:	and	x0, x0, #0x7ffe
  406a34:	cmp	x0, #0x0
  406a38:	b.ne	406dd0 <ferror@plt+0x5770>  // b.any
  406a3c:	ldr	x0, [sp, #296]
  406a40:	cmp	x0, #0x0
  406a44:	b.ne	406bc0 <ferror@plt+0x5560>  // b.any
  406a48:	str	xzr, [sp, #344]
  406a4c:	ldr	x1, [sp, #376]
  406a50:	ldr	x0, [sp, #360]
  406a54:	orr	x0, x1, x0
  406a58:	cmp	x0, #0x0
  406a5c:	b.ne	406ab0 <ferror@plt+0x5450>  // b.any
  406a60:	ldr	x0, [sp, #368]
  406a64:	str	x0, [sp, #336]
  406a68:	ldr	x0, [sp, #392]
  406a6c:	str	x0, [sp, #328]
  406a70:	ldr	x1, [sp, #392]
  406a74:	ldr	x0, [sp, #368]
  406a78:	orr	x0, x1, x0
  406a7c:	cmp	x0, #0x0
  406a80:	b.ne	406aa4 <ferror@plt+0x5444>  // b.any
  406a84:	ldr	x0, [sp, #304]
  406a88:	and	x0, x0, #0xc00000
  406a8c:	cmp	x0, #0x800, lsl #12
  406a90:	cset	w0, eq  // eq = none
  406a94:	and	w0, w0, #0xff
  406a98:	and	x0, x0, #0xff
  406a9c:	str	x0, [sp, #384]
  406aa0:	b	4070bc <ferror@plt+0x5a5c>
  406aa4:	ldr	x0, [sp, #272]
  406aa8:	str	x0, [sp, #384]
  406aac:	b	4070bc <ferror@plt+0x5a5c>
  406ab0:	ldr	x1, [sp, #392]
  406ab4:	ldr	x0, [sp, #368]
  406ab8:	orr	x0, x1, x0
  406abc:	cmp	x0, #0x0
  406ac0:	b.ne	406ae0 <ferror@plt+0x5480>  // b.any
  406ac4:	ldr	x0, [sp, #360]
  406ac8:	str	x0, [sp, #336]
  406acc:	ldr	x0, [sp, #376]
  406ad0:	str	x0, [sp, #328]
  406ad4:	ldr	x0, [sp, #288]
  406ad8:	str	x0, [sp, #384]
  406adc:	b	4070bc <ferror@plt+0x5a5c>
  406ae0:	ldr	x1, [sp, #360]
  406ae4:	ldr	x0, [sp, #368]
  406ae8:	sub	x0, x1, x0
  406aec:	str	x0, [sp, #240]
  406af0:	ldr	x1, [sp, #376]
  406af4:	ldr	x0, [sp, #392]
  406af8:	sub	x1, x1, x0
  406afc:	ldr	x2, [sp, #240]
  406b00:	ldr	x0, [sp, #360]
  406b04:	cmp	x2, x0
  406b08:	cset	w0, hi  // hi = pmore
  406b0c:	and	w0, w0, #0xff
  406b10:	and	x0, x0, #0xff
  406b14:	sub	x0, x1, x0
  406b18:	str	x0, [sp, #328]
  406b1c:	ldr	x0, [sp, #240]
  406b20:	str	x0, [sp, #336]
  406b24:	ldr	x0, [sp, #288]
  406b28:	str	x0, [sp, #384]
  406b2c:	ldr	x0, [sp, #328]
  406b30:	and	x0, x0, #0x8000000000000
  406b34:	cmp	x0, #0x0
  406b38:	b.eq	406b8c <ferror@plt+0x552c>  // b.none
  406b3c:	ldr	x1, [sp, #368]
  406b40:	ldr	x0, [sp, #360]
  406b44:	sub	x0, x1, x0
  406b48:	str	x0, [sp, #232]
  406b4c:	ldr	x1, [sp, #392]
  406b50:	ldr	x0, [sp, #376]
  406b54:	sub	x1, x1, x0
  406b58:	ldr	x2, [sp, #232]
  406b5c:	ldr	x0, [sp, #368]
  406b60:	cmp	x2, x0
  406b64:	cset	w0, hi  // hi = pmore
  406b68:	and	w0, w0, #0xff
  406b6c:	and	x0, x0, #0xff
  406b70:	sub	x0, x1, x0
  406b74:	str	x0, [sp, #328]
  406b78:	ldr	x0, [sp, #232]
  406b7c:	str	x0, [sp, #336]
  406b80:	ldr	x0, [sp, #272]
  406b84:	str	x0, [sp, #384]
  406b88:	b	4070b0 <ferror@plt+0x5a50>
  406b8c:	ldr	x1, [sp, #328]
  406b90:	ldr	x0, [sp, #336]
  406b94:	orr	x0, x1, x0
  406b98:	cmp	x0, #0x0
  406b9c:	b.ne	4070b0 <ferror@plt+0x5a50>  // b.any
  406ba0:	ldr	x0, [sp, #304]
  406ba4:	and	x0, x0, #0xc00000
  406ba8:	cmp	x0, #0x800, lsl #12
  406bac:	cset	w0, eq  // eq = none
  406bb0:	and	w0, w0, #0xff
  406bb4:	and	x0, x0, #0xff
  406bb8:	str	x0, [sp, #384]
  406bbc:	b	4070b0 <ferror@plt+0x5a50>
  406bc0:	ldr	x1, [sp, #296]
  406bc4:	mov	x0, #0x7fff                	// #32767
  406bc8:	cmp	x1, x0
  406bcc:	b.ne	406c00 <ferror@plt+0x55a0>  // b.any
  406bd0:	ldr	x1, [sp, #376]
  406bd4:	ldr	x0, [sp, #360]
  406bd8:	orr	x0, x1, x0
  406bdc:	cmp	x0, #0x0
  406be0:	b.eq	406c00 <ferror@plt+0x55a0>  // b.none
  406be4:	ldr	x0, [sp, #376]
  406be8:	and	x0, x0, #0x4000000000000
  406bec:	cmp	x0, #0x0
  406bf0:	b.ne	406c00 <ferror@plt+0x55a0>  // b.any
  406bf4:	ldr	w0, [sp, #356]
  406bf8:	orr	w0, w0, #0x1
  406bfc:	str	w0, [sp, #356]
  406c00:	ldr	x1, [sp, #280]
  406c04:	mov	x0, #0x7fff                	// #32767
  406c08:	cmp	x1, x0
  406c0c:	b.ne	406c40 <ferror@plt+0x55e0>  // b.any
  406c10:	ldr	x1, [sp, #392]
  406c14:	ldr	x0, [sp, #368]
  406c18:	orr	x0, x1, x0
  406c1c:	cmp	x0, #0x0
  406c20:	b.eq	406c40 <ferror@plt+0x55e0>  // b.none
  406c24:	ldr	x0, [sp, #392]
  406c28:	and	x0, x0, #0x4000000000000
  406c2c:	cmp	x0, #0x0
  406c30:	b.ne	406c40 <ferror@plt+0x55e0>  // b.any
  406c34:	ldr	w0, [sp, #356]
  406c38:	orr	w0, w0, #0x1
  406c3c:	str	w0, [sp, #356]
  406c40:	mov	x0, #0x7fff                	// #32767
  406c44:	str	x0, [sp, #344]
  406c48:	ldr	x1, [sp, #376]
  406c4c:	ldr	x0, [sp, #360]
  406c50:	orr	x0, x1, x0
  406c54:	cmp	x0, #0x0
  406c58:	b.ne	406cd4 <ferror@plt+0x5674>  // b.any
  406c5c:	ldr	x1, [sp, #392]
  406c60:	ldr	x0, [sp, #368]
  406c64:	orr	x0, x1, x0
  406c68:	cmp	x0, #0x0
  406c6c:	b.ne	406cb8 <ferror@plt+0x5658>  // b.any
  406c70:	str	xzr, [sp, #384]
  406c74:	mov	x0, #0xffffffffffffffff    	// #-1
  406c78:	str	x0, [sp, #336]
  406c7c:	mov	x0, #0xffffffffffff        	// #281474976710655
  406c80:	str	x0, [sp, #328]
  406c84:	ldr	x0, [sp, #328]
  406c88:	lsl	x1, x0, #3
  406c8c:	ldr	x0, [sp, #336]
  406c90:	lsr	x0, x0, #61
  406c94:	orr	x0, x1, x0
  406c98:	str	x0, [sp, #328]
  406c9c:	ldr	x0, [sp, #336]
  406ca0:	lsl	x0, x0, #3
  406ca4:	str	x0, [sp, #336]
  406ca8:	ldr	w0, [sp, #356]
  406cac:	orr	w0, w0, #0x1
  406cb0:	str	w0, [sp, #356]
  406cb4:	b	4070bc <ferror@plt+0x5a5c>
  406cb8:	ldr	x0, [sp, #272]
  406cbc:	str	x0, [sp, #384]
  406cc0:	ldr	x0, [sp, #368]
  406cc4:	str	x0, [sp, #336]
  406cc8:	ldr	x0, [sp, #392]
  406ccc:	str	x0, [sp, #328]
  406cd0:	b	4070bc <ferror@plt+0x5a5c>
  406cd4:	ldr	x1, [sp, #392]
  406cd8:	ldr	x0, [sp, #368]
  406cdc:	orr	x0, x1, x0
  406ce0:	cmp	x0, #0x0
  406ce4:	b.ne	406d04 <ferror@plt+0x56a4>  // b.any
  406ce8:	ldr	x0, [sp, #288]
  406cec:	str	x0, [sp, #384]
  406cf0:	ldr	x0, [sp, #360]
  406cf4:	str	x0, [sp, #336]
  406cf8:	ldr	x0, [sp, #376]
  406cfc:	str	x0, [sp, #328]
  406d00:	b	4070bc <ferror@plt+0x5a5c>
  406d04:	ldr	x0, [sp, #360]
  406d08:	lsr	x1, x0, #3
  406d0c:	ldr	x0, [sp, #376]
  406d10:	lsl	x0, x0, #61
  406d14:	orr	x0, x1, x0
  406d18:	str	x0, [sp, #360]
  406d1c:	ldr	x0, [sp, #376]
  406d20:	lsr	x0, x0, #3
  406d24:	str	x0, [sp, #376]
  406d28:	ldr	x0, [sp, #368]
  406d2c:	lsr	x1, x0, #3
  406d30:	ldr	x0, [sp, #392]
  406d34:	lsl	x0, x0, #61
  406d38:	orr	x0, x1, x0
  406d3c:	str	x0, [sp, #368]
  406d40:	ldr	x0, [sp, #392]
  406d44:	lsr	x0, x0, #3
  406d48:	str	x0, [sp, #392]
  406d4c:	ldr	x0, [sp, #376]
  406d50:	and	x0, x0, #0x800000000000
  406d54:	cmp	x0, #0x0
  406d58:	b.eq	406d88 <ferror@plt+0x5728>  // b.none
  406d5c:	ldr	x0, [sp, #392]
  406d60:	and	x0, x0, #0x800000000000
  406d64:	cmp	x0, #0x0
  406d68:	b.ne	406d88 <ferror@plt+0x5728>  // b.any
  406d6c:	ldr	x0, [sp, #272]
  406d70:	str	x0, [sp, #384]
  406d74:	ldr	x0, [sp, #368]
  406d78:	str	x0, [sp, #336]
  406d7c:	ldr	x0, [sp, #392]
  406d80:	str	x0, [sp, #328]
  406d84:	b	406da0 <ferror@plt+0x5740>
  406d88:	ldr	x0, [sp, #288]
  406d8c:	str	x0, [sp, #384]
  406d90:	ldr	x0, [sp, #360]
  406d94:	str	x0, [sp, #336]
  406d98:	ldr	x0, [sp, #376]
  406d9c:	str	x0, [sp, #328]
  406da0:	mov	x0, #0x3                   	// #3
  406da4:	str	x0, [sp, #248]
  406da8:	ldr	x0, [sp, #328]
  406dac:	lsl	x1, x0, #3
  406db0:	ldr	x0, [sp, #336]
  406db4:	lsr	x0, x0, #61
  406db8:	orr	x0, x1, x0
  406dbc:	str	x0, [sp, #328]
  406dc0:	ldr	x0, [sp, #336]
  406dc4:	lsl	x0, x0, #3
  406dc8:	str	x0, [sp, #336]
  406dcc:	b	4070bc <ferror@plt+0x5a5c>
  406dd0:	ldr	x0, [sp, #296]
  406dd4:	str	x0, [sp, #344]
  406dd8:	ldr	x1, [sp, #360]
  406ddc:	ldr	x0, [sp, #368]
  406de0:	sub	x0, x1, x0
  406de4:	str	x0, [sp, #264]
  406de8:	ldr	x1, [sp, #376]
  406dec:	ldr	x0, [sp, #392]
  406df0:	sub	x1, x1, x0
  406df4:	ldr	x2, [sp, #264]
  406df8:	ldr	x0, [sp, #360]
  406dfc:	cmp	x2, x0
  406e00:	cset	w0, hi  // hi = pmore
  406e04:	and	w0, w0, #0xff
  406e08:	and	x0, x0, #0xff
  406e0c:	sub	x0, x1, x0
  406e10:	str	x0, [sp, #328]
  406e14:	ldr	x0, [sp, #264]
  406e18:	str	x0, [sp, #336]
  406e1c:	ldr	x0, [sp, #288]
  406e20:	str	x0, [sp, #384]
  406e24:	ldr	x0, [sp, #328]
  406e28:	and	x0, x0, #0x8000000000000
  406e2c:	cmp	x0, #0x0
  406e30:	b.eq	406e84 <ferror@plt+0x5824>  // b.none
  406e34:	ldr	x1, [sp, #368]
  406e38:	ldr	x0, [sp, #360]
  406e3c:	sub	x0, x1, x0
  406e40:	str	x0, [sp, #256]
  406e44:	ldr	x1, [sp, #392]
  406e48:	ldr	x0, [sp, #376]
  406e4c:	sub	x1, x1, x0
  406e50:	ldr	x2, [sp, #256]
  406e54:	ldr	x0, [sp, #368]
  406e58:	cmp	x2, x0
  406e5c:	cset	w0, hi  // hi = pmore
  406e60:	and	w0, w0, #0xff
  406e64:	and	x0, x0, #0xff
  406e68:	sub	x0, x1, x0
  406e6c:	str	x0, [sp, #328]
  406e70:	ldr	x0, [sp, #256]
  406e74:	str	x0, [sp, #336]
  406e78:	ldr	x0, [sp, #272]
  406e7c:	str	x0, [sp, #384]
  406e80:	b	406edc <ferror@plt+0x587c>
  406e84:	ldr	x1, [sp, #328]
  406e88:	ldr	x0, [sp, #336]
  406e8c:	orr	x0, x1, x0
  406e90:	cmp	x0, #0x0
  406e94:	b.ne	406edc <ferror@plt+0x587c>  // b.any
  406e98:	str	xzr, [sp, #344]
  406e9c:	ldr	x0, [sp, #304]
  406ea0:	and	x0, x0, #0xc00000
  406ea4:	cmp	x0, #0x800, lsl #12
  406ea8:	cset	w0, eq  // eq = none
  406eac:	and	w0, w0, #0xff
  406eb0:	and	x0, x0, #0xff
  406eb4:	str	x0, [sp, #384]
  406eb8:	b	4070bc <ferror@plt+0x5a5c>
  406ebc:	ldr	x0, [sp, #328]
  406ec0:	and	x0, x0, #0x8000000000000
  406ec4:	cmp	x0, #0x0
  406ec8:	b.eq	4070b8 <ferror@plt+0x5a58>  // b.none
  406ecc:	ldr	x0, [sp, #328]
  406ed0:	and	x0, x0, #0x7ffffffffffff
  406ed4:	str	x0, [sp, #328]
  406ed8:	b	406ee0 <ferror@plt+0x5880>
  406edc:	nop
  406ee0:	ldr	x0, [sp, #328]
  406ee4:	cmp	x0, #0x0
  406ee8:	b.eq	406efc <ferror@plt+0x589c>  // b.none
  406eec:	ldr	x0, [sp, #328]
  406ef0:	clz	x0, x0
  406ef4:	str	w0, [sp, #316]
  406ef8:	b	406f14 <ferror@plt+0x58b4>
  406efc:	ldr	x0, [sp, #336]
  406f00:	clz	x0, x0
  406f04:	str	w0, [sp, #316]
  406f08:	ldr	w0, [sp, #316]
  406f0c:	add	w0, w0, #0x40
  406f10:	str	w0, [sp, #316]
  406f14:	ldr	w0, [sp, #316]
  406f18:	sub	w0, w0, #0xc
  406f1c:	str	w0, [sp, #316]
  406f20:	ldr	w0, [sp, #316]
  406f24:	cmp	w0, #0x3f
  406f28:	b.gt	406f68 <ferror@plt+0x5908>
  406f2c:	ldr	w0, [sp, #316]
  406f30:	ldr	x1, [sp, #328]
  406f34:	lsl	x1, x1, x0
  406f38:	mov	w2, #0x40                  	// #64
  406f3c:	ldr	w0, [sp, #316]
  406f40:	sub	w0, w2, w0
  406f44:	ldr	x2, [sp, #336]
  406f48:	lsr	x0, x2, x0
  406f4c:	orr	x0, x1, x0
  406f50:	str	x0, [sp, #328]
  406f54:	ldr	w0, [sp, #316]
  406f58:	ldr	x1, [sp, #336]
  406f5c:	lsl	x0, x1, x0
  406f60:	str	x0, [sp, #336]
  406f64:	b	406f80 <ferror@plt+0x5920>
  406f68:	ldr	w0, [sp, #316]
  406f6c:	sub	w0, w0, #0x40
  406f70:	ldr	x1, [sp, #336]
  406f74:	lsl	x0, x1, x0
  406f78:	str	x0, [sp, #328]
  406f7c:	str	xzr, [sp, #336]
  406f80:	ldrsw	x0, [sp, #316]
  406f84:	ldr	x1, [sp, #344]
  406f88:	cmp	x1, x0
  406f8c:	b.gt	407078 <ferror@plt+0x5a18>
  406f90:	ldr	w0, [sp, #316]
  406f94:	ldr	x1, [sp, #344]
  406f98:	sub	w0, w0, w1
  406f9c:	add	w0, w0, #0x1
  406fa0:	str	w0, [sp, #316]
  406fa4:	ldr	w0, [sp, #316]
  406fa8:	cmp	w0, #0x3f
  406fac:	b.gt	407014 <ferror@plt+0x59b4>
  406fb0:	mov	w1, #0x40                  	// #64
  406fb4:	ldr	w0, [sp, #316]
  406fb8:	sub	w0, w1, w0
  406fbc:	ldr	x1, [sp, #328]
  406fc0:	lsl	x1, x1, x0
  406fc4:	ldr	w0, [sp, #316]
  406fc8:	ldr	x2, [sp, #336]
  406fcc:	lsr	x0, x2, x0
  406fd0:	orr	x1, x1, x0
  406fd4:	mov	w2, #0x40                  	// #64
  406fd8:	ldr	w0, [sp, #316]
  406fdc:	sub	w0, w2, w0
  406fe0:	ldr	x2, [sp, #336]
  406fe4:	lsl	x0, x2, x0
  406fe8:	cmp	x0, #0x0
  406fec:	cset	w0, ne  // ne = any
  406ff0:	and	w0, w0, #0xff
  406ff4:	sxtw	x0, w0
  406ff8:	orr	x0, x1, x0
  406ffc:	str	x0, [sp, #336]
  407000:	ldr	w0, [sp, #316]
  407004:	ldr	x1, [sp, #328]
  407008:	lsr	x0, x1, x0
  40700c:	str	x0, [sp, #328]
  407010:	b	407070 <ferror@plt+0x5a10>
  407014:	ldr	w0, [sp, #316]
  407018:	sub	w0, w0, #0x40
  40701c:	ldr	x1, [sp, #328]
  407020:	lsr	x1, x1, x0
  407024:	ldr	w0, [sp, #316]
  407028:	cmp	w0, #0x40
  40702c:	b.eq	407048 <ferror@plt+0x59e8>  // b.none
  407030:	mov	w2, #0x80                  	// #128
  407034:	ldr	w0, [sp, #316]
  407038:	sub	w0, w2, w0
  40703c:	ldr	x2, [sp, #328]
  407040:	lsl	x0, x2, x0
  407044:	b	40704c <ferror@plt+0x59ec>
  407048:	mov	x0, #0x0                   	// #0
  40704c:	ldr	x2, [sp, #336]
  407050:	orr	x0, x0, x2
  407054:	cmp	x0, #0x0
  407058:	cset	w0, ne  // ne = any
  40705c:	and	w0, w0, #0xff
  407060:	and	x0, x0, #0xff
  407064:	orr	x0, x1, x0
  407068:	str	x0, [sp, #336]
  40706c:	str	xzr, [sp, #328]
  407070:	str	xzr, [sp, #344]
  407074:	b	4070bc <ferror@plt+0x5a5c>
  407078:	ldrsw	x0, [sp, #316]
  40707c:	ldr	x1, [sp, #344]
  407080:	sub	x0, x1, x0
  407084:	str	x0, [sp, #344]
  407088:	ldr	x0, [sp, #328]
  40708c:	and	x0, x0, #0xfff7ffffffffffff
  407090:	str	x0, [sp, #328]
  407094:	b	4070bc <ferror@plt+0x5a5c>
  407098:	nop
  40709c:	b	4070bc <ferror@plt+0x5a5c>
  4070a0:	nop
  4070a4:	b	4070bc <ferror@plt+0x5a5c>
  4070a8:	nop
  4070ac:	b	4070bc <ferror@plt+0x5a5c>
  4070b0:	nop
  4070b4:	b	4070bc <ferror@plt+0x5a5c>
  4070b8:	nop
  4070bc:	ldr	x0, [sp, #344]
  4070c0:	cmp	x0, #0x0
  4070c4:	b.ne	4070e4 <ferror@plt+0x5a84>  // b.any
  4070c8:	ldr	x1, [sp, #328]
  4070cc:	ldr	x0, [sp, #336]
  4070d0:	orr	x0, x1, x0
  4070d4:	cmp	x0, #0x0
  4070d8:	b.eq	4070e4 <ferror@plt+0x5a84>  // b.none
  4070dc:	mov	w0, #0x1                   	// #1
  4070e0:	b	4070e8 <ferror@plt+0x5a88>
  4070e4:	mov	w0, #0x0                   	// #0
  4070e8:	str	w0, [sp, #148]
  4070ec:	ldr	x0, [sp, #336]
  4070f0:	and	x0, x0, #0x7
  4070f4:	cmp	x0, #0x0
  4070f8:	b.eq	407240 <ferror@plt+0x5be0>  // b.none
  4070fc:	ldr	w0, [sp, #356]
  407100:	orr	w0, w0, #0x10
  407104:	str	w0, [sp, #356]
  407108:	ldr	x0, [sp, #304]
  40710c:	and	x0, x0, #0xc00000
  407110:	cmp	x0, #0xc00, lsl #12
  407114:	b.eq	407248 <ferror@plt+0x5be8>  // b.none
  407118:	cmp	x0, #0xc00, lsl #12
  40711c:	b.hi	40724c <ferror@plt+0x5bec>  // b.pmore
  407120:	cmp	x0, #0x800, lsl #12
  407124:	b.eq	4071e8 <ferror@plt+0x5b88>  // b.none
  407128:	cmp	x0, #0x800, lsl #12
  40712c:	b.hi	40724c <ferror@plt+0x5bec>  // b.pmore
  407130:	cmp	x0, #0x0
  407134:	b.eq	407144 <ferror@plt+0x5ae4>  // b.none
  407138:	cmp	x0, #0x400, lsl #12
  40713c:	b.eq	407190 <ferror@plt+0x5b30>  // b.none
  407140:	b	40724c <ferror@plt+0x5bec>
  407144:	ldr	x0, [sp, #336]
  407148:	and	x0, x0, #0xf
  40714c:	cmp	x0, #0x4
  407150:	b.eq	407248 <ferror@plt+0x5be8>  // b.none
  407154:	ldr	x0, [sp, #336]
  407158:	add	x0, x0, #0x4
  40715c:	str	x0, [sp, #120]
  407160:	ldr	x1, [sp, #120]
  407164:	ldr	x0, [sp, #336]
  407168:	cmp	x1, x0
  40716c:	cset	w0, cc  // cc = lo, ul, last
  407170:	and	w0, w0, #0xff
  407174:	and	x0, x0, #0xff
  407178:	ldr	x1, [sp, #328]
  40717c:	add	x0, x1, x0
  407180:	str	x0, [sp, #328]
  407184:	ldr	x0, [sp, #120]
  407188:	str	x0, [sp, #336]
  40718c:	b	407248 <ferror@plt+0x5be8>
  407190:	ldr	x0, [sp, #384]
  407194:	cmp	x0, #0x0
  407198:	b.ne	407248 <ferror@plt+0x5be8>  // b.any
  40719c:	ldr	x0, [sp, #336]
  4071a0:	and	x0, x0, #0x7
  4071a4:	cmp	x0, #0x0
  4071a8:	b.eq	407248 <ferror@plt+0x5be8>  // b.none
  4071ac:	ldr	x0, [sp, #336]
  4071b0:	add	x0, x0, #0x8
  4071b4:	str	x0, [sp, #128]
  4071b8:	ldr	x1, [sp, #128]
  4071bc:	ldr	x0, [sp, #336]
  4071c0:	cmp	x1, x0
  4071c4:	cset	w0, cc  // cc = lo, ul, last
  4071c8:	and	w0, w0, #0xff
  4071cc:	and	x0, x0, #0xff
  4071d0:	ldr	x1, [sp, #328]
  4071d4:	add	x0, x1, x0
  4071d8:	str	x0, [sp, #328]
  4071dc:	ldr	x0, [sp, #128]
  4071e0:	str	x0, [sp, #336]
  4071e4:	b	407248 <ferror@plt+0x5be8>
  4071e8:	ldr	x0, [sp, #384]
  4071ec:	cmp	x0, #0x0
  4071f0:	b.eq	407248 <ferror@plt+0x5be8>  // b.none
  4071f4:	ldr	x0, [sp, #336]
  4071f8:	and	x0, x0, #0x7
  4071fc:	cmp	x0, #0x0
  407200:	b.eq	407248 <ferror@plt+0x5be8>  // b.none
  407204:	ldr	x0, [sp, #336]
  407208:	add	x0, x0, #0x8
  40720c:	str	x0, [sp, #136]
  407210:	ldr	x1, [sp, #136]
  407214:	ldr	x0, [sp, #336]
  407218:	cmp	x1, x0
  40721c:	cset	w0, cc  // cc = lo, ul, last
  407220:	and	w0, w0, #0xff
  407224:	and	x0, x0, #0xff
  407228:	ldr	x1, [sp, #328]
  40722c:	add	x0, x1, x0
  407230:	str	x0, [sp, #328]
  407234:	ldr	x0, [sp, #136]
  407238:	str	x0, [sp, #336]
  40723c:	b	407248 <ferror@plt+0x5be8>
  407240:	nop
  407244:	b	40724c <ferror@plt+0x5bec>
  407248:	nop
  40724c:	ldr	w0, [sp, #148]
  407250:	cmp	w0, #0x0
  407254:	b.eq	407284 <ferror@plt+0x5c24>  // b.none
  407258:	ldr	w0, [sp, #356]
  40725c:	and	w0, w0, #0x10
  407260:	cmp	w0, #0x0
  407264:	b.ne	407278 <ferror@plt+0x5c18>  // b.any
  407268:	ldr	x0, [sp, #304]
  40726c:	and	x0, x0, #0x800
  407270:	cmp	x0, #0x0
  407274:	b.eq	407284 <ferror@plt+0x5c24>  // b.none
  407278:	ldr	w0, [sp, #356]
  40727c:	orr	w0, w0, #0x8
  407280:	str	w0, [sp, #356]
  407284:	ldr	x0, [sp, #328]
  407288:	and	x0, x0, #0x8000000000000
  40728c:	cmp	x0, #0x0
  407290:	b.eq	407348 <ferror@plt+0x5ce8>  // b.none
  407294:	ldr	x0, [sp, #328]
  407298:	and	x0, x0, #0xfff7ffffffffffff
  40729c:	str	x0, [sp, #328]
  4072a0:	ldr	x0, [sp, #344]
  4072a4:	add	x0, x0, #0x1
  4072a8:	str	x0, [sp, #344]
  4072ac:	ldr	x1, [sp, #344]
  4072b0:	mov	x0, #0x7fff                	// #32767
  4072b4:	cmp	x1, x0
  4072b8:	b.ne	407348 <ferror@plt+0x5ce8>  // b.any
  4072bc:	ldr	x0, [sp, #304]
  4072c0:	and	x0, x0, #0xc00000
  4072c4:	cmp	x0, #0x0
  4072c8:	b.eq	407304 <ferror@plt+0x5ca4>  // b.none
  4072cc:	ldr	x0, [sp, #304]
  4072d0:	and	x0, x0, #0xc00000
  4072d4:	cmp	x0, #0x400, lsl #12
  4072d8:	b.ne	4072e8 <ferror@plt+0x5c88>  // b.any
  4072dc:	ldr	x0, [sp, #384]
  4072e0:	cmp	x0, #0x0
  4072e4:	b.eq	407304 <ferror@plt+0x5ca4>  // b.none
  4072e8:	ldr	x0, [sp, #304]
  4072ec:	and	x0, x0, #0xc00000
  4072f0:	cmp	x0, #0x800, lsl #12
  4072f4:	b.ne	407318 <ferror@plt+0x5cb8>  // b.any
  4072f8:	ldr	x0, [sp, #384]
  4072fc:	cmp	x0, #0x0
  407300:	b.eq	407318 <ferror@plt+0x5cb8>  // b.none
  407304:	mov	x0, #0x7fff                	// #32767
  407308:	str	x0, [sp, #344]
  40730c:	str	xzr, [sp, #336]
  407310:	str	xzr, [sp, #328]
  407314:	b	407330 <ferror@plt+0x5cd0>
  407318:	mov	x0, #0x7ffe                	// #32766
  40731c:	str	x0, [sp, #344]
  407320:	mov	x0, #0xffffffffffffffff    	// #-1
  407324:	str	x0, [sp, #336]
  407328:	mov	x0, #0xffffffffffffffff    	// #-1
  40732c:	str	x0, [sp, #328]
  407330:	ldr	w0, [sp, #356]
  407334:	orr	w0, w0, #0x10
  407338:	str	w0, [sp, #356]
  40733c:	ldr	w0, [sp, #356]
  407340:	orr	w0, w0, #0x4
  407344:	str	w0, [sp, #356]
  407348:	ldr	x0, [sp, #336]
  40734c:	lsr	x1, x0, #3
  407350:	ldr	x0, [sp, #328]
  407354:	lsl	x0, x0, #61
  407358:	orr	x0, x1, x0
  40735c:	str	x0, [sp, #336]
  407360:	ldr	x0, [sp, #328]
  407364:	lsr	x0, x0, #3
  407368:	str	x0, [sp, #328]
  40736c:	ldr	x1, [sp, #344]
  407370:	mov	x0, #0x7fff                	// #32767
  407374:	cmp	x1, x0
  407378:	b.ne	40739c <ferror@plt+0x5d3c>  // b.any
  40737c:	ldr	x1, [sp, #328]
  407380:	ldr	x0, [sp, #336]
  407384:	orr	x0, x1, x0
  407388:	cmp	x0, #0x0
  40738c:	b.eq	40739c <ferror@plt+0x5d3c>  // b.none
  407390:	ldr	x0, [sp, #328]
  407394:	orr	x0, x0, #0x800000000000
  407398:	str	x0, [sp, #328]
  40739c:	ldr	x0, [sp, #336]
  4073a0:	str	x0, [sp, #48]
  4073a4:	ldr	x0, [sp, #328]
  4073a8:	and	x1, x0, #0xffffffffffff
  4073ac:	ldr	x0, [sp, #56]
  4073b0:	bfxil	x0, x1, #0, #48
  4073b4:	str	x0, [sp, #56]
  4073b8:	ldr	x0, [sp, #344]
  4073bc:	and	w0, w0, #0x7fff
  4073c0:	and	w1, w0, #0xffff
  4073c4:	ldrh	w0, [sp, #62]
  4073c8:	bfxil	w0, w1, #0, #15
  4073cc:	strh	w0, [sp, #62]
  4073d0:	ldr	x0, [sp, #384]
  4073d4:	and	w0, w0, #0x1
  4073d8:	and	w1, w0, #0xff
  4073dc:	ldrb	w0, [sp, #63]
  4073e0:	bfi	w0, w1, #7, #1
  4073e4:	strb	w0, [sp, #63]
  4073e8:	ldr	q0, [sp, #48]
  4073ec:	str	q0, [sp, #96]
  4073f0:	ldrsw	x0, [sp, #356]
  4073f4:	cmp	x0, #0x0
  4073f8:	b.eq	407404 <ferror@plt+0x5da4>  // b.none
  4073fc:	ldr	w0, [sp, #356]
  407400:	bl	40c43c <ferror@plt+0xaddc>
  407404:	ldr	q0, [sp, #96]
  407408:	ldp	x29, x30, [sp], #400
  40740c:	ret
  407410:	sub	sp, sp, #0x290
  407414:	stp	x29, x30, [sp]
  407418:	mov	x29, sp
  40741c:	str	q0, [sp, #32]
  407420:	str	q1, [sp, #16]
  407424:	str	wzr, [sp, #564]
  407428:	str	xzr, [sp, #400]
  40742c:	mrs	x0, fpcr
  407430:	str	x0, [sp, #400]
  407434:	ldr	q0, [sp, #32]
  407438:	str	q0, [sp, #80]
  40743c:	ldr	x0, [sp, #80]
  407440:	str	x0, [sp, #584]
  407444:	ldr	x0, [sp, #88]
  407448:	ubfx	x0, x0, #0, #48
  40744c:	str	x0, [sp, #592]
  407450:	ldrh	w0, [sp, #94]
  407454:	ubfx	x0, x0, #0, #15
  407458:	and	w0, w0, #0xffff
  40745c:	and	x0, x0, #0xffff
  407460:	str	x0, [sp, #568]
  407464:	ldrb	w0, [sp, #95]
  407468:	ubfx	x0, x0, #7, #1
  40746c:	and	w0, w0, #0xff
  407470:	and	x0, x0, #0xff
  407474:	str	x0, [sp, #392]
  407478:	ldr	x0, [sp, #568]
  40747c:	cmp	x0, #0x0
  407480:	b.eq	4074dc <ferror@plt+0x5e7c>  // b.none
  407484:	ldr	x1, [sp, #568]
  407488:	mov	x0, #0x7fff                	// #32767
  40748c:	cmp	x1, x0
  407490:	b.eq	4075d0 <ferror@plt+0x5f70>  // b.none
  407494:	ldr	x0, [sp, #592]
  407498:	orr	x0, x0, #0x1000000000000
  40749c:	str	x0, [sp, #592]
  4074a0:	ldr	x0, [sp, #592]
  4074a4:	lsl	x1, x0, #3
  4074a8:	ldr	x0, [sp, #584]
  4074ac:	lsr	x0, x0, #61
  4074b0:	orr	x0, x1, x0
  4074b4:	str	x0, [sp, #592]
  4074b8:	ldr	x0, [sp, #584]
  4074bc:	lsl	x0, x0, #3
  4074c0:	str	x0, [sp, #584]
  4074c4:	ldr	x1, [sp, #568]
  4074c8:	mov	x0, #0xffffffffffffc001    	// #-16383
  4074cc:	add	x0, x1, x0
  4074d0:	str	x0, [sp, #568]
  4074d4:	str	xzr, [sp, #576]
  4074d8:	b	407614 <ferror@plt+0x5fb4>
  4074dc:	ldr	x1, [sp, #592]
  4074e0:	ldr	x0, [sp, #584]
  4074e4:	orr	x0, x1, x0
  4074e8:	cmp	x0, #0x0
  4074ec:	b.ne	4074fc <ferror@plt+0x5e9c>  // b.any
  4074f0:	mov	x0, #0x1                   	// #1
  4074f4:	str	x0, [sp, #576]
  4074f8:	b	407614 <ferror@plt+0x5fb4>
  4074fc:	ldr	x0, [sp, #592]
  407500:	cmp	x0, #0x0
  407504:	b.eq	40751c <ferror@plt+0x5ebc>  // b.none
  407508:	ldr	x0, [sp, #592]
  40750c:	clz	x0, x0
  407510:	sxtw	x0, w0
  407514:	str	x0, [sp, #536]
  407518:	b	407538 <ferror@plt+0x5ed8>
  40751c:	ldr	x0, [sp, #584]
  407520:	clz	x0, x0
  407524:	sxtw	x0, w0
  407528:	str	x0, [sp, #536]
  40752c:	ldr	x0, [sp, #536]
  407530:	add	x0, x0, #0x40
  407534:	str	x0, [sp, #536]
  407538:	ldr	x0, [sp, #536]
  40753c:	sub	x0, x0, #0xf
  407540:	str	x0, [sp, #536]
  407544:	ldr	x0, [sp, #536]
  407548:	cmp	x0, #0x3c
  40754c:	b.gt	407598 <ferror@plt+0x5f38>
  407550:	ldr	x0, [sp, #536]
  407554:	add	w0, w0, #0x3
  407558:	ldr	x1, [sp, #592]
  40755c:	lsl	x1, x1, x0
  407560:	ldr	x0, [sp, #536]
  407564:	mov	w2, w0
  407568:	mov	w0, #0x3d                  	// #61
  40756c:	sub	w0, w0, w2
  407570:	ldr	x2, [sp, #584]
  407574:	lsr	x0, x2, x0
  407578:	orr	x0, x1, x0
  40757c:	str	x0, [sp, #592]
  407580:	ldr	x0, [sp, #536]
  407584:	add	w0, w0, #0x3
  407588:	ldr	x1, [sp, #584]
  40758c:	lsl	x0, x1, x0
  407590:	str	x0, [sp, #584]
  407594:	b	4075b0 <ferror@plt+0x5f50>
  407598:	ldr	x0, [sp, #536]
  40759c:	sub	w0, w0, #0x3d
  4075a0:	ldr	x1, [sp, #584]
  4075a4:	lsl	x0, x1, x0
  4075a8:	str	x0, [sp, #592]
  4075ac:	str	xzr, [sp, #584]
  4075b0:	ldr	x1, [sp, #536]
  4075b4:	mov	x0, #0x3ffe                	// #16382
  4075b8:	add	x0, x1, x0
  4075bc:	ldr	x1, [sp, #568]
  4075c0:	sub	x0, x1, x0
  4075c4:	str	x0, [sp, #568]
  4075c8:	str	xzr, [sp, #576]
  4075cc:	b	407614 <ferror@plt+0x5fb4>
  4075d0:	ldr	x1, [sp, #592]
  4075d4:	ldr	x0, [sp, #584]
  4075d8:	orr	x0, x1, x0
  4075dc:	cmp	x0, #0x0
  4075e0:	b.ne	4075f0 <ferror@plt+0x5f90>  // b.any
  4075e4:	mov	x0, #0x2                   	// #2
  4075e8:	str	x0, [sp, #576]
  4075ec:	b	407614 <ferror@plt+0x5fb4>
  4075f0:	mov	x0, #0x3                   	// #3
  4075f4:	str	x0, [sp, #576]
  4075f8:	ldr	x0, [sp, #592]
  4075fc:	and	x0, x0, #0x800000000000
  407600:	cmp	x0, #0x0
  407604:	b.ne	407614 <ferror@plt+0x5fb4>  // b.any
  407608:	ldr	w0, [sp, #564]
  40760c:	orr	w0, w0, #0x1
  407610:	str	w0, [sp, #564]
  407614:	nop
  407618:	ldr	q0, [sp, #16]
  40761c:	str	q0, [sp, #64]
  407620:	ldr	x0, [sp, #64]
  407624:	str	x0, [sp, #616]
  407628:	ldr	x0, [sp, #72]
  40762c:	ubfx	x0, x0, #0, #48
  407630:	str	x0, [sp, #624]
  407634:	ldrh	w0, [sp, #78]
  407638:	ubfx	x0, x0, #0, #15
  40763c:	and	w0, w0, #0xffff
  407640:	and	x0, x0, #0xffff
  407644:	str	x0, [sp, #600]
  407648:	ldrb	w0, [sp, #79]
  40764c:	ubfx	x0, x0, #7, #1
  407650:	and	w0, w0, #0xff
  407654:	and	x0, x0, #0xff
  407658:	str	x0, [sp, #384]
  40765c:	ldr	x0, [sp, #600]
  407660:	cmp	x0, #0x0
  407664:	b.eq	4076c0 <ferror@plt+0x6060>  // b.none
  407668:	ldr	x1, [sp, #600]
  40766c:	mov	x0, #0x7fff                	// #32767
  407670:	cmp	x1, x0
  407674:	b.eq	4077b4 <ferror@plt+0x6154>  // b.none
  407678:	ldr	x0, [sp, #624]
  40767c:	orr	x0, x0, #0x1000000000000
  407680:	str	x0, [sp, #624]
  407684:	ldr	x0, [sp, #624]
  407688:	lsl	x1, x0, #3
  40768c:	ldr	x0, [sp, #616]
  407690:	lsr	x0, x0, #61
  407694:	orr	x0, x1, x0
  407698:	str	x0, [sp, #624]
  40769c:	ldr	x0, [sp, #616]
  4076a0:	lsl	x0, x0, #3
  4076a4:	str	x0, [sp, #616]
  4076a8:	ldr	x1, [sp, #600]
  4076ac:	mov	x0, #0xffffffffffffc001    	// #-16383
  4076b0:	add	x0, x1, x0
  4076b4:	str	x0, [sp, #600]
  4076b8:	str	xzr, [sp, #608]
  4076bc:	b	4077f8 <ferror@plt+0x6198>
  4076c0:	ldr	x1, [sp, #624]
  4076c4:	ldr	x0, [sp, #616]
  4076c8:	orr	x0, x1, x0
  4076cc:	cmp	x0, #0x0
  4076d0:	b.ne	4076e0 <ferror@plt+0x6080>  // b.any
  4076d4:	mov	x0, #0x1                   	// #1
  4076d8:	str	x0, [sp, #608]
  4076dc:	b	4077f8 <ferror@plt+0x6198>
  4076e0:	ldr	x0, [sp, #624]
  4076e4:	cmp	x0, #0x0
  4076e8:	b.eq	407700 <ferror@plt+0x60a0>  // b.none
  4076ec:	ldr	x0, [sp, #624]
  4076f0:	clz	x0, x0
  4076f4:	sxtw	x0, w0
  4076f8:	str	x0, [sp, #528]
  4076fc:	b	40771c <ferror@plt+0x60bc>
  407700:	ldr	x0, [sp, #616]
  407704:	clz	x0, x0
  407708:	sxtw	x0, w0
  40770c:	str	x0, [sp, #528]
  407710:	ldr	x0, [sp, #528]
  407714:	add	x0, x0, #0x40
  407718:	str	x0, [sp, #528]
  40771c:	ldr	x0, [sp, #528]
  407720:	sub	x0, x0, #0xf
  407724:	str	x0, [sp, #528]
  407728:	ldr	x0, [sp, #528]
  40772c:	cmp	x0, #0x3c
  407730:	b.gt	40777c <ferror@plt+0x611c>
  407734:	ldr	x0, [sp, #528]
  407738:	add	w0, w0, #0x3
  40773c:	ldr	x1, [sp, #624]
  407740:	lsl	x1, x1, x0
  407744:	ldr	x0, [sp, #528]
  407748:	mov	w2, w0
  40774c:	mov	w0, #0x3d                  	// #61
  407750:	sub	w0, w0, w2
  407754:	ldr	x2, [sp, #616]
  407758:	lsr	x0, x2, x0
  40775c:	orr	x0, x1, x0
  407760:	str	x0, [sp, #624]
  407764:	ldr	x0, [sp, #528]
  407768:	add	w0, w0, #0x3
  40776c:	ldr	x1, [sp, #616]
  407770:	lsl	x0, x1, x0
  407774:	str	x0, [sp, #616]
  407778:	b	407794 <ferror@plt+0x6134>
  40777c:	ldr	x0, [sp, #528]
  407780:	sub	w0, w0, #0x3d
  407784:	ldr	x1, [sp, #616]
  407788:	lsl	x0, x1, x0
  40778c:	str	x0, [sp, #624]
  407790:	str	xzr, [sp, #616]
  407794:	ldr	x1, [sp, #528]
  407798:	mov	x0, #0x3ffe                	// #16382
  40779c:	add	x0, x1, x0
  4077a0:	ldr	x1, [sp, #600]
  4077a4:	sub	x0, x1, x0
  4077a8:	str	x0, [sp, #600]
  4077ac:	str	xzr, [sp, #608]
  4077b0:	b	4077f8 <ferror@plt+0x6198>
  4077b4:	ldr	x1, [sp, #624]
  4077b8:	ldr	x0, [sp, #616]
  4077bc:	orr	x0, x1, x0
  4077c0:	cmp	x0, #0x0
  4077c4:	b.ne	4077d4 <ferror@plt+0x6174>  // b.any
  4077c8:	mov	x0, #0x2                   	// #2
  4077cc:	str	x0, [sp, #608]
  4077d0:	b	4077f8 <ferror@plt+0x6198>
  4077d4:	mov	x0, #0x3                   	// #3
  4077d8:	str	x0, [sp, #608]
  4077dc:	ldr	x0, [sp, #624]
  4077e0:	and	x0, x0, #0x800000000000
  4077e4:	cmp	x0, #0x0
  4077e8:	b.ne	4077f8 <ferror@plt+0x6198>  // b.any
  4077ec:	ldr	w0, [sp, #564]
  4077f0:	orr	w0, w0, #0x1
  4077f4:	str	w0, [sp, #564]
  4077f8:	nop
  4077fc:	ldr	x1, [sp, #392]
  407800:	ldr	x0, [sp, #384]
  407804:	eor	x0, x1, x0
  407808:	str	x0, [sp, #648]
  40780c:	ldr	x1, [sp, #568]
  407810:	ldr	x0, [sp, #600]
  407814:	sub	x0, x1, x0
  407818:	str	x0, [sp, #640]
  40781c:	ldr	x0, [sp, #576]
  407820:	lsl	x1, x0, #2
  407824:	ldr	x0, [sp, #608]
  407828:	orr	x0, x1, x0
  40782c:	cmp	x0, #0xf
  407830:	b.eq	4081e8 <ferror@plt+0x6b88>  // b.none
  407834:	cmp	x0, #0xf
  407838:	b.gt	4082e0 <ferror@plt+0x6c80>
  40783c:	cmp	x0, #0xe
  407840:	b.gt	4082e0 <ferror@plt+0x6c80>
  407844:	cmp	x0, #0xc
  407848:	b.ge	408248 <ferror@plt+0x6be8>  // b.tcont
  40784c:	cmp	x0, #0xb
  407850:	b.eq	40826c <ferror@plt+0x6c0c>  // b.none
  407854:	cmp	x0, #0xb
  407858:	b.gt	4082e0 <ferror@plt+0x6c80>
  40785c:	cmp	x0, #0xa
  407860:	b.eq	4082b4 <ferror@plt+0x6c54>  // b.none
  407864:	cmp	x0, #0xa
  407868:	b.gt	4082e0 <ferror@plt+0x6c80>
  40786c:	cmp	x0, #0x9
  407870:	b.gt	4082e0 <ferror@plt+0x6c80>
  407874:	cmp	x0, #0x8
  407878:	b.ge	4082a8 <ferror@plt+0x6c48>  // b.tcont
  40787c:	cmp	x0, #0x7
  407880:	b.eq	40826c <ferror@plt+0x6c0c>  // b.none
  407884:	cmp	x0, #0x7
  407888:	b.gt	4082e0 <ferror@plt+0x6c80>
  40788c:	cmp	x0, #0x6
  407890:	b.eq	408290 <ferror@plt+0x6c30>  // b.none
  407894:	cmp	x0, #0x6
  407898:	b.gt	4082e0 <ferror@plt+0x6c80>
  40789c:	cmp	x0, #0x5
  4078a0:	b.eq	4082b4 <ferror@plt+0x6c54>  // b.none
  4078a4:	cmp	x0, #0x5
  4078a8:	b.gt	4082e0 <ferror@plt+0x6c80>
  4078ac:	cmp	x0, #0x4
  4078b0:	b.eq	408290 <ferror@plt+0x6c30>  // b.none
  4078b4:	cmp	x0, #0x4
  4078b8:	b.gt	4082e0 <ferror@plt+0x6c80>
  4078bc:	cmp	x0, #0x3
  4078c0:	b.eq	40826c <ferror@plt+0x6c0c>  // b.none
  4078c4:	cmp	x0, #0x3
  4078c8:	b.gt	4082e0 <ferror@plt+0x6c80>
  4078cc:	cmp	x0, #0x2
  4078d0:	b.eq	408290 <ferror@plt+0x6c30>  // b.none
  4078d4:	cmp	x0, #0x2
  4078d8:	b.gt	4082e0 <ferror@plt+0x6c80>
  4078dc:	cmp	x0, #0x0
  4078e0:	b.eq	4078f0 <ferror@plt+0x6290>  // b.none
  4078e4:	cmp	x0, #0x1
  4078e8:	b.eq	40829c <ferror@plt+0x6c3c>  // b.none
  4078ec:	b	4082e0 <ferror@plt+0x6c80>
  4078f0:	str	xzr, [sp, #632]
  4078f4:	ldr	x1, [sp, #592]
  4078f8:	ldr	x0, [sp, #624]
  4078fc:	cmp	x1, x0
  407900:	b.hi	407924 <ferror@plt+0x62c4>  // b.pmore
  407904:	ldr	x1, [sp, #592]
  407908:	ldr	x0, [sp, #624]
  40790c:	cmp	x1, x0
  407910:	b.ne	407958 <ferror@plt+0x62f8>  // b.any
  407914:	ldr	x1, [sp, #584]
  407918:	ldr	x0, [sp, #616]
  40791c:	cmp	x1, x0
  407920:	b.cc	407958 <ferror@plt+0x62f8>  // b.lo, b.ul, b.last
  407924:	ldr	x0, [sp, #592]
  407928:	lsr	x0, x0, #1
  40792c:	str	x0, [sp, #520]
  407930:	ldr	x0, [sp, #592]
  407934:	lsl	x1, x0, #63
  407938:	ldr	x0, [sp, #584]
  40793c:	lsr	x0, x0, #1
  407940:	orr	x0, x1, x0
  407944:	str	x0, [sp, #512]
  407948:	ldr	x0, [sp, #584]
  40794c:	lsl	x0, x0, #63
  407950:	str	x0, [sp, #504]
  407954:	b	407978 <ferror@plt+0x6318>
  407958:	ldr	x0, [sp, #640]
  40795c:	sub	x0, x0, #0x1
  407960:	str	x0, [sp, #640]
  407964:	ldr	x0, [sp, #592]
  407968:	str	x0, [sp, #520]
  40796c:	ldr	x0, [sp, #584]
  407970:	str	x0, [sp, #512]
  407974:	str	xzr, [sp, #504]
  407978:	ldr	x0, [sp, #624]
  40797c:	lsl	x1, x0, #12
  407980:	ldr	x0, [sp, #616]
  407984:	lsr	x0, x0, #52
  407988:	orr	x0, x1, x0
  40798c:	str	x0, [sp, #624]
  407990:	ldr	x0, [sp, #616]
  407994:	lsl	x0, x0, #12
  407998:	str	x0, [sp, #616]
  40799c:	ldr	x0, [sp, #624]
  4079a0:	lsr	x0, x0, #32
  4079a4:	str	x0, [sp, #376]
  4079a8:	ldr	x0, [sp, #624]
  4079ac:	and	x0, x0, #0xffffffff
  4079b0:	str	x0, [sp, #368]
  4079b4:	ldr	x0, [sp, #520]
  4079b8:	ldr	x1, [sp, #376]
  4079bc:	udiv	x2, x0, x1
  4079c0:	ldr	x1, [sp, #376]
  4079c4:	mul	x1, x2, x1
  4079c8:	sub	x0, x0, x1
  4079cc:	str	x0, [sp, #464]
  4079d0:	ldr	x1, [sp, #520]
  4079d4:	ldr	x0, [sp, #376]
  4079d8:	udiv	x0, x1, x0
  4079dc:	str	x0, [sp, #480]
  4079e0:	ldr	x1, [sp, #480]
  4079e4:	ldr	x0, [sp, #368]
  4079e8:	mul	x0, x1, x0
  4079ec:	str	x0, [sp, #360]
  4079f0:	ldr	x0, [sp, #464]
  4079f4:	lsl	x1, x0, #32
  4079f8:	ldr	x0, [sp, #512]
  4079fc:	lsr	x0, x0, #32
  407a00:	orr	x0, x1, x0
  407a04:	str	x0, [sp, #464]
  407a08:	ldr	x1, [sp, #464]
  407a0c:	ldr	x0, [sp, #360]
  407a10:	cmp	x1, x0
  407a14:	b.cs	407a70 <ferror@plt+0x6410>  // b.hs, b.nlast
  407a18:	ldr	x0, [sp, #480]
  407a1c:	sub	x0, x0, #0x1
  407a20:	str	x0, [sp, #480]
  407a24:	ldr	x1, [sp, #464]
  407a28:	ldr	x0, [sp, #624]
  407a2c:	add	x0, x1, x0
  407a30:	str	x0, [sp, #464]
  407a34:	ldr	x1, [sp, #464]
  407a38:	ldr	x0, [sp, #624]
  407a3c:	cmp	x1, x0
  407a40:	b.cc	407a70 <ferror@plt+0x6410>  // b.lo, b.ul, b.last
  407a44:	ldr	x1, [sp, #464]
  407a48:	ldr	x0, [sp, #360]
  407a4c:	cmp	x1, x0
  407a50:	b.cs	407a70 <ferror@plt+0x6410>  // b.hs, b.nlast
  407a54:	ldr	x0, [sp, #480]
  407a58:	sub	x0, x0, #0x1
  407a5c:	str	x0, [sp, #480]
  407a60:	ldr	x1, [sp, #464]
  407a64:	ldr	x0, [sp, #624]
  407a68:	add	x0, x1, x0
  407a6c:	str	x0, [sp, #464]
  407a70:	ldr	x1, [sp, #464]
  407a74:	ldr	x0, [sp, #360]
  407a78:	sub	x0, x1, x0
  407a7c:	str	x0, [sp, #464]
  407a80:	ldr	x0, [sp, #464]
  407a84:	ldr	x1, [sp, #376]
  407a88:	udiv	x2, x0, x1
  407a8c:	ldr	x1, [sp, #376]
  407a90:	mul	x1, x2, x1
  407a94:	sub	x0, x0, x1
  407a98:	str	x0, [sp, #456]
  407a9c:	ldr	x1, [sp, #464]
  407aa0:	ldr	x0, [sp, #376]
  407aa4:	udiv	x0, x1, x0
  407aa8:	str	x0, [sp, #472]
  407aac:	ldr	x1, [sp, #472]
  407ab0:	ldr	x0, [sp, #368]
  407ab4:	mul	x0, x1, x0
  407ab8:	str	x0, [sp, #360]
  407abc:	ldr	x0, [sp, #456]
  407ac0:	lsl	x1, x0, #32
  407ac4:	ldr	x0, [sp, #512]
  407ac8:	and	x0, x0, #0xffffffff
  407acc:	orr	x0, x1, x0
  407ad0:	str	x0, [sp, #456]
  407ad4:	ldr	x1, [sp, #456]
  407ad8:	ldr	x0, [sp, #360]
  407adc:	cmp	x1, x0
  407ae0:	b.cs	407b3c <ferror@plt+0x64dc>  // b.hs, b.nlast
  407ae4:	ldr	x0, [sp, #472]
  407ae8:	sub	x0, x0, #0x1
  407aec:	str	x0, [sp, #472]
  407af0:	ldr	x1, [sp, #456]
  407af4:	ldr	x0, [sp, #624]
  407af8:	add	x0, x1, x0
  407afc:	str	x0, [sp, #456]
  407b00:	ldr	x1, [sp, #456]
  407b04:	ldr	x0, [sp, #624]
  407b08:	cmp	x1, x0
  407b0c:	b.cc	407b3c <ferror@plt+0x64dc>  // b.lo, b.ul, b.last
  407b10:	ldr	x1, [sp, #456]
  407b14:	ldr	x0, [sp, #360]
  407b18:	cmp	x1, x0
  407b1c:	b.cs	407b3c <ferror@plt+0x64dc>  // b.hs, b.nlast
  407b20:	ldr	x0, [sp, #472]
  407b24:	sub	x0, x0, #0x1
  407b28:	str	x0, [sp, #472]
  407b2c:	ldr	x1, [sp, #456]
  407b30:	ldr	x0, [sp, #624]
  407b34:	add	x0, x1, x0
  407b38:	str	x0, [sp, #456]
  407b3c:	ldr	x1, [sp, #456]
  407b40:	ldr	x0, [sp, #360]
  407b44:	sub	x0, x1, x0
  407b48:	str	x0, [sp, #456]
  407b4c:	ldr	x0, [sp, #480]
  407b50:	lsl	x0, x0, #32
  407b54:	ldr	x1, [sp, #472]
  407b58:	orr	x0, x1, x0
  407b5c:	str	x0, [sp, #544]
  407b60:	ldr	x0, [sp, #456]
  407b64:	str	x0, [sp, #496]
  407b68:	ldr	x0, [sp, #544]
  407b6c:	str	w0, [sp, #356]
  407b70:	ldr	x0, [sp, #544]
  407b74:	lsr	x0, x0, #32
  407b78:	str	w0, [sp, #352]
  407b7c:	ldr	x0, [sp, #616]
  407b80:	str	w0, [sp, #348]
  407b84:	ldr	x0, [sp, #616]
  407b88:	lsr	x0, x0, #32
  407b8c:	str	w0, [sp, #344]
  407b90:	ldr	w1, [sp, #356]
  407b94:	ldr	w0, [sp, #348]
  407b98:	mul	x0, x1, x0
  407b9c:	str	x0, [sp, #336]
  407ba0:	ldr	w1, [sp, #356]
  407ba4:	ldr	w0, [sp, #344]
  407ba8:	mul	x0, x1, x0
  407bac:	str	x0, [sp, #328]
  407bb0:	ldr	w1, [sp, #352]
  407bb4:	ldr	w0, [sp, #348]
  407bb8:	mul	x0, x1, x0
  407bbc:	str	x0, [sp, #320]
  407bc0:	ldr	w1, [sp, #352]
  407bc4:	ldr	w0, [sp, #344]
  407bc8:	mul	x0, x1, x0
  407bcc:	str	x0, [sp, #448]
  407bd0:	ldr	x0, [sp, #336]
  407bd4:	lsr	x0, x0, #32
  407bd8:	ldr	x1, [sp, #328]
  407bdc:	add	x0, x1, x0
  407be0:	str	x0, [sp, #328]
  407be4:	ldr	x1, [sp, #328]
  407be8:	ldr	x0, [sp, #320]
  407bec:	add	x0, x1, x0
  407bf0:	str	x0, [sp, #328]
  407bf4:	ldr	x1, [sp, #328]
  407bf8:	ldr	x0, [sp, #320]
  407bfc:	cmp	x1, x0
  407c00:	b.cs	407c14 <ferror@plt+0x65b4>  // b.hs, b.nlast
  407c04:	ldr	x1, [sp, #448]
  407c08:	mov	x0, #0x100000000           	// #4294967296
  407c0c:	add	x0, x1, x0
  407c10:	str	x0, [sp, #448]
  407c14:	ldr	x0, [sp, #328]
  407c18:	lsr	x0, x0, #32
  407c1c:	ldr	x1, [sp, #448]
  407c20:	add	x0, x1, x0
  407c24:	str	x0, [sp, #312]
  407c28:	ldr	x0, [sp, #328]
  407c2c:	and	x0, x0, #0xffffffff
  407c30:	lsl	x1, x0, #32
  407c34:	ldr	x0, [sp, #336]
  407c38:	and	x0, x0, #0xffffffff
  407c3c:	add	x0, x1, x0
  407c40:	str	x0, [sp, #304]
  407c44:	ldr	x0, [sp, #504]
  407c48:	str	x0, [sp, #488]
  407c4c:	ldr	x1, [sp, #312]
  407c50:	ldr	x0, [sp, #496]
  407c54:	cmp	x1, x0
  407c58:	b.hi	407c7c <ferror@plt+0x661c>  // b.pmore
  407c5c:	ldr	x1, [sp, #312]
  407c60:	ldr	x0, [sp, #496]
  407c64:	cmp	x1, x0
  407c68:	b.ne	407d7c <ferror@plt+0x671c>  // b.any
  407c6c:	ldr	x1, [sp, #304]
  407c70:	ldr	x0, [sp, #488]
  407c74:	cmp	x1, x0
  407c78:	b.ls	407d7c <ferror@plt+0x671c>  // b.plast
  407c7c:	ldr	x0, [sp, #544]
  407c80:	sub	x0, x0, #0x1
  407c84:	str	x0, [sp, #544]
  407c88:	ldr	x1, [sp, #616]
  407c8c:	ldr	x0, [sp, #488]
  407c90:	add	x0, x1, x0
  407c94:	str	x0, [sp, #296]
  407c98:	ldr	x1, [sp, #624]
  407c9c:	ldr	x0, [sp, #496]
  407ca0:	add	x1, x1, x0
  407ca4:	ldr	x2, [sp, #296]
  407ca8:	ldr	x0, [sp, #616]
  407cac:	cmp	x2, x0
  407cb0:	cset	w0, cc  // cc = lo, ul, last
  407cb4:	and	w0, w0, #0xff
  407cb8:	and	x0, x0, #0xff
  407cbc:	add	x0, x1, x0
  407cc0:	str	x0, [sp, #496]
  407cc4:	ldr	x0, [sp, #296]
  407cc8:	str	x0, [sp, #488]
  407ccc:	ldr	x1, [sp, #496]
  407cd0:	ldr	x0, [sp, #624]
  407cd4:	cmp	x1, x0
  407cd8:	b.hi	407cfc <ferror@plt+0x669c>  // b.pmore
  407cdc:	ldr	x1, [sp, #496]
  407ce0:	ldr	x0, [sp, #624]
  407ce4:	cmp	x1, x0
  407ce8:	b.ne	407d7c <ferror@plt+0x671c>  // b.any
  407cec:	ldr	x1, [sp, #488]
  407cf0:	ldr	x0, [sp, #616]
  407cf4:	cmp	x1, x0
  407cf8:	b.cc	407d7c <ferror@plt+0x671c>  // b.lo, b.ul, b.last
  407cfc:	ldr	x1, [sp, #312]
  407d00:	ldr	x0, [sp, #496]
  407d04:	cmp	x1, x0
  407d08:	b.hi	407d2c <ferror@plt+0x66cc>  // b.pmore
  407d0c:	ldr	x1, [sp, #312]
  407d10:	ldr	x0, [sp, #496]
  407d14:	cmp	x1, x0
  407d18:	b.ne	407d7c <ferror@plt+0x671c>  // b.any
  407d1c:	ldr	x1, [sp, #304]
  407d20:	ldr	x0, [sp, #488]
  407d24:	cmp	x1, x0
  407d28:	b.ls	407d7c <ferror@plt+0x671c>  // b.plast
  407d2c:	ldr	x0, [sp, #544]
  407d30:	sub	x0, x0, #0x1
  407d34:	str	x0, [sp, #544]
  407d38:	ldr	x1, [sp, #616]
  407d3c:	ldr	x0, [sp, #488]
  407d40:	add	x0, x1, x0
  407d44:	str	x0, [sp, #288]
  407d48:	ldr	x1, [sp, #624]
  407d4c:	ldr	x0, [sp, #496]
  407d50:	add	x1, x1, x0
  407d54:	ldr	x2, [sp, #288]
  407d58:	ldr	x0, [sp, #616]
  407d5c:	cmp	x2, x0
  407d60:	cset	w0, cc  // cc = lo, ul, last
  407d64:	and	w0, w0, #0xff
  407d68:	and	x0, x0, #0xff
  407d6c:	add	x0, x1, x0
  407d70:	str	x0, [sp, #496]
  407d74:	ldr	x0, [sp, #288]
  407d78:	str	x0, [sp, #488]
  407d7c:	ldr	x1, [sp, #488]
  407d80:	ldr	x0, [sp, #304]
  407d84:	sub	x0, x1, x0
  407d88:	str	x0, [sp, #280]
  407d8c:	ldr	x1, [sp, #496]
  407d90:	ldr	x0, [sp, #312]
  407d94:	sub	x1, x1, x0
  407d98:	ldr	x2, [sp, #280]
  407d9c:	ldr	x0, [sp, #488]
  407da0:	cmp	x2, x0
  407da4:	cset	w0, hi  // hi = pmore
  407da8:	and	w0, w0, #0xff
  407dac:	and	x0, x0, #0xff
  407db0:	sub	x0, x1, x0
  407db4:	str	x0, [sp, #496]
  407db8:	ldr	x0, [sp, #280]
  407dbc:	str	x0, [sp, #488]
  407dc0:	ldr	x1, [sp, #496]
  407dc4:	ldr	x0, [sp, #624]
  407dc8:	cmp	x1, x0
  407dcc:	b.ne	407ddc <ferror@plt+0x677c>  // b.any
  407dd0:	mov	x0, #0xffffffffffffffff    	// #-1
  407dd4:	str	x0, [sp, #552]
  407dd8:	b	4082e0 <ferror@plt+0x6c80>
  407ddc:	ldr	x0, [sp, #624]
  407de0:	lsr	x0, x0, #32
  407de4:	str	x0, [sp, #272]
  407de8:	ldr	x0, [sp, #624]
  407dec:	and	x0, x0, #0xffffffff
  407df0:	str	x0, [sp, #264]
  407df4:	ldr	x0, [sp, #496]
  407df8:	ldr	x1, [sp, #272]
  407dfc:	udiv	x2, x0, x1
  407e00:	ldr	x1, [sp, #272]
  407e04:	mul	x1, x2, x1
  407e08:	sub	x0, x0, x1
  407e0c:	str	x0, [sp, #424]
  407e10:	ldr	x1, [sp, #496]
  407e14:	ldr	x0, [sp, #272]
  407e18:	udiv	x0, x1, x0
  407e1c:	str	x0, [sp, #440]
  407e20:	ldr	x1, [sp, #440]
  407e24:	ldr	x0, [sp, #264]
  407e28:	mul	x0, x1, x0
  407e2c:	str	x0, [sp, #256]
  407e30:	ldr	x0, [sp, #424]
  407e34:	lsl	x1, x0, #32
  407e38:	ldr	x0, [sp, #488]
  407e3c:	lsr	x0, x0, #32
  407e40:	orr	x0, x1, x0
  407e44:	str	x0, [sp, #424]
  407e48:	ldr	x1, [sp, #424]
  407e4c:	ldr	x0, [sp, #256]
  407e50:	cmp	x1, x0
  407e54:	b.cs	407eb0 <ferror@plt+0x6850>  // b.hs, b.nlast
  407e58:	ldr	x0, [sp, #440]
  407e5c:	sub	x0, x0, #0x1
  407e60:	str	x0, [sp, #440]
  407e64:	ldr	x1, [sp, #424]
  407e68:	ldr	x0, [sp, #624]
  407e6c:	add	x0, x1, x0
  407e70:	str	x0, [sp, #424]
  407e74:	ldr	x1, [sp, #424]
  407e78:	ldr	x0, [sp, #624]
  407e7c:	cmp	x1, x0
  407e80:	b.cc	407eb0 <ferror@plt+0x6850>  // b.lo, b.ul, b.last
  407e84:	ldr	x1, [sp, #424]
  407e88:	ldr	x0, [sp, #256]
  407e8c:	cmp	x1, x0
  407e90:	b.cs	407eb0 <ferror@plt+0x6850>  // b.hs, b.nlast
  407e94:	ldr	x0, [sp, #440]
  407e98:	sub	x0, x0, #0x1
  407e9c:	str	x0, [sp, #440]
  407ea0:	ldr	x1, [sp, #424]
  407ea4:	ldr	x0, [sp, #624]
  407ea8:	add	x0, x1, x0
  407eac:	str	x0, [sp, #424]
  407eb0:	ldr	x1, [sp, #424]
  407eb4:	ldr	x0, [sp, #256]
  407eb8:	sub	x0, x1, x0
  407ebc:	str	x0, [sp, #424]
  407ec0:	ldr	x0, [sp, #424]
  407ec4:	ldr	x1, [sp, #272]
  407ec8:	udiv	x2, x0, x1
  407ecc:	ldr	x1, [sp, #272]
  407ed0:	mul	x1, x2, x1
  407ed4:	sub	x0, x0, x1
  407ed8:	str	x0, [sp, #416]
  407edc:	ldr	x1, [sp, #424]
  407ee0:	ldr	x0, [sp, #272]
  407ee4:	udiv	x0, x1, x0
  407ee8:	str	x0, [sp, #432]
  407eec:	ldr	x1, [sp, #432]
  407ef0:	ldr	x0, [sp, #264]
  407ef4:	mul	x0, x1, x0
  407ef8:	str	x0, [sp, #256]
  407efc:	ldr	x0, [sp, #416]
  407f00:	lsl	x1, x0, #32
  407f04:	ldr	x0, [sp, #488]
  407f08:	and	x0, x0, #0xffffffff
  407f0c:	orr	x0, x1, x0
  407f10:	str	x0, [sp, #416]
  407f14:	ldr	x1, [sp, #416]
  407f18:	ldr	x0, [sp, #256]
  407f1c:	cmp	x1, x0
  407f20:	b.cs	407f7c <ferror@plt+0x691c>  // b.hs, b.nlast
  407f24:	ldr	x0, [sp, #432]
  407f28:	sub	x0, x0, #0x1
  407f2c:	str	x0, [sp, #432]
  407f30:	ldr	x1, [sp, #416]
  407f34:	ldr	x0, [sp, #624]
  407f38:	add	x0, x1, x0
  407f3c:	str	x0, [sp, #416]
  407f40:	ldr	x1, [sp, #416]
  407f44:	ldr	x0, [sp, #624]
  407f48:	cmp	x1, x0
  407f4c:	b.cc	407f7c <ferror@plt+0x691c>  // b.lo, b.ul, b.last
  407f50:	ldr	x1, [sp, #416]
  407f54:	ldr	x0, [sp, #256]
  407f58:	cmp	x1, x0
  407f5c:	b.cs	407f7c <ferror@plt+0x691c>  // b.hs, b.nlast
  407f60:	ldr	x0, [sp, #432]
  407f64:	sub	x0, x0, #0x1
  407f68:	str	x0, [sp, #432]
  407f6c:	ldr	x1, [sp, #416]
  407f70:	ldr	x0, [sp, #624]
  407f74:	add	x0, x1, x0
  407f78:	str	x0, [sp, #416]
  407f7c:	ldr	x1, [sp, #416]
  407f80:	ldr	x0, [sp, #256]
  407f84:	sub	x0, x1, x0
  407f88:	str	x0, [sp, #416]
  407f8c:	ldr	x0, [sp, #440]
  407f90:	lsl	x0, x0, #32
  407f94:	ldr	x1, [sp, #432]
  407f98:	orr	x0, x1, x0
  407f9c:	str	x0, [sp, #552]
  407fa0:	ldr	x0, [sp, #416]
  407fa4:	str	x0, [sp, #496]
  407fa8:	ldr	x0, [sp, #552]
  407fac:	str	w0, [sp, #252]
  407fb0:	ldr	x0, [sp, #552]
  407fb4:	lsr	x0, x0, #32
  407fb8:	str	w0, [sp, #248]
  407fbc:	ldr	x0, [sp, #616]
  407fc0:	str	w0, [sp, #244]
  407fc4:	ldr	x0, [sp, #616]
  407fc8:	lsr	x0, x0, #32
  407fcc:	str	w0, [sp, #240]
  407fd0:	ldr	w1, [sp, #252]
  407fd4:	ldr	w0, [sp, #244]
  407fd8:	mul	x0, x1, x0
  407fdc:	str	x0, [sp, #232]
  407fe0:	ldr	w1, [sp, #252]
  407fe4:	ldr	w0, [sp, #240]
  407fe8:	mul	x0, x1, x0
  407fec:	str	x0, [sp, #224]
  407ff0:	ldr	w1, [sp, #248]
  407ff4:	ldr	w0, [sp, #244]
  407ff8:	mul	x0, x1, x0
  407ffc:	str	x0, [sp, #216]
  408000:	ldr	w1, [sp, #248]
  408004:	ldr	w0, [sp, #240]
  408008:	mul	x0, x1, x0
  40800c:	str	x0, [sp, #408]
  408010:	ldr	x0, [sp, #232]
  408014:	lsr	x0, x0, #32
  408018:	ldr	x1, [sp, #224]
  40801c:	add	x0, x1, x0
  408020:	str	x0, [sp, #224]
  408024:	ldr	x1, [sp, #224]
  408028:	ldr	x0, [sp, #216]
  40802c:	add	x0, x1, x0
  408030:	str	x0, [sp, #224]
  408034:	ldr	x1, [sp, #224]
  408038:	ldr	x0, [sp, #216]
  40803c:	cmp	x1, x0
  408040:	b.cs	408054 <ferror@plt+0x69f4>  // b.hs, b.nlast
  408044:	ldr	x1, [sp, #408]
  408048:	mov	x0, #0x100000000           	// #4294967296
  40804c:	add	x0, x1, x0
  408050:	str	x0, [sp, #408]
  408054:	ldr	x0, [sp, #224]
  408058:	lsr	x0, x0, #32
  40805c:	ldr	x1, [sp, #408]
  408060:	add	x0, x1, x0
  408064:	str	x0, [sp, #312]
  408068:	ldr	x0, [sp, #224]
  40806c:	and	x0, x0, #0xffffffff
  408070:	lsl	x1, x0, #32
  408074:	ldr	x0, [sp, #232]
  408078:	and	x0, x0, #0xffffffff
  40807c:	add	x0, x1, x0
  408080:	str	x0, [sp, #304]
  408084:	str	xzr, [sp, #488]
  408088:	ldr	x1, [sp, #312]
  40808c:	ldr	x0, [sp, #496]
  408090:	cmp	x1, x0
  408094:	b.hi	4080b8 <ferror@plt+0x6a58>  // b.pmore
  408098:	ldr	x1, [sp, #312]
  40809c:	ldr	x0, [sp, #496]
  4080a0:	cmp	x1, x0
  4080a4:	b.ne	4081b8 <ferror@plt+0x6b58>  // b.any
  4080a8:	ldr	x1, [sp, #304]
  4080ac:	ldr	x0, [sp, #488]
  4080b0:	cmp	x1, x0
  4080b4:	b.ls	4081b8 <ferror@plt+0x6b58>  // b.plast
  4080b8:	ldr	x0, [sp, #552]
  4080bc:	sub	x0, x0, #0x1
  4080c0:	str	x0, [sp, #552]
  4080c4:	ldr	x1, [sp, #616]
  4080c8:	ldr	x0, [sp, #488]
  4080cc:	add	x0, x1, x0
  4080d0:	str	x0, [sp, #208]
  4080d4:	ldr	x1, [sp, #624]
  4080d8:	ldr	x0, [sp, #496]
  4080dc:	add	x1, x1, x0
  4080e0:	ldr	x2, [sp, #208]
  4080e4:	ldr	x0, [sp, #616]
  4080e8:	cmp	x2, x0
  4080ec:	cset	w0, cc  // cc = lo, ul, last
  4080f0:	and	w0, w0, #0xff
  4080f4:	and	x0, x0, #0xff
  4080f8:	add	x0, x1, x0
  4080fc:	str	x0, [sp, #496]
  408100:	ldr	x0, [sp, #208]
  408104:	str	x0, [sp, #488]
  408108:	ldr	x1, [sp, #496]
  40810c:	ldr	x0, [sp, #624]
  408110:	cmp	x1, x0
  408114:	b.hi	408138 <ferror@plt+0x6ad8>  // b.pmore
  408118:	ldr	x1, [sp, #496]
  40811c:	ldr	x0, [sp, #624]
  408120:	cmp	x1, x0
  408124:	b.ne	4081b8 <ferror@plt+0x6b58>  // b.any
  408128:	ldr	x1, [sp, #488]
  40812c:	ldr	x0, [sp, #616]
  408130:	cmp	x1, x0
  408134:	b.cc	4081b8 <ferror@plt+0x6b58>  // b.lo, b.ul, b.last
  408138:	ldr	x1, [sp, #312]
  40813c:	ldr	x0, [sp, #496]
  408140:	cmp	x1, x0
  408144:	b.hi	408168 <ferror@plt+0x6b08>  // b.pmore
  408148:	ldr	x1, [sp, #312]
  40814c:	ldr	x0, [sp, #496]
  408150:	cmp	x1, x0
  408154:	b.ne	4081b8 <ferror@plt+0x6b58>  // b.any
  408158:	ldr	x1, [sp, #304]
  40815c:	ldr	x0, [sp, #488]
  408160:	cmp	x1, x0
  408164:	b.ls	4081b8 <ferror@plt+0x6b58>  // b.plast
  408168:	ldr	x0, [sp, #552]
  40816c:	sub	x0, x0, #0x1
  408170:	str	x0, [sp, #552]
  408174:	ldr	x1, [sp, #616]
  408178:	ldr	x0, [sp, #488]
  40817c:	add	x0, x1, x0
  408180:	str	x0, [sp, #200]
  408184:	ldr	x1, [sp, #624]
  408188:	ldr	x0, [sp, #496]
  40818c:	add	x1, x1, x0
  408190:	ldr	x2, [sp, #200]
  408194:	ldr	x0, [sp, #616]
  408198:	cmp	x2, x0
  40819c:	cset	w0, cc  // cc = lo, ul, last
  4081a0:	and	w0, w0, #0xff
  4081a4:	and	x0, x0, #0xff
  4081a8:	add	x0, x1, x0
  4081ac:	str	x0, [sp, #496]
  4081b0:	ldr	x0, [sp, #200]
  4081b4:	str	x0, [sp, #488]
  4081b8:	ldr	x1, [sp, #496]
  4081bc:	ldr	x0, [sp, #312]
  4081c0:	cmp	x1, x0
  4081c4:	b.ne	4081d8 <ferror@plt+0x6b78>  // b.any
  4081c8:	ldr	x1, [sp, #488]
  4081cc:	ldr	x0, [sp, #304]
  4081d0:	cmp	x1, x0
  4081d4:	b.eq	4082e0 <ferror@plt+0x6c80>  // b.none
  4081d8:	ldr	x0, [sp, #552]
  4081dc:	orr	x0, x0, #0x1
  4081e0:	str	x0, [sp, #552]
  4081e4:	b	4082e0 <ferror@plt+0x6c80>
  4081e8:	ldr	x0, [sp, #592]
  4081ec:	and	x0, x0, #0x800000000000
  4081f0:	cmp	x0, #0x0
  4081f4:	b.eq	408224 <ferror@plt+0x6bc4>  // b.none
  4081f8:	ldr	x0, [sp, #624]
  4081fc:	and	x0, x0, #0x800000000000
  408200:	cmp	x0, #0x0
  408204:	b.ne	408224 <ferror@plt+0x6bc4>  // b.any
  408208:	ldr	x0, [sp, #384]
  40820c:	str	x0, [sp, #648]
  408210:	ldr	x0, [sp, #616]
  408214:	str	x0, [sp, #552]
  408218:	ldr	x0, [sp, #624]
  40821c:	str	x0, [sp, #544]
  408220:	b	40823c <ferror@plt+0x6bdc>
  408224:	ldr	x0, [sp, #392]
  408228:	str	x0, [sp, #648]
  40822c:	ldr	x0, [sp, #584]
  408230:	str	x0, [sp, #552]
  408234:	ldr	x0, [sp, #592]
  408238:	str	x0, [sp, #544]
  40823c:	mov	x0, #0x3                   	// #3
  408240:	str	x0, [sp, #632]
  408244:	b	4082e0 <ferror@plt+0x6c80>
  408248:	ldr	x0, [sp, #392]
  40824c:	str	x0, [sp, #648]
  408250:	ldr	x0, [sp, #584]
  408254:	str	x0, [sp, #552]
  408258:	ldr	x0, [sp, #592]
  40825c:	str	x0, [sp, #544]
  408260:	ldr	x0, [sp, #576]
  408264:	str	x0, [sp, #632]
  408268:	b	4082e0 <ferror@plt+0x6c80>
  40826c:	ldr	x0, [sp, #384]
  408270:	str	x0, [sp, #648]
  408274:	ldr	x0, [sp, #616]
  408278:	str	x0, [sp, #552]
  40827c:	ldr	x0, [sp, #624]
  408280:	str	x0, [sp, #544]
  408284:	ldr	x0, [sp, #608]
  408288:	str	x0, [sp, #632]
  40828c:	b	4082e0 <ferror@plt+0x6c80>
  408290:	mov	x0, #0x1                   	// #1
  408294:	str	x0, [sp, #632]
  408298:	b	4082e0 <ferror@plt+0x6c80>
  40829c:	ldr	w0, [sp, #564]
  4082a0:	orr	w0, w0, #0x2
  4082a4:	str	w0, [sp, #564]
  4082a8:	mov	x0, #0x2                   	// #2
  4082ac:	str	x0, [sp, #632]
  4082b0:	b	4082e0 <ferror@plt+0x6c80>
  4082b4:	str	xzr, [sp, #648]
  4082b8:	mov	x0, #0x3                   	// #3
  4082bc:	str	x0, [sp, #632]
  4082c0:	mov	x0, #0xffffffffffffffff    	// #-1
  4082c4:	str	x0, [sp, #552]
  4082c8:	mov	x0, #0xffffffffffff        	// #281474976710655
  4082cc:	str	x0, [sp, #544]
  4082d0:	ldr	w0, [sp, #564]
  4082d4:	orr	w0, w0, #0x1
  4082d8:	str	w0, [sp, #564]
  4082dc:	b	4082e0 <ferror@plt+0x6c80>
  4082e0:	nop
  4082e4:	ldr	x0, [sp, #632]
  4082e8:	cmp	x0, #0x3
  4082ec:	b.eq	408a80 <ferror@plt+0x7420>  // b.none
  4082f0:	ldr	x0, [sp, #632]
  4082f4:	cmp	x0, #0x3
  4082f8:	b.gt	408a98 <ferror@plt+0x7438>
  4082fc:	ldr	x0, [sp, #632]
  408300:	cmp	x0, #0x2
  408304:	b.eq	408a6c <ferror@plt+0x740c>  // b.none
  408308:	ldr	x0, [sp, #632]
  40830c:	cmp	x0, #0x2
  408310:	b.gt	408a98 <ferror@plt+0x7438>
  408314:	ldr	x0, [sp, #632]
  408318:	cmp	x0, #0x0
  40831c:	b.eq	408330 <ferror@plt+0x6cd0>  // b.none
  408320:	ldr	x0, [sp, #632]
  408324:	cmp	x0, #0x1
  408328:	b.eq	408a5c <ferror@plt+0x73fc>  // b.none
  40832c:	b	408a98 <ferror@plt+0x7438>
  408330:	ldr	x1, [sp, #640]
  408334:	mov	x0, #0x3fff                	// #16383
  408338:	add	x0, x1, x0
  40833c:	str	x0, [sp, #640]
  408340:	ldr	x0, [sp, #640]
  408344:	cmp	x0, #0x0
  408348:	b.le	4085c4 <ferror@plt+0x6f64>
  40834c:	ldr	x0, [sp, #552]
  408350:	and	x0, x0, #0x7
  408354:	cmp	x0, #0x0
  408358:	b.eq	4084a0 <ferror@plt+0x6e40>  // b.none
  40835c:	ldr	w0, [sp, #564]
  408360:	orr	w0, w0, #0x10
  408364:	str	w0, [sp, #564]
  408368:	ldr	x0, [sp, #400]
  40836c:	and	x0, x0, #0xc00000
  408370:	cmp	x0, #0xc00, lsl #12
  408374:	b.eq	4084a8 <ferror@plt+0x6e48>  // b.none
  408378:	cmp	x0, #0xc00, lsl #12
  40837c:	b.hi	4084ac <ferror@plt+0x6e4c>  // b.pmore
  408380:	cmp	x0, #0x800, lsl #12
  408384:	b.eq	408448 <ferror@plt+0x6de8>  // b.none
  408388:	cmp	x0, #0x800, lsl #12
  40838c:	b.hi	4084ac <ferror@plt+0x6e4c>  // b.pmore
  408390:	cmp	x0, #0x0
  408394:	b.eq	4083a4 <ferror@plt+0x6d44>  // b.none
  408398:	cmp	x0, #0x400, lsl #12
  40839c:	b.eq	4083f0 <ferror@plt+0x6d90>  // b.none
  4083a0:	b	4084ac <ferror@plt+0x6e4c>
  4083a4:	ldr	x0, [sp, #552]
  4083a8:	and	x0, x0, #0xf
  4083ac:	cmp	x0, #0x4
  4083b0:	b.eq	4084a8 <ferror@plt+0x6e48>  // b.none
  4083b4:	ldr	x0, [sp, #552]
  4083b8:	add	x0, x0, #0x4
  4083bc:	str	x0, [sp, #120]
  4083c0:	ldr	x1, [sp, #120]
  4083c4:	ldr	x0, [sp, #552]
  4083c8:	cmp	x1, x0
  4083cc:	cset	w0, cc  // cc = lo, ul, last
  4083d0:	and	w0, w0, #0xff
  4083d4:	and	x0, x0, #0xff
  4083d8:	ldr	x1, [sp, #544]
  4083dc:	add	x0, x1, x0
  4083e0:	str	x0, [sp, #544]
  4083e4:	ldr	x0, [sp, #120]
  4083e8:	str	x0, [sp, #552]
  4083ec:	b	4084a8 <ferror@plt+0x6e48>
  4083f0:	ldr	x0, [sp, #648]
  4083f4:	cmp	x0, #0x0
  4083f8:	b.ne	4084a8 <ferror@plt+0x6e48>  // b.any
  4083fc:	ldr	x0, [sp, #552]
  408400:	and	x0, x0, #0x7
  408404:	cmp	x0, #0x0
  408408:	b.eq	4084a8 <ferror@plt+0x6e48>  // b.none
  40840c:	ldr	x0, [sp, #552]
  408410:	add	x0, x0, #0x8
  408414:	str	x0, [sp, #128]
  408418:	ldr	x1, [sp, #128]
  40841c:	ldr	x0, [sp, #552]
  408420:	cmp	x1, x0
  408424:	cset	w0, cc  // cc = lo, ul, last
  408428:	and	w0, w0, #0xff
  40842c:	and	x0, x0, #0xff
  408430:	ldr	x1, [sp, #544]
  408434:	add	x0, x1, x0
  408438:	str	x0, [sp, #544]
  40843c:	ldr	x0, [sp, #128]
  408440:	str	x0, [sp, #552]
  408444:	b	4084a8 <ferror@plt+0x6e48>
  408448:	ldr	x0, [sp, #648]
  40844c:	cmp	x0, #0x0
  408450:	b.eq	4084a8 <ferror@plt+0x6e48>  // b.none
  408454:	ldr	x0, [sp, #552]
  408458:	and	x0, x0, #0x7
  40845c:	cmp	x0, #0x0
  408460:	b.eq	4084a8 <ferror@plt+0x6e48>  // b.none
  408464:	ldr	x0, [sp, #552]
  408468:	add	x0, x0, #0x8
  40846c:	str	x0, [sp, #136]
  408470:	ldr	x1, [sp, #136]
  408474:	ldr	x0, [sp, #552]
  408478:	cmp	x1, x0
  40847c:	cset	w0, cc  // cc = lo, ul, last
  408480:	and	w0, w0, #0xff
  408484:	and	x0, x0, #0xff
  408488:	ldr	x1, [sp, #544]
  40848c:	add	x0, x1, x0
  408490:	str	x0, [sp, #544]
  408494:	ldr	x0, [sp, #136]
  408498:	str	x0, [sp, #552]
  40849c:	b	4084a8 <ferror@plt+0x6e48>
  4084a0:	nop
  4084a4:	b	4084ac <ferror@plt+0x6e4c>
  4084a8:	nop
  4084ac:	ldr	x0, [sp, #544]
  4084b0:	and	x0, x0, #0x10000000000000
  4084b4:	cmp	x0, #0x0
  4084b8:	b.eq	4084d4 <ferror@plt+0x6e74>  // b.none
  4084bc:	ldr	x0, [sp, #544]
  4084c0:	and	x0, x0, #0xffefffffffffffff
  4084c4:	str	x0, [sp, #544]
  4084c8:	ldr	x0, [sp, #640]
  4084cc:	add	x0, x0, #0x1
  4084d0:	str	x0, [sp, #640]
  4084d4:	ldr	x0, [sp, #552]
  4084d8:	lsr	x1, x0, #3
  4084dc:	ldr	x0, [sp, #544]
  4084e0:	lsl	x0, x0, #61
  4084e4:	orr	x0, x1, x0
  4084e8:	str	x0, [sp, #552]
  4084ec:	ldr	x0, [sp, #544]
  4084f0:	lsr	x0, x0, #3
  4084f4:	str	x0, [sp, #544]
  4084f8:	ldr	x1, [sp, #640]
  4084fc:	mov	x0, #0x7ffe                	// #32766
  408500:	cmp	x1, x0
  408504:	b.le	408a94 <ferror@plt+0x7434>
  408508:	ldr	x0, [sp, #400]
  40850c:	and	x0, x0, #0xc00000
  408510:	cmp	x0, #0x800, lsl #12
  408514:	b.eq	408558 <ferror@plt+0x6ef8>  // b.none
  408518:	cmp	x0, #0x800, lsl #12
  40851c:	b.hi	408570 <ferror@plt+0x6f10>  // b.pmore
  408520:	cmp	x0, #0x0
  408524:	b.eq	408534 <ferror@plt+0x6ed4>  // b.none
  408528:	cmp	x0, #0x400, lsl #12
  40852c:	b.eq	408540 <ferror@plt+0x6ee0>  // b.none
  408530:	b	408570 <ferror@plt+0x6f10>
  408534:	mov	x0, #0x2                   	// #2
  408538:	str	x0, [sp, #632]
  40853c:	b	40856c <ferror@plt+0x6f0c>
  408540:	ldr	x0, [sp, #648]
  408544:	cmp	x0, #0x0
  408548:	b.ne	40856c <ferror@plt+0x6f0c>  // b.any
  40854c:	mov	x0, #0x2                   	// #2
  408550:	str	x0, [sp, #632]
  408554:	b	40856c <ferror@plt+0x6f0c>
  408558:	ldr	x0, [sp, #648]
  40855c:	cmp	x0, #0x0
  408560:	b.eq	40856c <ferror@plt+0x6f0c>  // b.none
  408564:	mov	x0, #0x2                   	// #2
  408568:	str	x0, [sp, #632]
  40856c:	nop
  408570:	ldr	x0, [sp, #632]
  408574:	cmp	x0, #0x2
  408578:	b.ne	408590 <ferror@plt+0x6f30>  // b.any
  40857c:	mov	x0, #0x7fff                	// #32767
  408580:	str	x0, [sp, #640]
  408584:	str	xzr, [sp, #552]
  408588:	str	xzr, [sp, #544]
  40858c:	b	4085a8 <ferror@plt+0x6f48>
  408590:	mov	x0, #0x7ffe                	// #32766
  408594:	str	x0, [sp, #640]
  408598:	mov	x0, #0xffffffffffffffff    	// #-1
  40859c:	str	x0, [sp, #552]
  4085a0:	mov	x0, #0xffffffffffffffff    	// #-1
  4085a4:	str	x0, [sp, #544]
  4085a8:	ldr	w0, [sp, #564]
  4085ac:	orr	w0, w0, #0x4
  4085b0:	str	w0, [sp, #564]
  4085b4:	ldr	w0, [sp, #564]
  4085b8:	orr	w0, w0, #0x10
  4085bc:	str	w0, [sp, #564]
  4085c0:	b	408a94 <ferror@plt+0x7434>
  4085c4:	mov	w0, #0x1                   	// #1
  4085c8:	str	w0, [sp, #196]
  4085cc:	mov	x1, #0x1                   	// #1
  4085d0:	ldr	x0, [sp, #640]
  4085d4:	sub	x0, x1, x0
  4085d8:	str	x0, [sp, #640]
  4085dc:	ldr	x0, [sp, #640]
  4085e0:	cmp	x0, #0x74
  4085e4:	b.gt	4088bc <ferror@plt+0x725c>
  4085e8:	ldr	x0, [sp, #640]
  4085ec:	cmp	x0, #0x3f
  4085f0:	b.gt	408668 <ferror@plt+0x7008>
  4085f4:	ldr	x0, [sp, #640]
  4085f8:	mov	w1, w0
  4085fc:	mov	w0, #0x40                  	// #64
  408600:	sub	w0, w0, w1
  408604:	ldr	x1, [sp, #544]
  408608:	lsl	x1, x1, x0
  40860c:	ldr	x0, [sp, #640]
  408610:	mov	w2, w0
  408614:	ldr	x0, [sp, #552]
  408618:	lsr	x0, x0, x2
  40861c:	orr	x1, x1, x0
  408620:	ldr	x0, [sp, #640]
  408624:	mov	w2, w0
  408628:	mov	w0, #0x40                  	// #64
  40862c:	sub	w0, w0, w2
  408630:	ldr	x2, [sp, #552]
  408634:	lsl	x0, x2, x0
  408638:	cmp	x0, #0x0
  40863c:	cset	w0, ne  // ne = any
  408640:	and	w0, w0, #0xff
  408644:	sxtw	x0, w0
  408648:	orr	x0, x1, x0
  40864c:	str	x0, [sp, #552]
  408650:	ldr	x0, [sp, #640]
  408654:	mov	w1, w0
  408658:	ldr	x0, [sp, #544]
  40865c:	lsr	x0, x0, x1
  408660:	str	x0, [sp, #544]
  408664:	b	4086c8 <ferror@plt+0x7068>
  408668:	ldr	x0, [sp, #640]
  40866c:	sub	w0, w0, #0x40
  408670:	ldr	x1, [sp, #544]
  408674:	lsr	x1, x1, x0
  408678:	ldr	x0, [sp, #640]
  40867c:	cmp	x0, #0x40
  408680:	b.eq	4086a0 <ferror@plt+0x7040>  // b.none
  408684:	ldr	x0, [sp, #640]
  408688:	mov	w2, w0
  40868c:	mov	w0, #0x80                  	// #128
  408690:	sub	w0, w0, w2
  408694:	ldr	x2, [sp, #544]
  408698:	lsl	x0, x2, x0
  40869c:	b	4086a4 <ferror@plt+0x7044>
  4086a0:	mov	x0, #0x0                   	// #0
  4086a4:	ldr	x2, [sp, #552]
  4086a8:	orr	x0, x0, x2
  4086ac:	cmp	x0, #0x0
  4086b0:	cset	w0, ne  // ne = any
  4086b4:	and	w0, w0, #0xff
  4086b8:	and	x0, x0, #0xff
  4086bc:	orr	x0, x1, x0
  4086c0:	str	x0, [sp, #552]
  4086c4:	str	xzr, [sp, #544]
  4086c8:	ldr	x0, [sp, #552]
  4086cc:	and	x0, x0, #0x7
  4086d0:	cmp	x0, #0x0
  4086d4:	b.eq	40881c <ferror@plt+0x71bc>  // b.none
  4086d8:	ldr	w0, [sp, #564]
  4086dc:	orr	w0, w0, #0x10
  4086e0:	str	w0, [sp, #564]
  4086e4:	ldr	x0, [sp, #400]
  4086e8:	and	x0, x0, #0xc00000
  4086ec:	cmp	x0, #0xc00, lsl #12
  4086f0:	b.eq	408824 <ferror@plt+0x71c4>  // b.none
  4086f4:	cmp	x0, #0xc00, lsl #12
  4086f8:	b.hi	408828 <ferror@plt+0x71c8>  // b.pmore
  4086fc:	cmp	x0, #0x800, lsl #12
  408700:	b.eq	4087c4 <ferror@plt+0x7164>  // b.none
  408704:	cmp	x0, #0x800, lsl #12
  408708:	b.hi	408828 <ferror@plt+0x71c8>  // b.pmore
  40870c:	cmp	x0, #0x0
  408710:	b.eq	408720 <ferror@plt+0x70c0>  // b.none
  408714:	cmp	x0, #0x400, lsl #12
  408718:	b.eq	40876c <ferror@plt+0x710c>  // b.none
  40871c:	b	408828 <ferror@plt+0x71c8>
  408720:	ldr	x0, [sp, #552]
  408724:	and	x0, x0, #0xf
  408728:	cmp	x0, #0x4
  40872c:	b.eq	408824 <ferror@plt+0x71c4>  // b.none
  408730:	ldr	x0, [sp, #552]
  408734:	add	x0, x0, #0x4
  408738:	str	x0, [sp, #144]
  40873c:	ldr	x1, [sp, #144]
  408740:	ldr	x0, [sp, #552]
  408744:	cmp	x1, x0
  408748:	cset	w0, cc  // cc = lo, ul, last
  40874c:	and	w0, w0, #0xff
  408750:	and	x0, x0, #0xff
  408754:	ldr	x1, [sp, #544]
  408758:	add	x0, x1, x0
  40875c:	str	x0, [sp, #544]
  408760:	ldr	x0, [sp, #144]
  408764:	str	x0, [sp, #552]
  408768:	b	408824 <ferror@plt+0x71c4>
  40876c:	ldr	x0, [sp, #648]
  408770:	cmp	x0, #0x0
  408774:	b.ne	408824 <ferror@plt+0x71c4>  // b.any
  408778:	ldr	x0, [sp, #552]
  40877c:	and	x0, x0, #0x7
  408780:	cmp	x0, #0x0
  408784:	b.eq	408824 <ferror@plt+0x71c4>  // b.none
  408788:	ldr	x0, [sp, #552]
  40878c:	add	x0, x0, #0x8
  408790:	str	x0, [sp, #152]
  408794:	ldr	x1, [sp, #152]
  408798:	ldr	x0, [sp, #552]
  40879c:	cmp	x1, x0
  4087a0:	cset	w0, cc  // cc = lo, ul, last
  4087a4:	and	w0, w0, #0xff
  4087a8:	and	x0, x0, #0xff
  4087ac:	ldr	x1, [sp, #544]
  4087b0:	add	x0, x1, x0
  4087b4:	str	x0, [sp, #544]
  4087b8:	ldr	x0, [sp, #152]
  4087bc:	str	x0, [sp, #552]
  4087c0:	b	408824 <ferror@plt+0x71c4>
  4087c4:	ldr	x0, [sp, #648]
  4087c8:	cmp	x0, #0x0
  4087cc:	b.eq	408824 <ferror@plt+0x71c4>  // b.none
  4087d0:	ldr	x0, [sp, #552]
  4087d4:	and	x0, x0, #0x7
  4087d8:	cmp	x0, #0x0
  4087dc:	b.eq	408824 <ferror@plt+0x71c4>  // b.none
  4087e0:	ldr	x0, [sp, #552]
  4087e4:	add	x0, x0, #0x8
  4087e8:	str	x0, [sp, #160]
  4087ec:	ldr	x1, [sp, #160]
  4087f0:	ldr	x0, [sp, #552]
  4087f4:	cmp	x1, x0
  4087f8:	cset	w0, cc  // cc = lo, ul, last
  4087fc:	and	w0, w0, #0xff
  408800:	and	x0, x0, #0xff
  408804:	ldr	x1, [sp, #544]
  408808:	add	x0, x1, x0
  40880c:	str	x0, [sp, #544]
  408810:	ldr	x0, [sp, #160]
  408814:	str	x0, [sp, #552]
  408818:	b	408824 <ferror@plt+0x71c4>
  40881c:	nop
  408820:	b	408828 <ferror@plt+0x71c8>
  408824:	nop
  408828:	ldr	x0, [sp, #544]
  40882c:	and	x0, x0, #0x8000000000000
  408830:	cmp	x0, #0x0
  408834:	b.eq	408858 <ferror@plt+0x71f8>  // b.none
  408838:	mov	x0, #0x1                   	// #1
  40883c:	str	x0, [sp, #640]
  408840:	str	xzr, [sp, #552]
  408844:	str	xzr, [sp, #544]
  408848:	ldr	w0, [sp, #564]
  40884c:	orr	w0, w0, #0x10
  408850:	str	w0, [sp, #564]
  408854:	b	408880 <ferror@plt+0x7220>
  408858:	str	xzr, [sp, #640]
  40885c:	ldr	x0, [sp, #552]
  408860:	lsr	x1, x0, #3
  408864:	ldr	x0, [sp, #544]
  408868:	lsl	x0, x0, #61
  40886c:	orr	x0, x1, x0
  408870:	str	x0, [sp, #552]
  408874:	ldr	x0, [sp, #544]
  408878:	lsr	x0, x0, #3
  40887c:	str	x0, [sp, #544]
  408880:	ldr	w0, [sp, #196]
  408884:	cmp	w0, #0x0
  408888:	b.eq	408a94 <ferror@plt+0x7434>  // b.none
  40888c:	ldr	w0, [sp, #564]
  408890:	and	w0, w0, #0x10
  408894:	cmp	w0, #0x0
  408898:	b.ne	4088ac <ferror@plt+0x724c>  // b.any
  40889c:	ldr	x0, [sp, #400]
  4088a0:	and	x0, x0, #0x800
  4088a4:	cmp	x0, #0x0
  4088a8:	b.eq	408a94 <ferror@plt+0x7434>  // b.none
  4088ac:	ldr	w0, [sp, #564]
  4088b0:	orr	w0, w0, #0x8
  4088b4:	str	w0, [sp, #564]
  4088b8:	b	408a94 <ferror@plt+0x7434>
  4088bc:	str	xzr, [sp, #640]
  4088c0:	ldr	x1, [sp, #544]
  4088c4:	ldr	x0, [sp, #552]
  4088c8:	orr	x0, x1, x0
  4088cc:	cmp	x0, #0x0
  4088d0:	b.eq	408a4c <ferror@plt+0x73ec>  // b.none
  4088d4:	mov	x0, #0x1                   	// #1
  4088d8:	str	x0, [sp, #552]
  4088dc:	str	xzr, [sp, #544]
  4088e0:	ldr	x0, [sp, #552]
  4088e4:	and	x0, x0, #0x7
  4088e8:	cmp	x0, #0x0
  4088ec:	b.eq	408a34 <ferror@plt+0x73d4>  // b.none
  4088f0:	ldr	w0, [sp, #564]
  4088f4:	orr	w0, w0, #0x10
  4088f8:	str	w0, [sp, #564]
  4088fc:	ldr	x0, [sp, #400]
  408900:	and	x0, x0, #0xc00000
  408904:	cmp	x0, #0xc00, lsl #12
  408908:	b.eq	408a3c <ferror@plt+0x73dc>  // b.none
  40890c:	cmp	x0, #0xc00, lsl #12
  408910:	b.hi	408a40 <ferror@plt+0x73e0>  // b.pmore
  408914:	cmp	x0, #0x800, lsl #12
  408918:	b.eq	4089dc <ferror@plt+0x737c>  // b.none
  40891c:	cmp	x0, #0x800, lsl #12
  408920:	b.hi	408a40 <ferror@plt+0x73e0>  // b.pmore
  408924:	cmp	x0, #0x0
  408928:	b.eq	408938 <ferror@plt+0x72d8>  // b.none
  40892c:	cmp	x0, #0x400, lsl #12
  408930:	b.eq	408984 <ferror@plt+0x7324>  // b.none
  408934:	b	408a40 <ferror@plt+0x73e0>
  408938:	ldr	x0, [sp, #552]
  40893c:	and	x0, x0, #0xf
  408940:	cmp	x0, #0x4
  408944:	b.eq	408a3c <ferror@plt+0x73dc>  // b.none
  408948:	ldr	x0, [sp, #552]
  40894c:	add	x0, x0, #0x4
  408950:	str	x0, [sp, #168]
  408954:	ldr	x1, [sp, #168]
  408958:	ldr	x0, [sp, #552]
  40895c:	cmp	x1, x0
  408960:	cset	w0, cc  // cc = lo, ul, last
  408964:	and	w0, w0, #0xff
  408968:	and	x0, x0, #0xff
  40896c:	ldr	x1, [sp, #544]
  408970:	add	x0, x1, x0
  408974:	str	x0, [sp, #544]
  408978:	ldr	x0, [sp, #168]
  40897c:	str	x0, [sp, #552]
  408980:	b	408a3c <ferror@plt+0x73dc>
  408984:	ldr	x0, [sp, #648]
  408988:	cmp	x0, #0x0
  40898c:	b.ne	408a3c <ferror@plt+0x73dc>  // b.any
  408990:	ldr	x0, [sp, #552]
  408994:	and	x0, x0, #0x7
  408998:	cmp	x0, #0x0
  40899c:	b.eq	408a3c <ferror@plt+0x73dc>  // b.none
  4089a0:	ldr	x0, [sp, #552]
  4089a4:	add	x0, x0, #0x8
  4089a8:	str	x0, [sp, #176]
  4089ac:	ldr	x1, [sp, #176]
  4089b0:	ldr	x0, [sp, #552]
  4089b4:	cmp	x1, x0
  4089b8:	cset	w0, cc  // cc = lo, ul, last
  4089bc:	and	w0, w0, #0xff
  4089c0:	and	x0, x0, #0xff
  4089c4:	ldr	x1, [sp, #544]
  4089c8:	add	x0, x1, x0
  4089cc:	str	x0, [sp, #544]
  4089d0:	ldr	x0, [sp, #176]
  4089d4:	str	x0, [sp, #552]
  4089d8:	b	408a3c <ferror@plt+0x73dc>
  4089dc:	ldr	x0, [sp, #648]
  4089e0:	cmp	x0, #0x0
  4089e4:	b.eq	408a3c <ferror@plt+0x73dc>  // b.none
  4089e8:	ldr	x0, [sp, #552]
  4089ec:	and	x0, x0, #0x7
  4089f0:	cmp	x0, #0x0
  4089f4:	b.eq	408a3c <ferror@plt+0x73dc>  // b.none
  4089f8:	ldr	x0, [sp, #552]
  4089fc:	add	x0, x0, #0x8
  408a00:	str	x0, [sp, #184]
  408a04:	ldr	x1, [sp, #184]
  408a08:	ldr	x0, [sp, #552]
  408a0c:	cmp	x1, x0
  408a10:	cset	w0, cc  // cc = lo, ul, last
  408a14:	and	w0, w0, #0xff
  408a18:	and	x0, x0, #0xff
  408a1c:	ldr	x1, [sp, #544]
  408a20:	add	x0, x1, x0
  408a24:	str	x0, [sp, #544]
  408a28:	ldr	x0, [sp, #184]
  408a2c:	str	x0, [sp, #552]
  408a30:	b	408a3c <ferror@plt+0x73dc>
  408a34:	nop
  408a38:	b	408a40 <ferror@plt+0x73e0>
  408a3c:	nop
  408a40:	ldr	x0, [sp, #552]
  408a44:	lsr	x0, x0, #3
  408a48:	str	x0, [sp, #552]
  408a4c:	ldr	w0, [sp, #564]
  408a50:	orr	w0, w0, #0x8
  408a54:	str	w0, [sp, #564]
  408a58:	b	408a94 <ferror@plt+0x7434>
  408a5c:	str	xzr, [sp, #640]
  408a60:	str	xzr, [sp, #552]
  408a64:	str	xzr, [sp, #544]
  408a68:	b	408a94 <ferror@plt+0x7434>
  408a6c:	mov	x0, #0x7fff                	// #32767
  408a70:	str	x0, [sp, #640]
  408a74:	str	xzr, [sp, #552]
  408a78:	str	xzr, [sp, #544]
  408a7c:	b	408a94 <ferror@plt+0x7434>
  408a80:	mov	x0, #0x7fff                	// #32767
  408a84:	str	x0, [sp, #640]
  408a88:	ldr	x0, [sp, #544]
  408a8c:	orr	x0, x0, #0x800000000000
  408a90:	str	x0, [sp, #544]
  408a94:	nop
  408a98:	ldr	x0, [sp, #552]
  408a9c:	str	x0, [sp, #48]
  408aa0:	ldr	x0, [sp, #544]
  408aa4:	and	x1, x0, #0xffffffffffff
  408aa8:	ldr	x0, [sp, #56]
  408aac:	bfxil	x0, x1, #0, #48
  408ab0:	str	x0, [sp, #56]
  408ab4:	ldr	x0, [sp, #640]
  408ab8:	and	w0, w0, #0x7fff
  408abc:	and	w1, w0, #0xffff
  408ac0:	ldrh	w0, [sp, #62]
  408ac4:	bfxil	w0, w1, #0, #15
  408ac8:	strh	w0, [sp, #62]
  408acc:	ldr	x0, [sp, #648]
  408ad0:	and	w0, w0, #0x1
  408ad4:	and	w1, w0, #0xff
  408ad8:	ldrb	w0, [sp, #63]
  408adc:	bfi	w0, w1, #7, #1
  408ae0:	strb	w0, [sp, #63]
  408ae4:	ldr	q0, [sp, #48]
  408ae8:	str	q0, [sp, #96]
  408aec:	ldrsw	x0, [sp, #564]
  408af0:	cmp	x0, #0x0
  408af4:	b.eq	408b00 <ferror@plt+0x74a0>  // b.none
  408af8:	ldr	w0, [sp, #564]
  408afc:	bl	40c43c <ferror@plt+0xaddc>
  408b00:	ldr	q0, [sp, #96]
  408b04:	ldp	x29, x30, [sp]
  408b08:	add	sp, sp, #0x290
  408b0c:	ret
  408b10:	sub	sp, sp, #0x2a0
  408b14:	stp	x29, x30, [sp]
  408b18:	mov	x29, sp
  408b1c:	str	q0, [sp, #32]
  408b20:	str	q1, [sp, #16]
  408b24:	str	wzr, [sp, #596]
  408b28:	str	xzr, [sp, #488]
  408b2c:	mrs	x0, fpcr
  408b30:	str	x0, [sp, #488]
  408b34:	ldr	q0, [sp, #32]
  408b38:	str	q0, [sp, #112]
  408b3c:	ldr	x0, [sp, #112]
  408b40:	str	x0, [sp, #608]
  408b44:	ldr	x0, [sp, #120]
  408b48:	ubfx	x0, x0, #0, #48
  408b4c:	str	x0, [sp, #616]
  408b50:	ldrh	w0, [sp, #126]
  408b54:	ubfx	x0, x0, #0, #15
  408b58:	and	w0, w0, #0xffff
  408b5c:	and	x0, x0, #0xffff
  408b60:	str	x0, [sp, #600]
  408b64:	ldrb	w0, [sp, #127]
  408b68:	ubfx	x0, x0, #7, #1
  408b6c:	and	w0, w0, #0xff
  408b70:	and	x0, x0, #0xff
  408b74:	str	x0, [sp, #480]
  408b78:	ldr	x0, [sp, #600]
  408b7c:	cmp	x0, #0x0
  408b80:	b.eq	408bdc <ferror@plt+0x757c>  // b.none
  408b84:	ldr	x1, [sp, #600]
  408b88:	mov	x0, #0x7fff                	// #32767
  408b8c:	cmp	x1, x0
  408b90:	b.eq	408cd0 <ferror@plt+0x7670>  // b.none
  408b94:	ldr	x0, [sp, #616]
  408b98:	orr	x0, x0, #0x1000000000000
  408b9c:	str	x0, [sp, #616]
  408ba0:	ldr	x0, [sp, #616]
  408ba4:	lsl	x1, x0, #3
  408ba8:	ldr	x0, [sp, #608]
  408bac:	lsr	x0, x0, #61
  408bb0:	orr	x0, x1, x0
  408bb4:	str	x0, [sp, #616]
  408bb8:	ldr	x0, [sp, #608]
  408bbc:	lsl	x0, x0, #3
  408bc0:	str	x0, [sp, #608]
  408bc4:	ldr	x1, [sp, #600]
  408bc8:	mov	x0, #0xffffffffffffc001    	// #-16383
  408bcc:	add	x0, x1, x0
  408bd0:	str	x0, [sp, #600]
  408bd4:	str	xzr, [sp, #584]
  408bd8:	b	408d14 <ferror@plt+0x76b4>
  408bdc:	ldr	x1, [sp, #616]
  408be0:	ldr	x0, [sp, #608]
  408be4:	orr	x0, x1, x0
  408be8:	cmp	x0, #0x0
  408bec:	b.ne	408bfc <ferror@plt+0x759c>  // b.any
  408bf0:	mov	x0, #0x1                   	// #1
  408bf4:	str	x0, [sp, #584]
  408bf8:	b	408d14 <ferror@plt+0x76b4>
  408bfc:	ldr	x0, [sp, #616]
  408c00:	cmp	x0, #0x0
  408c04:	b.eq	408c1c <ferror@plt+0x75bc>  // b.none
  408c08:	ldr	x0, [sp, #616]
  408c0c:	clz	x0, x0
  408c10:	sxtw	x0, w0
  408c14:	str	x0, [sp, #552]
  408c18:	b	408c38 <ferror@plt+0x75d8>
  408c1c:	ldr	x0, [sp, #608]
  408c20:	clz	x0, x0
  408c24:	sxtw	x0, w0
  408c28:	str	x0, [sp, #552]
  408c2c:	ldr	x0, [sp, #552]
  408c30:	add	x0, x0, #0x40
  408c34:	str	x0, [sp, #552]
  408c38:	ldr	x0, [sp, #552]
  408c3c:	sub	x0, x0, #0xf
  408c40:	str	x0, [sp, #552]
  408c44:	ldr	x0, [sp, #552]
  408c48:	cmp	x0, #0x3c
  408c4c:	b.gt	408c98 <ferror@plt+0x7638>
  408c50:	ldr	x0, [sp, #552]
  408c54:	add	w0, w0, #0x3
  408c58:	ldr	x1, [sp, #616]
  408c5c:	lsl	x1, x1, x0
  408c60:	ldr	x0, [sp, #552]
  408c64:	mov	w2, w0
  408c68:	mov	w0, #0x3d                  	// #61
  408c6c:	sub	w0, w0, w2
  408c70:	ldr	x2, [sp, #608]
  408c74:	lsr	x0, x2, x0
  408c78:	orr	x0, x1, x0
  408c7c:	str	x0, [sp, #616]
  408c80:	ldr	x0, [sp, #552]
  408c84:	add	w0, w0, #0x3
  408c88:	ldr	x1, [sp, #608]
  408c8c:	lsl	x0, x1, x0
  408c90:	str	x0, [sp, #608]
  408c94:	b	408cb0 <ferror@plt+0x7650>
  408c98:	ldr	x0, [sp, #552]
  408c9c:	sub	w0, w0, #0x3d
  408ca0:	ldr	x1, [sp, #608]
  408ca4:	lsl	x0, x1, x0
  408ca8:	str	x0, [sp, #616]
  408cac:	str	xzr, [sp, #608]
  408cb0:	ldr	x1, [sp, #552]
  408cb4:	mov	x0, #0x3ffe                	// #16382
  408cb8:	add	x0, x1, x0
  408cbc:	ldr	x1, [sp, #600]
  408cc0:	sub	x0, x1, x0
  408cc4:	str	x0, [sp, #600]
  408cc8:	str	xzr, [sp, #584]
  408ccc:	b	408d14 <ferror@plt+0x76b4>
  408cd0:	ldr	x1, [sp, #616]
  408cd4:	ldr	x0, [sp, #608]
  408cd8:	orr	x0, x1, x0
  408cdc:	cmp	x0, #0x0
  408ce0:	b.ne	408cf0 <ferror@plt+0x7690>  // b.any
  408ce4:	mov	x0, #0x2                   	// #2
  408ce8:	str	x0, [sp, #584]
  408cec:	b	408d14 <ferror@plt+0x76b4>
  408cf0:	mov	x0, #0x3                   	// #3
  408cf4:	str	x0, [sp, #584]
  408cf8:	ldr	x0, [sp, #616]
  408cfc:	and	x0, x0, #0x800000000000
  408d00:	cmp	x0, #0x0
  408d04:	b.ne	408d14 <ferror@plt+0x76b4>  // b.any
  408d08:	ldr	w0, [sp, #596]
  408d0c:	orr	w0, w0, #0x1
  408d10:	str	w0, [sp, #596]
  408d14:	nop
  408d18:	ldr	q0, [sp, #16]
  408d1c:	str	q0, [sp, #96]
  408d20:	ldr	x0, [sp, #96]
  408d24:	str	x0, [sp, #640]
  408d28:	ldr	x0, [sp, #104]
  408d2c:	ubfx	x0, x0, #0, #48
  408d30:	str	x0, [sp, #648]
  408d34:	ldrh	w0, [sp, #110]
  408d38:	ubfx	x0, x0, #0, #15
  408d3c:	and	w0, w0, #0xffff
  408d40:	and	x0, x0, #0xffff
  408d44:	str	x0, [sp, #624]
  408d48:	ldrb	w0, [sp, #111]
  408d4c:	ubfx	x0, x0, #7, #1
  408d50:	and	w0, w0, #0xff
  408d54:	and	x0, x0, #0xff
  408d58:	str	x0, [sp, #472]
  408d5c:	ldr	x0, [sp, #624]
  408d60:	cmp	x0, #0x0
  408d64:	b.eq	408dc0 <ferror@plt+0x7760>  // b.none
  408d68:	ldr	x1, [sp, #624]
  408d6c:	mov	x0, #0x7fff                	// #32767
  408d70:	cmp	x1, x0
  408d74:	b.eq	408eb4 <ferror@plt+0x7854>  // b.none
  408d78:	ldr	x0, [sp, #648]
  408d7c:	orr	x0, x0, #0x1000000000000
  408d80:	str	x0, [sp, #648]
  408d84:	ldr	x0, [sp, #648]
  408d88:	lsl	x1, x0, #3
  408d8c:	ldr	x0, [sp, #640]
  408d90:	lsr	x0, x0, #61
  408d94:	orr	x0, x1, x0
  408d98:	str	x0, [sp, #648]
  408d9c:	ldr	x0, [sp, #640]
  408da0:	lsl	x0, x0, #3
  408da4:	str	x0, [sp, #640]
  408da8:	ldr	x1, [sp, #624]
  408dac:	mov	x0, #0xffffffffffffc001    	// #-16383
  408db0:	add	x0, x1, x0
  408db4:	str	x0, [sp, #624]
  408db8:	str	xzr, [sp, #632]
  408dbc:	b	408ef8 <ferror@plt+0x7898>
  408dc0:	ldr	x1, [sp, #648]
  408dc4:	ldr	x0, [sp, #640]
  408dc8:	orr	x0, x1, x0
  408dcc:	cmp	x0, #0x0
  408dd0:	b.ne	408de0 <ferror@plt+0x7780>  // b.any
  408dd4:	mov	x0, #0x1                   	// #1
  408dd8:	str	x0, [sp, #632]
  408ddc:	b	408ef8 <ferror@plt+0x7898>
  408de0:	ldr	x0, [sp, #648]
  408de4:	cmp	x0, #0x0
  408de8:	b.eq	408e00 <ferror@plt+0x77a0>  // b.none
  408dec:	ldr	x0, [sp, #648]
  408df0:	clz	x0, x0
  408df4:	sxtw	x0, w0
  408df8:	str	x0, [sp, #544]
  408dfc:	b	408e1c <ferror@plt+0x77bc>
  408e00:	ldr	x0, [sp, #640]
  408e04:	clz	x0, x0
  408e08:	sxtw	x0, w0
  408e0c:	str	x0, [sp, #544]
  408e10:	ldr	x0, [sp, #544]
  408e14:	add	x0, x0, #0x40
  408e18:	str	x0, [sp, #544]
  408e1c:	ldr	x0, [sp, #544]
  408e20:	sub	x0, x0, #0xf
  408e24:	str	x0, [sp, #544]
  408e28:	ldr	x0, [sp, #544]
  408e2c:	cmp	x0, #0x3c
  408e30:	b.gt	408e7c <ferror@plt+0x781c>
  408e34:	ldr	x0, [sp, #544]
  408e38:	add	w0, w0, #0x3
  408e3c:	ldr	x1, [sp, #648]
  408e40:	lsl	x1, x1, x0
  408e44:	ldr	x0, [sp, #544]
  408e48:	mov	w2, w0
  408e4c:	mov	w0, #0x3d                  	// #61
  408e50:	sub	w0, w0, w2
  408e54:	ldr	x2, [sp, #640]
  408e58:	lsr	x0, x2, x0
  408e5c:	orr	x0, x1, x0
  408e60:	str	x0, [sp, #648]
  408e64:	ldr	x0, [sp, #544]
  408e68:	add	w0, w0, #0x3
  408e6c:	ldr	x1, [sp, #640]
  408e70:	lsl	x0, x1, x0
  408e74:	str	x0, [sp, #640]
  408e78:	b	408e94 <ferror@plt+0x7834>
  408e7c:	ldr	x0, [sp, #544]
  408e80:	sub	w0, w0, #0x3d
  408e84:	ldr	x1, [sp, #640]
  408e88:	lsl	x0, x1, x0
  408e8c:	str	x0, [sp, #648]
  408e90:	str	xzr, [sp, #640]
  408e94:	ldr	x1, [sp, #544]
  408e98:	mov	x0, #0x3ffe                	// #16382
  408e9c:	add	x0, x1, x0
  408ea0:	ldr	x1, [sp, #624]
  408ea4:	sub	x0, x1, x0
  408ea8:	str	x0, [sp, #624]
  408eac:	str	xzr, [sp, #632]
  408eb0:	b	408ef8 <ferror@plt+0x7898>
  408eb4:	ldr	x1, [sp, #648]
  408eb8:	ldr	x0, [sp, #640]
  408ebc:	orr	x0, x1, x0
  408ec0:	cmp	x0, #0x0
  408ec4:	b.ne	408ed4 <ferror@plt+0x7874>  // b.any
  408ec8:	mov	x0, #0x2                   	// #2
  408ecc:	str	x0, [sp, #632]
  408ed0:	b	408ef8 <ferror@plt+0x7898>
  408ed4:	mov	x0, #0x3                   	// #3
  408ed8:	str	x0, [sp, #632]
  408edc:	ldr	x0, [sp, #648]
  408ee0:	and	x0, x0, #0x800000000000
  408ee4:	cmp	x0, #0x0
  408ee8:	b.ne	408ef8 <ferror@plt+0x7898>  // b.any
  408eec:	ldr	w0, [sp, #596]
  408ef0:	orr	w0, w0, #0x1
  408ef4:	str	w0, [sp, #596]
  408ef8:	nop
  408efc:	ldr	x1, [sp, #480]
  408f00:	ldr	x0, [sp, #472]
  408f04:	eor	x0, x1, x0
  408f08:	str	x0, [sp, #656]
  408f0c:	ldr	x1, [sp, #600]
  408f10:	ldr	x0, [sp, #624]
  408f14:	add	x0, x1, x0
  408f18:	add	x0, x0, #0x1
  408f1c:	str	x0, [sp, #576]
  408f20:	ldr	x0, [sp, #584]
  408f24:	lsl	x1, x0, #2
  408f28:	ldr	x0, [sp, #632]
  408f2c:	orr	x0, x1, x0
  408f30:	cmp	x0, #0xf
  408f34:	b.eq	409744 <ferror@plt+0x80e4>  // b.none
  408f38:	cmp	x0, #0xf
  408f3c:	b.gt	409818 <ferror@plt+0x81b8>
  408f40:	cmp	x0, #0xe
  408f44:	b.gt	409818 <ferror@plt+0x81b8>
  408f48:	cmp	x0, #0xc
  408f4c:	b.ge	4097a4 <ferror@plt+0x8144>  // b.tcont
  408f50:	cmp	x0, #0xb
  408f54:	b.eq	4097c8 <ferror@plt+0x8168>  // b.none
  408f58:	cmp	x0, #0xb
  408f5c:	b.gt	409818 <ferror@plt+0x81b8>
  408f60:	cmp	x0, #0xa
  408f64:	b.gt	409818 <ferror@plt+0x81b8>
  408f68:	cmp	x0, #0x3
  408f6c:	b.ge	408f90 <ferror@plt+0x7930>  // b.tcont
  408f70:	cmp	x0, #0x0
  408f74:	b.eq	408ff4 <ferror@plt+0x7994>  // b.none
  408f78:	cmp	x0, #0x0
  408f7c:	b.lt	409818 <ferror@plt+0x81b8>  // b.tstop
  408f80:	sub	x0, x0, #0x1
  408f84:	cmp	x0, #0x1
  408f88:	b.hi	409818 <ferror@plt+0x81b8>  // b.pmore
  408f8c:	b	4097d0 <ferror@plt+0x8170>
  408f90:	mov	w1, w0
  408f94:	mov	x0, #0x1                   	// #1
  408f98:	lsl	x0, x0, x1
  408f9c:	mov	x1, #0x530                 	// #1328
  408fa0:	and	x1, x0, x1
  408fa4:	cmp	x1, #0x0
  408fa8:	cset	w1, ne  // ne = any
  408fac:	and	w1, w1, #0xff
  408fb0:	cmp	w1, #0x0
  408fb4:	b.ne	4097ac <ferror@plt+0x814c>  // b.any
  408fb8:	mov	x1, #0x240                 	// #576
  408fbc:	and	x1, x0, x1
  408fc0:	cmp	x1, #0x0
  408fc4:	cset	w1, ne  // ne = any
  408fc8:	and	w1, w1, #0xff
  408fcc:	cmp	w1, #0x0
  408fd0:	b.ne	4097ec <ferror@plt+0x818c>  // b.any
  408fd4:	mov	x1, #0x88                  	// #136
  408fd8:	and	x0, x0, x1
  408fdc:	cmp	x0, #0x0
  408fe0:	cset	w0, ne  // ne = any
  408fe4:	and	w0, w0, #0xff
  408fe8:	cmp	w0, #0x0
  408fec:	b.ne	4097c8 <ferror@plt+0x8168>  // b.any
  408ff0:	b	409818 <ferror@plt+0x81b8>
  408ff4:	str	xzr, [sp, #664]
  408ff8:	ldr	x0, [sp, #608]
  408ffc:	str	w0, [sp, #468]
  409000:	ldr	x0, [sp, #608]
  409004:	lsr	x0, x0, #32
  409008:	str	w0, [sp, #464]
  40900c:	ldr	x0, [sp, #640]
  409010:	str	w0, [sp, #460]
  409014:	ldr	x0, [sp, #640]
  409018:	lsr	x0, x0, #32
  40901c:	str	w0, [sp, #456]
  409020:	ldr	w1, [sp, #468]
  409024:	ldr	w0, [sp, #460]
  409028:	mul	x0, x1, x0
  40902c:	str	x0, [sp, #448]
  409030:	ldr	w1, [sp, #468]
  409034:	ldr	w0, [sp, #456]
  409038:	mul	x0, x1, x0
  40903c:	str	x0, [sp, #440]
  409040:	ldr	w1, [sp, #464]
  409044:	ldr	w0, [sp, #460]
  409048:	mul	x0, x1, x0
  40904c:	str	x0, [sp, #432]
  409050:	ldr	w1, [sp, #464]
  409054:	ldr	w0, [sp, #456]
  409058:	mul	x0, x1, x0
  40905c:	str	x0, [sp, #536]
  409060:	ldr	x0, [sp, #448]
  409064:	lsr	x0, x0, #32
  409068:	ldr	x1, [sp, #440]
  40906c:	add	x0, x1, x0
  409070:	str	x0, [sp, #440]
  409074:	ldr	x1, [sp, #440]
  409078:	ldr	x0, [sp, #432]
  40907c:	add	x0, x1, x0
  409080:	str	x0, [sp, #440]
  409084:	ldr	x1, [sp, #440]
  409088:	ldr	x0, [sp, #432]
  40908c:	cmp	x1, x0
  409090:	b.cs	4090a4 <ferror@plt+0x7a44>  // b.hs, b.nlast
  409094:	ldr	x1, [sp, #536]
  409098:	mov	x0, #0x100000000           	// #4294967296
  40909c:	add	x0, x1, x0
  4090a0:	str	x0, [sp, #536]
  4090a4:	ldr	x0, [sp, #440]
  4090a8:	lsr	x1, x0, #32
  4090ac:	ldr	x0, [sp, #536]
  4090b0:	add	x1, x1, x0
  4090b4:	add	x0, sp, #0x30
  4090b8:	str	x1, [x0, #8]
  4090bc:	ldr	x0, [sp, #440]
  4090c0:	and	x0, x0, #0xffffffff
  4090c4:	lsl	x1, x0, #32
  4090c8:	ldr	x0, [sp, #448]
  4090cc:	and	x0, x0, #0xffffffff
  4090d0:	add	x1, x1, x0
  4090d4:	add	x0, sp, #0x30
  4090d8:	str	x1, [x0]
  4090dc:	ldr	x0, [sp, #608]
  4090e0:	str	w0, [sp, #428]
  4090e4:	ldr	x0, [sp, #608]
  4090e8:	lsr	x0, x0, #32
  4090ec:	str	w0, [sp, #424]
  4090f0:	ldr	x0, [sp, #648]
  4090f4:	str	w0, [sp, #420]
  4090f8:	ldr	x0, [sp, #648]
  4090fc:	lsr	x0, x0, #32
  409100:	str	w0, [sp, #416]
  409104:	ldr	w1, [sp, #428]
  409108:	ldr	w0, [sp, #420]
  40910c:	mul	x0, x1, x0
  409110:	str	x0, [sp, #408]
  409114:	ldr	w1, [sp, #428]
  409118:	ldr	w0, [sp, #416]
  40911c:	mul	x0, x1, x0
  409120:	str	x0, [sp, #400]
  409124:	ldr	w1, [sp, #424]
  409128:	ldr	w0, [sp, #420]
  40912c:	mul	x0, x1, x0
  409130:	str	x0, [sp, #392]
  409134:	ldr	w1, [sp, #424]
  409138:	ldr	w0, [sp, #416]
  40913c:	mul	x0, x1, x0
  409140:	str	x0, [sp, #528]
  409144:	ldr	x0, [sp, #408]
  409148:	lsr	x0, x0, #32
  40914c:	ldr	x1, [sp, #400]
  409150:	add	x0, x1, x0
  409154:	str	x0, [sp, #400]
  409158:	ldr	x1, [sp, #400]
  40915c:	ldr	x0, [sp, #392]
  409160:	add	x0, x1, x0
  409164:	str	x0, [sp, #400]
  409168:	ldr	x1, [sp, #400]
  40916c:	ldr	x0, [sp, #392]
  409170:	cmp	x1, x0
  409174:	b.cs	409188 <ferror@plt+0x7b28>  // b.hs, b.nlast
  409178:	ldr	x1, [sp, #528]
  40917c:	mov	x0, #0x100000000           	// #4294967296
  409180:	add	x0, x1, x0
  409184:	str	x0, [sp, #528]
  409188:	ldr	x0, [sp, #400]
  40918c:	lsr	x0, x0, #32
  409190:	ldr	x1, [sp, #528]
  409194:	add	x0, x1, x0
  409198:	str	x0, [sp, #384]
  40919c:	ldr	x0, [sp, #400]
  4091a0:	and	x0, x0, #0xffffffff
  4091a4:	lsl	x1, x0, #32
  4091a8:	ldr	x0, [sp, #408]
  4091ac:	and	x0, x0, #0xffffffff
  4091b0:	add	x0, x1, x0
  4091b4:	str	x0, [sp, #376]
  4091b8:	ldr	x0, [sp, #616]
  4091bc:	str	w0, [sp, #372]
  4091c0:	ldr	x0, [sp, #616]
  4091c4:	lsr	x0, x0, #32
  4091c8:	str	w0, [sp, #368]
  4091cc:	ldr	x0, [sp, #640]
  4091d0:	str	w0, [sp, #364]
  4091d4:	ldr	x0, [sp, #640]
  4091d8:	lsr	x0, x0, #32
  4091dc:	str	w0, [sp, #360]
  4091e0:	ldr	w1, [sp, #372]
  4091e4:	ldr	w0, [sp, #364]
  4091e8:	mul	x0, x1, x0
  4091ec:	str	x0, [sp, #352]
  4091f0:	ldr	w1, [sp, #372]
  4091f4:	ldr	w0, [sp, #360]
  4091f8:	mul	x0, x1, x0
  4091fc:	str	x0, [sp, #344]
  409200:	ldr	w1, [sp, #368]
  409204:	ldr	w0, [sp, #364]
  409208:	mul	x0, x1, x0
  40920c:	str	x0, [sp, #336]
  409210:	ldr	w1, [sp, #368]
  409214:	ldr	w0, [sp, #360]
  409218:	mul	x0, x1, x0
  40921c:	str	x0, [sp, #520]
  409220:	ldr	x0, [sp, #352]
  409224:	lsr	x0, x0, #32
  409228:	ldr	x1, [sp, #344]
  40922c:	add	x0, x1, x0
  409230:	str	x0, [sp, #344]
  409234:	ldr	x1, [sp, #344]
  409238:	ldr	x0, [sp, #336]
  40923c:	add	x0, x1, x0
  409240:	str	x0, [sp, #344]
  409244:	ldr	x1, [sp, #344]
  409248:	ldr	x0, [sp, #336]
  40924c:	cmp	x1, x0
  409250:	b.cs	409264 <ferror@plt+0x7c04>  // b.hs, b.nlast
  409254:	ldr	x1, [sp, #520]
  409258:	mov	x0, #0x100000000           	// #4294967296
  40925c:	add	x0, x1, x0
  409260:	str	x0, [sp, #520]
  409264:	ldr	x0, [sp, #344]
  409268:	lsr	x0, x0, #32
  40926c:	ldr	x1, [sp, #520]
  409270:	add	x0, x1, x0
  409274:	str	x0, [sp, #328]
  409278:	ldr	x0, [sp, #344]
  40927c:	and	x0, x0, #0xffffffff
  409280:	lsl	x1, x0, #32
  409284:	ldr	x0, [sp, #352]
  409288:	and	x0, x0, #0xffffffff
  40928c:	add	x0, x1, x0
  409290:	str	x0, [sp, #320]
  409294:	ldr	x0, [sp, #616]
  409298:	str	w0, [sp, #316]
  40929c:	ldr	x0, [sp, #616]
  4092a0:	lsr	x0, x0, #32
  4092a4:	str	w0, [sp, #312]
  4092a8:	ldr	x0, [sp, #648]
  4092ac:	str	w0, [sp, #308]
  4092b0:	ldr	x0, [sp, #648]
  4092b4:	lsr	x0, x0, #32
  4092b8:	str	w0, [sp, #304]
  4092bc:	ldr	w1, [sp, #316]
  4092c0:	ldr	w0, [sp, #308]
  4092c4:	mul	x0, x1, x0
  4092c8:	str	x0, [sp, #296]
  4092cc:	ldr	w1, [sp, #316]
  4092d0:	ldr	w0, [sp, #304]
  4092d4:	mul	x0, x1, x0
  4092d8:	str	x0, [sp, #288]
  4092dc:	ldr	w1, [sp, #312]
  4092e0:	ldr	w0, [sp, #308]
  4092e4:	mul	x0, x1, x0
  4092e8:	str	x0, [sp, #280]
  4092ec:	ldr	w1, [sp, #312]
  4092f0:	ldr	w0, [sp, #304]
  4092f4:	mul	x0, x1, x0
  4092f8:	str	x0, [sp, #512]
  4092fc:	ldr	x0, [sp, #296]
  409300:	lsr	x0, x0, #32
  409304:	ldr	x1, [sp, #288]
  409308:	add	x0, x1, x0
  40930c:	str	x0, [sp, #288]
  409310:	ldr	x1, [sp, #288]
  409314:	ldr	x0, [sp, #280]
  409318:	add	x0, x1, x0
  40931c:	str	x0, [sp, #288]
  409320:	ldr	x1, [sp, #288]
  409324:	ldr	x0, [sp, #280]
  409328:	cmp	x1, x0
  40932c:	b.cs	409340 <ferror@plt+0x7ce0>  // b.hs, b.nlast
  409330:	ldr	x1, [sp, #512]
  409334:	mov	x0, #0x100000000           	// #4294967296
  409338:	add	x0, x1, x0
  40933c:	str	x0, [sp, #512]
  409340:	ldr	x0, [sp, #288]
  409344:	lsr	x1, x0, #32
  409348:	ldr	x0, [sp, #512]
  40934c:	add	x1, x1, x0
  409350:	add	x0, sp, #0x30
  409354:	str	x1, [x0, #24]
  409358:	ldr	x0, [sp, #288]
  40935c:	and	x0, x0, #0xffffffff
  409360:	lsl	x1, x0, #32
  409364:	ldr	x0, [sp, #296]
  409368:	and	x0, x0, #0xffffffff
  40936c:	add	x1, x1, x0
  409370:	add	x0, sp, #0x30
  409374:	str	x1, [x0, #16]
  409378:	add	x0, sp, #0x30
  40937c:	ldr	x1, [x0, #8]
  409380:	ldr	x0, [sp, #376]
  409384:	add	x1, x1, x0
  409388:	add	x0, sp, #0x30
  40938c:	str	x1, [x0, #8]
  409390:	add	x0, sp, #0x30
  409394:	ldr	x0, [x0, #8]
  409398:	ldr	x1, [sp, #376]
  40939c:	cmp	x1, x0
  4093a0:	cset	w0, hi  // hi = pmore
  4093a4:	and	w0, w0, #0xff
  4093a8:	and	x0, x0, #0xff
  4093ac:	str	x0, [sp, #272]
  4093b0:	add	x0, sp, #0x30
  4093b4:	ldr	x1, [x0, #16]
  4093b8:	ldr	x0, [sp, #384]
  4093bc:	add	x1, x1, x0
  4093c0:	add	x0, sp, #0x30
  4093c4:	str	x1, [x0, #16]
  4093c8:	add	x0, sp, #0x30
  4093cc:	ldr	x0, [x0, #16]
  4093d0:	ldr	x1, [sp, #384]
  4093d4:	cmp	x1, x0
  4093d8:	cset	w0, hi  // hi = pmore
  4093dc:	and	w0, w0, #0xff
  4093e0:	and	x0, x0, #0xff
  4093e4:	str	x0, [sp, #264]
  4093e8:	add	x0, sp, #0x30
  4093ec:	ldr	x1, [x0, #16]
  4093f0:	ldr	x0, [sp, #272]
  4093f4:	add	x1, x1, x0
  4093f8:	add	x0, sp, #0x30
  4093fc:	str	x1, [x0, #16]
  409400:	add	x0, sp, #0x30
  409404:	ldr	x0, [x0, #16]
  409408:	ldr	x1, [sp, #272]
  40940c:	cmp	x1, x0
  409410:	cset	w0, hi  // hi = pmore
  409414:	and	w0, w0, #0xff
  409418:	and	x0, x0, #0xff
  40941c:	ldr	x1, [sp, #264]
  409420:	orr	x0, x1, x0
  409424:	str	x0, [sp, #264]
  409428:	add	x0, sp, #0x30
  40942c:	ldr	x1, [x0, #24]
  409430:	ldr	x0, [sp, #264]
  409434:	add	x1, x1, x0
  409438:	add	x0, sp, #0x30
  40943c:	str	x1, [x0, #24]
  409440:	add	x0, sp, #0x30
  409444:	ldr	x1, [x0, #8]
  409448:	ldr	x0, [sp, #320]
  40944c:	add	x1, x1, x0
  409450:	add	x0, sp, #0x30
  409454:	str	x1, [x0, #8]
  409458:	add	x0, sp, #0x30
  40945c:	ldr	x0, [x0, #8]
  409460:	ldr	x1, [sp, #320]
  409464:	cmp	x1, x0
  409468:	cset	w0, hi  // hi = pmore
  40946c:	and	w0, w0, #0xff
  409470:	and	x0, x0, #0xff
  409474:	str	x0, [sp, #256]
  409478:	add	x0, sp, #0x30
  40947c:	ldr	x1, [x0, #16]
  409480:	ldr	x0, [sp, #328]
  409484:	add	x1, x1, x0
  409488:	add	x0, sp, #0x30
  40948c:	str	x1, [x0, #16]
  409490:	add	x0, sp, #0x30
  409494:	ldr	x0, [x0, #16]
  409498:	ldr	x1, [sp, #328]
  40949c:	cmp	x1, x0
  4094a0:	cset	w0, hi  // hi = pmore
  4094a4:	and	w0, w0, #0xff
  4094a8:	and	x0, x0, #0xff
  4094ac:	str	x0, [sp, #248]
  4094b0:	add	x0, sp, #0x30
  4094b4:	ldr	x1, [x0, #16]
  4094b8:	ldr	x0, [sp, #256]
  4094bc:	add	x1, x1, x0
  4094c0:	add	x0, sp, #0x30
  4094c4:	str	x1, [x0, #16]
  4094c8:	add	x0, sp, #0x30
  4094cc:	ldr	x0, [x0, #16]
  4094d0:	ldr	x1, [sp, #256]
  4094d4:	cmp	x1, x0
  4094d8:	cset	w0, hi  // hi = pmore
  4094dc:	and	w0, w0, #0xff
  4094e0:	and	x0, x0, #0xff
  4094e4:	ldr	x1, [sp, #248]
  4094e8:	orr	x0, x1, x0
  4094ec:	str	x0, [sp, #248]
  4094f0:	add	x0, sp, #0x30
  4094f4:	ldr	x1, [x0, #24]
  4094f8:	ldr	x0, [sp, #248]
  4094fc:	add	x1, x1, x0
  409500:	add	x0, sp, #0x30
  409504:	str	x1, [x0, #24]
  409508:	mov	x0, #0x1                   	// #1
  40950c:	str	x0, [sp, #240]
  409510:	mov	x0, #0x33                  	// #51
  409514:	str	x0, [sp, #232]
  409518:	mov	x1, #0x40                  	// #64
  40951c:	ldr	x0, [sp, #232]
  409520:	sub	x0, x1, x0
  409524:	str	x0, [sp, #224]
  409528:	str	xzr, [sp, #504]
  40952c:	str	xzr, [sp, #496]
  409530:	b	409558 <ferror@plt+0x7ef8>
  409534:	add	x0, sp, #0x30
  409538:	ldr	x1, [sp, #504]
  40953c:	ldr	x0, [x0, x1, lsl #3]
  409540:	ldr	x1, [sp, #496]
  409544:	orr	x0, x1, x0
  409548:	str	x0, [sp, #496]
  40954c:	ldr	x0, [sp, #504]
  409550:	add	x0, x0, #0x1
  409554:	str	x0, [sp, #504]
  409558:	ldr	x1, [sp, #504]
  40955c:	ldr	x0, [sp, #240]
  409560:	cmp	x1, x0
  409564:	b.lt	409534 <ferror@plt+0x7ed4>  // b.tstop
  409568:	ldr	x0, [sp, #232]
  40956c:	cmp	x0, #0x0
  409570:	b.ne	4095c4 <ferror@plt+0x7f64>  // b.any
  409574:	str	xzr, [sp, #504]
  409578:	b	4095a8 <ferror@plt+0x7f48>
  40957c:	ldr	x1, [sp, #504]
  409580:	ldr	x0, [sp, #240]
  409584:	add	x1, x1, x0
  409588:	add	x0, sp, #0x30
  40958c:	ldr	x2, [x0, x1, lsl #3]
  409590:	add	x0, sp, #0x30
  409594:	ldr	x1, [sp, #504]
  409598:	str	x2, [x0, x1, lsl #3]
  40959c:	ldr	x0, [sp, #504]
  4095a0:	add	x0, x0, #0x1
  4095a4:	str	x0, [sp, #504]
  4095a8:	mov	x1, #0x3                   	// #3
  4095ac:	ldr	x0, [sp, #240]
  4095b0:	sub	x0, x1, x0
  4095b4:	ldr	x1, [sp, #504]
  4095b8:	cmp	x1, x0
  4095bc:	b.le	40957c <ferror@plt+0x7f1c>
  4095c0:	b	4096a0 <ferror@plt+0x8040>
  4095c4:	add	x0, sp, #0x30
  4095c8:	ldr	x1, [sp, #504]
  4095cc:	ldr	x0, [x0, x1, lsl #3]
  4095d0:	ldr	x1, [sp, #224]
  4095d4:	lsl	x0, x0, x1
  4095d8:	ldr	x1, [sp, #496]
  4095dc:	orr	x0, x1, x0
  4095e0:	str	x0, [sp, #496]
  4095e4:	str	xzr, [sp, #504]
  4095e8:	b	409644 <ferror@plt+0x7fe4>
  4095ec:	ldr	x1, [sp, #504]
  4095f0:	ldr	x0, [sp, #240]
  4095f4:	add	x1, x1, x0
  4095f8:	add	x0, sp, #0x30
  4095fc:	ldr	x0, [x0, x1, lsl #3]
  409600:	ldr	x1, [sp, #232]
  409604:	lsr	x1, x0, x1
  409608:	ldr	x2, [sp, #504]
  40960c:	ldr	x0, [sp, #240]
  409610:	add	x0, x2, x0
  409614:	add	x2, x0, #0x1
  409618:	add	x0, sp, #0x30
  40961c:	ldr	x0, [x0, x2, lsl #3]
  409620:	ldr	x2, [sp, #224]
  409624:	lsl	x0, x0, x2
  409628:	orr	x2, x1, x0
  40962c:	add	x0, sp, #0x30
  409630:	ldr	x1, [sp, #504]
  409634:	str	x2, [x0, x1, lsl #3]
  409638:	ldr	x0, [sp, #504]
  40963c:	add	x0, x0, #0x1
  409640:	str	x0, [sp, #504]
  409644:	mov	x1, #0x3                   	// #3
  409648:	ldr	x0, [sp, #240]
  40964c:	sub	x0, x1, x0
  409650:	ldr	x1, [sp, #504]
  409654:	cmp	x1, x0
  409658:	b.lt	4095ec <ferror@plt+0x7f8c>  // b.tstop
  40965c:	add	x0, sp, #0x30
  409660:	ldr	x1, [x0, #24]
  409664:	ldr	x0, [sp, #232]
  409668:	mov	w3, w0
  40966c:	ldr	x0, [sp, #504]
  409670:	add	x2, x0, #0x1
  409674:	str	x2, [sp, #504]
  409678:	lsr	x2, x1, x3
  40967c:	add	x1, sp, #0x30
  409680:	str	x2, [x1, x0, lsl #3]
  409684:	b	4096a0 <ferror@plt+0x8040>
  409688:	add	x0, sp, #0x30
  40968c:	ldr	x1, [sp, #504]
  409690:	str	xzr, [x0, x1, lsl #3]
  409694:	ldr	x0, [sp, #504]
  409698:	add	x0, x0, #0x1
  40969c:	str	x0, [sp, #504]
  4096a0:	ldr	x0, [sp, #504]
  4096a4:	cmp	x0, #0x3
  4096a8:	b.le	409688 <ferror@plt+0x8028>
  4096ac:	ldr	x0, [sp, #496]
  4096b0:	cmp	x0, #0x0
  4096b4:	cset	w0, ne  // ne = any
  4096b8:	and	w0, w0, #0xff
  4096bc:	str	w0, [sp, #220]
  4096c0:	add	x0, sp, #0x30
  4096c4:	ldr	x1, [x0]
  4096c8:	ldrsw	x0, [sp, #220]
  4096cc:	orr	x1, x1, x0
  4096d0:	add	x0, sp, #0x30
  4096d4:	str	x1, [x0]
  4096d8:	add	x0, sp, #0x30
  4096dc:	ldr	x0, [x0]
  4096e0:	str	x0, [sp, #568]
  4096e4:	add	x0, sp, #0x30
  4096e8:	ldr	x0, [x0, #8]
  4096ec:	str	x0, [sp, #560]
  4096f0:	ldr	x0, [sp, #560]
  4096f4:	and	x0, x0, #0x10000000000000
  4096f8:	cmp	x0, #0x0
  4096fc:	b.eq	409734 <ferror@plt+0x80d4>  // b.none
  409700:	ldr	x0, [sp, #560]
  409704:	lsl	x1, x0, #63
  409708:	ldr	x0, [sp, #568]
  40970c:	lsr	x0, x0, #1
  409710:	orr	x1, x1, x0
  409714:	ldr	x0, [sp, #568]
  409718:	and	x0, x0, #0x1
  40971c:	orr	x0, x1, x0
  409720:	str	x0, [sp, #568]
  409724:	ldr	x0, [sp, #560]
  409728:	lsr	x0, x0, #1
  40972c:	str	x0, [sp, #560]
  409730:	b	409818 <ferror@plt+0x81b8>
  409734:	ldr	x0, [sp, #576]
  409738:	sub	x0, x0, #0x1
  40973c:	str	x0, [sp, #576]
  409740:	b	409818 <ferror@plt+0x81b8>
  409744:	ldr	x0, [sp, #616]
  409748:	and	x0, x0, #0x800000000000
  40974c:	cmp	x0, #0x0
  409750:	b.eq	409780 <ferror@plt+0x8120>  // b.none
  409754:	ldr	x0, [sp, #648]
  409758:	and	x0, x0, #0x800000000000
  40975c:	cmp	x0, #0x0
  409760:	b.ne	409780 <ferror@plt+0x8120>  // b.any
  409764:	ldr	x0, [sp, #472]
  409768:	str	x0, [sp, #656]
  40976c:	ldr	x0, [sp, #640]
  409770:	str	x0, [sp, #568]
  409774:	ldr	x0, [sp, #648]
  409778:	str	x0, [sp, #560]
  40977c:	b	409798 <ferror@plt+0x8138>
  409780:	ldr	x0, [sp, #480]
  409784:	str	x0, [sp, #656]
  409788:	ldr	x0, [sp, #608]
  40978c:	str	x0, [sp, #568]
  409790:	ldr	x0, [sp, #616]
  409794:	str	x0, [sp, #560]
  409798:	mov	x0, #0x3                   	// #3
  40979c:	str	x0, [sp, #664]
  4097a0:	b	409818 <ferror@plt+0x81b8>
  4097a4:	ldr	x0, [sp, #480]
  4097a8:	str	x0, [sp, #656]
  4097ac:	ldr	x0, [sp, #608]
  4097b0:	str	x0, [sp, #568]
  4097b4:	ldr	x0, [sp, #616]
  4097b8:	str	x0, [sp, #560]
  4097bc:	ldr	x0, [sp, #584]
  4097c0:	str	x0, [sp, #664]
  4097c4:	b	409818 <ferror@plt+0x81b8>
  4097c8:	ldr	x0, [sp, #472]
  4097cc:	str	x0, [sp, #656]
  4097d0:	ldr	x0, [sp, #640]
  4097d4:	str	x0, [sp, #568]
  4097d8:	ldr	x0, [sp, #648]
  4097dc:	str	x0, [sp, #560]
  4097e0:	ldr	x0, [sp, #632]
  4097e4:	str	x0, [sp, #664]
  4097e8:	b	409818 <ferror@plt+0x81b8>
  4097ec:	str	xzr, [sp, #656]
  4097f0:	mov	x0, #0x3                   	// #3
  4097f4:	str	x0, [sp, #664]
  4097f8:	mov	x0, #0xffffffffffffffff    	// #-1
  4097fc:	str	x0, [sp, #568]
  409800:	mov	x0, #0xffffffffffff        	// #281474976710655
  409804:	str	x0, [sp, #560]
  409808:	ldr	w0, [sp, #596]
  40980c:	orr	w0, w0, #0x1
  409810:	str	w0, [sp, #596]
  409814:	b	409818 <ferror@plt+0x81b8>
  409818:	ldr	x0, [sp, #664]
  40981c:	cmp	x0, #0x3
  409820:	b.eq	409fb4 <ferror@plt+0x8954>  // b.none
  409824:	ldr	x0, [sp, #664]
  409828:	cmp	x0, #0x3
  40982c:	b.gt	409fcc <ferror@plt+0x896c>
  409830:	ldr	x0, [sp, #664]
  409834:	cmp	x0, #0x2
  409838:	b.eq	409fa0 <ferror@plt+0x8940>  // b.none
  40983c:	ldr	x0, [sp, #664]
  409840:	cmp	x0, #0x2
  409844:	b.gt	409fcc <ferror@plt+0x896c>
  409848:	ldr	x0, [sp, #664]
  40984c:	cmp	x0, #0x0
  409850:	b.eq	409864 <ferror@plt+0x8204>  // b.none
  409854:	ldr	x0, [sp, #664]
  409858:	cmp	x0, #0x1
  40985c:	b.eq	409f90 <ferror@plt+0x8930>  // b.none
  409860:	b	409fcc <ferror@plt+0x896c>
  409864:	ldr	x1, [sp, #576]
  409868:	mov	x0, #0x3fff                	// #16383
  40986c:	add	x0, x1, x0
  409870:	str	x0, [sp, #576]
  409874:	ldr	x0, [sp, #576]
  409878:	cmp	x0, #0x0
  40987c:	b.le	409af8 <ferror@plt+0x8498>
  409880:	ldr	x0, [sp, #568]
  409884:	and	x0, x0, #0x7
  409888:	cmp	x0, #0x0
  40988c:	b.eq	4099d4 <ferror@plt+0x8374>  // b.none
  409890:	ldr	w0, [sp, #596]
  409894:	orr	w0, w0, #0x10
  409898:	str	w0, [sp, #596]
  40989c:	ldr	x0, [sp, #488]
  4098a0:	and	x0, x0, #0xc00000
  4098a4:	cmp	x0, #0xc00, lsl #12
  4098a8:	b.eq	4099dc <ferror@plt+0x837c>  // b.none
  4098ac:	cmp	x0, #0xc00, lsl #12
  4098b0:	b.hi	4099e0 <ferror@plt+0x8380>  // b.pmore
  4098b4:	cmp	x0, #0x800, lsl #12
  4098b8:	b.eq	40997c <ferror@plt+0x831c>  // b.none
  4098bc:	cmp	x0, #0x800, lsl #12
  4098c0:	b.hi	4099e0 <ferror@plt+0x8380>  // b.pmore
  4098c4:	cmp	x0, #0x0
  4098c8:	b.eq	4098d8 <ferror@plt+0x8278>  // b.none
  4098cc:	cmp	x0, #0x400, lsl #12
  4098d0:	b.eq	409924 <ferror@plt+0x82c4>  // b.none
  4098d4:	b	4099e0 <ferror@plt+0x8380>
  4098d8:	ldr	x0, [sp, #568]
  4098dc:	and	x0, x0, #0xf
  4098e0:	cmp	x0, #0x4
  4098e4:	b.eq	4099dc <ferror@plt+0x837c>  // b.none
  4098e8:	ldr	x0, [sp, #568]
  4098ec:	add	x0, x0, #0x4
  4098f0:	str	x0, [sp, #144]
  4098f4:	ldr	x1, [sp, #144]
  4098f8:	ldr	x0, [sp, #568]
  4098fc:	cmp	x1, x0
  409900:	cset	w0, cc  // cc = lo, ul, last
  409904:	and	w0, w0, #0xff
  409908:	and	x0, x0, #0xff
  40990c:	ldr	x1, [sp, #560]
  409910:	add	x0, x1, x0
  409914:	str	x0, [sp, #560]
  409918:	ldr	x0, [sp, #144]
  40991c:	str	x0, [sp, #568]
  409920:	b	4099dc <ferror@plt+0x837c>
  409924:	ldr	x0, [sp, #656]
  409928:	cmp	x0, #0x0
  40992c:	b.ne	4099dc <ferror@plt+0x837c>  // b.any
  409930:	ldr	x0, [sp, #568]
  409934:	and	x0, x0, #0x7
  409938:	cmp	x0, #0x0
  40993c:	b.eq	4099dc <ferror@plt+0x837c>  // b.none
  409940:	ldr	x0, [sp, #568]
  409944:	add	x0, x0, #0x8
  409948:	str	x0, [sp, #152]
  40994c:	ldr	x1, [sp, #152]
  409950:	ldr	x0, [sp, #568]
  409954:	cmp	x1, x0
  409958:	cset	w0, cc  // cc = lo, ul, last
  40995c:	and	w0, w0, #0xff
  409960:	and	x0, x0, #0xff
  409964:	ldr	x1, [sp, #560]
  409968:	add	x0, x1, x0
  40996c:	str	x0, [sp, #560]
  409970:	ldr	x0, [sp, #152]
  409974:	str	x0, [sp, #568]
  409978:	b	4099dc <ferror@plt+0x837c>
  40997c:	ldr	x0, [sp, #656]
  409980:	cmp	x0, #0x0
  409984:	b.eq	4099dc <ferror@plt+0x837c>  // b.none
  409988:	ldr	x0, [sp, #568]
  40998c:	and	x0, x0, #0x7
  409990:	cmp	x0, #0x0
  409994:	b.eq	4099dc <ferror@plt+0x837c>  // b.none
  409998:	ldr	x0, [sp, #568]
  40999c:	add	x0, x0, #0x8
  4099a0:	str	x0, [sp, #160]
  4099a4:	ldr	x1, [sp, #160]
  4099a8:	ldr	x0, [sp, #568]
  4099ac:	cmp	x1, x0
  4099b0:	cset	w0, cc  // cc = lo, ul, last
  4099b4:	and	w0, w0, #0xff
  4099b8:	and	x0, x0, #0xff
  4099bc:	ldr	x1, [sp, #560]
  4099c0:	add	x0, x1, x0
  4099c4:	str	x0, [sp, #560]
  4099c8:	ldr	x0, [sp, #160]
  4099cc:	str	x0, [sp, #568]
  4099d0:	b	4099dc <ferror@plt+0x837c>
  4099d4:	nop
  4099d8:	b	4099e0 <ferror@plt+0x8380>
  4099dc:	nop
  4099e0:	ldr	x0, [sp, #560]
  4099e4:	and	x0, x0, #0x10000000000000
  4099e8:	cmp	x0, #0x0
  4099ec:	b.eq	409a08 <ferror@plt+0x83a8>  // b.none
  4099f0:	ldr	x0, [sp, #560]
  4099f4:	and	x0, x0, #0xffefffffffffffff
  4099f8:	str	x0, [sp, #560]
  4099fc:	ldr	x0, [sp, #576]
  409a00:	add	x0, x0, #0x1
  409a04:	str	x0, [sp, #576]
  409a08:	ldr	x0, [sp, #568]
  409a0c:	lsr	x1, x0, #3
  409a10:	ldr	x0, [sp, #560]
  409a14:	lsl	x0, x0, #61
  409a18:	orr	x0, x1, x0
  409a1c:	str	x0, [sp, #568]
  409a20:	ldr	x0, [sp, #560]
  409a24:	lsr	x0, x0, #3
  409a28:	str	x0, [sp, #560]
  409a2c:	ldr	x1, [sp, #576]
  409a30:	mov	x0, #0x7ffe                	// #32766
  409a34:	cmp	x1, x0
  409a38:	b.le	409fc8 <ferror@plt+0x8968>
  409a3c:	ldr	x0, [sp, #488]
  409a40:	and	x0, x0, #0xc00000
  409a44:	cmp	x0, #0x800, lsl #12
  409a48:	b.eq	409a8c <ferror@plt+0x842c>  // b.none
  409a4c:	cmp	x0, #0x800, lsl #12
  409a50:	b.hi	409aa4 <ferror@plt+0x8444>  // b.pmore
  409a54:	cmp	x0, #0x0
  409a58:	b.eq	409a68 <ferror@plt+0x8408>  // b.none
  409a5c:	cmp	x0, #0x400, lsl #12
  409a60:	b.eq	409a74 <ferror@plt+0x8414>  // b.none
  409a64:	b	409aa4 <ferror@plt+0x8444>
  409a68:	mov	x0, #0x2                   	// #2
  409a6c:	str	x0, [sp, #664]
  409a70:	b	409aa0 <ferror@plt+0x8440>
  409a74:	ldr	x0, [sp, #656]
  409a78:	cmp	x0, #0x0
  409a7c:	b.ne	409aa0 <ferror@plt+0x8440>  // b.any
  409a80:	mov	x0, #0x2                   	// #2
  409a84:	str	x0, [sp, #664]
  409a88:	b	409aa0 <ferror@plt+0x8440>
  409a8c:	ldr	x0, [sp, #656]
  409a90:	cmp	x0, #0x0
  409a94:	b.eq	409aa0 <ferror@plt+0x8440>  // b.none
  409a98:	mov	x0, #0x2                   	// #2
  409a9c:	str	x0, [sp, #664]
  409aa0:	nop
  409aa4:	ldr	x0, [sp, #664]
  409aa8:	cmp	x0, #0x2
  409aac:	b.ne	409ac4 <ferror@plt+0x8464>  // b.any
  409ab0:	mov	x0, #0x7fff                	// #32767
  409ab4:	str	x0, [sp, #576]
  409ab8:	str	xzr, [sp, #568]
  409abc:	str	xzr, [sp, #560]
  409ac0:	b	409adc <ferror@plt+0x847c>
  409ac4:	mov	x0, #0x7ffe                	// #32766
  409ac8:	str	x0, [sp, #576]
  409acc:	mov	x0, #0xffffffffffffffff    	// #-1
  409ad0:	str	x0, [sp, #568]
  409ad4:	mov	x0, #0xffffffffffffffff    	// #-1
  409ad8:	str	x0, [sp, #560]
  409adc:	ldr	w0, [sp, #596]
  409ae0:	orr	w0, w0, #0x4
  409ae4:	str	w0, [sp, #596]
  409ae8:	ldr	w0, [sp, #596]
  409aec:	orr	w0, w0, #0x10
  409af0:	str	w0, [sp, #596]
  409af4:	b	409fc8 <ferror@plt+0x8968>
  409af8:	mov	w0, #0x1                   	// #1
  409afc:	str	w0, [sp, #216]
  409b00:	mov	x1, #0x1                   	// #1
  409b04:	ldr	x0, [sp, #576]
  409b08:	sub	x0, x1, x0
  409b0c:	str	x0, [sp, #576]
  409b10:	ldr	x0, [sp, #576]
  409b14:	cmp	x0, #0x74
  409b18:	b.gt	409df0 <ferror@plt+0x8790>
  409b1c:	ldr	x0, [sp, #576]
  409b20:	cmp	x0, #0x3f
  409b24:	b.gt	409b9c <ferror@plt+0x853c>
  409b28:	ldr	x0, [sp, #576]
  409b2c:	mov	w1, w0
  409b30:	mov	w0, #0x40                  	// #64
  409b34:	sub	w0, w0, w1
  409b38:	ldr	x1, [sp, #560]
  409b3c:	lsl	x1, x1, x0
  409b40:	ldr	x0, [sp, #576]
  409b44:	mov	w2, w0
  409b48:	ldr	x0, [sp, #568]
  409b4c:	lsr	x0, x0, x2
  409b50:	orr	x1, x1, x0
  409b54:	ldr	x0, [sp, #576]
  409b58:	mov	w2, w0
  409b5c:	mov	w0, #0x40                  	// #64
  409b60:	sub	w0, w0, w2
  409b64:	ldr	x2, [sp, #568]
  409b68:	lsl	x0, x2, x0
  409b6c:	cmp	x0, #0x0
  409b70:	cset	w0, ne  // ne = any
  409b74:	and	w0, w0, #0xff
  409b78:	sxtw	x0, w0
  409b7c:	orr	x0, x1, x0
  409b80:	str	x0, [sp, #568]
  409b84:	ldr	x0, [sp, #576]
  409b88:	mov	w1, w0
  409b8c:	ldr	x0, [sp, #560]
  409b90:	lsr	x0, x0, x1
  409b94:	str	x0, [sp, #560]
  409b98:	b	409bfc <ferror@plt+0x859c>
  409b9c:	ldr	x0, [sp, #576]
  409ba0:	sub	w0, w0, #0x40
  409ba4:	ldr	x1, [sp, #560]
  409ba8:	lsr	x1, x1, x0
  409bac:	ldr	x0, [sp, #576]
  409bb0:	cmp	x0, #0x40
  409bb4:	b.eq	409bd4 <ferror@plt+0x8574>  // b.none
  409bb8:	ldr	x0, [sp, #576]
  409bbc:	mov	w2, w0
  409bc0:	mov	w0, #0x80                  	// #128
  409bc4:	sub	w0, w0, w2
  409bc8:	ldr	x2, [sp, #560]
  409bcc:	lsl	x0, x2, x0
  409bd0:	b	409bd8 <ferror@plt+0x8578>
  409bd4:	mov	x0, #0x0                   	// #0
  409bd8:	ldr	x2, [sp, #568]
  409bdc:	orr	x0, x0, x2
  409be0:	cmp	x0, #0x0
  409be4:	cset	w0, ne  // ne = any
  409be8:	and	w0, w0, #0xff
  409bec:	and	x0, x0, #0xff
  409bf0:	orr	x0, x1, x0
  409bf4:	str	x0, [sp, #568]
  409bf8:	str	xzr, [sp, #560]
  409bfc:	ldr	x0, [sp, #568]
  409c00:	and	x0, x0, #0x7
  409c04:	cmp	x0, #0x0
  409c08:	b.eq	409d50 <ferror@plt+0x86f0>  // b.none
  409c0c:	ldr	w0, [sp, #596]
  409c10:	orr	w0, w0, #0x10
  409c14:	str	w0, [sp, #596]
  409c18:	ldr	x0, [sp, #488]
  409c1c:	and	x0, x0, #0xc00000
  409c20:	cmp	x0, #0xc00, lsl #12
  409c24:	b.eq	409d58 <ferror@plt+0x86f8>  // b.none
  409c28:	cmp	x0, #0xc00, lsl #12
  409c2c:	b.hi	409d5c <ferror@plt+0x86fc>  // b.pmore
  409c30:	cmp	x0, #0x800, lsl #12
  409c34:	b.eq	409cf8 <ferror@plt+0x8698>  // b.none
  409c38:	cmp	x0, #0x800, lsl #12
  409c3c:	b.hi	409d5c <ferror@plt+0x86fc>  // b.pmore
  409c40:	cmp	x0, #0x0
  409c44:	b.eq	409c54 <ferror@plt+0x85f4>  // b.none
  409c48:	cmp	x0, #0x400, lsl #12
  409c4c:	b.eq	409ca0 <ferror@plt+0x8640>  // b.none
  409c50:	b	409d5c <ferror@plt+0x86fc>
  409c54:	ldr	x0, [sp, #568]
  409c58:	and	x0, x0, #0xf
  409c5c:	cmp	x0, #0x4
  409c60:	b.eq	409d58 <ferror@plt+0x86f8>  // b.none
  409c64:	ldr	x0, [sp, #568]
  409c68:	add	x0, x0, #0x4
  409c6c:	str	x0, [sp, #168]
  409c70:	ldr	x1, [sp, #168]
  409c74:	ldr	x0, [sp, #568]
  409c78:	cmp	x1, x0
  409c7c:	cset	w0, cc  // cc = lo, ul, last
  409c80:	and	w0, w0, #0xff
  409c84:	and	x0, x0, #0xff
  409c88:	ldr	x1, [sp, #560]
  409c8c:	add	x0, x1, x0
  409c90:	str	x0, [sp, #560]
  409c94:	ldr	x0, [sp, #168]
  409c98:	str	x0, [sp, #568]
  409c9c:	b	409d58 <ferror@plt+0x86f8>
  409ca0:	ldr	x0, [sp, #656]
  409ca4:	cmp	x0, #0x0
  409ca8:	b.ne	409d58 <ferror@plt+0x86f8>  // b.any
  409cac:	ldr	x0, [sp, #568]
  409cb0:	and	x0, x0, #0x7
  409cb4:	cmp	x0, #0x0
  409cb8:	b.eq	409d58 <ferror@plt+0x86f8>  // b.none
  409cbc:	ldr	x0, [sp, #568]
  409cc0:	add	x0, x0, #0x8
  409cc4:	str	x0, [sp, #176]
  409cc8:	ldr	x1, [sp, #176]
  409ccc:	ldr	x0, [sp, #568]
  409cd0:	cmp	x1, x0
  409cd4:	cset	w0, cc  // cc = lo, ul, last
  409cd8:	and	w0, w0, #0xff
  409cdc:	and	x0, x0, #0xff
  409ce0:	ldr	x1, [sp, #560]
  409ce4:	add	x0, x1, x0
  409ce8:	str	x0, [sp, #560]
  409cec:	ldr	x0, [sp, #176]
  409cf0:	str	x0, [sp, #568]
  409cf4:	b	409d58 <ferror@plt+0x86f8>
  409cf8:	ldr	x0, [sp, #656]
  409cfc:	cmp	x0, #0x0
  409d00:	b.eq	409d58 <ferror@plt+0x86f8>  // b.none
  409d04:	ldr	x0, [sp, #568]
  409d08:	and	x0, x0, #0x7
  409d0c:	cmp	x0, #0x0
  409d10:	b.eq	409d58 <ferror@plt+0x86f8>  // b.none
  409d14:	ldr	x0, [sp, #568]
  409d18:	add	x0, x0, #0x8
  409d1c:	str	x0, [sp, #184]
  409d20:	ldr	x1, [sp, #184]
  409d24:	ldr	x0, [sp, #568]
  409d28:	cmp	x1, x0
  409d2c:	cset	w0, cc  // cc = lo, ul, last
  409d30:	and	w0, w0, #0xff
  409d34:	and	x0, x0, #0xff
  409d38:	ldr	x1, [sp, #560]
  409d3c:	add	x0, x1, x0
  409d40:	str	x0, [sp, #560]
  409d44:	ldr	x0, [sp, #184]
  409d48:	str	x0, [sp, #568]
  409d4c:	b	409d58 <ferror@plt+0x86f8>
  409d50:	nop
  409d54:	b	409d5c <ferror@plt+0x86fc>
  409d58:	nop
  409d5c:	ldr	x0, [sp, #560]
  409d60:	and	x0, x0, #0x8000000000000
  409d64:	cmp	x0, #0x0
  409d68:	b.eq	409d8c <ferror@plt+0x872c>  // b.none
  409d6c:	mov	x0, #0x1                   	// #1
  409d70:	str	x0, [sp, #576]
  409d74:	str	xzr, [sp, #568]
  409d78:	str	xzr, [sp, #560]
  409d7c:	ldr	w0, [sp, #596]
  409d80:	orr	w0, w0, #0x10
  409d84:	str	w0, [sp, #596]
  409d88:	b	409db4 <ferror@plt+0x8754>
  409d8c:	str	xzr, [sp, #576]
  409d90:	ldr	x0, [sp, #568]
  409d94:	lsr	x1, x0, #3
  409d98:	ldr	x0, [sp, #560]
  409d9c:	lsl	x0, x0, #61
  409da0:	orr	x0, x1, x0
  409da4:	str	x0, [sp, #568]
  409da8:	ldr	x0, [sp, #560]
  409dac:	lsr	x0, x0, #3
  409db0:	str	x0, [sp, #560]
  409db4:	ldr	w0, [sp, #216]
  409db8:	cmp	w0, #0x0
  409dbc:	b.eq	409fc8 <ferror@plt+0x8968>  // b.none
  409dc0:	ldr	w0, [sp, #596]
  409dc4:	and	w0, w0, #0x10
  409dc8:	cmp	w0, #0x0
  409dcc:	b.ne	409de0 <ferror@plt+0x8780>  // b.any
  409dd0:	ldr	x0, [sp, #488]
  409dd4:	and	x0, x0, #0x800
  409dd8:	cmp	x0, #0x0
  409ddc:	b.eq	409fc8 <ferror@plt+0x8968>  // b.none
  409de0:	ldr	w0, [sp, #596]
  409de4:	orr	w0, w0, #0x8
  409de8:	str	w0, [sp, #596]
  409dec:	b	409fc8 <ferror@plt+0x8968>
  409df0:	str	xzr, [sp, #576]
  409df4:	ldr	x1, [sp, #560]
  409df8:	ldr	x0, [sp, #568]
  409dfc:	orr	x0, x1, x0
  409e00:	cmp	x0, #0x0
  409e04:	b.eq	409f80 <ferror@plt+0x8920>  // b.none
  409e08:	mov	x0, #0x1                   	// #1
  409e0c:	str	x0, [sp, #568]
  409e10:	str	xzr, [sp, #560]
  409e14:	ldr	x0, [sp, #568]
  409e18:	and	x0, x0, #0x7
  409e1c:	cmp	x0, #0x0
  409e20:	b.eq	409f68 <ferror@plt+0x8908>  // b.none
  409e24:	ldr	w0, [sp, #596]
  409e28:	orr	w0, w0, #0x10
  409e2c:	str	w0, [sp, #596]
  409e30:	ldr	x0, [sp, #488]
  409e34:	and	x0, x0, #0xc00000
  409e38:	cmp	x0, #0xc00, lsl #12
  409e3c:	b.eq	409f70 <ferror@plt+0x8910>  // b.none
  409e40:	cmp	x0, #0xc00, lsl #12
  409e44:	b.hi	409f74 <ferror@plt+0x8914>  // b.pmore
  409e48:	cmp	x0, #0x800, lsl #12
  409e4c:	b.eq	409f10 <ferror@plt+0x88b0>  // b.none
  409e50:	cmp	x0, #0x800, lsl #12
  409e54:	b.hi	409f74 <ferror@plt+0x8914>  // b.pmore
  409e58:	cmp	x0, #0x0
  409e5c:	b.eq	409e6c <ferror@plt+0x880c>  // b.none
  409e60:	cmp	x0, #0x400, lsl #12
  409e64:	b.eq	409eb8 <ferror@plt+0x8858>  // b.none
  409e68:	b	409f74 <ferror@plt+0x8914>
  409e6c:	ldr	x0, [sp, #568]
  409e70:	and	x0, x0, #0xf
  409e74:	cmp	x0, #0x4
  409e78:	b.eq	409f70 <ferror@plt+0x8910>  // b.none
  409e7c:	ldr	x0, [sp, #568]
  409e80:	add	x0, x0, #0x4
  409e84:	str	x0, [sp, #192]
  409e88:	ldr	x1, [sp, #192]
  409e8c:	ldr	x0, [sp, #568]
  409e90:	cmp	x1, x0
  409e94:	cset	w0, cc  // cc = lo, ul, last
  409e98:	and	w0, w0, #0xff
  409e9c:	and	x0, x0, #0xff
  409ea0:	ldr	x1, [sp, #560]
  409ea4:	add	x0, x1, x0
  409ea8:	str	x0, [sp, #560]
  409eac:	ldr	x0, [sp, #192]
  409eb0:	str	x0, [sp, #568]
  409eb4:	b	409f70 <ferror@plt+0x8910>
  409eb8:	ldr	x0, [sp, #656]
  409ebc:	cmp	x0, #0x0
  409ec0:	b.ne	409f70 <ferror@plt+0x8910>  // b.any
  409ec4:	ldr	x0, [sp, #568]
  409ec8:	and	x0, x0, #0x7
  409ecc:	cmp	x0, #0x0
  409ed0:	b.eq	409f70 <ferror@plt+0x8910>  // b.none
  409ed4:	ldr	x0, [sp, #568]
  409ed8:	add	x0, x0, #0x8
  409edc:	str	x0, [sp, #200]
  409ee0:	ldr	x1, [sp, #200]
  409ee4:	ldr	x0, [sp, #568]
  409ee8:	cmp	x1, x0
  409eec:	cset	w0, cc  // cc = lo, ul, last
  409ef0:	and	w0, w0, #0xff
  409ef4:	and	x0, x0, #0xff
  409ef8:	ldr	x1, [sp, #560]
  409efc:	add	x0, x1, x0
  409f00:	str	x0, [sp, #560]
  409f04:	ldr	x0, [sp, #200]
  409f08:	str	x0, [sp, #568]
  409f0c:	b	409f70 <ferror@plt+0x8910>
  409f10:	ldr	x0, [sp, #656]
  409f14:	cmp	x0, #0x0
  409f18:	b.eq	409f70 <ferror@plt+0x8910>  // b.none
  409f1c:	ldr	x0, [sp, #568]
  409f20:	and	x0, x0, #0x7
  409f24:	cmp	x0, #0x0
  409f28:	b.eq	409f70 <ferror@plt+0x8910>  // b.none
  409f2c:	ldr	x0, [sp, #568]
  409f30:	add	x0, x0, #0x8
  409f34:	str	x0, [sp, #208]
  409f38:	ldr	x1, [sp, #208]
  409f3c:	ldr	x0, [sp, #568]
  409f40:	cmp	x1, x0
  409f44:	cset	w0, cc  // cc = lo, ul, last
  409f48:	and	w0, w0, #0xff
  409f4c:	and	x0, x0, #0xff
  409f50:	ldr	x1, [sp, #560]
  409f54:	add	x0, x1, x0
  409f58:	str	x0, [sp, #560]
  409f5c:	ldr	x0, [sp, #208]
  409f60:	str	x0, [sp, #568]
  409f64:	b	409f70 <ferror@plt+0x8910>
  409f68:	nop
  409f6c:	b	409f74 <ferror@plt+0x8914>
  409f70:	nop
  409f74:	ldr	x0, [sp, #568]
  409f78:	lsr	x0, x0, #3
  409f7c:	str	x0, [sp, #568]
  409f80:	ldr	w0, [sp, #596]
  409f84:	orr	w0, w0, #0x8
  409f88:	str	w0, [sp, #596]
  409f8c:	b	409fc8 <ferror@plt+0x8968>
  409f90:	str	xzr, [sp, #576]
  409f94:	str	xzr, [sp, #568]
  409f98:	str	xzr, [sp, #560]
  409f9c:	b	409fc8 <ferror@plt+0x8968>
  409fa0:	mov	x0, #0x7fff                	// #32767
  409fa4:	str	x0, [sp, #576]
  409fa8:	str	xzr, [sp, #568]
  409fac:	str	xzr, [sp, #560]
  409fb0:	b	409fc8 <ferror@plt+0x8968>
  409fb4:	mov	x0, #0x7fff                	// #32767
  409fb8:	str	x0, [sp, #576]
  409fbc:	ldr	x0, [sp, #560]
  409fc0:	orr	x0, x0, #0x800000000000
  409fc4:	str	x0, [sp, #560]
  409fc8:	nop
  409fcc:	ldr	x0, [sp, #568]
  409fd0:	str	x0, [sp, #80]
  409fd4:	ldr	x0, [sp, #560]
  409fd8:	and	x1, x0, #0xffffffffffff
  409fdc:	ldr	x0, [sp, #88]
  409fe0:	bfxil	x0, x1, #0, #48
  409fe4:	str	x0, [sp, #88]
  409fe8:	ldr	x0, [sp, #576]
  409fec:	and	w0, w0, #0x7fff
  409ff0:	and	w1, w0, #0xffff
  409ff4:	ldrh	w0, [sp, #94]
  409ff8:	bfxil	w0, w1, #0, #15
  409ffc:	strh	w0, [sp, #94]
  40a000:	ldr	x0, [sp, #656]
  40a004:	and	w0, w0, #0x1
  40a008:	and	w1, w0, #0xff
  40a00c:	ldrb	w0, [sp, #95]
  40a010:	bfi	w0, w1, #7, #1
  40a014:	strb	w0, [sp, #95]
  40a018:	ldr	q0, [sp, #80]
  40a01c:	str	q0, [sp, #128]
  40a020:	ldrsw	x0, [sp, #596]
  40a024:	cmp	x0, #0x0
  40a028:	b.eq	40a034 <ferror@plt+0x89d4>  // b.none
  40a02c:	ldr	w0, [sp, #596]
  40a030:	bl	40c43c <ferror@plt+0xaddc>
  40a034:	ldr	q0, [sp, #128]
  40a038:	ldp	x29, x30, [sp]
  40a03c:	add	sp, sp, #0x2a0
  40a040:	ret
  40a044:	stp	x29, x30, [sp, #-400]!
  40a048:	mov	x29, sp
  40a04c:	str	q0, [sp, #32]
  40a050:	str	q1, [sp, #16]
  40a054:	str	wzr, [sp, #356]
  40a058:	str	xzr, [sp, #296]
  40a05c:	mrs	x0, fpcr
  40a060:	str	x0, [sp, #296]
  40a064:	ldr	q0, [sp, #32]
  40a068:	str	q0, [sp, #80]
  40a06c:	ldr	x0, [sp, #80]
  40a070:	str	x0, [sp, #360]
  40a074:	ldr	x0, [sp, #88]
  40a078:	ubfx	x0, x0, #0, #48
  40a07c:	str	x0, [sp, #384]
  40a080:	ldrh	w0, [sp, #94]
  40a084:	ubfx	x0, x0, #0, #15
  40a088:	and	w0, w0, #0xffff
  40a08c:	and	x0, x0, #0xffff
  40a090:	str	x0, [sp, #288]
  40a094:	ldrb	w0, [sp, #95]
  40a098:	ubfx	x0, x0, #7, #1
  40a09c:	and	w0, w0, #0xff
  40a0a0:	and	x0, x0, #0xff
  40a0a4:	str	x0, [sp, #280]
  40a0a8:	ldr	x0, [sp, #384]
  40a0ac:	lsl	x1, x0, #3
  40a0b0:	ldr	x0, [sp, #360]
  40a0b4:	lsr	x0, x0, #61
  40a0b8:	orr	x0, x1, x0
  40a0bc:	str	x0, [sp, #384]
  40a0c0:	ldr	x0, [sp, #360]
  40a0c4:	lsl	x0, x0, #3
  40a0c8:	str	x0, [sp, #360]
  40a0cc:	ldr	q0, [sp, #16]
  40a0d0:	str	q0, [sp, #64]
  40a0d4:	ldr	x0, [sp, #64]
  40a0d8:	str	x0, [sp, #368]
  40a0dc:	ldr	x0, [sp, #72]
  40a0e0:	ubfx	x0, x0, #0, #48
  40a0e4:	str	x0, [sp, #392]
  40a0e8:	ldrh	w0, [sp, #78]
  40a0ec:	ubfx	x0, x0, #0, #15
  40a0f0:	and	w0, w0, #0xffff
  40a0f4:	and	x0, x0, #0xffff
  40a0f8:	str	x0, [sp, #272]
  40a0fc:	ldrb	w0, [sp, #79]
  40a100:	ubfx	x0, x0, #7, #1
  40a104:	and	w0, w0, #0xff
  40a108:	and	x0, x0, #0xff
  40a10c:	str	x0, [sp, #376]
  40a110:	ldr	x0, [sp, #392]
  40a114:	lsl	x1, x0, #3
  40a118:	ldr	x0, [sp, #368]
  40a11c:	lsr	x0, x0, #61
  40a120:	orr	x0, x1, x0
  40a124:	str	x0, [sp, #392]
  40a128:	ldr	x0, [sp, #368]
  40a12c:	lsl	x0, x0, #3
  40a130:	str	x0, [sp, #368]
  40a134:	ldr	x1, [sp, #272]
  40a138:	mov	x0, #0x7fff                	// #32767
  40a13c:	cmp	x1, x0
  40a140:	b.ne	40a158 <ferror@plt+0x8af8>  // b.any
  40a144:	ldr	x1, [sp, #392]
  40a148:	ldr	x0, [sp, #368]
  40a14c:	orr	x0, x1, x0
  40a150:	cmp	x0, #0x0
  40a154:	b.ne	40a164 <ferror@plt+0x8b04>  // b.any
  40a158:	ldr	x0, [sp, #376]
  40a15c:	eor	x0, x0, #0x1
  40a160:	str	x0, [sp, #376]
  40a164:	ldr	x1, [sp, #280]
  40a168:	ldr	x0, [sp, #376]
  40a16c:	cmp	x1, x0
  40a170:	b.ne	40ac58 <ferror@plt+0x95f8>  // b.any
  40a174:	ldr	x0, [sp, #280]
  40a178:	str	x0, [sp, #344]
  40a17c:	ldr	x0, [sp, #288]
  40a180:	mov	w1, w0
  40a184:	ldr	x0, [sp, #272]
  40a188:	sub	w0, w1, w0
  40a18c:	str	w0, [sp, #316]
  40a190:	ldr	w0, [sp, #316]
  40a194:	cmp	w0, #0x0
  40a198:	b.le	40a498 <ferror@plt+0x8e38>
  40a19c:	ldr	x0, [sp, #288]
  40a1a0:	str	x0, [sp, #336]
  40a1a4:	ldr	x0, [sp, #272]
  40a1a8:	cmp	x0, #0x0
  40a1ac:	b.ne	40a2dc <ferror@plt+0x8c7c>  // b.any
  40a1b0:	ldr	x1, [sp, #392]
  40a1b4:	ldr	x0, [sp, #368]
  40a1b8:	orr	x0, x1, x0
  40a1bc:	cmp	x0, #0x0
  40a1c0:	b.ne	40a218 <ferror@plt+0x8bb8>  // b.any
  40a1c4:	ldr	x1, [sp, #288]
  40a1c8:	mov	x0, #0x7fff                	// #32767
  40a1cc:	cmp	x1, x0
  40a1d0:	b.ne	40a204 <ferror@plt+0x8ba4>  // b.any
  40a1d4:	ldr	x1, [sp, #384]
  40a1d8:	ldr	x0, [sp, #360]
  40a1dc:	orr	x0, x1, x0
  40a1e0:	cmp	x0, #0x0
  40a1e4:	b.eq	40a204 <ferror@plt+0x8ba4>  // b.none
  40a1e8:	ldr	x0, [sp, #384]
  40a1ec:	and	x0, x0, #0x4000000000000
  40a1f0:	cmp	x0, #0x0
  40a1f4:	b.ne	40a204 <ferror@plt+0x8ba4>  // b.any
  40a1f8:	ldr	w0, [sp, #356]
  40a1fc:	orr	w0, w0, #0x1
  40a200:	str	w0, [sp, #356]
  40a204:	ldr	x0, [sp, #360]
  40a208:	str	x0, [sp, #328]
  40a20c:	ldr	x0, [sp, #384]
  40a210:	str	x0, [sp, #320]
  40a214:	b	40b92c <ferror@plt+0xa2cc>
  40a218:	ldr	w0, [sp, #316]
  40a21c:	sub	w0, w0, #0x1
  40a220:	str	w0, [sp, #316]
  40a224:	ldr	w0, [sp, #316]
  40a228:	cmp	w0, #0x0
  40a22c:	b.ne	40a278 <ferror@plt+0x8c18>  // b.any
  40a230:	ldr	x1, [sp, #360]
  40a234:	ldr	x0, [sp, #368]
  40a238:	add	x0, x1, x0
  40a23c:	str	x0, [sp, #160]
  40a240:	ldr	x1, [sp, #384]
  40a244:	ldr	x0, [sp, #392]
  40a248:	add	x1, x1, x0
  40a24c:	ldr	x2, [sp, #160]
  40a250:	ldr	x0, [sp, #360]
  40a254:	cmp	x2, x0
  40a258:	cset	w0, cc  // cc = lo, ul, last
  40a25c:	and	w0, w0, #0xff
  40a260:	and	x0, x0, #0xff
  40a264:	add	x0, x1, x0
  40a268:	str	x0, [sp, #320]
  40a26c:	ldr	x0, [sp, #160]
  40a270:	str	x0, [sp, #328]
  40a274:	b	40ab60 <ferror@plt+0x9500>
  40a278:	ldr	x1, [sp, #288]
  40a27c:	mov	x0, #0x7fff                	// #32767
  40a280:	cmp	x1, x0
  40a284:	b.ne	40a350 <ferror@plt+0x8cf0>  // b.any
  40a288:	ldr	x1, [sp, #288]
  40a28c:	mov	x0, #0x7fff                	// #32767
  40a290:	cmp	x1, x0
  40a294:	b.ne	40a2c8 <ferror@plt+0x8c68>  // b.any
  40a298:	ldr	x1, [sp, #384]
  40a29c:	ldr	x0, [sp, #360]
  40a2a0:	orr	x0, x1, x0
  40a2a4:	cmp	x0, #0x0
  40a2a8:	b.eq	40a2c8 <ferror@plt+0x8c68>  // b.none
  40a2ac:	ldr	x0, [sp, #384]
  40a2b0:	and	x0, x0, #0x4000000000000
  40a2b4:	cmp	x0, #0x0
  40a2b8:	b.ne	40a2c8 <ferror@plt+0x8c68>  // b.any
  40a2bc:	ldr	w0, [sp, #356]
  40a2c0:	orr	w0, w0, #0x1
  40a2c4:	str	w0, [sp, #356]
  40a2c8:	ldr	x0, [sp, #360]
  40a2cc:	str	x0, [sp, #328]
  40a2d0:	ldr	x0, [sp, #384]
  40a2d4:	str	x0, [sp, #320]
  40a2d8:	b	40b92c <ferror@plt+0xa2cc>
  40a2dc:	ldr	x1, [sp, #288]
  40a2e0:	mov	x0, #0x7fff                	// #32767
  40a2e4:	cmp	x1, x0
  40a2e8:	b.ne	40a340 <ferror@plt+0x8ce0>  // b.any
  40a2ec:	ldr	x1, [sp, #288]
  40a2f0:	mov	x0, #0x7fff                	// #32767
  40a2f4:	cmp	x1, x0
  40a2f8:	b.ne	40a32c <ferror@plt+0x8ccc>  // b.any
  40a2fc:	ldr	x1, [sp, #384]
  40a300:	ldr	x0, [sp, #360]
  40a304:	orr	x0, x1, x0
  40a308:	cmp	x0, #0x0
  40a30c:	b.eq	40a32c <ferror@plt+0x8ccc>  // b.none
  40a310:	ldr	x0, [sp, #384]
  40a314:	and	x0, x0, #0x4000000000000
  40a318:	cmp	x0, #0x0
  40a31c:	b.ne	40a32c <ferror@plt+0x8ccc>  // b.any
  40a320:	ldr	w0, [sp, #356]
  40a324:	orr	w0, w0, #0x1
  40a328:	str	w0, [sp, #356]
  40a32c:	ldr	x0, [sp, #360]
  40a330:	str	x0, [sp, #328]
  40a334:	ldr	x0, [sp, #384]
  40a338:	str	x0, [sp, #320]
  40a33c:	b	40b92c <ferror@plt+0xa2cc>
  40a340:	ldr	x0, [sp, #392]
  40a344:	orr	x0, x0, #0x8000000000000
  40a348:	str	x0, [sp, #392]
  40a34c:	b	40a354 <ferror@plt+0x8cf4>
  40a350:	nop
  40a354:	ldr	w0, [sp, #316]
  40a358:	cmp	w0, #0x74
  40a35c:	b.gt	40a430 <ferror@plt+0x8dd0>
  40a360:	ldr	w0, [sp, #316]
  40a364:	cmp	w0, #0x3f
  40a368:	b.gt	40a3d0 <ferror@plt+0x8d70>
  40a36c:	mov	w1, #0x40                  	// #64
  40a370:	ldr	w0, [sp, #316]
  40a374:	sub	w0, w1, w0
  40a378:	ldr	x1, [sp, #392]
  40a37c:	lsl	x1, x1, x0
  40a380:	ldr	w0, [sp, #316]
  40a384:	ldr	x2, [sp, #368]
  40a388:	lsr	x0, x2, x0
  40a38c:	orr	x1, x1, x0
  40a390:	mov	w2, #0x40                  	// #64
  40a394:	ldr	w0, [sp, #316]
  40a398:	sub	w0, w2, w0
  40a39c:	ldr	x2, [sp, #368]
  40a3a0:	lsl	x0, x2, x0
  40a3a4:	cmp	x0, #0x0
  40a3a8:	cset	w0, ne  // ne = any
  40a3ac:	and	w0, w0, #0xff
  40a3b0:	sxtw	x0, w0
  40a3b4:	orr	x0, x1, x0
  40a3b8:	str	x0, [sp, #368]
  40a3bc:	ldr	w0, [sp, #316]
  40a3c0:	ldr	x1, [sp, #392]
  40a3c4:	lsr	x0, x1, x0
  40a3c8:	str	x0, [sp, #392]
  40a3cc:	b	40a450 <ferror@plt+0x8df0>
  40a3d0:	ldr	w0, [sp, #316]
  40a3d4:	sub	w0, w0, #0x40
  40a3d8:	ldr	x1, [sp, #392]
  40a3dc:	lsr	x1, x1, x0
  40a3e0:	ldr	w0, [sp, #316]
  40a3e4:	cmp	w0, #0x40
  40a3e8:	b.eq	40a404 <ferror@plt+0x8da4>  // b.none
  40a3ec:	mov	w2, #0x80                  	// #128
  40a3f0:	ldr	w0, [sp, #316]
  40a3f4:	sub	w0, w2, w0
  40a3f8:	ldr	x2, [sp, #392]
  40a3fc:	lsl	x0, x2, x0
  40a400:	b	40a408 <ferror@plt+0x8da8>
  40a404:	mov	x0, #0x0                   	// #0
  40a408:	ldr	x2, [sp, #368]
  40a40c:	orr	x0, x0, x2
  40a410:	cmp	x0, #0x0
  40a414:	cset	w0, ne  // ne = any
  40a418:	and	w0, w0, #0xff
  40a41c:	and	x0, x0, #0xff
  40a420:	orr	x0, x1, x0
  40a424:	str	x0, [sp, #368]
  40a428:	str	xzr, [sp, #392]
  40a42c:	b	40a450 <ferror@plt+0x8df0>
  40a430:	ldr	x1, [sp, #392]
  40a434:	ldr	x0, [sp, #368]
  40a438:	orr	x0, x1, x0
  40a43c:	cmp	x0, #0x0
  40a440:	b.eq	40a450 <ferror@plt+0x8df0>  // b.none
  40a444:	mov	x0, #0x1                   	// #1
  40a448:	str	x0, [sp, #368]
  40a44c:	str	xzr, [sp, #392]
  40a450:	ldr	x1, [sp, #360]
  40a454:	ldr	x0, [sp, #368]
  40a458:	add	x0, x1, x0
  40a45c:	str	x0, [sp, #152]
  40a460:	ldr	x1, [sp, #384]
  40a464:	ldr	x0, [sp, #392]
  40a468:	add	x1, x1, x0
  40a46c:	ldr	x2, [sp, #152]
  40a470:	ldr	x0, [sp, #360]
  40a474:	cmp	x2, x0
  40a478:	cset	w0, cc  // cc = lo, ul, last
  40a47c:	and	w0, w0, #0xff
  40a480:	and	x0, x0, #0xff
  40a484:	add	x0, x1, x0
  40a488:	str	x0, [sp, #320]
  40a48c:	ldr	x0, [sp, #152]
  40a490:	str	x0, [sp, #328]
  40a494:	b	40ab60 <ferror@plt+0x9500>
  40a498:	ldr	w0, [sp, #316]
  40a49c:	cmp	w0, #0x0
  40a4a0:	b.ge	40a7ac <ferror@plt+0x914c>  // b.tcont
  40a4a4:	ldr	w0, [sp, #316]
  40a4a8:	neg	w0, w0
  40a4ac:	str	w0, [sp, #316]
  40a4b0:	ldr	x0, [sp, #272]
  40a4b4:	str	x0, [sp, #336]
  40a4b8:	ldr	x0, [sp, #288]
  40a4bc:	cmp	x0, #0x0
  40a4c0:	b.ne	40a5f0 <ferror@plt+0x8f90>  // b.any
  40a4c4:	ldr	x1, [sp, #384]
  40a4c8:	ldr	x0, [sp, #360]
  40a4cc:	orr	x0, x1, x0
  40a4d0:	cmp	x0, #0x0
  40a4d4:	b.ne	40a52c <ferror@plt+0x8ecc>  // b.any
  40a4d8:	ldr	x1, [sp, #272]
  40a4dc:	mov	x0, #0x7fff                	// #32767
  40a4e0:	cmp	x1, x0
  40a4e4:	b.ne	40a518 <ferror@plt+0x8eb8>  // b.any
  40a4e8:	ldr	x1, [sp, #392]
  40a4ec:	ldr	x0, [sp, #368]
  40a4f0:	orr	x0, x1, x0
  40a4f4:	cmp	x0, #0x0
  40a4f8:	b.eq	40a518 <ferror@plt+0x8eb8>  // b.none
  40a4fc:	ldr	x0, [sp, #392]
  40a500:	and	x0, x0, #0x4000000000000
  40a504:	cmp	x0, #0x0
  40a508:	b.ne	40a518 <ferror@plt+0x8eb8>  // b.any
  40a50c:	ldr	w0, [sp, #356]
  40a510:	orr	w0, w0, #0x1
  40a514:	str	w0, [sp, #356]
  40a518:	ldr	x0, [sp, #368]
  40a51c:	str	x0, [sp, #328]
  40a520:	ldr	x0, [sp, #392]
  40a524:	str	x0, [sp, #320]
  40a528:	b	40b92c <ferror@plt+0xa2cc>
  40a52c:	ldr	w0, [sp, #316]
  40a530:	sub	w0, w0, #0x1
  40a534:	str	w0, [sp, #316]
  40a538:	ldr	w0, [sp, #316]
  40a53c:	cmp	w0, #0x0
  40a540:	b.ne	40a58c <ferror@plt+0x8f2c>  // b.any
  40a544:	ldr	x1, [sp, #368]
  40a548:	ldr	x0, [sp, #360]
  40a54c:	add	x0, x1, x0
  40a550:	str	x0, [sp, #176]
  40a554:	ldr	x1, [sp, #392]
  40a558:	ldr	x0, [sp, #384]
  40a55c:	add	x1, x1, x0
  40a560:	ldr	x2, [sp, #176]
  40a564:	ldr	x0, [sp, #368]
  40a568:	cmp	x2, x0
  40a56c:	cset	w0, cc  // cc = lo, ul, last
  40a570:	and	w0, w0, #0xff
  40a574:	and	x0, x0, #0xff
  40a578:	add	x0, x1, x0
  40a57c:	str	x0, [sp, #320]
  40a580:	ldr	x0, [sp, #176]
  40a584:	str	x0, [sp, #328]
  40a588:	b	40ab60 <ferror@plt+0x9500>
  40a58c:	ldr	x1, [sp, #272]
  40a590:	mov	x0, #0x7fff                	// #32767
  40a594:	cmp	x1, x0
  40a598:	b.ne	40a664 <ferror@plt+0x9004>  // b.any
  40a59c:	ldr	x1, [sp, #272]
  40a5a0:	mov	x0, #0x7fff                	// #32767
  40a5a4:	cmp	x1, x0
  40a5a8:	b.ne	40a5dc <ferror@plt+0x8f7c>  // b.any
  40a5ac:	ldr	x1, [sp, #392]
  40a5b0:	ldr	x0, [sp, #368]
  40a5b4:	orr	x0, x1, x0
  40a5b8:	cmp	x0, #0x0
  40a5bc:	b.eq	40a5dc <ferror@plt+0x8f7c>  // b.none
  40a5c0:	ldr	x0, [sp, #392]
  40a5c4:	and	x0, x0, #0x4000000000000
  40a5c8:	cmp	x0, #0x0
  40a5cc:	b.ne	40a5dc <ferror@plt+0x8f7c>  // b.any
  40a5d0:	ldr	w0, [sp, #356]
  40a5d4:	orr	w0, w0, #0x1
  40a5d8:	str	w0, [sp, #356]
  40a5dc:	ldr	x0, [sp, #368]
  40a5e0:	str	x0, [sp, #328]
  40a5e4:	ldr	x0, [sp, #392]
  40a5e8:	str	x0, [sp, #320]
  40a5ec:	b	40b92c <ferror@plt+0xa2cc>
  40a5f0:	ldr	x1, [sp, #272]
  40a5f4:	mov	x0, #0x7fff                	// #32767
  40a5f8:	cmp	x1, x0
  40a5fc:	b.ne	40a654 <ferror@plt+0x8ff4>  // b.any
  40a600:	ldr	x1, [sp, #272]
  40a604:	mov	x0, #0x7fff                	// #32767
  40a608:	cmp	x1, x0
  40a60c:	b.ne	40a640 <ferror@plt+0x8fe0>  // b.any
  40a610:	ldr	x1, [sp, #392]
  40a614:	ldr	x0, [sp, #368]
  40a618:	orr	x0, x1, x0
  40a61c:	cmp	x0, #0x0
  40a620:	b.eq	40a640 <ferror@plt+0x8fe0>  // b.none
  40a624:	ldr	x0, [sp, #392]
  40a628:	and	x0, x0, #0x4000000000000
  40a62c:	cmp	x0, #0x0
  40a630:	b.ne	40a640 <ferror@plt+0x8fe0>  // b.any
  40a634:	ldr	w0, [sp, #356]
  40a638:	orr	w0, w0, #0x1
  40a63c:	str	w0, [sp, #356]
  40a640:	ldr	x0, [sp, #368]
  40a644:	str	x0, [sp, #328]
  40a648:	ldr	x0, [sp, #392]
  40a64c:	str	x0, [sp, #320]
  40a650:	b	40b92c <ferror@plt+0xa2cc>
  40a654:	ldr	x0, [sp, #384]
  40a658:	orr	x0, x0, #0x8000000000000
  40a65c:	str	x0, [sp, #384]
  40a660:	b	40a668 <ferror@plt+0x9008>
  40a664:	nop
  40a668:	ldr	w0, [sp, #316]
  40a66c:	cmp	w0, #0x74
  40a670:	b.gt	40a744 <ferror@plt+0x90e4>
  40a674:	ldr	w0, [sp, #316]
  40a678:	cmp	w0, #0x3f
  40a67c:	b.gt	40a6e4 <ferror@plt+0x9084>
  40a680:	mov	w1, #0x40                  	// #64
  40a684:	ldr	w0, [sp, #316]
  40a688:	sub	w0, w1, w0
  40a68c:	ldr	x1, [sp, #384]
  40a690:	lsl	x1, x1, x0
  40a694:	ldr	w0, [sp, #316]
  40a698:	ldr	x2, [sp, #360]
  40a69c:	lsr	x0, x2, x0
  40a6a0:	orr	x1, x1, x0
  40a6a4:	mov	w2, #0x40                  	// #64
  40a6a8:	ldr	w0, [sp, #316]
  40a6ac:	sub	w0, w2, w0
  40a6b0:	ldr	x2, [sp, #360]
  40a6b4:	lsl	x0, x2, x0
  40a6b8:	cmp	x0, #0x0
  40a6bc:	cset	w0, ne  // ne = any
  40a6c0:	and	w0, w0, #0xff
  40a6c4:	sxtw	x0, w0
  40a6c8:	orr	x0, x1, x0
  40a6cc:	str	x0, [sp, #360]
  40a6d0:	ldr	w0, [sp, #316]
  40a6d4:	ldr	x1, [sp, #384]
  40a6d8:	lsr	x0, x1, x0
  40a6dc:	str	x0, [sp, #384]
  40a6e0:	b	40a764 <ferror@plt+0x9104>
  40a6e4:	ldr	w0, [sp, #316]
  40a6e8:	sub	w0, w0, #0x40
  40a6ec:	ldr	x1, [sp, #384]
  40a6f0:	lsr	x1, x1, x0
  40a6f4:	ldr	w0, [sp, #316]
  40a6f8:	cmp	w0, #0x40
  40a6fc:	b.eq	40a718 <ferror@plt+0x90b8>  // b.none
  40a700:	mov	w2, #0x80                  	// #128
  40a704:	ldr	w0, [sp, #316]
  40a708:	sub	w0, w2, w0
  40a70c:	ldr	x2, [sp, #384]
  40a710:	lsl	x0, x2, x0
  40a714:	b	40a71c <ferror@plt+0x90bc>
  40a718:	mov	x0, #0x0                   	// #0
  40a71c:	ldr	x2, [sp, #360]
  40a720:	orr	x0, x0, x2
  40a724:	cmp	x0, #0x0
  40a728:	cset	w0, ne  // ne = any
  40a72c:	and	w0, w0, #0xff
  40a730:	and	x0, x0, #0xff
  40a734:	orr	x0, x1, x0
  40a738:	str	x0, [sp, #360]
  40a73c:	str	xzr, [sp, #384]
  40a740:	b	40a764 <ferror@plt+0x9104>
  40a744:	ldr	x1, [sp, #384]
  40a748:	ldr	x0, [sp, #360]
  40a74c:	orr	x0, x1, x0
  40a750:	cmp	x0, #0x0
  40a754:	b.eq	40a764 <ferror@plt+0x9104>  // b.none
  40a758:	mov	x0, #0x1                   	// #1
  40a75c:	str	x0, [sp, #360]
  40a760:	str	xzr, [sp, #384]
  40a764:	ldr	x1, [sp, #368]
  40a768:	ldr	x0, [sp, #360]
  40a76c:	add	x0, x1, x0
  40a770:	str	x0, [sp, #168]
  40a774:	ldr	x1, [sp, #392]
  40a778:	ldr	x0, [sp, #384]
  40a77c:	add	x1, x1, x0
  40a780:	ldr	x2, [sp, #168]
  40a784:	ldr	x0, [sp, #368]
  40a788:	cmp	x2, x0
  40a78c:	cset	w0, cc  // cc = lo, ul, last
  40a790:	and	w0, w0, #0xff
  40a794:	and	x0, x0, #0xff
  40a798:	add	x0, x1, x0
  40a79c:	str	x0, [sp, #320]
  40a7a0:	ldr	x0, [sp, #168]
  40a7a4:	str	x0, [sp, #328]
  40a7a8:	b	40ab60 <ferror@plt+0x9500>
  40a7ac:	ldr	x0, [sp, #288]
  40a7b0:	add	x0, x0, #0x1
  40a7b4:	and	x0, x0, #0x7ffe
  40a7b8:	cmp	x0, #0x0
  40a7bc:	b.ne	40aa40 <ferror@plt+0x93e0>  // b.any
  40a7c0:	ldr	x0, [sp, #288]
  40a7c4:	cmp	x0, #0x0
  40a7c8:	b.ne	40a89c <ferror@plt+0x923c>  // b.any
  40a7cc:	str	xzr, [sp, #336]
  40a7d0:	ldr	x1, [sp, #384]
  40a7d4:	ldr	x0, [sp, #360]
  40a7d8:	orr	x0, x1, x0
  40a7dc:	cmp	x0, #0x0
  40a7e0:	b.ne	40a808 <ferror@plt+0x91a8>  // b.any
  40a7e4:	ldr	x1, [sp, #392]
  40a7e8:	ldr	x0, [sp, #368]
  40a7ec:	orr	x0, x1, x0
  40a7f0:	cmp	x0, #0x0
  40a7f4:	ldr	x0, [sp, #368]
  40a7f8:	str	x0, [sp, #328]
  40a7fc:	ldr	x0, [sp, #392]
  40a800:	str	x0, [sp, #320]
  40a804:	b	40b92c <ferror@plt+0xa2cc>
  40a808:	ldr	x1, [sp, #392]
  40a80c:	ldr	x0, [sp, #368]
  40a810:	orr	x0, x1, x0
  40a814:	cmp	x0, #0x0
  40a818:	b.ne	40a830 <ferror@plt+0x91d0>  // b.any
  40a81c:	ldr	x0, [sp, #360]
  40a820:	str	x0, [sp, #328]
  40a824:	ldr	x0, [sp, #384]
  40a828:	str	x0, [sp, #320]
  40a82c:	b	40b92c <ferror@plt+0xa2cc>
  40a830:	ldr	x1, [sp, #360]
  40a834:	ldr	x0, [sp, #368]
  40a838:	add	x0, x1, x0
  40a83c:	str	x0, [sp, #184]
  40a840:	ldr	x1, [sp, #384]
  40a844:	ldr	x0, [sp, #392]
  40a848:	add	x1, x1, x0
  40a84c:	ldr	x2, [sp, #184]
  40a850:	ldr	x0, [sp, #360]
  40a854:	cmp	x2, x0
  40a858:	cset	w0, cc  // cc = lo, ul, last
  40a85c:	and	w0, w0, #0xff
  40a860:	and	x0, x0, #0xff
  40a864:	add	x0, x1, x0
  40a868:	str	x0, [sp, #320]
  40a86c:	ldr	x0, [sp, #184]
  40a870:	str	x0, [sp, #328]
  40a874:	ldr	x0, [sp, #320]
  40a878:	and	x0, x0, #0x8000000000000
  40a87c:	cmp	x0, #0x0
  40a880:	b.eq	40b908 <ferror@plt+0xa2a8>  // b.none
  40a884:	ldr	x0, [sp, #320]
  40a888:	and	x0, x0, #0xfff7ffffffffffff
  40a88c:	str	x0, [sp, #320]
  40a890:	mov	x0, #0x1                   	// #1
  40a894:	str	x0, [sp, #336]
  40a898:	b	40b908 <ferror@plt+0xa2a8>
  40a89c:	ldr	x1, [sp, #288]
  40a8a0:	mov	x0, #0x7fff                	// #32767
  40a8a4:	cmp	x1, x0
  40a8a8:	b.ne	40a8dc <ferror@plt+0x927c>  // b.any
  40a8ac:	ldr	x1, [sp, #384]
  40a8b0:	ldr	x0, [sp, #360]
  40a8b4:	orr	x0, x1, x0
  40a8b8:	cmp	x0, #0x0
  40a8bc:	b.eq	40a8dc <ferror@plt+0x927c>  // b.none
  40a8c0:	ldr	x0, [sp, #384]
  40a8c4:	and	x0, x0, #0x4000000000000
  40a8c8:	cmp	x0, #0x0
  40a8cc:	b.ne	40a8dc <ferror@plt+0x927c>  // b.any
  40a8d0:	ldr	w0, [sp, #356]
  40a8d4:	orr	w0, w0, #0x1
  40a8d8:	str	w0, [sp, #356]
  40a8dc:	ldr	x1, [sp, #272]
  40a8e0:	mov	x0, #0x7fff                	// #32767
  40a8e4:	cmp	x1, x0
  40a8e8:	b.ne	40a91c <ferror@plt+0x92bc>  // b.any
  40a8ec:	ldr	x1, [sp, #392]
  40a8f0:	ldr	x0, [sp, #368]
  40a8f4:	orr	x0, x1, x0
  40a8f8:	cmp	x0, #0x0
  40a8fc:	b.eq	40a91c <ferror@plt+0x92bc>  // b.none
  40a900:	ldr	x0, [sp, #392]
  40a904:	and	x0, x0, #0x4000000000000
  40a908:	cmp	x0, #0x0
  40a90c:	b.ne	40a91c <ferror@plt+0x92bc>  // b.any
  40a910:	ldr	w0, [sp, #356]
  40a914:	orr	w0, w0, #0x1
  40a918:	str	w0, [sp, #356]
  40a91c:	mov	x0, #0x7fff                	// #32767
  40a920:	str	x0, [sp, #336]
  40a924:	ldr	x1, [sp, #384]
  40a928:	ldr	x0, [sp, #360]
  40a92c:	orr	x0, x1, x0
  40a930:	cmp	x0, #0x0
  40a934:	b.ne	40a94c <ferror@plt+0x92ec>  // b.any
  40a938:	ldr	x0, [sp, #368]
  40a93c:	str	x0, [sp, #328]
  40a940:	ldr	x0, [sp, #392]
  40a944:	str	x0, [sp, #320]
  40a948:	b	40b92c <ferror@plt+0xa2cc>
  40a94c:	ldr	x1, [sp, #392]
  40a950:	ldr	x0, [sp, #368]
  40a954:	orr	x0, x1, x0
  40a958:	cmp	x0, #0x0
  40a95c:	b.ne	40a974 <ferror@plt+0x9314>  // b.any
  40a960:	ldr	x0, [sp, #360]
  40a964:	str	x0, [sp, #328]
  40a968:	ldr	x0, [sp, #384]
  40a96c:	str	x0, [sp, #320]
  40a970:	b	40b92c <ferror@plt+0xa2cc>
  40a974:	ldr	x0, [sp, #360]
  40a978:	lsr	x1, x0, #3
  40a97c:	ldr	x0, [sp, #384]
  40a980:	lsl	x0, x0, #61
  40a984:	orr	x0, x1, x0
  40a988:	str	x0, [sp, #360]
  40a98c:	ldr	x0, [sp, #384]
  40a990:	lsr	x0, x0, #3
  40a994:	str	x0, [sp, #384]
  40a998:	ldr	x0, [sp, #368]
  40a99c:	lsr	x1, x0, #3
  40a9a0:	ldr	x0, [sp, #392]
  40a9a4:	lsl	x0, x0, #61
  40a9a8:	orr	x0, x1, x0
  40a9ac:	str	x0, [sp, #368]
  40a9b0:	ldr	x0, [sp, #392]
  40a9b4:	lsr	x0, x0, #3
  40a9b8:	str	x0, [sp, #392]
  40a9bc:	ldr	x0, [sp, #384]
  40a9c0:	and	x0, x0, #0x800000000000
  40a9c4:	cmp	x0, #0x0
  40a9c8:	b.eq	40a9f8 <ferror@plt+0x9398>  // b.none
  40a9cc:	ldr	x0, [sp, #392]
  40a9d0:	and	x0, x0, #0x800000000000
  40a9d4:	cmp	x0, #0x0
  40a9d8:	b.ne	40a9f8 <ferror@plt+0x9398>  // b.any
  40a9dc:	ldr	x0, [sp, #376]
  40a9e0:	str	x0, [sp, #344]
  40a9e4:	ldr	x0, [sp, #368]
  40a9e8:	str	x0, [sp, #328]
  40a9ec:	ldr	x0, [sp, #392]
  40a9f0:	str	x0, [sp, #320]
  40a9f4:	b	40aa10 <ferror@plt+0x93b0>
  40a9f8:	ldr	x0, [sp, #280]
  40a9fc:	str	x0, [sp, #344]
  40aa00:	ldr	x0, [sp, #360]
  40aa04:	str	x0, [sp, #328]
  40aa08:	ldr	x0, [sp, #384]
  40aa0c:	str	x0, [sp, #320]
  40aa10:	mov	x0, #0x3                   	// #3
  40aa14:	str	x0, [sp, #248]
  40aa18:	ldr	x0, [sp, #320]
  40aa1c:	lsl	x1, x0, #3
  40aa20:	ldr	x0, [sp, #328]
  40aa24:	lsr	x0, x0, #61
  40aa28:	orr	x0, x1, x0
  40aa2c:	str	x0, [sp, #320]
  40aa30:	ldr	x0, [sp, #328]
  40aa34:	lsl	x0, x0, #3
  40aa38:	str	x0, [sp, #328]
  40aa3c:	b	40b92c <ferror@plt+0xa2cc>
  40aa40:	ldr	x1, [sp, #360]
  40aa44:	ldr	x0, [sp, #368]
  40aa48:	add	x0, x1, x0
  40aa4c:	str	x0, [sp, #192]
  40aa50:	ldr	x1, [sp, #384]
  40aa54:	ldr	x0, [sp, #392]
  40aa58:	add	x1, x1, x0
  40aa5c:	ldr	x2, [sp, #192]
  40aa60:	ldr	x0, [sp, #360]
  40aa64:	cmp	x2, x0
  40aa68:	cset	w0, cc  // cc = lo, ul, last
  40aa6c:	and	w0, w0, #0xff
  40aa70:	and	x0, x0, #0xff
  40aa74:	add	x0, x1, x0
  40aa78:	str	x0, [sp, #320]
  40aa7c:	ldr	x0, [sp, #192]
  40aa80:	str	x0, [sp, #328]
  40aa84:	ldr	x0, [sp, #288]
  40aa88:	add	x0, x0, #0x1
  40aa8c:	str	x0, [sp, #336]
  40aa90:	ldr	x0, [sp, #320]
  40aa94:	lsl	x1, x0, #63
  40aa98:	ldr	x0, [sp, #328]
  40aa9c:	lsr	x0, x0, #1
  40aaa0:	orr	x1, x1, x0
  40aaa4:	ldr	x0, [sp, #328]
  40aaa8:	and	x0, x0, #0x1
  40aaac:	orr	x0, x1, x0
  40aab0:	str	x0, [sp, #328]
  40aab4:	ldr	x0, [sp, #320]
  40aab8:	lsr	x0, x0, #1
  40aabc:	str	x0, [sp, #320]
  40aac0:	ldr	x1, [sp, #336]
  40aac4:	mov	x0, #0x7fff                	// #32767
  40aac8:	cmp	x1, x0
  40aacc:	b.ne	40b910 <ferror@plt+0xa2b0>  // b.any
  40aad0:	ldr	x0, [sp, #296]
  40aad4:	and	x0, x0, #0xc00000
  40aad8:	cmp	x0, #0x0
  40aadc:	b.eq	40ab18 <ferror@plt+0x94b8>  // b.none
  40aae0:	ldr	x0, [sp, #296]
  40aae4:	and	x0, x0, #0xc00000
  40aae8:	cmp	x0, #0x400, lsl #12
  40aaec:	b.ne	40aafc <ferror@plt+0x949c>  // b.any
  40aaf0:	ldr	x0, [sp, #344]
  40aaf4:	cmp	x0, #0x0
  40aaf8:	b.eq	40ab18 <ferror@plt+0x94b8>  // b.none
  40aafc:	ldr	x0, [sp, #296]
  40ab00:	and	x0, x0, #0xc00000
  40ab04:	cmp	x0, #0x800, lsl #12
  40ab08:	b.ne	40ab2c <ferror@plt+0x94cc>  // b.any
  40ab0c:	ldr	x0, [sp, #344]
  40ab10:	cmp	x0, #0x0
  40ab14:	b.eq	40ab2c <ferror@plt+0x94cc>  // b.none
  40ab18:	mov	x0, #0x7fff                	// #32767
  40ab1c:	str	x0, [sp, #336]
  40ab20:	str	xzr, [sp, #328]
  40ab24:	str	xzr, [sp, #320]
  40ab28:	b	40ab44 <ferror@plt+0x94e4>
  40ab2c:	mov	x0, #0x7ffe                	// #32766
  40ab30:	str	x0, [sp, #336]
  40ab34:	mov	x0, #0xffffffffffffffff    	// #-1
  40ab38:	str	x0, [sp, #328]
  40ab3c:	mov	x0, #0xffffffffffffffff    	// #-1
  40ab40:	str	x0, [sp, #320]
  40ab44:	ldr	w0, [sp, #356]
  40ab48:	orr	w0, w0, #0x10
  40ab4c:	str	w0, [sp, #356]
  40ab50:	ldr	w0, [sp, #356]
  40ab54:	orr	w0, w0, #0x4
  40ab58:	str	w0, [sp, #356]
  40ab5c:	b	40b910 <ferror@plt+0xa2b0>
  40ab60:	ldr	x0, [sp, #320]
  40ab64:	and	x0, x0, #0x8000000000000
  40ab68:	cmp	x0, #0x0
  40ab6c:	b.eq	40b918 <ferror@plt+0xa2b8>  // b.none
  40ab70:	ldr	x0, [sp, #320]
  40ab74:	and	x0, x0, #0xfff7ffffffffffff
  40ab78:	str	x0, [sp, #320]
  40ab7c:	ldr	x0, [sp, #336]
  40ab80:	add	x0, x0, #0x1
  40ab84:	str	x0, [sp, #336]
  40ab88:	ldr	x0, [sp, #320]
  40ab8c:	lsl	x1, x0, #63
  40ab90:	ldr	x0, [sp, #328]
  40ab94:	lsr	x0, x0, #1
  40ab98:	orr	x1, x1, x0
  40ab9c:	ldr	x0, [sp, #328]
  40aba0:	and	x0, x0, #0x1
  40aba4:	orr	x0, x1, x0
  40aba8:	str	x0, [sp, #328]
  40abac:	ldr	x0, [sp, #320]
  40abb0:	lsr	x0, x0, #1
  40abb4:	str	x0, [sp, #320]
  40abb8:	ldr	x1, [sp, #336]
  40abbc:	mov	x0, #0x7fff                	// #32767
  40abc0:	cmp	x1, x0
  40abc4:	b.ne	40b918 <ferror@plt+0xa2b8>  // b.any
  40abc8:	ldr	x0, [sp, #296]
  40abcc:	and	x0, x0, #0xc00000
  40abd0:	cmp	x0, #0x0
  40abd4:	b.eq	40ac10 <ferror@plt+0x95b0>  // b.none
  40abd8:	ldr	x0, [sp, #296]
  40abdc:	and	x0, x0, #0xc00000
  40abe0:	cmp	x0, #0x400, lsl #12
  40abe4:	b.ne	40abf4 <ferror@plt+0x9594>  // b.any
  40abe8:	ldr	x0, [sp, #344]
  40abec:	cmp	x0, #0x0
  40abf0:	b.eq	40ac10 <ferror@plt+0x95b0>  // b.none
  40abf4:	ldr	x0, [sp, #296]
  40abf8:	and	x0, x0, #0xc00000
  40abfc:	cmp	x0, #0x800, lsl #12
  40ac00:	b.ne	40ac24 <ferror@plt+0x95c4>  // b.any
  40ac04:	ldr	x0, [sp, #344]
  40ac08:	cmp	x0, #0x0
  40ac0c:	b.eq	40ac24 <ferror@plt+0x95c4>  // b.none
  40ac10:	mov	x0, #0x7fff                	// #32767
  40ac14:	str	x0, [sp, #336]
  40ac18:	str	xzr, [sp, #328]
  40ac1c:	str	xzr, [sp, #320]
  40ac20:	b	40ac3c <ferror@plt+0x95dc>
  40ac24:	mov	x0, #0x7ffe                	// #32766
  40ac28:	str	x0, [sp, #336]
  40ac2c:	mov	x0, #0xffffffffffffffff    	// #-1
  40ac30:	str	x0, [sp, #328]
  40ac34:	mov	x0, #0xffffffffffffffff    	// #-1
  40ac38:	str	x0, [sp, #320]
  40ac3c:	ldr	w0, [sp, #356]
  40ac40:	orr	w0, w0, #0x10
  40ac44:	str	w0, [sp, #356]
  40ac48:	ldr	w0, [sp, #356]
  40ac4c:	orr	w0, w0, #0x4
  40ac50:	str	w0, [sp, #356]
  40ac54:	b	40b92c <ferror@plt+0xa2cc>
  40ac58:	ldr	x0, [sp, #288]
  40ac5c:	mov	w1, w0
  40ac60:	ldr	x0, [sp, #272]
  40ac64:	sub	w0, w1, w0
  40ac68:	str	w0, [sp, #312]
  40ac6c:	ldr	w0, [sp, #312]
  40ac70:	cmp	w0, #0x0
  40ac74:	b.le	40af7c <ferror@plt+0x991c>
  40ac78:	ldr	x0, [sp, #288]
  40ac7c:	str	x0, [sp, #336]
  40ac80:	ldr	x0, [sp, #280]
  40ac84:	str	x0, [sp, #344]
  40ac88:	ldr	x0, [sp, #272]
  40ac8c:	cmp	x0, #0x0
  40ac90:	b.ne	40adc0 <ferror@plt+0x9760>  // b.any
  40ac94:	ldr	x1, [sp, #392]
  40ac98:	ldr	x0, [sp, #368]
  40ac9c:	orr	x0, x1, x0
  40aca0:	cmp	x0, #0x0
  40aca4:	b.ne	40acfc <ferror@plt+0x969c>  // b.any
  40aca8:	ldr	x1, [sp, #288]
  40acac:	mov	x0, #0x7fff                	// #32767
  40acb0:	cmp	x1, x0
  40acb4:	b.ne	40ace8 <ferror@plt+0x9688>  // b.any
  40acb8:	ldr	x1, [sp, #384]
  40acbc:	ldr	x0, [sp, #360]
  40acc0:	orr	x0, x1, x0
  40acc4:	cmp	x0, #0x0
  40acc8:	b.eq	40ace8 <ferror@plt+0x9688>  // b.none
  40accc:	ldr	x0, [sp, #384]
  40acd0:	and	x0, x0, #0x4000000000000
  40acd4:	cmp	x0, #0x0
  40acd8:	b.ne	40ace8 <ferror@plt+0x9688>  // b.any
  40acdc:	ldr	w0, [sp, #356]
  40ace0:	orr	w0, w0, #0x1
  40ace4:	str	w0, [sp, #356]
  40ace8:	ldr	x0, [sp, #360]
  40acec:	str	x0, [sp, #328]
  40acf0:	ldr	x0, [sp, #384]
  40acf4:	str	x0, [sp, #320]
  40acf8:	b	40b92c <ferror@plt+0xa2cc>
  40acfc:	ldr	w0, [sp, #312]
  40ad00:	sub	w0, w0, #0x1
  40ad04:	str	w0, [sp, #312]
  40ad08:	ldr	w0, [sp, #312]
  40ad0c:	cmp	w0, #0x0
  40ad10:	b.ne	40ad5c <ferror@plt+0x96fc>  // b.any
  40ad14:	ldr	x1, [sp, #360]
  40ad18:	ldr	x0, [sp, #368]
  40ad1c:	sub	x0, x1, x0
  40ad20:	str	x0, [sp, #208]
  40ad24:	ldr	x1, [sp, #384]
  40ad28:	ldr	x0, [sp, #392]
  40ad2c:	sub	x1, x1, x0
  40ad30:	ldr	x2, [sp, #208]
  40ad34:	ldr	x0, [sp, #360]
  40ad38:	cmp	x2, x0
  40ad3c:	cset	w0, hi  // hi = pmore
  40ad40:	and	w0, w0, #0xff
  40ad44:	and	x0, x0, #0xff
  40ad48:	sub	x0, x1, x0
  40ad4c:	str	x0, [sp, #320]
  40ad50:	ldr	x0, [sp, #208]
  40ad54:	str	x0, [sp, #328]
  40ad58:	b	40b72c <ferror@plt+0xa0cc>
  40ad5c:	ldr	x1, [sp, #288]
  40ad60:	mov	x0, #0x7fff                	// #32767
  40ad64:	cmp	x1, x0
  40ad68:	b.ne	40ae34 <ferror@plt+0x97d4>  // b.any
  40ad6c:	ldr	x1, [sp, #288]
  40ad70:	mov	x0, #0x7fff                	// #32767
  40ad74:	cmp	x1, x0
  40ad78:	b.ne	40adac <ferror@plt+0x974c>  // b.any
  40ad7c:	ldr	x1, [sp, #384]
  40ad80:	ldr	x0, [sp, #360]
  40ad84:	orr	x0, x1, x0
  40ad88:	cmp	x0, #0x0
  40ad8c:	b.eq	40adac <ferror@plt+0x974c>  // b.none
  40ad90:	ldr	x0, [sp, #384]
  40ad94:	and	x0, x0, #0x4000000000000
  40ad98:	cmp	x0, #0x0
  40ad9c:	b.ne	40adac <ferror@plt+0x974c>  // b.any
  40ada0:	ldr	w0, [sp, #356]
  40ada4:	orr	w0, w0, #0x1
  40ada8:	str	w0, [sp, #356]
  40adac:	ldr	x0, [sp, #360]
  40adb0:	str	x0, [sp, #328]
  40adb4:	ldr	x0, [sp, #384]
  40adb8:	str	x0, [sp, #320]
  40adbc:	b	40b92c <ferror@plt+0xa2cc>
  40adc0:	ldr	x1, [sp, #288]
  40adc4:	mov	x0, #0x7fff                	// #32767
  40adc8:	cmp	x1, x0
  40adcc:	b.ne	40ae24 <ferror@plt+0x97c4>  // b.any
  40add0:	ldr	x1, [sp, #288]
  40add4:	mov	x0, #0x7fff                	// #32767
  40add8:	cmp	x1, x0
  40addc:	b.ne	40ae10 <ferror@plt+0x97b0>  // b.any
  40ade0:	ldr	x1, [sp, #384]
  40ade4:	ldr	x0, [sp, #360]
  40ade8:	orr	x0, x1, x0
  40adec:	cmp	x0, #0x0
  40adf0:	b.eq	40ae10 <ferror@plt+0x97b0>  // b.none
  40adf4:	ldr	x0, [sp, #384]
  40adf8:	and	x0, x0, #0x4000000000000
  40adfc:	cmp	x0, #0x0
  40ae00:	b.ne	40ae10 <ferror@plt+0x97b0>  // b.any
  40ae04:	ldr	w0, [sp, #356]
  40ae08:	orr	w0, w0, #0x1
  40ae0c:	str	w0, [sp, #356]
  40ae10:	ldr	x0, [sp, #360]
  40ae14:	str	x0, [sp, #328]
  40ae18:	ldr	x0, [sp, #384]
  40ae1c:	str	x0, [sp, #320]
  40ae20:	b	40b92c <ferror@plt+0xa2cc>
  40ae24:	ldr	x0, [sp, #392]
  40ae28:	orr	x0, x0, #0x8000000000000
  40ae2c:	str	x0, [sp, #392]
  40ae30:	b	40ae38 <ferror@plt+0x97d8>
  40ae34:	nop
  40ae38:	ldr	w0, [sp, #312]
  40ae3c:	cmp	w0, #0x74
  40ae40:	b.gt	40af14 <ferror@plt+0x98b4>
  40ae44:	ldr	w0, [sp, #312]
  40ae48:	cmp	w0, #0x3f
  40ae4c:	b.gt	40aeb4 <ferror@plt+0x9854>
  40ae50:	mov	w1, #0x40                  	// #64
  40ae54:	ldr	w0, [sp, #312]
  40ae58:	sub	w0, w1, w0
  40ae5c:	ldr	x1, [sp, #392]
  40ae60:	lsl	x1, x1, x0
  40ae64:	ldr	w0, [sp, #312]
  40ae68:	ldr	x2, [sp, #368]
  40ae6c:	lsr	x0, x2, x0
  40ae70:	orr	x1, x1, x0
  40ae74:	mov	w2, #0x40                  	// #64
  40ae78:	ldr	w0, [sp, #312]
  40ae7c:	sub	w0, w2, w0
  40ae80:	ldr	x2, [sp, #368]
  40ae84:	lsl	x0, x2, x0
  40ae88:	cmp	x0, #0x0
  40ae8c:	cset	w0, ne  // ne = any
  40ae90:	and	w0, w0, #0xff
  40ae94:	sxtw	x0, w0
  40ae98:	orr	x0, x1, x0
  40ae9c:	str	x0, [sp, #368]
  40aea0:	ldr	w0, [sp, #312]
  40aea4:	ldr	x1, [sp, #392]
  40aea8:	lsr	x0, x1, x0
  40aeac:	str	x0, [sp, #392]
  40aeb0:	b	40af34 <ferror@plt+0x98d4>
  40aeb4:	ldr	w0, [sp, #312]
  40aeb8:	sub	w0, w0, #0x40
  40aebc:	ldr	x1, [sp, #392]
  40aec0:	lsr	x1, x1, x0
  40aec4:	ldr	w0, [sp, #312]
  40aec8:	cmp	w0, #0x40
  40aecc:	b.eq	40aee8 <ferror@plt+0x9888>  // b.none
  40aed0:	mov	w2, #0x80                  	// #128
  40aed4:	ldr	w0, [sp, #312]
  40aed8:	sub	w0, w2, w0
  40aedc:	ldr	x2, [sp, #392]
  40aee0:	lsl	x0, x2, x0
  40aee4:	b	40aeec <ferror@plt+0x988c>
  40aee8:	mov	x0, #0x0                   	// #0
  40aeec:	ldr	x2, [sp, #368]
  40aef0:	orr	x0, x0, x2
  40aef4:	cmp	x0, #0x0
  40aef8:	cset	w0, ne  // ne = any
  40aefc:	and	w0, w0, #0xff
  40af00:	and	x0, x0, #0xff
  40af04:	orr	x0, x1, x0
  40af08:	str	x0, [sp, #368]
  40af0c:	str	xzr, [sp, #392]
  40af10:	b	40af34 <ferror@plt+0x98d4>
  40af14:	ldr	x1, [sp, #392]
  40af18:	ldr	x0, [sp, #368]
  40af1c:	orr	x0, x1, x0
  40af20:	cmp	x0, #0x0
  40af24:	b.eq	40af34 <ferror@plt+0x98d4>  // b.none
  40af28:	mov	x0, #0x1                   	// #1
  40af2c:	str	x0, [sp, #368]
  40af30:	str	xzr, [sp, #392]
  40af34:	ldr	x1, [sp, #360]
  40af38:	ldr	x0, [sp, #368]
  40af3c:	sub	x0, x1, x0
  40af40:	str	x0, [sp, #200]
  40af44:	ldr	x1, [sp, #384]
  40af48:	ldr	x0, [sp, #392]
  40af4c:	sub	x1, x1, x0
  40af50:	ldr	x2, [sp, #200]
  40af54:	ldr	x0, [sp, #360]
  40af58:	cmp	x2, x0
  40af5c:	cset	w0, hi  // hi = pmore
  40af60:	and	w0, w0, #0xff
  40af64:	and	x0, x0, #0xff
  40af68:	sub	x0, x1, x0
  40af6c:	str	x0, [sp, #320]
  40af70:	ldr	x0, [sp, #200]
  40af74:	str	x0, [sp, #328]
  40af78:	b	40b72c <ferror@plt+0xa0cc>
  40af7c:	ldr	w0, [sp, #312]
  40af80:	cmp	w0, #0x0
  40af84:	b.ge	40b298 <ferror@plt+0x9c38>  // b.tcont
  40af88:	ldr	w0, [sp, #312]
  40af8c:	neg	w0, w0
  40af90:	str	w0, [sp, #312]
  40af94:	ldr	x0, [sp, #272]
  40af98:	str	x0, [sp, #336]
  40af9c:	ldr	x0, [sp, #376]
  40afa0:	str	x0, [sp, #344]
  40afa4:	ldr	x0, [sp, #288]
  40afa8:	cmp	x0, #0x0
  40afac:	b.ne	40b0dc <ferror@plt+0x9a7c>  // b.any
  40afb0:	ldr	x1, [sp, #384]
  40afb4:	ldr	x0, [sp, #360]
  40afb8:	orr	x0, x1, x0
  40afbc:	cmp	x0, #0x0
  40afc0:	b.ne	40b018 <ferror@plt+0x99b8>  // b.any
  40afc4:	ldr	x1, [sp, #272]
  40afc8:	mov	x0, #0x7fff                	// #32767
  40afcc:	cmp	x1, x0
  40afd0:	b.ne	40b004 <ferror@plt+0x99a4>  // b.any
  40afd4:	ldr	x1, [sp, #392]
  40afd8:	ldr	x0, [sp, #368]
  40afdc:	orr	x0, x1, x0
  40afe0:	cmp	x0, #0x0
  40afe4:	b.eq	40b004 <ferror@plt+0x99a4>  // b.none
  40afe8:	ldr	x0, [sp, #392]
  40afec:	and	x0, x0, #0x4000000000000
  40aff0:	cmp	x0, #0x0
  40aff4:	b.ne	40b004 <ferror@plt+0x99a4>  // b.any
  40aff8:	ldr	w0, [sp, #356]
  40affc:	orr	w0, w0, #0x1
  40b000:	str	w0, [sp, #356]
  40b004:	ldr	x0, [sp, #368]
  40b008:	str	x0, [sp, #328]
  40b00c:	ldr	x0, [sp, #392]
  40b010:	str	x0, [sp, #320]
  40b014:	b	40b92c <ferror@plt+0xa2cc>
  40b018:	ldr	w0, [sp, #312]
  40b01c:	sub	w0, w0, #0x1
  40b020:	str	w0, [sp, #312]
  40b024:	ldr	w0, [sp, #312]
  40b028:	cmp	w0, #0x0
  40b02c:	b.ne	40b078 <ferror@plt+0x9a18>  // b.any
  40b030:	ldr	x1, [sp, #368]
  40b034:	ldr	x0, [sp, #360]
  40b038:	sub	x0, x1, x0
  40b03c:	str	x0, [sp, #224]
  40b040:	ldr	x1, [sp, #392]
  40b044:	ldr	x0, [sp, #384]
  40b048:	sub	x1, x1, x0
  40b04c:	ldr	x2, [sp, #224]
  40b050:	ldr	x0, [sp, #368]
  40b054:	cmp	x2, x0
  40b058:	cset	w0, hi  // hi = pmore
  40b05c:	and	w0, w0, #0xff
  40b060:	and	x0, x0, #0xff
  40b064:	sub	x0, x1, x0
  40b068:	str	x0, [sp, #320]
  40b06c:	ldr	x0, [sp, #224]
  40b070:	str	x0, [sp, #328]
  40b074:	b	40b72c <ferror@plt+0xa0cc>
  40b078:	ldr	x1, [sp, #272]
  40b07c:	mov	x0, #0x7fff                	// #32767
  40b080:	cmp	x1, x0
  40b084:	b.ne	40b150 <ferror@plt+0x9af0>  // b.any
  40b088:	ldr	x1, [sp, #272]
  40b08c:	mov	x0, #0x7fff                	// #32767
  40b090:	cmp	x1, x0
  40b094:	b.ne	40b0c8 <ferror@plt+0x9a68>  // b.any
  40b098:	ldr	x1, [sp, #392]
  40b09c:	ldr	x0, [sp, #368]
  40b0a0:	orr	x0, x1, x0
  40b0a4:	cmp	x0, #0x0
  40b0a8:	b.eq	40b0c8 <ferror@plt+0x9a68>  // b.none
  40b0ac:	ldr	x0, [sp, #392]
  40b0b0:	and	x0, x0, #0x4000000000000
  40b0b4:	cmp	x0, #0x0
  40b0b8:	b.ne	40b0c8 <ferror@plt+0x9a68>  // b.any
  40b0bc:	ldr	w0, [sp, #356]
  40b0c0:	orr	w0, w0, #0x1
  40b0c4:	str	w0, [sp, #356]
  40b0c8:	ldr	x0, [sp, #368]
  40b0cc:	str	x0, [sp, #328]
  40b0d0:	ldr	x0, [sp, #392]
  40b0d4:	str	x0, [sp, #320]
  40b0d8:	b	40b92c <ferror@plt+0xa2cc>
  40b0dc:	ldr	x1, [sp, #272]
  40b0e0:	mov	x0, #0x7fff                	// #32767
  40b0e4:	cmp	x1, x0
  40b0e8:	b.ne	40b140 <ferror@plt+0x9ae0>  // b.any
  40b0ec:	ldr	x1, [sp, #272]
  40b0f0:	mov	x0, #0x7fff                	// #32767
  40b0f4:	cmp	x1, x0
  40b0f8:	b.ne	40b12c <ferror@plt+0x9acc>  // b.any
  40b0fc:	ldr	x1, [sp, #392]
  40b100:	ldr	x0, [sp, #368]
  40b104:	orr	x0, x1, x0
  40b108:	cmp	x0, #0x0
  40b10c:	b.eq	40b12c <ferror@plt+0x9acc>  // b.none
  40b110:	ldr	x0, [sp, #392]
  40b114:	and	x0, x0, #0x4000000000000
  40b118:	cmp	x0, #0x0
  40b11c:	b.ne	40b12c <ferror@plt+0x9acc>  // b.any
  40b120:	ldr	w0, [sp, #356]
  40b124:	orr	w0, w0, #0x1
  40b128:	str	w0, [sp, #356]
  40b12c:	ldr	x0, [sp, #368]
  40b130:	str	x0, [sp, #328]
  40b134:	ldr	x0, [sp, #392]
  40b138:	str	x0, [sp, #320]
  40b13c:	b	40b92c <ferror@plt+0xa2cc>
  40b140:	ldr	x0, [sp, #384]
  40b144:	orr	x0, x0, #0x8000000000000
  40b148:	str	x0, [sp, #384]
  40b14c:	b	40b154 <ferror@plt+0x9af4>
  40b150:	nop
  40b154:	ldr	w0, [sp, #312]
  40b158:	cmp	w0, #0x74
  40b15c:	b.gt	40b230 <ferror@plt+0x9bd0>
  40b160:	ldr	w0, [sp, #312]
  40b164:	cmp	w0, #0x3f
  40b168:	b.gt	40b1d0 <ferror@plt+0x9b70>
  40b16c:	mov	w1, #0x40                  	// #64
  40b170:	ldr	w0, [sp, #312]
  40b174:	sub	w0, w1, w0
  40b178:	ldr	x1, [sp, #384]
  40b17c:	lsl	x1, x1, x0
  40b180:	ldr	w0, [sp, #312]
  40b184:	ldr	x2, [sp, #360]
  40b188:	lsr	x0, x2, x0
  40b18c:	orr	x1, x1, x0
  40b190:	mov	w2, #0x40                  	// #64
  40b194:	ldr	w0, [sp, #312]
  40b198:	sub	w0, w2, w0
  40b19c:	ldr	x2, [sp, #360]
  40b1a0:	lsl	x0, x2, x0
  40b1a4:	cmp	x0, #0x0
  40b1a8:	cset	w0, ne  // ne = any
  40b1ac:	and	w0, w0, #0xff
  40b1b0:	sxtw	x0, w0
  40b1b4:	orr	x0, x1, x0
  40b1b8:	str	x0, [sp, #360]
  40b1bc:	ldr	w0, [sp, #312]
  40b1c0:	ldr	x1, [sp, #384]
  40b1c4:	lsr	x0, x1, x0
  40b1c8:	str	x0, [sp, #384]
  40b1cc:	b	40b250 <ferror@plt+0x9bf0>
  40b1d0:	ldr	w0, [sp, #312]
  40b1d4:	sub	w0, w0, #0x40
  40b1d8:	ldr	x1, [sp, #384]
  40b1dc:	lsr	x1, x1, x0
  40b1e0:	ldr	w0, [sp, #312]
  40b1e4:	cmp	w0, #0x40
  40b1e8:	b.eq	40b204 <ferror@plt+0x9ba4>  // b.none
  40b1ec:	mov	w2, #0x80                  	// #128
  40b1f0:	ldr	w0, [sp, #312]
  40b1f4:	sub	w0, w2, w0
  40b1f8:	ldr	x2, [sp, #384]
  40b1fc:	lsl	x0, x2, x0
  40b200:	b	40b208 <ferror@plt+0x9ba8>
  40b204:	mov	x0, #0x0                   	// #0
  40b208:	ldr	x2, [sp, #360]
  40b20c:	orr	x0, x0, x2
  40b210:	cmp	x0, #0x0
  40b214:	cset	w0, ne  // ne = any
  40b218:	and	w0, w0, #0xff
  40b21c:	and	x0, x0, #0xff
  40b220:	orr	x0, x1, x0
  40b224:	str	x0, [sp, #360]
  40b228:	str	xzr, [sp, #384]
  40b22c:	b	40b250 <ferror@plt+0x9bf0>
  40b230:	ldr	x1, [sp, #384]
  40b234:	ldr	x0, [sp, #360]
  40b238:	orr	x0, x1, x0
  40b23c:	cmp	x0, #0x0
  40b240:	b.eq	40b250 <ferror@plt+0x9bf0>  // b.none
  40b244:	mov	x0, #0x1                   	// #1
  40b248:	str	x0, [sp, #360]
  40b24c:	str	xzr, [sp, #384]
  40b250:	ldr	x1, [sp, #368]
  40b254:	ldr	x0, [sp, #360]
  40b258:	sub	x0, x1, x0
  40b25c:	str	x0, [sp, #216]
  40b260:	ldr	x1, [sp, #392]
  40b264:	ldr	x0, [sp, #384]
  40b268:	sub	x1, x1, x0
  40b26c:	ldr	x2, [sp, #216]
  40b270:	ldr	x0, [sp, #368]
  40b274:	cmp	x2, x0
  40b278:	cset	w0, hi  // hi = pmore
  40b27c:	and	w0, w0, #0xff
  40b280:	and	x0, x0, #0xff
  40b284:	sub	x0, x1, x0
  40b288:	str	x0, [sp, #320]
  40b28c:	ldr	x0, [sp, #216]
  40b290:	str	x0, [sp, #328]
  40b294:	b	40b72c <ferror@plt+0xa0cc>
  40b298:	ldr	x0, [sp, #288]
  40b29c:	add	x0, x0, #0x1
  40b2a0:	and	x0, x0, #0x7ffe
  40b2a4:	cmp	x0, #0x0
  40b2a8:	b.ne	40b640 <ferror@plt+0x9fe0>  // b.any
  40b2ac:	ldr	x0, [sp, #288]
  40b2b0:	cmp	x0, #0x0
  40b2b4:	b.ne	40b430 <ferror@plt+0x9dd0>  // b.any
  40b2b8:	str	xzr, [sp, #336]
  40b2bc:	ldr	x1, [sp, #384]
  40b2c0:	ldr	x0, [sp, #360]
  40b2c4:	orr	x0, x1, x0
  40b2c8:	cmp	x0, #0x0
  40b2cc:	b.ne	40b320 <ferror@plt+0x9cc0>  // b.any
  40b2d0:	ldr	x0, [sp, #368]
  40b2d4:	str	x0, [sp, #328]
  40b2d8:	ldr	x0, [sp, #392]
  40b2dc:	str	x0, [sp, #320]
  40b2e0:	ldr	x1, [sp, #392]
  40b2e4:	ldr	x0, [sp, #368]
  40b2e8:	orr	x0, x1, x0
  40b2ec:	cmp	x0, #0x0
  40b2f0:	b.ne	40b314 <ferror@plt+0x9cb4>  // b.any
  40b2f4:	ldr	x0, [sp, #296]
  40b2f8:	and	x0, x0, #0xc00000
  40b2fc:	cmp	x0, #0x800, lsl #12
  40b300:	cset	w0, eq  // eq = none
  40b304:	and	w0, w0, #0xff
  40b308:	and	x0, x0, #0xff
  40b30c:	str	x0, [sp, #344]
  40b310:	b	40b92c <ferror@plt+0xa2cc>
  40b314:	ldr	x0, [sp, #376]
  40b318:	str	x0, [sp, #344]
  40b31c:	b	40b92c <ferror@plt+0xa2cc>
  40b320:	ldr	x1, [sp, #392]
  40b324:	ldr	x0, [sp, #368]
  40b328:	orr	x0, x1, x0
  40b32c:	cmp	x0, #0x0
  40b330:	b.ne	40b350 <ferror@plt+0x9cf0>  // b.any
  40b334:	ldr	x0, [sp, #360]
  40b338:	str	x0, [sp, #328]
  40b33c:	ldr	x0, [sp, #384]
  40b340:	str	x0, [sp, #320]
  40b344:	ldr	x0, [sp, #280]
  40b348:	str	x0, [sp, #344]
  40b34c:	b	40b92c <ferror@plt+0xa2cc>
  40b350:	ldr	x1, [sp, #360]
  40b354:	ldr	x0, [sp, #368]
  40b358:	sub	x0, x1, x0
  40b35c:	str	x0, [sp, #240]
  40b360:	ldr	x1, [sp, #384]
  40b364:	ldr	x0, [sp, #392]
  40b368:	sub	x1, x1, x0
  40b36c:	ldr	x2, [sp, #240]
  40b370:	ldr	x0, [sp, #360]
  40b374:	cmp	x2, x0
  40b378:	cset	w0, hi  // hi = pmore
  40b37c:	and	w0, w0, #0xff
  40b380:	and	x0, x0, #0xff
  40b384:	sub	x0, x1, x0
  40b388:	str	x0, [sp, #320]
  40b38c:	ldr	x0, [sp, #240]
  40b390:	str	x0, [sp, #328]
  40b394:	ldr	x0, [sp, #280]
  40b398:	str	x0, [sp, #344]
  40b39c:	ldr	x0, [sp, #320]
  40b3a0:	and	x0, x0, #0x8000000000000
  40b3a4:	cmp	x0, #0x0
  40b3a8:	b.eq	40b3fc <ferror@plt+0x9d9c>  // b.none
  40b3ac:	ldr	x1, [sp, #368]
  40b3b0:	ldr	x0, [sp, #360]
  40b3b4:	sub	x0, x1, x0
  40b3b8:	str	x0, [sp, #232]
  40b3bc:	ldr	x1, [sp, #392]
  40b3c0:	ldr	x0, [sp, #384]
  40b3c4:	sub	x1, x1, x0
  40b3c8:	ldr	x2, [sp, #232]
  40b3cc:	ldr	x0, [sp, #368]
  40b3d0:	cmp	x2, x0
  40b3d4:	cset	w0, hi  // hi = pmore
  40b3d8:	and	w0, w0, #0xff
  40b3dc:	and	x0, x0, #0xff
  40b3e0:	sub	x0, x1, x0
  40b3e4:	str	x0, [sp, #320]
  40b3e8:	ldr	x0, [sp, #232]
  40b3ec:	str	x0, [sp, #328]
  40b3f0:	ldr	x0, [sp, #376]
  40b3f4:	str	x0, [sp, #344]
  40b3f8:	b	40b920 <ferror@plt+0xa2c0>
  40b3fc:	ldr	x1, [sp, #320]
  40b400:	ldr	x0, [sp, #328]
  40b404:	orr	x0, x1, x0
  40b408:	cmp	x0, #0x0
  40b40c:	b.ne	40b920 <ferror@plt+0xa2c0>  // b.any
  40b410:	ldr	x0, [sp, #296]
  40b414:	and	x0, x0, #0xc00000
  40b418:	cmp	x0, #0x800, lsl #12
  40b41c:	cset	w0, eq  // eq = none
  40b420:	and	w0, w0, #0xff
  40b424:	and	x0, x0, #0xff
  40b428:	str	x0, [sp, #344]
  40b42c:	b	40b920 <ferror@plt+0xa2c0>
  40b430:	ldr	x1, [sp, #288]
  40b434:	mov	x0, #0x7fff                	// #32767
  40b438:	cmp	x1, x0
  40b43c:	b.ne	40b470 <ferror@plt+0x9e10>  // b.any
  40b440:	ldr	x1, [sp, #384]
  40b444:	ldr	x0, [sp, #360]
  40b448:	orr	x0, x1, x0
  40b44c:	cmp	x0, #0x0
  40b450:	b.eq	40b470 <ferror@plt+0x9e10>  // b.none
  40b454:	ldr	x0, [sp, #384]
  40b458:	and	x0, x0, #0x4000000000000
  40b45c:	cmp	x0, #0x0
  40b460:	b.ne	40b470 <ferror@plt+0x9e10>  // b.any
  40b464:	ldr	w0, [sp, #356]
  40b468:	orr	w0, w0, #0x1
  40b46c:	str	w0, [sp, #356]
  40b470:	ldr	x1, [sp, #272]
  40b474:	mov	x0, #0x7fff                	// #32767
  40b478:	cmp	x1, x0
  40b47c:	b.ne	40b4b0 <ferror@plt+0x9e50>  // b.any
  40b480:	ldr	x1, [sp, #392]
  40b484:	ldr	x0, [sp, #368]
  40b488:	orr	x0, x1, x0
  40b48c:	cmp	x0, #0x0
  40b490:	b.eq	40b4b0 <ferror@plt+0x9e50>  // b.none
  40b494:	ldr	x0, [sp, #392]
  40b498:	and	x0, x0, #0x4000000000000
  40b49c:	cmp	x0, #0x0
  40b4a0:	b.ne	40b4b0 <ferror@plt+0x9e50>  // b.any
  40b4a4:	ldr	w0, [sp, #356]
  40b4a8:	orr	w0, w0, #0x1
  40b4ac:	str	w0, [sp, #356]
  40b4b0:	mov	x0, #0x7fff                	// #32767
  40b4b4:	str	x0, [sp, #336]
  40b4b8:	ldr	x1, [sp, #384]
  40b4bc:	ldr	x0, [sp, #360]
  40b4c0:	orr	x0, x1, x0
  40b4c4:	cmp	x0, #0x0
  40b4c8:	b.ne	40b544 <ferror@plt+0x9ee4>  // b.any
  40b4cc:	ldr	x1, [sp, #392]
  40b4d0:	ldr	x0, [sp, #368]
  40b4d4:	orr	x0, x1, x0
  40b4d8:	cmp	x0, #0x0
  40b4dc:	b.ne	40b528 <ferror@plt+0x9ec8>  // b.any
  40b4e0:	str	xzr, [sp, #344]
  40b4e4:	mov	x0, #0xffffffffffffffff    	// #-1
  40b4e8:	str	x0, [sp, #328]
  40b4ec:	mov	x0, #0xffffffffffff        	// #281474976710655
  40b4f0:	str	x0, [sp, #320]
  40b4f4:	ldr	x0, [sp, #320]
  40b4f8:	lsl	x1, x0, #3
  40b4fc:	ldr	x0, [sp, #328]
  40b500:	lsr	x0, x0, #61
  40b504:	orr	x0, x1, x0
  40b508:	str	x0, [sp, #320]
  40b50c:	ldr	x0, [sp, #328]
  40b510:	lsl	x0, x0, #3
  40b514:	str	x0, [sp, #328]
  40b518:	ldr	w0, [sp, #356]
  40b51c:	orr	w0, w0, #0x1
  40b520:	str	w0, [sp, #356]
  40b524:	b	40b92c <ferror@plt+0xa2cc>
  40b528:	ldr	x0, [sp, #376]
  40b52c:	str	x0, [sp, #344]
  40b530:	ldr	x0, [sp, #368]
  40b534:	str	x0, [sp, #328]
  40b538:	ldr	x0, [sp, #392]
  40b53c:	str	x0, [sp, #320]
  40b540:	b	40b92c <ferror@plt+0xa2cc>
  40b544:	ldr	x1, [sp, #392]
  40b548:	ldr	x0, [sp, #368]
  40b54c:	orr	x0, x1, x0
  40b550:	cmp	x0, #0x0
  40b554:	b.ne	40b574 <ferror@plt+0x9f14>  // b.any
  40b558:	ldr	x0, [sp, #280]
  40b55c:	str	x0, [sp, #344]
  40b560:	ldr	x0, [sp, #360]
  40b564:	str	x0, [sp, #328]
  40b568:	ldr	x0, [sp, #384]
  40b56c:	str	x0, [sp, #320]
  40b570:	b	40b92c <ferror@plt+0xa2cc>
  40b574:	ldr	x0, [sp, #360]
  40b578:	lsr	x1, x0, #3
  40b57c:	ldr	x0, [sp, #384]
  40b580:	lsl	x0, x0, #61
  40b584:	orr	x0, x1, x0
  40b588:	str	x0, [sp, #360]
  40b58c:	ldr	x0, [sp, #384]
  40b590:	lsr	x0, x0, #3
  40b594:	str	x0, [sp, #384]
  40b598:	ldr	x0, [sp, #368]
  40b59c:	lsr	x1, x0, #3
  40b5a0:	ldr	x0, [sp, #392]
  40b5a4:	lsl	x0, x0, #61
  40b5a8:	orr	x0, x1, x0
  40b5ac:	str	x0, [sp, #368]
  40b5b0:	ldr	x0, [sp, #392]
  40b5b4:	lsr	x0, x0, #3
  40b5b8:	str	x0, [sp, #392]
  40b5bc:	ldr	x0, [sp, #384]
  40b5c0:	and	x0, x0, #0x800000000000
  40b5c4:	cmp	x0, #0x0
  40b5c8:	b.eq	40b5f8 <ferror@plt+0x9f98>  // b.none
  40b5cc:	ldr	x0, [sp, #392]
  40b5d0:	and	x0, x0, #0x800000000000
  40b5d4:	cmp	x0, #0x0
  40b5d8:	b.ne	40b5f8 <ferror@plt+0x9f98>  // b.any
  40b5dc:	ldr	x0, [sp, #376]
  40b5e0:	str	x0, [sp, #344]
  40b5e4:	ldr	x0, [sp, #368]
  40b5e8:	str	x0, [sp, #328]
  40b5ec:	ldr	x0, [sp, #392]
  40b5f0:	str	x0, [sp, #320]
  40b5f4:	b	40b610 <ferror@plt+0x9fb0>
  40b5f8:	ldr	x0, [sp, #280]
  40b5fc:	str	x0, [sp, #344]
  40b600:	ldr	x0, [sp, #360]
  40b604:	str	x0, [sp, #328]
  40b608:	ldr	x0, [sp, #384]
  40b60c:	str	x0, [sp, #320]
  40b610:	mov	x0, #0x3                   	// #3
  40b614:	str	x0, [sp, #248]
  40b618:	ldr	x0, [sp, #320]
  40b61c:	lsl	x1, x0, #3
  40b620:	ldr	x0, [sp, #328]
  40b624:	lsr	x0, x0, #61
  40b628:	orr	x0, x1, x0
  40b62c:	str	x0, [sp, #320]
  40b630:	ldr	x0, [sp, #328]
  40b634:	lsl	x0, x0, #3
  40b638:	str	x0, [sp, #328]
  40b63c:	b	40b92c <ferror@plt+0xa2cc>
  40b640:	ldr	x0, [sp, #288]
  40b644:	str	x0, [sp, #336]
  40b648:	ldr	x1, [sp, #360]
  40b64c:	ldr	x0, [sp, #368]
  40b650:	sub	x0, x1, x0
  40b654:	str	x0, [sp, #264]
  40b658:	ldr	x1, [sp, #384]
  40b65c:	ldr	x0, [sp, #392]
  40b660:	sub	x1, x1, x0
  40b664:	ldr	x2, [sp, #264]
  40b668:	ldr	x0, [sp, #360]
  40b66c:	cmp	x2, x0
  40b670:	cset	w0, hi  // hi = pmore
  40b674:	and	w0, w0, #0xff
  40b678:	and	x0, x0, #0xff
  40b67c:	sub	x0, x1, x0
  40b680:	str	x0, [sp, #320]
  40b684:	ldr	x0, [sp, #264]
  40b688:	str	x0, [sp, #328]
  40b68c:	ldr	x0, [sp, #280]
  40b690:	str	x0, [sp, #344]
  40b694:	ldr	x0, [sp, #320]
  40b698:	and	x0, x0, #0x8000000000000
  40b69c:	cmp	x0, #0x0
  40b6a0:	b.eq	40b6f4 <ferror@plt+0xa094>  // b.none
  40b6a4:	ldr	x1, [sp, #368]
  40b6a8:	ldr	x0, [sp, #360]
  40b6ac:	sub	x0, x1, x0
  40b6b0:	str	x0, [sp, #256]
  40b6b4:	ldr	x1, [sp, #392]
  40b6b8:	ldr	x0, [sp, #384]
  40b6bc:	sub	x1, x1, x0
  40b6c0:	ldr	x2, [sp, #256]
  40b6c4:	ldr	x0, [sp, #368]
  40b6c8:	cmp	x2, x0
  40b6cc:	cset	w0, hi  // hi = pmore
  40b6d0:	and	w0, w0, #0xff
  40b6d4:	and	x0, x0, #0xff
  40b6d8:	sub	x0, x1, x0
  40b6dc:	str	x0, [sp, #320]
  40b6e0:	ldr	x0, [sp, #256]
  40b6e4:	str	x0, [sp, #328]
  40b6e8:	ldr	x0, [sp, #376]
  40b6ec:	str	x0, [sp, #344]
  40b6f0:	b	40b74c <ferror@plt+0xa0ec>
  40b6f4:	ldr	x1, [sp, #320]
  40b6f8:	ldr	x0, [sp, #328]
  40b6fc:	orr	x0, x1, x0
  40b700:	cmp	x0, #0x0
  40b704:	b.ne	40b74c <ferror@plt+0xa0ec>  // b.any
  40b708:	str	xzr, [sp, #336]
  40b70c:	ldr	x0, [sp, #296]
  40b710:	and	x0, x0, #0xc00000
  40b714:	cmp	x0, #0x800, lsl #12
  40b718:	cset	w0, eq  // eq = none
  40b71c:	and	w0, w0, #0xff
  40b720:	and	x0, x0, #0xff
  40b724:	str	x0, [sp, #344]
  40b728:	b	40b92c <ferror@plt+0xa2cc>
  40b72c:	ldr	x0, [sp, #320]
  40b730:	and	x0, x0, #0x8000000000000
  40b734:	cmp	x0, #0x0
  40b738:	b.eq	40b928 <ferror@plt+0xa2c8>  // b.none
  40b73c:	ldr	x0, [sp, #320]
  40b740:	and	x0, x0, #0x7ffffffffffff
  40b744:	str	x0, [sp, #320]
  40b748:	b	40b750 <ferror@plt+0xa0f0>
  40b74c:	nop
  40b750:	ldr	x0, [sp, #320]
  40b754:	cmp	x0, #0x0
  40b758:	b.eq	40b76c <ferror@plt+0xa10c>  // b.none
  40b75c:	ldr	x0, [sp, #320]
  40b760:	clz	x0, x0
  40b764:	str	w0, [sp, #308]
  40b768:	b	40b784 <ferror@plt+0xa124>
  40b76c:	ldr	x0, [sp, #328]
  40b770:	clz	x0, x0
  40b774:	str	w0, [sp, #308]
  40b778:	ldr	w0, [sp, #308]
  40b77c:	add	w0, w0, #0x40
  40b780:	str	w0, [sp, #308]
  40b784:	ldr	w0, [sp, #308]
  40b788:	sub	w0, w0, #0xc
  40b78c:	str	w0, [sp, #308]
  40b790:	ldr	w0, [sp, #308]
  40b794:	cmp	w0, #0x3f
  40b798:	b.gt	40b7d8 <ferror@plt+0xa178>
  40b79c:	ldr	w0, [sp, #308]
  40b7a0:	ldr	x1, [sp, #320]
  40b7a4:	lsl	x1, x1, x0
  40b7a8:	mov	w2, #0x40                  	// #64
  40b7ac:	ldr	w0, [sp, #308]
  40b7b0:	sub	w0, w2, w0
  40b7b4:	ldr	x2, [sp, #328]
  40b7b8:	lsr	x0, x2, x0
  40b7bc:	orr	x0, x1, x0
  40b7c0:	str	x0, [sp, #320]
  40b7c4:	ldr	w0, [sp, #308]
  40b7c8:	ldr	x1, [sp, #328]
  40b7cc:	lsl	x0, x1, x0
  40b7d0:	str	x0, [sp, #328]
  40b7d4:	b	40b7f0 <ferror@plt+0xa190>
  40b7d8:	ldr	w0, [sp, #308]
  40b7dc:	sub	w0, w0, #0x40
  40b7e0:	ldr	x1, [sp, #328]
  40b7e4:	lsl	x0, x1, x0
  40b7e8:	str	x0, [sp, #320]
  40b7ec:	str	xzr, [sp, #328]
  40b7f0:	ldrsw	x0, [sp, #308]
  40b7f4:	ldr	x1, [sp, #336]
  40b7f8:	cmp	x1, x0
  40b7fc:	b.gt	40b8e8 <ferror@plt+0xa288>
  40b800:	ldr	w0, [sp, #308]
  40b804:	ldr	x1, [sp, #336]
  40b808:	sub	w0, w0, w1
  40b80c:	add	w0, w0, #0x1
  40b810:	str	w0, [sp, #308]
  40b814:	ldr	w0, [sp, #308]
  40b818:	cmp	w0, #0x3f
  40b81c:	b.gt	40b884 <ferror@plt+0xa224>
  40b820:	mov	w1, #0x40                  	// #64
  40b824:	ldr	w0, [sp, #308]
  40b828:	sub	w0, w1, w0
  40b82c:	ldr	x1, [sp, #320]
  40b830:	lsl	x1, x1, x0
  40b834:	ldr	w0, [sp, #308]
  40b838:	ldr	x2, [sp, #328]
  40b83c:	lsr	x0, x2, x0
  40b840:	orr	x1, x1, x0
  40b844:	mov	w2, #0x40                  	// #64
  40b848:	ldr	w0, [sp, #308]
  40b84c:	sub	w0, w2, w0
  40b850:	ldr	x2, [sp, #328]
  40b854:	lsl	x0, x2, x0
  40b858:	cmp	x0, #0x0
  40b85c:	cset	w0, ne  // ne = any
  40b860:	and	w0, w0, #0xff
  40b864:	sxtw	x0, w0
  40b868:	orr	x0, x1, x0
  40b86c:	str	x0, [sp, #328]
  40b870:	ldr	w0, [sp, #308]
  40b874:	ldr	x1, [sp, #320]
  40b878:	lsr	x0, x1, x0
  40b87c:	str	x0, [sp, #320]
  40b880:	b	40b8e0 <ferror@plt+0xa280>
  40b884:	ldr	w0, [sp, #308]
  40b888:	sub	w0, w0, #0x40
  40b88c:	ldr	x1, [sp, #320]
  40b890:	lsr	x1, x1, x0
  40b894:	ldr	w0, [sp, #308]
  40b898:	cmp	w0, #0x40
  40b89c:	b.eq	40b8b8 <ferror@plt+0xa258>  // b.none
  40b8a0:	mov	w2, #0x80                  	// #128
  40b8a4:	ldr	w0, [sp, #308]
  40b8a8:	sub	w0, w2, w0
  40b8ac:	ldr	x2, [sp, #320]
  40b8b0:	lsl	x0, x2, x0
  40b8b4:	b	40b8bc <ferror@plt+0xa25c>
  40b8b8:	mov	x0, #0x0                   	// #0
  40b8bc:	ldr	x2, [sp, #328]
  40b8c0:	orr	x0, x0, x2
  40b8c4:	cmp	x0, #0x0
  40b8c8:	cset	w0, ne  // ne = any
  40b8cc:	and	w0, w0, #0xff
  40b8d0:	and	x0, x0, #0xff
  40b8d4:	orr	x0, x1, x0
  40b8d8:	str	x0, [sp, #328]
  40b8dc:	str	xzr, [sp, #320]
  40b8e0:	str	xzr, [sp, #336]
  40b8e4:	b	40b92c <ferror@plt+0xa2cc>
  40b8e8:	ldrsw	x0, [sp, #308]
  40b8ec:	ldr	x1, [sp, #336]
  40b8f0:	sub	x0, x1, x0
  40b8f4:	str	x0, [sp, #336]
  40b8f8:	ldr	x0, [sp, #320]
  40b8fc:	and	x0, x0, #0xfff7ffffffffffff
  40b900:	str	x0, [sp, #320]
  40b904:	b	40b92c <ferror@plt+0xa2cc>
  40b908:	nop
  40b90c:	b	40b92c <ferror@plt+0xa2cc>
  40b910:	nop
  40b914:	b	40b92c <ferror@plt+0xa2cc>
  40b918:	nop
  40b91c:	b	40b92c <ferror@plt+0xa2cc>
  40b920:	nop
  40b924:	b	40b92c <ferror@plt+0xa2cc>
  40b928:	nop
  40b92c:	ldr	x0, [sp, #336]
  40b930:	cmp	x0, #0x0
  40b934:	b.ne	40b954 <ferror@plt+0xa2f4>  // b.any
  40b938:	ldr	x1, [sp, #320]
  40b93c:	ldr	x0, [sp, #328]
  40b940:	orr	x0, x1, x0
  40b944:	cmp	x0, #0x0
  40b948:	b.eq	40b954 <ferror@plt+0xa2f4>  // b.none
  40b94c:	mov	w0, #0x1                   	// #1
  40b950:	b	40b958 <ferror@plt+0xa2f8>
  40b954:	mov	w0, #0x0                   	// #0
  40b958:	str	w0, [sp, #148]
  40b95c:	ldr	x0, [sp, #328]
  40b960:	and	x0, x0, #0x7
  40b964:	cmp	x0, #0x0
  40b968:	b.eq	40bab0 <ferror@plt+0xa450>  // b.none
  40b96c:	ldr	w0, [sp, #356]
  40b970:	orr	w0, w0, #0x10
  40b974:	str	w0, [sp, #356]
  40b978:	ldr	x0, [sp, #296]
  40b97c:	and	x0, x0, #0xc00000
  40b980:	cmp	x0, #0xc00, lsl #12
  40b984:	b.eq	40bab8 <ferror@plt+0xa458>  // b.none
  40b988:	cmp	x0, #0xc00, lsl #12
  40b98c:	b.hi	40babc <ferror@plt+0xa45c>  // b.pmore
  40b990:	cmp	x0, #0x800, lsl #12
  40b994:	b.eq	40ba58 <ferror@plt+0xa3f8>  // b.none
  40b998:	cmp	x0, #0x800, lsl #12
  40b99c:	b.hi	40babc <ferror@plt+0xa45c>  // b.pmore
  40b9a0:	cmp	x0, #0x0
  40b9a4:	b.eq	40b9b4 <ferror@plt+0xa354>  // b.none
  40b9a8:	cmp	x0, #0x400, lsl #12
  40b9ac:	b.eq	40ba00 <ferror@plt+0xa3a0>  // b.none
  40b9b0:	b	40babc <ferror@plt+0xa45c>
  40b9b4:	ldr	x0, [sp, #328]
  40b9b8:	and	x0, x0, #0xf
  40b9bc:	cmp	x0, #0x4
  40b9c0:	b.eq	40bab8 <ferror@plt+0xa458>  // b.none
  40b9c4:	ldr	x0, [sp, #328]
  40b9c8:	add	x0, x0, #0x4
  40b9cc:	str	x0, [sp, #120]
  40b9d0:	ldr	x1, [sp, #120]
  40b9d4:	ldr	x0, [sp, #328]
  40b9d8:	cmp	x1, x0
  40b9dc:	cset	w0, cc  // cc = lo, ul, last
  40b9e0:	and	w0, w0, #0xff
  40b9e4:	and	x0, x0, #0xff
  40b9e8:	ldr	x1, [sp, #320]
  40b9ec:	add	x0, x1, x0
  40b9f0:	str	x0, [sp, #320]
  40b9f4:	ldr	x0, [sp, #120]
  40b9f8:	str	x0, [sp, #328]
  40b9fc:	b	40bab8 <ferror@plt+0xa458>
  40ba00:	ldr	x0, [sp, #344]
  40ba04:	cmp	x0, #0x0
  40ba08:	b.ne	40bab8 <ferror@plt+0xa458>  // b.any
  40ba0c:	ldr	x0, [sp, #328]
  40ba10:	and	x0, x0, #0x7
  40ba14:	cmp	x0, #0x0
  40ba18:	b.eq	40bab8 <ferror@plt+0xa458>  // b.none
  40ba1c:	ldr	x0, [sp, #328]
  40ba20:	add	x0, x0, #0x8
  40ba24:	str	x0, [sp, #128]
  40ba28:	ldr	x1, [sp, #128]
  40ba2c:	ldr	x0, [sp, #328]
  40ba30:	cmp	x1, x0
  40ba34:	cset	w0, cc  // cc = lo, ul, last
  40ba38:	and	w0, w0, #0xff
  40ba3c:	and	x0, x0, #0xff
  40ba40:	ldr	x1, [sp, #320]
  40ba44:	add	x0, x1, x0
  40ba48:	str	x0, [sp, #320]
  40ba4c:	ldr	x0, [sp, #128]
  40ba50:	str	x0, [sp, #328]
  40ba54:	b	40bab8 <ferror@plt+0xa458>
  40ba58:	ldr	x0, [sp, #344]
  40ba5c:	cmp	x0, #0x0
  40ba60:	b.eq	40bab8 <ferror@plt+0xa458>  // b.none
  40ba64:	ldr	x0, [sp, #328]
  40ba68:	and	x0, x0, #0x7
  40ba6c:	cmp	x0, #0x0
  40ba70:	b.eq	40bab8 <ferror@plt+0xa458>  // b.none
  40ba74:	ldr	x0, [sp, #328]
  40ba78:	add	x0, x0, #0x8
  40ba7c:	str	x0, [sp, #136]
  40ba80:	ldr	x1, [sp, #136]
  40ba84:	ldr	x0, [sp, #328]
  40ba88:	cmp	x1, x0
  40ba8c:	cset	w0, cc  // cc = lo, ul, last
  40ba90:	and	w0, w0, #0xff
  40ba94:	and	x0, x0, #0xff
  40ba98:	ldr	x1, [sp, #320]
  40ba9c:	add	x0, x1, x0
  40baa0:	str	x0, [sp, #320]
  40baa4:	ldr	x0, [sp, #136]
  40baa8:	str	x0, [sp, #328]
  40baac:	b	40bab8 <ferror@plt+0xa458>
  40bab0:	nop
  40bab4:	b	40babc <ferror@plt+0xa45c>
  40bab8:	nop
  40babc:	ldr	w0, [sp, #148]
  40bac0:	cmp	w0, #0x0
  40bac4:	b.eq	40baf4 <ferror@plt+0xa494>  // b.none
  40bac8:	ldr	w0, [sp, #356]
  40bacc:	and	w0, w0, #0x10
  40bad0:	cmp	w0, #0x0
  40bad4:	b.ne	40bae8 <ferror@plt+0xa488>  // b.any
  40bad8:	ldr	x0, [sp, #296]
  40badc:	and	x0, x0, #0x800
  40bae0:	cmp	x0, #0x0
  40bae4:	b.eq	40baf4 <ferror@plt+0xa494>  // b.none
  40bae8:	ldr	w0, [sp, #356]
  40baec:	orr	w0, w0, #0x8
  40baf0:	str	w0, [sp, #356]
  40baf4:	ldr	x0, [sp, #320]
  40baf8:	and	x0, x0, #0x8000000000000
  40bafc:	cmp	x0, #0x0
  40bb00:	b.eq	40bbb8 <ferror@plt+0xa558>  // b.none
  40bb04:	ldr	x0, [sp, #320]
  40bb08:	and	x0, x0, #0xfff7ffffffffffff
  40bb0c:	str	x0, [sp, #320]
  40bb10:	ldr	x0, [sp, #336]
  40bb14:	add	x0, x0, #0x1
  40bb18:	str	x0, [sp, #336]
  40bb1c:	ldr	x1, [sp, #336]
  40bb20:	mov	x0, #0x7fff                	// #32767
  40bb24:	cmp	x1, x0
  40bb28:	b.ne	40bbb8 <ferror@plt+0xa558>  // b.any
  40bb2c:	ldr	x0, [sp, #296]
  40bb30:	and	x0, x0, #0xc00000
  40bb34:	cmp	x0, #0x0
  40bb38:	b.eq	40bb74 <ferror@plt+0xa514>  // b.none
  40bb3c:	ldr	x0, [sp, #296]
  40bb40:	and	x0, x0, #0xc00000
  40bb44:	cmp	x0, #0x400, lsl #12
  40bb48:	b.ne	40bb58 <ferror@plt+0xa4f8>  // b.any
  40bb4c:	ldr	x0, [sp, #344]
  40bb50:	cmp	x0, #0x0
  40bb54:	b.eq	40bb74 <ferror@plt+0xa514>  // b.none
  40bb58:	ldr	x0, [sp, #296]
  40bb5c:	and	x0, x0, #0xc00000
  40bb60:	cmp	x0, #0x800, lsl #12
  40bb64:	b.ne	40bb88 <ferror@plt+0xa528>  // b.any
  40bb68:	ldr	x0, [sp, #344]
  40bb6c:	cmp	x0, #0x0
  40bb70:	b.eq	40bb88 <ferror@plt+0xa528>  // b.none
  40bb74:	mov	x0, #0x7fff                	// #32767
  40bb78:	str	x0, [sp, #336]
  40bb7c:	str	xzr, [sp, #328]
  40bb80:	str	xzr, [sp, #320]
  40bb84:	b	40bba0 <ferror@plt+0xa540>
  40bb88:	mov	x0, #0x7ffe                	// #32766
  40bb8c:	str	x0, [sp, #336]
  40bb90:	mov	x0, #0xffffffffffffffff    	// #-1
  40bb94:	str	x0, [sp, #328]
  40bb98:	mov	x0, #0xffffffffffffffff    	// #-1
  40bb9c:	str	x0, [sp, #320]
  40bba0:	ldr	w0, [sp, #356]
  40bba4:	orr	w0, w0, #0x10
  40bba8:	str	w0, [sp, #356]
  40bbac:	ldr	w0, [sp, #356]
  40bbb0:	orr	w0, w0, #0x4
  40bbb4:	str	w0, [sp, #356]
  40bbb8:	ldr	x0, [sp, #328]
  40bbbc:	lsr	x1, x0, #3
  40bbc0:	ldr	x0, [sp, #320]
  40bbc4:	lsl	x0, x0, #61
  40bbc8:	orr	x0, x1, x0
  40bbcc:	str	x0, [sp, #328]
  40bbd0:	ldr	x0, [sp, #320]
  40bbd4:	lsr	x0, x0, #3
  40bbd8:	str	x0, [sp, #320]
  40bbdc:	ldr	x1, [sp, #336]
  40bbe0:	mov	x0, #0x7fff                	// #32767
  40bbe4:	cmp	x1, x0
  40bbe8:	b.ne	40bc0c <ferror@plt+0xa5ac>  // b.any
  40bbec:	ldr	x1, [sp, #320]
  40bbf0:	ldr	x0, [sp, #328]
  40bbf4:	orr	x0, x1, x0
  40bbf8:	cmp	x0, #0x0
  40bbfc:	b.eq	40bc0c <ferror@plt+0xa5ac>  // b.none
  40bc00:	ldr	x0, [sp, #320]
  40bc04:	orr	x0, x0, #0x800000000000
  40bc08:	str	x0, [sp, #320]
  40bc0c:	ldr	x0, [sp, #328]
  40bc10:	str	x0, [sp, #48]
  40bc14:	ldr	x0, [sp, #320]
  40bc18:	and	x1, x0, #0xffffffffffff
  40bc1c:	ldr	x0, [sp, #56]
  40bc20:	bfxil	x0, x1, #0, #48
  40bc24:	str	x0, [sp, #56]
  40bc28:	ldr	x0, [sp, #336]
  40bc2c:	and	w0, w0, #0x7fff
  40bc30:	and	w1, w0, #0xffff
  40bc34:	ldrh	w0, [sp, #62]
  40bc38:	bfxil	w0, w1, #0, #15
  40bc3c:	strh	w0, [sp, #62]
  40bc40:	ldr	x0, [sp, #344]
  40bc44:	and	w0, w0, #0x1
  40bc48:	and	w1, w0, #0xff
  40bc4c:	ldrb	w0, [sp, #63]
  40bc50:	bfi	w0, w1, #7, #1
  40bc54:	strb	w0, [sp, #63]
  40bc58:	ldr	q0, [sp, #48]
  40bc5c:	str	q0, [sp, #96]
  40bc60:	ldrsw	x0, [sp, #356]
  40bc64:	cmp	x0, #0x0
  40bc68:	b.eq	40bc74 <ferror@plt+0xa614>  // b.none
  40bc6c:	ldr	w0, [sp, #356]
  40bc70:	bl	40c43c <ferror@plt+0xaddc>
  40bc74:	ldr	q0, [sp, #96]
  40bc78:	ldp	x29, x30, [sp], #400
  40bc7c:	ret
  40bc80:	sub	sp, sp, #0x60
  40bc84:	str	w0, [sp, #12]
  40bc88:	ldr	w0, [sp, #12]
  40bc8c:	cmp	w0, #0x0
  40bc90:	b.eq	40bd98 <ferror@plt+0xa738>  // b.none
  40bc94:	ldr	w0, [sp, #12]
  40bc98:	str	w0, [sp, #36]
  40bc9c:	ldr	w0, [sp, #12]
  40bca0:	lsr	w0, w0, #31
  40bca4:	and	w0, w0, #0xff
  40bca8:	and	x0, x0, #0xff
  40bcac:	str	x0, [sp, #40]
  40bcb0:	ldr	x0, [sp, #40]
  40bcb4:	cmp	x0, #0x0
  40bcb8:	b.eq	40bcc8 <ferror@plt+0xa668>  // b.none
  40bcbc:	ldr	w0, [sp, #36]
  40bcc0:	neg	w0, w0
  40bcc4:	str	w0, [sp, #36]
  40bcc8:	ldr	w0, [sp, #36]
  40bccc:	clz	x0, x0
  40bcd0:	str	w0, [sp, #52]
  40bcd4:	mov	w1, #0x403e                	// #16446
  40bcd8:	ldr	w0, [sp, #52]
  40bcdc:	sub	w0, w1, w0
  40bce0:	sxtw	x0, w0
  40bce4:	str	x0, [sp, #56]
  40bce8:	ldr	w0, [sp, #36]
  40bcec:	str	x0, [sp, #64]
  40bcf0:	str	xzr, [sp, #72]
  40bcf4:	mov	x1, #0x406f                	// #16495
  40bcf8:	ldr	x0, [sp, #56]
  40bcfc:	sub	x0, x1, x0
  40bd00:	cmp	x0, #0x0
  40bd04:	b.le	40bda8 <ferror@plt+0xa748>
  40bd08:	mov	x1, #0x406f                	// #16495
  40bd0c:	ldr	x0, [sp, #56]
  40bd10:	sub	x0, x1, x0
  40bd14:	cmp	x0, #0x3f
  40bd18:	b.gt	40bd74 <ferror@plt+0xa714>
  40bd1c:	ldr	x0, [sp, #56]
  40bd20:	mov	w1, w0
  40bd24:	mov	w0, #0x406f                	// #16495
  40bd28:	sub	w0, w0, w1
  40bd2c:	ldr	x1, [sp, #72]
  40bd30:	lsl	x1, x1, x0
  40bd34:	ldr	x0, [sp, #56]
  40bd38:	mov	w2, w0
  40bd3c:	mov	w0, #0xffffbfd1            	// #-16431
  40bd40:	add	w0, w2, w0
  40bd44:	ldr	x2, [sp, #64]
  40bd48:	lsr	x0, x2, x0
  40bd4c:	orr	x0, x1, x0
  40bd50:	str	x0, [sp, #72]
  40bd54:	ldr	x0, [sp, #56]
  40bd58:	mov	w1, w0
  40bd5c:	mov	w0, #0x406f                	// #16495
  40bd60:	sub	w0, w0, w1
  40bd64:	ldr	x1, [sp, #64]
  40bd68:	lsl	x0, x1, x0
  40bd6c:	str	x0, [sp, #64]
  40bd70:	b	40bda8 <ferror@plt+0xa748>
  40bd74:	ldr	x0, [sp, #56]
  40bd78:	mov	w1, w0
  40bd7c:	mov	w0, #0x402f                	// #16431
  40bd80:	sub	w0, w0, w1
  40bd84:	ldr	x1, [sp, #64]
  40bd88:	lsl	x0, x1, x0
  40bd8c:	str	x0, [sp, #72]
  40bd90:	str	xzr, [sp, #64]
  40bd94:	b	40bda8 <ferror@plt+0xa748>
  40bd98:	str	xzr, [sp, #40]
  40bd9c:	str	xzr, [sp, #56]
  40bda0:	str	xzr, [sp, #64]
  40bda4:	str	xzr, [sp, #72]
  40bda8:	ldr	x0, [sp, #64]
  40bdac:	str	x0, [sp, #16]
  40bdb0:	ldr	x0, [sp, #72]
  40bdb4:	and	x1, x0, #0xffffffffffff
  40bdb8:	ldr	x0, [sp, #24]
  40bdbc:	bfxil	x0, x1, #0, #48
  40bdc0:	str	x0, [sp, #24]
  40bdc4:	ldr	x0, [sp, #56]
  40bdc8:	and	w0, w0, #0x7fff
  40bdcc:	and	w1, w0, #0xffff
  40bdd0:	ldrh	w0, [sp, #30]
  40bdd4:	bfxil	w0, w1, #0, #15
  40bdd8:	strh	w0, [sp, #30]
  40bddc:	ldr	x0, [sp, #40]
  40bde0:	and	w0, w0, #0x1
  40bde4:	and	w1, w0, #0xff
  40bde8:	ldrb	w0, [sp, #31]
  40bdec:	bfi	w0, w1, #7, #1
  40bdf0:	strb	w0, [sp, #31]
  40bdf4:	ldr	q0, [sp, #16]
  40bdf8:	str	q0, [sp, #80]
  40bdfc:	ldr	q0, [sp, #80]
  40be00:	add	sp, sp, #0x60
  40be04:	ret
  40be08:	stp	x29, x30, [sp, #-160]!
  40be0c:	mov	x29, sp
  40be10:	str	q0, [sp, #16]
  40be14:	str	wzr, [sp, #132]
  40be18:	str	xzr, [sp, #120]
  40be1c:	mrs	x0, fpcr
  40be20:	str	x0, [sp, #120]
  40be24:	ldr	q0, [sp, #16]
  40be28:	str	q0, [sp, #48]
  40be2c:	ldr	x0, [sp, #48]
  40be30:	str	x0, [sp, #144]
  40be34:	ldr	x0, [sp, #56]
  40be38:	ubfx	x0, x0, #0, #48
  40be3c:	str	x0, [sp, #112]
  40be40:	ldrh	w0, [sp, #62]
  40be44:	ubfx	x0, x0, #0, #15
  40be48:	and	w0, w0, #0xffff
  40be4c:	and	x0, x0, #0xffff
  40be50:	str	x0, [sp, #104]
  40be54:	ldrb	w0, [sp, #63]
  40be58:	ubfx	x0, x0, #7, #1
  40be5c:	and	w0, w0, #0xff
  40be60:	and	x0, x0, #0xff
  40be64:	str	x0, [sp, #96]
  40be68:	ldr	x0, [sp, #112]
  40be6c:	lsl	x1, x0, #3
  40be70:	ldr	x0, [sp, #144]
  40be74:	lsr	x0, x0, #61
  40be78:	orr	x0, x1, x0
  40be7c:	str	x0, [sp, #112]
  40be80:	ldr	x0, [sp, #144]
  40be84:	lsl	x0, x0, #3
  40be88:	str	x0, [sp, #144]
  40be8c:	ldr	x0, [sp, #96]
  40be90:	str	x0, [sp, #88]
  40be94:	ldr	x0, [sp, #104]
  40be98:	add	x0, x0, #0x1
  40be9c:	and	x0, x0, #0x7ffe
  40bea0:	cmp	x0, #0x0
  40bea4:	b.eq	40c0c8 <ferror@plt+0xaa68>  // b.none
  40bea8:	ldr	x1, [sp, #104]
  40beac:	mov	x0, #0xffffffffffffc400    	// #-15360
  40beb0:	add	x0, x1, x0
  40beb4:	str	x0, [sp, #136]
  40beb8:	ldr	x0, [sp, #136]
  40bebc:	cmp	x0, #0x7fe
  40bec0:	b.le	40bf48 <ferror@plt+0xa8e8>
  40bec4:	ldr	x0, [sp, #120]
  40bec8:	and	x0, x0, #0xc00000
  40becc:	cmp	x0, #0x0
  40bed0:	b.eq	40bf0c <ferror@plt+0xa8ac>  // b.none
  40bed4:	ldr	x0, [sp, #120]
  40bed8:	and	x0, x0, #0xc00000
  40bedc:	cmp	x0, #0x400, lsl #12
  40bee0:	b.ne	40bef0 <ferror@plt+0xa890>  // b.any
  40bee4:	ldr	x0, [sp, #88]
  40bee8:	cmp	x0, #0x0
  40beec:	b.eq	40bf0c <ferror@plt+0xa8ac>  // b.none
  40bef0:	ldr	x0, [sp, #120]
  40bef4:	and	x0, x0, #0xc00000
  40bef8:	cmp	x0, #0x800, lsl #12
  40befc:	b.ne	40bf1c <ferror@plt+0xa8bc>  // b.any
  40bf00:	ldr	x0, [sp, #88]
  40bf04:	cmp	x0, #0x0
  40bf08:	b.eq	40bf1c <ferror@plt+0xa8bc>  // b.none
  40bf0c:	mov	x0, #0x7ff                 	// #2047
  40bf10:	str	x0, [sp, #136]
  40bf14:	str	xzr, [sp, #152]
  40bf18:	b	40bf2c <ferror@plt+0xa8cc>
  40bf1c:	mov	x0, #0x7fe                 	// #2046
  40bf20:	str	x0, [sp, #136]
  40bf24:	mov	x0, #0xffffffffffffffff    	// #-1
  40bf28:	str	x0, [sp, #152]
  40bf2c:	ldr	w0, [sp, #132]
  40bf30:	orr	w0, w0, #0x10
  40bf34:	str	w0, [sp, #132]
  40bf38:	ldr	w0, [sp, #132]
  40bf3c:	orr	w0, w0, #0x4
  40bf40:	str	w0, [sp, #132]
  40bf44:	b	40c1b0 <ferror@plt+0xab50>
  40bf48:	ldr	x0, [sp, #136]
  40bf4c:	cmp	x0, #0x0
  40bf50:	b.gt	40c07c <ferror@plt+0xaa1c>
  40bf54:	ldr	x0, [sp, #136]
  40bf58:	cmn	x0, #0x34
  40bf5c:	b.ge	40bf78 <ferror@plt+0xa918>  // b.tcont
  40bf60:	str	xzr, [sp, #144]
  40bf64:	str	xzr, [sp, #112]
  40bf68:	ldr	x0, [sp, #144]
  40bf6c:	orr	x0, x0, #0x1
  40bf70:	str	x0, [sp, #144]
  40bf74:	b	40c074 <ferror@plt+0xaa14>
  40bf78:	ldr	x0, [sp, #112]
  40bf7c:	orr	x0, x0, #0x8000000000000
  40bf80:	str	x0, [sp, #112]
  40bf84:	mov	x1, #0x3d                  	// #61
  40bf88:	ldr	x0, [sp, #136]
  40bf8c:	sub	x0, x1, x0
  40bf90:	cmp	x0, #0x3f
  40bf94:	b.gt	40c00c <ferror@plt+0xa9ac>
  40bf98:	ldr	x0, [sp, #136]
  40bf9c:	add	w0, w0, #0x3
  40bfa0:	ldr	x1, [sp, #112]
  40bfa4:	lsl	x1, x1, x0
  40bfa8:	ldr	x0, [sp, #136]
  40bfac:	mov	w2, w0
  40bfb0:	mov	w0, #0x3d                  	// #61
  40bfb4:	sub	w0, w0, w2
  40bfb8:	ldr	x2, [sp, #144]
  40bfbc:	lsr	x0, x2, x0
  40bfc0:	orr	x1, x1, x0
  40bfc4:	ldr	x0, [sp, #136]
  40bfc8:	add	w0, w0, #0x3
  40bfcc:	ldr	x2, [sp, #144]
  40bfd0:	lsl	x0, x2, x0
  40bfd4:	cmp	x0, #0x0
  40bfd8:	cset	w0, ne  // ne = any
  40bfdc:	and	w0, w0, #0xff
  40bfe0:	sxtw	x0, w0
  40bfe4:	orr	x0, x1, x0
  40bfe8:	str	x0, [sp, #144]
  40bfec:	ldr	x0, [sp, #136]
  40bff0:	mov	w1, w0
  40bff4:	mov	w0, #0x3d                  	// #61
  40bff8:	sub	w0, w0, w1
  40bffc:	ldr	x1, [sp, #112]
  40c000:	lsr	x0, x1, x0
  40c004:	str	x0, [sp, #112]
  40c008:	b	40c074 <ferror@plt+0xaa14>
  40c00c:	ldr	x0, [sp, #136]
  40c010:	mov	w1, w0
  40c014:	mov	w0, #0xfffffffd            	// #-3
  40c018:	sub	w0, w0, w1
  40c01c:	ldr	x1, [sp, #112]
  40c020:	lsr	x1, x1, x0
  40c024:	mov	x2, #0x3d                  	// #61
  40c028:	ldr	x0, [sp, #136]
  40c02c:	sub	x0, x2, x0
  40c030:	cmp	x0, #0x40
  40c034:	b.eq	40c04c <ferror@plt+0xa9ec>  // b.none
  40c038:	ldr	x0, [sp, #136]
  40c03c:	add	w0, w0, #0x43
  40c040:	ldr	x2, [sp, #112]
  40c044:	lsl	x0, x2, x0
  40c048:	b	40c050 <ferror@plt+0xa9f0>
  40c04c:	mov	x0, #0x0                   	// #0
  40c050:	ldr	x2, [sp, #144]
  40c054:	orr	x0, x0, x2
  40c058:	cmp	x0, #0x0
  40c05c:	cset	w0, ne  // ne = any
  40c060:	and	w0, w0, #0xff
  40c064:	and	x0, x0, #0xff
  40c068:	orr	x0, x1, x0
  40c06c:	str	x0, [sp, #144]
  40c070:	str	xzr, [sp, #112]
  40c074:	str	xzr, [sp, #136]
  40c078:	b	40c0bc <ferror@plt+0xaa5c>
  40c07c:	ldr	x0, [sp, #112]
  40c080:	lsl	x1, x0, #4
  40c084:	ldr	x0, [sp, #144]
  40c088:	lsr	x0, x0, #60
  40c08c:	orr	x1, x1, x0
  40c090:	ldr	x0, [sp, #144]
  40c094:	lsl	x0, x0, #4
  40c098:	cmp	x0, #0x0
  40c09c:	cset	w0, ne  // ne = any
  40c0a0:	and	w0, w0, #0xff
  40c0a4:	sxtw	x0, w0
  40c0a8:	orr	x0, x1, x0
  40c0ac:	str	x0, [sp, #144]
  40c0b0:	ldr	x0, [sp, #112]
  40c0b4:	lsr	x0, x0, #60
  40c0b8:	str	x0, [sp, #112]
  40c0bc:	ldr	x0, [sp, #144]
  40c0c0:	str	x0, [sp, #152]
  40c0c4:	b	40c1b0 <ferror@plt+0xab50>
  40c0c8:	ldr	x0, [sp, #104]
  40c0cc:	cmp	x0, #0x0
  40c0d0:	b.ne	40c108 <ferror@plt+0xaaa8>  // b.any
  40c0d4:	str	xzr, [sp, #136]
  40c0d8:	ldr	x1, [sp, #112]
  40c0dc:	ldr	x0, [sp, #144]
  40c0e0:	orr	x0, x1, x0
  40c0e4:	cmp	x0, #0x0
  40c0e8:	b.ne	40c0f4 <ferror@plt+0xaa94>  // b.any
  40c0ec:	str	xzr, [sp, #152]
  40c0f0:	b	40c1b0 <ferror@plt+0xab50>
  40c0f4:	str	xzr, [sp, #152]
  40c0f8:	ldr	x0, [sp, #152]
  40c0fc:	orr	x0, x0, #0x1
  40c100:	str	x0, [sp, #152]
  40c104:	b	40c1b0 <ferror@plt+0xab50>
  40c108:	mov	x0, #0x7ff                 	// #2047
  40c10c:	str	x0, [sp, #136]
  40c110:	ldr	x1, [sp, #112]
  40c114:	ldr	x0, [sp, #144]
  40c118:	orr	x0, x1, x0
  40c11c:	cmp	x0, #0x0
  40c120:	b.ne	40c12c <ferror@plt+0xaacc>  // b.any
  40c124:	str	xzr, [sp, #152]
  40c128:	b	40c1b0 <ferror@plt+0xab50>
  40c12c:	ldr	x1, [sp, #104]
  40c130:	mov	x0, #0x7fff                	// #32767
  40c134:	cmp	x1, x0
  40c138:	b.ne	40c16c <ferror@plt+0xab0c>  // b.any
  40c13c:	ldr	x1, [sp, #112]
  40c140:	ldr	x0, [sp, #144]
  40c144:	orr	x0, x1, x0
  40c148:	cmp	x0, #0x0
  40c14c:	b.eq	40c16c <ferror@plt+0xab0c>  // b.none
  40c150:	ldr	x0, [sp, #112]
  40c154:	and	x0, x0, #0x4000000000000
  40c158:	cmp	x0, #0x0
  40c15c:	b.ne	40c16c <ferror@plt+0xab0c>  // b.any
  40c160:	ldr	w0, [sp, #132]
  40c164:	orr	w0, w0, #0x1
  40c168:	str	w0, [sp, #132]
  40c16c:	ldr	x0, [sp, #144]
  40c170:	lsr	x1, x0, #60
  40c174:	ldr	x0, [sp, #112]
  40c178:	lsl	x0, x0, #4
  40c17c:	orr	x0, x1, x0
  40c180:	str	x0, [sp, #144]
  40c184:	ldr	x0, [sp, #112]
  40c188:	lsr	x0, x0, #60
  40c18c:	str	x0, [sp, #112]
  40c190:	ldr	x0, [sp, #144]
  40c194:	str	x0, [sp, #152]
  40c198:	ldr	x0, [sp, #152]
  40c19c:	and	x0, x0, #0xfffffffffffffff8
  40c1a0:	str	x0, [sp, #152]
  40c1a4:	ldr	x0, [sp, #152]
  40c1a8:	orr	x0, x0, #0x40000000000000
  40c1ac:	str	x0, [sp, #152]
  40c1b0:	ldr	x0, [sp, #136]
  40c1b4:	cmp	x0, #0x0
  40c1b8:	b.ne	40c1d0 <ferror@plt+0xab70>  // b.any
  40c1bc:	ldr	x0, [sp, #152]
  40c1c0:	cmp	x0, #0x0
  40c1c4:	b.eq	40c1d0 <ferror@plt+0xab70>  // b.none
  40c1c8:	mov	w0, #0x1                   	// #1
  40c1cc:	b	40c1d4 <ferror@plt+0xab74>
  40c1d0:	mov	w0, #0x0                   	// #0
  40c1d4:	str	w0, [sp, #84]
  40c1d8:	ldr	x0, [sp, #152]
  40c1dc:	and	x0, x0, #0x7
  40c1e0:	cmp	x0, #0x0
  40c1e4:	b.eq	40c2a8 <ferror@plt+0xac48>  // b.none
  40c1e8:	ldr	w0, [sp, #132]
  40c1ec:	orr	w0, w0, #0x10
  40c1f0:	str	w0, [sp, #132]
  40c1f4:	ldr	x0, [sp, #120]
  40c1f8:	and	x0, x0, #0xc00000
  40c1fc:	cmp	x0, #0xc00, lsl #12
  40c200:	b.eq	40c2b0 <ferror@plt+0xac50>  // b.none
  40c204:	cmp	x0, #0xc00, lsl #12
  40c208:	b.hi	40c2b4 <ferror@plt+0xac54>  // b.pmore
  40c20c:	cmp	x0, #0x800, lsl #12
  40c210:	b.eq	40c27c <ferror@plt+0xac1c>  // b.none
  40c214:	cmp	x0, #0x800, lsl #12
  40c218:	b.hi	40c2b4 <ferror@plt+0xac54>  // b.pmore
  40c21c:	cmp	x0, #0x0
  40c220:	b.eq	40c230 <ferror@plt+0xabd0>  // b.none
  40c224:	cmp	x0, #0x400, lsl #12
  40c228:	b.eq	40c250 <ferror@plt+0xabf0>  // b.none
  40c22c:	b	40c2b4 <ferror@plt+0xac54>
  40c230:	ldr	x0, [sp, #152]
  40c234:	and	x0, x0, #0xf
  40c238:	cmp	x0, #0x4
  40c23c:	b.eq	40c2b0 <ferror@plt+0xac50>  // b.none
  40c240:	ldr	x0, [sp, #152]
  40c244:	add	x0, x0, #0x4
  40c248:	str	x0, [sp, #152]
  40c24c:	b	40c2b0 <ferror@plt+0xac50>
  40c250:	ldr	x0, [sp, #88]
  40c254:	cmp	x0, #0x0
  40c258:	b.ne	40c2b0 <ferror@plt+0xac50>  // b.any
  40c25c:	ldr	x0, [sp, #152]
  40c260:	and	x0, x0, #0x7
  40c264:	cmp	x0, #0x0
  40c268:	b.eq	40c2b0 <ferror@plt+0xac50>  // b.none
  40c26c:	ldr	x0, [sp, #152]
  40c270:	add	x0, x0, #0x8
  40c274:	str	x0, [sp, #152]
  40c278:	b	40c2b0 <ferror@plt+0xac50>
  40c27c:	ldr	x0, [sp, #88]
  40c280:	cmp	x0, #0x0
  40c284:	b.eq	40c2b0 <ferror@plt+0xac50>  // b.none
  40c288:	ldr	x0, [sp, #152]
  40c28c:	and	x0, x0, #0x7
  40c290:	cmp	x0, #0x0
  40c294:	b.eq	40c2b0 <ferror@plt+0xac50>  // b.none
  40c298:	ldr	x0, [sp, #152]
  40c29c:	add	x0, x0, #0x8
  40c2a0:	str	x0, [sp, #152]
  40c2a4:	b	40c2b0 <ferror@plt+0xac50>
  40c2a8:	nop
  40c2ac:	b	40c2b4 <ferror@plt+0xac54>
  40c2b0:	nop
  40c2b4:	ldr	w0, [sp, #84]
  40c2b8:	cmp	w0, #0x0
  40c2bc:	b.eq	40c2ec <ferror@plt+0xac8c>  // b.none
  40c2c0:	ldr	w0, [sp, #132]
  40c2c4:	and	w0, w0, #0x10
  40c2c8:	cmp	w0, #0x0
  40c2cc:	b.ne	40c2e0 <ferror@plt+0xac80>  // b.any
  40c2d0:	ldr	x0, [sp, #120]
  40c2d4:	and	x0, x0, #0x800
  40c2d8:	cmp	x0, #0x0
  40c2dc:	b.eq	40c2ec <ferror@plt+0xac8c>  // b.none
  40c2e0:	ldr	w0, [sp, #132]
  40c2e4:	orr	w0, w0, #0x8
  40c2e8:	str	w0, [sp, #132]
  40c2ec:	ldr	x0, [sp, #152]
  40c2f0:	and	x0, x0, #0x80000000000000
  40c2f4:	cmp	x0, #0x0
  40c2f8:	b.eq	40c3a0 <ferror@plt+0xad40>  // b.none
  40c2fc:	ldr	x0, [sp, #152]
  40c300:	and	x0, x0, #0xff7fffffffffffff
  40c304:	str	x0, [sp, #152]
  40c308:	ldr	x0, [sp, #136]
  40c30c:	add	x0, x0, #0x1
  40c310:	str	x0, [sp, #136]
  40c314:	ldr	x0, [sp, #136]
  40c318:	cmp	x0, #0x7ff
  40c31c:	b.ne	40c3a0 <ferror@plt+0xad40>  // b.any
  40c320:	ldr	x0, [sp, #120]
  40c324:	and	x0, x0, #0xc00000
  40c328:	cmp	x0, #0x0
  40c32c:	b.eq	40c368 <ferror@plt+0xad08>  // b.none
  40c330:	ldr	x0, [sp, #120]
  40c334:	and	x0, x0, #0xc00000
  40c338:	cmp	x0, #0x400, lsl #12
  40c33c:	b.ne	40c34c <ferror@plt+0xacec>  // b.any
  40c340:	ldr	x0, [sp, #88]
  40c344:	cmp	x0, #0x0
  40c348:	b.eq	40c368 <ferror@plt+0xad08>  // b.none
  40c34c:	ldr	x0, [sp, #120]
  40c350:	and	x0, x0, #0xc00000
  40c354:	cmp	x0, #0x800, lsl #12
  40c358:	b.ne	40c378 <ferror@plt+0xad18>  // b.any
  40c35c:	ldr	x0, [sp, #88]
  40c360:	cmp	x0, #0x0
  40c364:	b.eq	40c378 <ferror@plt+0xad18>  // b.none
  40c368:	mov	x0, #0x7ff                 	// #2047
  40c36c:	str	x0, [sp, #136]
  40c370:	str	xzr, [sp, #152]
  40c374:	b	40c388 <ferror@plt+0xad28>
  40c378:	mov	x0, #0x7fe                 	// #2046
  40c37c:	str	x0, [sp, #136]
  40c380:	mov	x0, #0xffffffffffffffff    	// #-1
  40c384:	str	x0, [sp, #152]
  40c388:	ldr	w0, [sp, #132]
  40c38c:	orr	w0, w0, #0x10
  40c390:	str	w0, [sp, #132]
  40c394:	ldr	w0, [sp, #132]
  40c398:	orr	w0, w0, #0x4
  40c39c:	str	w0, [sp, #132]
  40c3a0:	ldr	x0, [sp, #152]
  40c3a4:	lsr	x0, x0, #3
  40c3a8:	str	x0, [sp, #152]
  40c3ac:	ldr	x0, [sp, #136]
  40c3b0:	cmp	x0, #0x7ff
  40c3b4:	b.ne	40c3d0 <ferror@plt+0xad70>  // b.any
  40c3b8:	ldr	x0, [sp, #152]
  40c3bc:	cmp	x0, #0x0
  40c3c0:	b.eq	40c3d0 <ferror@plt+0xad70>  // b.none
  40c3c4:	ldr	x0, [sp, #152]
  40c3c8:	orr	x0, x0, #0x8000000000000
  40c3cc:	str	x0, [sp, #152]
  40c3d0:	ldr	x0, [sp, #152]
  40c3d4:	and	x1, x0, #0xfffffffffffff
  40c3d8:	ldr	x0, [sp, #40]
  40c3dc:	bfxil	x0, x1, #0, #52
  40c3e0:	str	x0, [sp, #40]
  40c3e4:	ldr	x0, [sp, #136]
  40c3e8:	and	w0, w0, #0x7ff
  40c3ec:	and	w1, w0, #0xffff
  40c3f0:	ldrh	w0, [sp, #46]
  40c3f4:	bfi	w0, w1, #4, #11
  40c3f8:	strh	w0, [sp, #46]
  40c3fc:	ldr	x0, [sp, #88]
  40c400:	and	w0, w0, #0x1
  40c404:	and	w1, w0, #0xff
  40c408:	ldrb	w0, [sp, #47]
  40c40c:	bfi	w0, w1, #7, #1
  40c410:	strb	w0, [sp, #47]
  40c414:	ldr	d0, [sp, #40]
  40c418:	str	d0, [sp, #72]
  40c41c:	ldrsw	x0, [sp, #132]
  40c420:	cmp	x0, #0x0
  40c424:	b.eq	40c430 <ferror@plt+0xadd0>  // b.none
  40c428:	ldr	w0, [sp, #132]
  40c42c:	bl	40c43c <ferror@plt+0xaddc>
  40c430:	ldr	d0, [sp, #72]
  40c434:	ldp	x29, x30, [sp], #160
  40c438:	ret
  40c43c:	sub	sp, sp, #0x30
  40c440:	str	w0, [sp, #12]
  40c444:	mov	w0, #0x7f7fffff            	// #2139095039
  40c448:	fmov	s0, w0
  40c44c:	str	s0, [sp, #44]
  40c450:	movi	v0.2s, #0x80, lsl #16
  40c454:	str	s0, [sp, #40]
  40c458:	mov	w0, #0xc5ae                	// #50606
  40c45c:	movk	w0, #0x749d, lsl #16
  40c460:	fmov	s0, w0
  40c464:	str	s0, [sp, #36]
  40c468:	str	wzr, [sp, #32]
  40c46c:	fmov	s0, #1.000000000000000000e+00
  40c470:	str	s0, [sp, #28]
  40c474:	ldr	w0, [sp, #12]
  40c478:	and	w0, w0, #0x1
  40c47c:	cmp	w0, #0x0
  40c480:	b.eq	40c494 <ferror@plt+0xae34>  // b.none
  40c484:	ldr	s1, [sp, #32]
  40c488:	fdiv	s0, s1, s1
  40c48c:	mrs	x0, fpsr
  40c490:	str	w0, [sp, #24]
  40c494:	ldr	w0, [sp, #12]
  40c498:	and	w0, w0, #0x2
  40c49c:	cmp	w0, #0x0
  40c4a0:	b.eq	40c4b8 <ferror@plt+0xae58>  // b.none
  40c4a4:	ldr	s1, [sp, #28]
  40c4a8:	ldr	s2, [sp, #32]
  40c4ac:	fdiv	s0, s1, s2
  40c4b0:	mrs	x0, fpsr
  40c4b4:	str	w0, [sp, #24]
  40c4b8:	ldr	w0, [sp, #12]
  40c4bc:	and	w0, w0, #0x4
  40c4c0:	cmp	w0, #0x0
  40c4c4:	b.eq	40c4dc <ferror@plt+0xae7c>  // b.none
  40c4c8:	ldr	s1, [sp, #44]
  40c4cc:	ldr	s2, [sp, #36]
  40c4d0:	fadd	s0, s1, s2
  40c4d4:	mrs	x0, fpsr
  40c4d8:	str	w0, [sp, #24]
  40c4dc:	ldr	w0, [sp, #12]
  40c4e0:	and	w0, w0, #0x8
  40c4e4:	cmp	w0, #0x0
  40c4e8:	b.eq	40c4fc <ferror@plt+0xae9c>  // b.none
  40c4ec:	ldr	s1, [sp, #40]
  40c4f0:	fmul	s0, s1, s1
  40c4f4:	mrs	x0, fpsr
  40c4f8:	str	w0, [sp, #24]
  40c4fc:	ldr	w0, [sp, #12]
  40c500:	and	w0, w0, #0x10
  40c504:	cmp	w0, #0x0
  40c508:	b.eq	40c520 <ferror@plt+0xaec0>  // b.none
  40c50c:	ldr	s1, [sp, #44]
  40c510:	ldr	s2, [sp, #28]
  40c514:	fsub	s0, s1, s2
  40c518:	mrs	x0, fpsr
  40c51c:	str	w0, [sp, #24]
  40c520:	nop
  40c524:	add	sp, sp, #0x30
  40c528:	ret
  40c52c:	nop
  40c530:	stp	x29, x30, [sp, #-64]!
  40c534:	mov	x29, sp
  40c538:	stp	x19, x20, [sp, #16]
  40c53c:	adrp	x20, 41d000 <ferror@plt+0x1b9a0>
  40c540:	add	x20, x20, #0xdd0
  40c544:	stp	x21, x22, [sp, #32]
  40c548:	adrp	x21, 41d000 <ferror@plt+0x1b9a0>
  40c54c:	add	x21, x21, #0xdc8
  40c550:	sub	x20, x20, x21
  40c554:	mov	w22, w0
  40c558:	stp	x23, x24, [sp, #48]
  40c55c:	mov	x23, x1
  40c560:	mov	x24, x2
  40c564:	bl	4013a8 <memcpy@plt-0x38>
  40c568:	cmp	xzr, x20, asr #3
  40c56c:	b.eq	40c598 <ferror@plt+0xaf38>  // b.none
  40c570:	asr	x20, x20, #3
  40c574:	mov	x19, #0x0                   	// #0
  40c578:	ldr	x3, [x21, x19, lsl #3]
  40c57c:	mov	x2, x24
  40c580:	add	x19, x19, #0x1
  40c584:	mov	x1, x23
  40c588:	mov	w0, w22
  40c58c:	blr	x3
  40c590:	cmp	x20, x19
  40c594:	b.ne	40c578 <ferror@plt+0xaf18>  // b.any
  40c598:	ldp	x19, x20, [sp, #16]
  40c59c:	ldp	x21, x22, [sp, #32]
  40c5a0:	ldp	x23, x24, [sp, #48]
  40c5a4:	ldp	x29, x30, [sp], #64
  40c5a8:	ret
  40c5ac:	nop
  40c5b0:	ret
  40c5b4:	nop
  40c5b8:	adrp	x2, 41e000 <ferror@plt+0x1c9a0>
  40c5bc:	mov	x1, #0x0                   	// #0
  40c5c0:	ldr	x2, [x2, #336]
  40c5c4:	b	401480 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040c5c8 <.fini>:
  40c5c8:	stp	x29, x30, [sp, #-16]!
  40c5cc:	mov	x29, sp
  40c5d0:	ldp	x29, x30, [sp], #16
  40c5d4:	ret
