Core: MebX_Qsys_Project_m1_ddr2_memory_p0 - Instance: SOPC_INST|m1_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.098,0.659
"Bus Turnaround Time (Slow 900mV 85C Model)",5.438,--
"Core (Slow 900mV 85C Model)",0.351,0.091
"Core Recovery/Removal (Slow 900mV 85C Model)",0.677,0.445
"Read Capture (Slow 900mV 85C Model)",0.192,0.144
"Read Resync (Slow 900mV 85C Model)",2.808,5.255
"Write (Slow 900mV 85C Model)",-0.077,-0.077
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.09,0.709
"Bus Turnaround Time (Slow 900mV 0C Model)",5.464,--
"Core (Slow 900mV 0C Model)",0.591,0.138
"Core Recovery/Removal (Slow 900mV 0C Model)",0.959,0.431
"Read Capture (Slow 900mV 0C Model)",0.195,0.147
"Read Resync (Slow 900mV 0C Model)",2.825,5.298
"Write (Slow 900mV 0C Model)",-0.065,-0.065
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.064,0.867
"Bus Turnaround Time (Fast 900mV 0C Model)",5.517,--
"Core (Fast 900mV 0C Model)",0.697,0.147
"Core Recovery/Removal (Fast 900mV 0C Model)",2.269,0.256
"Read Capture (Fast 900mV 0C Model)",0.222,0.174
"Read Resync (Fast 900mV 0C Model)",3.235,5.727
"Write (Fast 900mV 0C Model)",-0.068,-0.068
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
