Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/finalsix/timerswitch/t_isim_beh.exe -prj D:/finalsix/timerswitch/t_beh.prj work.t 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/finalsix/timerswitch/timerswitch.vhd" into library work
Parsing VHDL file "D:/finalsix/timerswitch/t.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity timerswitch [timerswitch_default]
Compiling architecture behavior of entity t
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/finalsix/timerswitch/t_isim_beh.exe
Fuse Memory Usage: 33484 KB
Fuse CPU Usage: 484 ms
