<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : fpga_manager_streaming</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : fpga_manager_streaming</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r.html">Component : ALT_NOC_FW_L4_SYS_SCR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Per-Master Security bit for fpga_manager_streaming</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0</a> </td></tr>
<tr>
<td align="left">[7:1] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA</a> </td></tr>
<tr>
<td align="left">[23:9] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP</a> </td></tr>
<tr>
<td align="left">[31:25] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : mpu_m0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp53ba9bb9b35a59368d849febdf2aa913"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0"></a></p>
<p>Security bit configuration for transactions from mpu_m0 to fpga_manager_streaming. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0df4e79b5577323678aff86be3dc42e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga0df4e79b5577323678aff86be3dc42e1">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga0df4e79b5577323678aff86be3dc42e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6654b498c1dd542c8a44d475c2f19ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#gac6654b498c1dd542c8a44d475c2f19ba">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac6654b498c1dd542c8a44d475c2f19ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734fad538c8486483bc426a3b393cde7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga734fad538c8486483bc426a3b393cde7">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga734fad538c8486483bc426a3b393cde7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54d599c1a2473ffb1b6fa3a3aa6d6d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#gac54d599c1a2473ffb1b6fa3a3aa6d6d8">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gac54d599c1a2473ffb1b6fa3a3aa6d6d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b614198726023edaa75eccd3836358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga72b614198726023edaa75eccd3836358">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga72b614198726023edaa75eccd3836358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6458fef8e81f7ce7429003bffc4aa558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga6458fef8e81f7ce7429003bffc4aa558">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6458fef8e81f7ce7429003bffc4aa558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e57c00b8dd2415fe64e4984bf45ceb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga8e57c00b8dd2415fe64e4984bf45ceb9">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga8e57c00b8dd2415fe64e4984bf45ceb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460bdf37abfefabdc9ba95dc702c14b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga460bdf37abfefabdc9ba95dc702c14b7">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga460bdf37abfefabdc9ba95dc702c14b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : dma </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2c0125e5bf8d563133e70749c817140f"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA"></a></p>
<p>Security bit configuration for transactions from dma to fpga_manager_streaming. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2aa13a52b4dd39c8900dd10ef87784bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga2aa13a52b4dd39c8900dd10ef87784bf">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga2aa13a52b4dd39c8900dd10ef87784bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286f06a4e0a00416c2d21fb7a255c051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga286f06a4e0a00416c2d21fb7a255c051">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga286f06a4e0a00416c2d21fb7a255c051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32857efd41c0f2404343f642e8da8f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga32857efd41c0f2404343f642e8da8f5f">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga32857efd41c0f2404343f642e8da8f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421c74842ee388ea5b24d117c0a16e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga421c74842ee388ea5b24d117c0a16e04">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga421c74842ee388ea5b24d117c0a16e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7766e34eec2e0313aa7bd8a63539098a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga7766e34eec2e0313aa7bd8a63539098a">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga7766e34eec2e0313aa7bd8a63539098a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63489149d48bf00e05f2b730bc501809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga63489149d48bf00e05f2b730bc501809">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga63489149d48bf00e05f2b730bc501809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54be49c1d80ec6dced0f4c47e292299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#gab54be49c1d80ec6dced0f4c47e292299">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:gab54be49c1d80ec6dced0f4c47e292299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa94f5c6da8a47b66c35efd80f5dbd080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#gaa94f5c6da8a47b66c35efd80f5dbd080">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gaa94f5c6da8a47b66c35efd80f5dbd080"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ahb_ap </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp79d91e3cfbb8fbf6abc43d2282f8056d"></a><a class="anchor" id="ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP"></a></p>
<p>Security bit configuration for transactions from ahb_ap to fpga_manager_streaming. When cleared (0), only Secure transactions are allowed. When set (1), both Secure and Non-Secure transactions are allowed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga830811a348b7ab64e4d6eb067d35fb49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga830811a348b7ab64e4d6eb067d35fb49">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga830811a348b7ab64e4d6eb067d35fb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3d75bd142852daa0d9d934a02de5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga5d3d75bd142852daa0d9d934a02de5fa">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_MSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga5d3d75bd142852daa0d9d934a02de5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga317ded45d3caffabc3d843b7993b072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga317ded45d3caffabc3d843b7993b072f">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga317ded45d3caffabc3d843b7993b072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad792360a70666c356db8f6e0ba1f1127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#gad792360a70666c356db8f6e0ba1f1127">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_SET_MSK</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:gad792360a70666c356db8f6e0ba1f1127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49b8b42fd8de00f62ccaaf229cf45ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#gad49b8b42fd8de00f62ccaaf229cf45ae">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_CLR_MSK</a>&#160;&#160;&#160;0xfeffffff</td></tr>
<tr class="separator:gad49b8b42fd8de00f62ccaaf229cf45ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7506c2dfb47a1fe54497f7e9f2e54abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga7506c2dfb47a1fe54497f7e9f2e54abd">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7506c2dfb47a1fe54497f7e9f2e54abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa932ccb1437affd5d8ec7d6de724389e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#gaa932ccb1437affd5d8ec7d6de724389e">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gaa932ccb1437affd5d8ec7d6de724389e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c450f7c771aa9dcf7cbad6a06b58976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga1c450f7c771aa9dcf7cbad6a06b58976">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td></tr>
<tr class="separator:ga1c450f7c771aa9dcf7cbad6a06b58976"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g__s">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2f4ce585a2c468f27a76e9fe4fc225ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga2f4ce585a2c468f27a76e9fe4fc225ce">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga2f4ce585a2c468f27a76e9fe4fc225ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598ed4108a1f64b1430f2e0abd0b32d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga598ed4108a1f64b1430f2e0abd0b32d2">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_OFST</a>&#160;&#160;&#160;0x74</td></tr>
<tr class="separator:ga598ed4108a1f64b1430f2e0abd0b32d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga402a70cd1d9a8a7f333a5bfedd64b3ac"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g__s">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga402a70cd1d9a8a7f333a5bfedd64b3ac">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_t</a></td></tr>
<tr class="separator:ga402a70cd1d9a8a7f333a5bfedd64b3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g__s" id="struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a242f849e09c1e416a2378053f4dcad2f"></a>uint32_t</td>
<td class="fieldname">
mpu_m0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a774fb529628d952368d735b87c820608"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa79bb5d3e617da3a344a76dc31e2b162"></a>uint32_t</td>
<td class="fieldname">
dma: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a38a04b660a3f987e4a258c927c98817d"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 15</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a12bc5864efc0efda410d0529a69a41b1"></a>uint32_t</td>
<td class="fieldname">
ahb_ap: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8cbfe73cb8cf79adb1da554081c424b6"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 7</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga0df4e79b5577323678aff86be3dc42e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac6654b498c1dd542c8a44d475c2f19ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga734fad538c8486483bc426a3b393cde7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac54d599c1a2473ffb1b6fa3a3aa6d6d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga72b614198726023edaa75eccd3836358"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6458fef8e81f7ce7429003bffc4aa558"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8e57c00b8dd2415fe64e4984bf45ceb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga460bdf37abfefabdc9ba95dc702c14b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_MPU_M0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2aa13a52b4dd39c8900dd10ef87784bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga286f06a4e0a00416c2d21fb7a255c051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga32857efd41c0f2404343f642e8da8f5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga421c74842ee388ea5b24d117c0a16e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7766e34eec2e0313aa7bd8a63539098a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga63489149d48bf00e05f2b730bc501809"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab54be49c1d80ec6dced0f4c47e292299"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa94f5c6da8a47b66c35efd80f5dbd080"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_DMA</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga830811a348b7ab64e4d6eb067d35fb49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5d3d75bd142852daa0d9d934a02de5fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_MSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga317ded45d3caffabc3d843b7993b072f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad792360a70666c356db8f6e0ba1f1127"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_SET_MSK&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad49b8b42fd8de00f62ccaaf229cf45ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_CLR_MSK&#160;&#160;&#160;0xfeffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7506c2dfb47a1fe54497f7e9f2e54abd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa932ccb1437affd5d8ec7d6de724389e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x01000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1c450f7c771aa9dcf7cbad6a06b58976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_AHB_AP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2f4ce585a2c468f27a76e9fe4fc225ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING</a> register. </p>

</div>
</div>
<a class="anchor" id="ga598ed4108a1f64b1430f2e0abd0b32d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_OFST&#160;&#160;&#160;0x74</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga402a70cd1d9a8a7f333a5bfedd64b3ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#struct_a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g__s">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_s</a> <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html#ga402a70cd1d9a8a7f333a5bfedd64b3ac">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___f_w___l4___s_y_s___s_c_r___f_p_g_a___m_a_n_a_g_e_r___s_t_r_e_a_m_i_n_g.html">ALT_NOC_FW_L4_SYS_SCR_FPGA_MANAGER_STREAMING</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
