#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Nov 11 02:56:08 2017
# Process ID: 402220
# Current directory: C:/Users/lixin/Desktop/MipsSingleCycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent399544 C:\Users\lixin\Desktop\MipsSingleCycleCPU\WithoutBlockDesign102022.xpr
# Log file: C:/Users/lixin/Desktop/MipsSingleCycleCPU/vivado.log
# Journal file: C:/Users/lixin/Desktop/MipsSingleCycleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.xpr
INFO: [Project 1-313] Project file moved from '/root/Desktop/WithoutBlockDesign102022' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.ip_user_files', nor could it be found using path 'C:/root/Desktop/WithoutBlockDesign102022/WithoutBlockDesign102022.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 828.277 ; gain = 33.598
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 1039.395 ; gain = 206.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:12]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALUControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (1#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALUControl.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALU.v:23]
WARNING: [Synth 8-3848] Net ALU_Output_Result in module/entity ALU does not have driver. [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALU.v:27]
WARNING: [Synth 8-3848] Net ALU_Output_Sign in module/entity ALU does not have driver. [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALU.v:29]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Add32' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Add32' (3#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32.v:23]
INFO: [Synth 8-638] synthesizing module 'Add32_With_4' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32_With_4.v:23]
INFO: [Synth 8-256] done synthesizing module 'Add32_With_4' (4#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32_With_4.v:23]
INFO: [Synth 8-638] synthesizing module 'BranchControl' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'BranchControl' (5#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:23]
INFO: [Synth 8-256] done synthesizing module 'Control' (6#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMem' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/DataMem.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataMem' (7#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/DataMem.v:23]
WARNING: [Synth 8-350] instance 'DataMem_0' of module 'DataMem' requires 6 connections, but only 5 given [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:86]
INFO: [Synth 8-638] synthesizing module 'InstrMem' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/InstrMem.v:23]
INFO: [Synth 8-256] done synthesizing module 'InstrMem' (8#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/InstrMem.v:23]
INFO: [Synth 8-638] synthesizing module 'JumpAddrGen' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/JumpAddrGen.v:23]
INFO: [Synth 8-256] done synthesizing module 'JumpAddrGen' (9#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/JumpAddrGen.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux32' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Mux32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux32' (10#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Mux32.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'Mux_Input_1' does not match port width (32) of module 'Mux32' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:107]
WARNING: [Synth 8-689] width (5) of port connection 'Mux_Input_2' does not match port width (32) of module 'Mux32' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:108]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (11#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (12#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:23]
WARNING: [Synth 8-350] instance 'RegFile_0' of module 'RegFile' requires 8 connections, but only 7 given [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:130]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ShiftLeft2.v:23]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (13#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ShiftLeft2.v:23]
WARNING: [Synth 8-689] width (26) of port connection 'SL2_Input' does not match port width (32) of module 'ShiftLeft2' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:139]
INFO: [Synth 8-638] synthesizing module 'SignExt' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/SignExt.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignExt' (14#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/SignExt.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'Input_16' does not match port width (16) of module 'SignExt' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:149]
WARNING: [Synth 8-3848] Net CLK_in in module/entity top does not have driver. [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3848] Net Control_0_Clear in module/entity top does not have driver. [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:127]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:12]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[31]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[30]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[29]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[28]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[27]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[26]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[25]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[24]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[23]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[22]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[21]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[20]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[19]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[18]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[17]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[16]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[15]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[14]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[13]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[12]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[11]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[10]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[9]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[8]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[7]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[6]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[5]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[4]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[3]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[2]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[1]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[0]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Sign
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Control_in[3]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Control_in[2]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Control_in[1]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Control_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1107.105 ; gain = 273.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1107.105 ; gain = 273.777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:32 ; elapsed = 00:01:20 . Memory (MB): peak = 1635.656 ; gain = 802.328
34 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:20 . Memory (MB): peak = 1635.656 ; gain = 802.328
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1697.508 ; gain = 9.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:12]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALUControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (1#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALUControl.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALU.v:23]
WARNING: [Synth 8-3848] Net ALU_Output_Result in module/entity ALU does not have driver. [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALU.v:27]
WARNING: [Synth 8-3848] Net ALU_Output_Sign in module/entity ALU does not have driver. [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALU.v:29]
INFO: [Synth 8-256] done synthesizing module 'ALU' (2#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'Add32' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Add32' (3#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32.v:23]
INFO: [Synth 8-638] synthesizing module 'Add32_With_4' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32_With_4.v:23]
INFO: [Synth 8-256] done synthesizing module 'Add32_With_4' (4#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Add32_With_4.v:23]
INFO: [Synth 8-638] synthesizing module 'BranchControl' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'BranchControl' (5#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/BranchControl.v:23]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:23]
INFO: [Synth 8-256] done synthesizing module 'Control' (6#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'DataMem' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/DataMem.v:23]
INFO: [Synth 8-256] done synthesizing module 'DataMem' (7#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/DataMem.v:23]
INFO: [Synth 8-638] synthesizing module 'InstrMem' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/InstrMem.v:23]
INFO: [Synth 8-256] done synthesizing module 'InstrMem' (8#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/InstrMem.v:23]
INFO: [Synth 8-638] synthesizing module 'JumpAddrGen' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/JumpAddrGen.v:23]
INFO: [Synth 8-256] done synthesizing module 'JumpAddrGen' (9#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/JumpAddrGen.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux32' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Mux32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Mux32' (10#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/Mux32.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'Mux_Input_1' does not match port width (32) of module 'Mux32' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:110]
WARNING: [Synth 8-689] width (5) of port connection 'Mux_Input_2' does not match port width (32) of module 'Mux32' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:111]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (11#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'RegFile' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (12#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/RegFile.v:23]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ShiftLeft2.v:23]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (13#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/ShiftLeft2.v:23]
WARNING: [Synth 8-689] width (26) of port connection 'SL2_Input' does not match port width (32) of module 'ShiftLeft2' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:148]
INFO: [Synth 8-638] synthesizing module 'SignExt' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/SignExt.v:23]
INFO: [Synth 8-256] done synthesizing module 'SignExt' (14#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/imports/new/SignExt.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'Input_16' does not match port width (16) of module 'SignExt' [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:158]
WARNING: [Synth 8-3848] Net Clear_top in module/entity top does not have driver. [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-3848] Net CLK_top in module/entity top does not have driver. [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/lixin/Desktop/MipsSingleCycleCPU/WithoutBlockDesign102022.srcs/sources_1/new/top.v:12]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[31]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[30]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[29]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[28]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[27]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[26]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[25]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[24]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[23]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[22]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[21]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[20]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[19]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[18]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[17]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[16]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[15]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[14]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[13]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[12]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[11]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[10]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[9]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[8]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[7]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[6]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[5]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[4]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[3]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[2]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[1]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Result[0]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Output_Sign
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Control_in[3]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Control_in[2]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Control_in[1]
WARNING: [Synth 8-3331] design ALU has unconnected port ALU_Control_in[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1752.141 ; gain = 64.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1752.141 ; gain = 64.270
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:11 . Memory (MB): peak = 1752.141 ; gain = 64.270
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 11 12:45:04 2017...
