0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_3/lab6_1_3.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/imports/lab6/GenerateClock.v,1541677725,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/simple_one_bit_serial_shift_register_behavior.v,,GenerateClock,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/new/simple_one_bit_serial_shift_register_behavior_tb.v,1541681664,verilog,,,,simple_one_bit_serial_shift_register_behavior_tb,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_3/lab6_1_3.srcs/sources_1/new/simple_one_bit_serial_shift_register_behavior.v,1541682188,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab6/lab6_1_3/lab6_1_3.srcs/sim_1/new/simple_one_bit_serial_shift_register_behavior_tb.v,,simple_one_bit_serial_shift_register_behavior,,,,,,,,
