{"vcs1":{"timestamp_begin":1681425759.021181915, "rt":1.09, "ut":0.23, "st":0.16}}
{"vcselab":{"timestamp_begin":1681425760.152957003, "rt":1.21, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681425761.386654798, "rt":0.46, "ut":0.06, "st":0.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681425758.728964730}
{"VCS_COMP_START_TIME": 1681425758.728964730}
{"VCS_COMP_END_TIME": 1681425762.363896724}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339996}}
{"stitch_vcselab": {"peak_mem": 238988}}
