{
  "module_name": "panel-himax-hx8394.c",
  "hash_id": "266c43acc1edefa26b6c3eb7264c9fd9e950cbd10357290374beb8a3d8cc132d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/panel/panel-himax-hx8394.c",
  "human_readable_source": "\n \n\n#include <linux/delay.h>\n#include <linux/gpio/consumer.h>\n#include <linux/media-bus-format.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/regulator/consumer.h>\n\n#include <video/mipi_display.h>\n\n#include <drm/drm_mipi_dsi.h>\n#include <drm/drm_modes.h>\n#include <drm/drm_panel.h>\n\n#define DRV_NAME \"panel-himax-hx8394\"\n\n \n#define HX8394_CMD_SETSEQUENCE\t  0xb0\n#define HX8394_CMD_SETPOWER\t  0xb1\n#define HX8394_CMD_SETDISP\t  0xb2\n#define HX8394_CMD_SETCYC\t  0xb4\n#define HX8394_CMD_SETVCOM\t  0xb6\n#define HX8394_CMD_SETTE\t  0xb7\n#define HX8394_CMD_SETSENSOR\t  0xb8\n#define HX8394_CMD_SETEXTC\t  0xb9\n#define HX8394_CMD_SETMIPI\t  0xba\n#define HX8394_CMD_SETOTP\t  0xbb\n#define HX8394_CMD_SETREGBANK\t  0xbd\n#define HX8394_CMD_UNKNOWN1\t  0xc0\n#define HX8394_CMD_SETDGCLUT\t  0xc1\n#define HX8394_CMD_SETID\t  0xc3\n#define HX8394_CMD_SETDDB\t  0xc4\n#define HX8394_CMD_UNKNOWN2\t  0xc6\n#define HX8394_CMD_SETCABC\t  0xc9\n#define HX8394_CMD_SETCABCGAIN\t  0xca\n#define HX8394_CMD_SETPANEL\t  0xcc\n#define HX8394_CMD_SETOFFSET\t  0xd2\n#define HX8394_CMD_SETGIP0\t  0xd3\n#define HX8394_CMD_UNKNOWN3\t  0xd4\n#define HX8394_CMD_SETGIP1\t  0xd5\n#define HX8394_CMD_SETGIP2\t  0xd6\n#define HX8394_CMD_SETGPO\t  0xd6\n#define HX8394_CMD_SETSCALING\t  0xdd\n#define HX8394_CMD_SETIDLE\t  0xdf\n#define HX8394_CMD_SETGAMMA\t  0xe0\n#define HX8394_CMD_SETCHEMODE_DYN 0xe4\n#define HX8394_CMD_SETCHE\t  0xe5\n#define HX8394_CMD_SETCESEL\t  0xe6\n#define HX8394_CMD_SET_SP_CMD\t  0xe9\n#define HX8394_CMD_SETREADINDEX\t  0xfe\n#define HX8394_CMD_GETSPIREAD\t  0xff\n\nstruct hx8394 {\n\tstruct device *dev;\n\tstruct drm_panel panel;\n\tstruct gpio_desc *reset_gpio;\n\tstruct regulator *vcc;\n\tstruct regulator *iovcc;\n\tbool prepared;\n\n\tconst struct hx8394_panel_desc *desc;\n};\n\nstruct hx8394_panel_desc {\n\tconst struct drm_display_mode *mode;\n\tunsigned int lanes;\n\tunsigned long mode_flags;\n\tenum mipi_dsi_pixel_format format;\n\tint (*init_sequence)(struct hx8394 *ctx);\n};\n\nstatic inline struct hx8394 *panel_to_hx8394(struct drm_panel *panel)\n{\n\treturn container_of(panel, struct hx8394, panel);\n}\n\nstatic int hsd060bhw4_init_sequence(struct hx8394 *ctx)\n{\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETEXTC,\n\t\t\t       0xff, 0x83, 0x94);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETPOWER,\n\t\t\t       0x48, 0x11, 0x71, 0x09, 0x32, 0x24, 0x71, 0x31, 0x55, 0x30);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETMIPI,\n\t\t\t       0x63, 0x03, 0x68, 0x6b, 0xb2, 0xc0);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETDISP,\n\t\t\t       0x00, 0x80, 0x78, 0x0c, 0x07);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETCYC,\n\t\t\t       0x12, 0x63, 0x12, 0x63, 0x12, 0x63, 0x01, 0x0c, 0x7c, 0x55,\n\t\t\t       0x00, 0x3f, 0x12, 0x6b, 0x12, 0x6b, 0x12, 0x6b, 0x01, 0x0c,\n\t\t\t       0x7c);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETGIP0,\n\t\t\t       0x00, 0x00, 0x00, 0x00, 0x3c, 0x1c, 0x00, 0x00, 0x32, 0x10,\n\t\t\t       0x09, 0x00, 0x09, 0x32, 0x15, 0xad, 0x05, 0xad, 0x32, 0x00,\n\t\t\t       0x00, 0x00, 0x00, 0x37, 0x03, 0x0b, 0x0b, 0x37, 0x00, 0x00,\n\t\t\t       0x00, 0x0c, 0x40);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETGIP1,\n\t\t\t       0x19, 0x19, 0x18, 0x18, 0x1b, 0x1b, 0x1a, 0x1a, 0x00, 0x01,\n\t\t\t       0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x20, 0x21, 0x18, 0x18,\n\t\t\t       0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n\t\t\t       0x24, 0x25, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n\t\t\t       0x18, 0x18, 0x18, 0x18, 0x18, 0x18);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETGIP2,\n\t\t\t       0x18, 0x18, 0x19, 0x19, 0x1b, 0x1b, 0x1a, 0x1a, 0x07, 0x06,\n\t\t\t       0x05, 0x04, 0x03, 0x02, 0x01, 0x00, 0x25, 0x24, 0x18, 0x18,\n\t\t\t       0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n\t\t\t       0x21, 0x20, 0x18, 0x18, 0x18, 0x18, 0x18, 0x18,\n\t\t\t       0x18, 0x18, 0x18, 0x18, 0x18, 0x18);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETGAMMA,\n\t\t\t       0x00, 0x04, 0x0c, 0x12, 0x14, 0x18, 0x1a, 0x18, 0x31, 0x3f,\n\t\t\t       0x4d, 0x4c, 0x54, 0x65, 0x6b, 0x70, 0x7f, 0x82, 0x7e, 0x8a,\n\t\t\t       0x99, 0x4a, 0x48, 0x49, 0x4b, 0x4a, 0x4c, 0x4b, 0x7f, 0x00,\n\t\t\t       0x04, 0x0c, 0x11, 0x13, 0x17, 0x1a, 0x18, 0x31,\n\t\t\t       0x3f, 0x4d, 0x4c, 0x54, 0x65, 0x6b, 0x70, 0x7f,\n\t\t\t       0x82, 0x7e, 0x8a, 0x99, 0x4a, 0x48, 0x49, 0x4b,\n\t\t\t       0x4a, 0x4c, 0x4b, 0x7f);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETPANEL,\n\t\t\t       0x0b);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_UNKNOWN1,\n\t\t\t       0x1f, 0x31);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETVCOM,\n\t\t\t       0x7d, 0x7d);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_UNKNOWN3,\n\t\t\t       0x02);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETREGBANK,\n\t\t\t       0x01);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETPOWER,\n\t\t\t       0x00);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_SETREGBANK,\n\t\t\t       0x00);\n\n\t \n\tmipi_dsi_dcs_write_seq(dsi, HX8394_CMD_UNKNOWN3,\n\t\t\t       0xed);\n\n\treturn 0;\n}\n\nstatic const struct drm_display_mode hsd060bhw4_mode = {\n\t.hdisplay    = 720,\n\t.hsync_start = 720 + 40,\n\t.hsync_end   = 720 + 40 + 46,\n\t.htotal\t     = 720 + 40 + 46 + 40,\n\t.vdisplay    = 1440,\n\t.vsync_start = 1440 + 9,\n\t.vsync_end   = 1440 + 9 + 7,\n\t.vtotal\t     = 1440 + 9 + 7 + 7,\n\t.clock\t     = 74250,\n\t.flags\t     = DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC,\n\t.width_mm    = 68,\n\t.height_mm   = 136,\n};\n\nstatic const struct hx8394_panel_desc hsd060bhw4_desc = {\n\t.mode = &hsd060bhw4_mode,\n\t.lanes = 4,\n\t.mode_flags = MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST,\n\t.format = MIPI_DSI_FMT_RGB888,\n\t.init_sequence = hsd060bhw4_init_sequence,\n};\n\nstatic int hx8394_enable(struct drm_panel *panel)\n{\n\tstruct hx8394 *ctx = panel_to_hx8394(panel);\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\tint ret;\n\n\tret = ctx->desc->init_sequence(ctx);\n\tif (ret) {\n\t\tdev_err(ctx->dev, \"Panel init sequence failed: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = mipi_dsi_dcs_exit_sleep_mode(dsi);\n\tif (ret) {\n\t\tdev_err(ctx->dev, \"Failed to exit sleep mode: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\t \n\tmsleep(120);\n\n\tret = mipi_dsi_dcs_set_display_on(dsi);\n\tif (ret) {\n\t\tdev_err(ctx->dev, \"Failed to turn on the display: %d\\n\", ret);\n\t\tgoto sleep_in;\n\t}\n\n\treturn 0;\n\nsleep_in:\n\t \n\tret = mipi_dsi_dcs_enter_sleep_mode(dsi);\n\tif (!ret)\n\t\tmsleep(50);\n\n\treturn ret;\n}\n\nstatic int hx8394_disable(struct drm_panel *panel)\n{\n\tstruct hx8394 *ctx = panel_to_hx8394(panel);\n\tstruct mipi_dsi_device *dsi = to_mipi_dsi_device(ctx->dev);\n\tint ret;\n\n\tret = mipi_dsi_dcs_enter_sleep_mode(dsi);\n\tif (ret) {\n\t\tdev_err(ctx->dev, \"Failed to enter sleep mode: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tmsleep(50);  \n\n\treturn 0;\n}\n\nstatic int hx8394_unprepare(struct drm_panel *panel)\n{\n\tstruct hx8394 *ctx = panel_to_hx8394(panel);\n\n\tif (!ctx->prepared)\n\t\treturn 0;\n\n\tgpiod_set_value_cansleep(ctx->reset_gpio, 1);\n\n\tregulator_disable(ctx->iovcc);\n\tregulator_disable(ctx->vcc);\n\n\tctx->prepared = false;\n\n\treturn 0;\n}\n\nstatic int hx8394_prepare(struct drm_panel *panel)\n{\n\tstruct hx8394 *ctx = panel_to_hx8394(panel);\n\tint ret;\n\n\tif (ctx->prepared)\n\t\treturn 0;\n\n\tgpiod_set_value_cansleep(ctx->reset_gpio, 1);\n\n\tret = regulator_enable(ctx->vcc);\n\tif (ret) {\n\t\tdev_err(ctx->dev, \"Failed to enable vcc supply: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = regulator_enable(ctx->iovcc);\n\tif (ret) {\n\t\tdev_err(ctx->dev, \"Failed to enable iovcc supply: %d\\n\", ret);\n\t\tgoto disable_vcc;\n\t}\n\n\tgpiod_set_value_cansleep(ctx->reset_gpio, 0);\n\n\tmsleep(180);\n\n\tctx->prepared = true;\n\n\treturn 0;\n\ndisable_vcc:\n\tgpiod_set_value_cansleep(ctx->reset_gpio, 1);\n\tregulator_disable(ctx->vcc);\n\treturn ret;\n}\n\nstatic int hx8394_get_modes(struct drm_panel *panel,\n\t\t\t    struct drm_connector *connector)\n{\n\tstruct hx8394 *ctx = panel_to_hx8394(panel);\n\tstruct drm_display_mode *mode;\n\n\tmode = drm_mode_duplicate(connector->dev, ctx->desc->mode);\n\tif (!mode) {\n\t\tdev_err(ctx->dev, \"Failed to add mode %ux%u@%u\\n\",\n\t\t\tctx->desc->mode->hdisplay, ctx->desc->mode->vdisplay,\n\t\t\tdrm_mode_vrefresh(ctx->desc->mode));\n\t\treturn -ENOMEM;\n\t}\n\n\tdrm_mode_set_name(mode);\n\n\tmode->type = DRM_MODE_TYPE_DRIVER | DRM_MODE_TYPE_PREFERRED;\n\tconnector->display_info.width_mm = mode->width_mm;\n\tconnector->display_info.height_mm = mode->height_mm;\n\tdrm_mode_probed_add(connector, mode);\n\n\treturn 1;\n}\n\nstatic const struct drm_panel_funcs hx8394_drm_funcs = {\n\t.disable   = hx8394_disable,\n\t.unprepare = hx8394_unprepare,\n\t.prepare   = hx8394_prepare,\n\t.enable\t   = hx8394_enable,\n\t.get_modes = hx8394_get_modes,\n};\n\nstatic int hx8394_probe(struct mipi_dsi_device *dsi)\n{\n\tstruct device *dev = &dsi->dev;\n\tstruct hx8394 *ctx;\n\tint ret;\n\n\tctx = devm_kzalloc(dev, sizeof(*ctx), GFP_KERNEL);\n\tif (!ctx)\n\t\treturn -ENOMEM;\n\n\tctx->reset_gpio = devm_gpiod_get(dev, \"reset\", GPIOD_OUT_HIGH);\n\tif (IS_ERR(ctx->reset_gpio))\n\t\treturn dev_err_probe(dev, PTR_ERR(ctx->reset_gpio),\n\t\t\t\t     \"Failed to get reset gpio\\n\");\n\n\tmipi_dsi_set_drvdata(dsi, ctx);\n\n\tctx->dev = dev;\n\tctx->desc = of_device_get_match_data(dev);\n\n\tdsi->mode_flags = ctx->desc->mode_flags;\n\tdsi->format = ctx->desc->format;\n\tdsi->lanes = ctx->desc->lanes;\n\n\tctx->vcc = devm_regulator_get(dev, \"vcc\");\n\tif (IS_ERR(ctx->vcc))\n\t\treturn dev_err_probe(dev, PTR_ERR(ctx->vcc),\n\t\t\t\t     \"Failed to request vcc regulator\\n\");\n\n\tctx->iovcc = devm_regulator_get(dev, \"iovcc\");\n\tif (IS_ERR(ctx->iovcc))\n\t\treturn dev_err_probe(dev, PTR_ERR(ctx->iovcc),\n\t\t\t\t     \"Failed to request iovcc regulator\\n\");\n\n\tdrm_panel_init(&ctx->panel, dev, &hx8394_drm_funcs,\n\t\t       DRM_MODE_CONNECTOR_DSI);\n\n\tret = drm_panel_of_backlight(&ctx->panel);\n\tif (ret)\n\t\treturn ret;\n\n\tdrm_panel_add(&ctx->panel);\n\n\tret = mipi_dsi_attach(dsi);\n\tif (ret < 0) {\n\t\tdev_err_probe(dev, ret, \"mipi_dsi_attach failed\\n\");\n\t\tdrm_panel_remove(&ctx->panel);\n\t\treturn ret;\n\t}\n\n\tdev_dbg(dev, \"%ux%u@%u %ubpp dsi %udl - ready\\n\",\n\t\tctx->desc->mode->hdisplay, ctx->desc->mode->vdisplay,\n\t\tdrm_mode_vrefresh(ctx->desc->mode),\n\t\tmipi_dsi_pixel_format_to_bpp(dsi->format), dsi->lanes);\n\n\treturn 0;\n}\n\nstatic void hx8394_shutdown(struct mipi_dsi_device *dsi)\n{\n\tstruct hx8394 *ctx = mipi_dsi_get_drvdata(dsi);\n\tint ret;\n\n\tret = drm_panel_disable(&ctx->panel);\n\tif (ret < 0)\n\t\tdev_err(&dsi->dev, \"Failed to disable panel: %d\\n\", ret);\n\n\tret = drm_panel_unprepare(&ctx->panel);\n\tif (ret < 0)\n\t\tdev_err(&dsi->dev, \"Failed to unprepare panel: %d\\n\", ret);\n}\n\nstatic void hx8394_remove(struct mipi_dsi_device *dsi)\n{\n\tstruct hx8394 *ctx = mipi_dsi_get_drvdata(dsi);\n\tint ret;\n\n\thx8394_shutdown(dsi);\n\n\tret = mipi_dsi_detach(dsi);\n\tif (ret < 0)\n\t\tdev_err(&dsi->dev, \"Failed to detach from DSI host: %d\\n\", ret);\n\n\tdrm_panel_remove(&ctx->panel);\n}\n\nstatic const struct of_device_id hx8394_of_match[] = {\n\t{ .compatible = \"hannstar,hsd060bhw4\", .data = &hsd060bhw4_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, hx8394_of_match);\n\nstatic struct mipi_dsi_driver hx8394_driver = {\n\t.probe\t= hx8394_probe,\n\t.remove = hx8394_remove,\n\t.shutdown = hx8394_shutdown,\n\t.driver = {\n\t\t.name = DRV_NAME,\n\t\t.of_match_table = hx8394_of_match,\n\t},\n};\nmodule_mipi_dsi_driver(hx8394_driver);\n\nMODULE_AUTHOR(\"Kamil Trzci\u0144ski <ayufan@ayufan.eu>\");\nMODULE_DESCRIPTION(\"DRM driver for Himax HX8394 based MIPI DSI panels\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}