\hypertarget{group___r_c_c___clock___sleep___enable___disable___status}{}\doxysection{AHB/\+APB Peripheral Clock Sleep Enable Disable Status}
\label{group___r_c_c___clock___sleep___enable___disable___status}\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}


Get the enable or disable status of the AHB/\+APB peripheral clock during Low Power (Sleep) mode.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga968fb378568454a2913e11a238131ae4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaefc08586153c9d0366dfdf1e93f2c5b7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b844a2264697793856c637cd6931f37}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+AXILPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga2efc49cf2ff318aa9ce6300b77b01a6c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga39511ffeafa47299604652cb2603e519}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga65777dbcb6c89e0cc94790283c904915}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga027c46509182e700d0dd1251ad22c3b9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga128288d28764549562747b707cd2428e}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DTCMLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaffd54b2e17f88a7dbf9f3d30c728d8f1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga8d69e2d620f4a3ec7123068d5bf4bc53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934a7c19bd6f6b34941058c5c3552b91}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga279241e2312097f8ca4030331cbc45aa}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9567cabb8058c53bae64ed4b77c05dd}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gabfca340e2266b35f9eb8bda9f24fb272}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gae5f9c8d570ca5ce52bd3d1766ad96265}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga91d9bb261e4eb51ae5c83276ca94ba9e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga9be4e7cb3610f3242eedb2c38f05cafe}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaaaf7c0b082ec2d976c4ac33c4f1fd461}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gab2fca3cfeeeb50539e2c5702cff4d719}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50c0506b1014d89224933c6c42e6f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga6696a0a055bb4707b05e237c8a10334b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc004ecb0a2950100a062cda47586f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gac60e430f28a40aecfc376ad9c00e94f5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga9342ae94bf90d2c966e75214755c2a20}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d927cfb1d110133bd64989b216a375}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga06858d9e8310f1d9d2763472d37e9d9c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gacf8d2f4a34aa0308700e92acc535e992}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b844a2264697793856c637cd6931f37}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+AXILPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga80892166d5a107df14d2420859bbd4e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga78941ee33c71aa732c6e865048574d37}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gabdd24f8df73719bdebf692b490e57cd3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga96f30a32ec59f6043743e8cf692ec0e9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga128288d28764549562747b707cd2428e}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DTCMLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaef7e3ef7b34fec8e351c0d35a0c0b914}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gafbf2bdc7f1694ec4d193c0a3d729dd3c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934a7c19bd6f6b34941058c5c3552b91}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga5a248f5fa1b10b3bae1f840395d52812}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9567cabb8058c53bae64ed4b77c05dd}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gafb90a4c788e0b1e1dee61e462ada7f17}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga2eac033c5d40d9e6eda85985322ece6f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga4dd6a13690da372d5ea52476d0f972c8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gafdc54fb0d223358257ea5c9f2d9c2db6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaf8ff1048471b8b380eed743946d73b73}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gac1d248974d2d16be159c52beb41bb648}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50c0506b1014d89224933c6c42e6f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga965ed6d910633d0f9006e287f96bbc68}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc004ecb0a2950100a062cda47586f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gae53e66bfd35d315af80f7d33a811de7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaa36c8ec6073b3e4c1f6ddf5c21bd66da}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d927cfb1d110133bd64989b216a375}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga536dc31ed0e24ad8b82f5b8c2a920b42}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gac7b5c1c60774ca2af36591d897eb352b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gae909235d04d1d7f80c39ce1f1f7c1ca9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga024f17028026c6c954378beeb1deca10}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga48c04810c9a18c1a80f14361b3c421c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gab0219202590eeb28176221cfdfdb0a36}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga6045813cfc84282f250adc5fbc24e394}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76aaaa1c617dd27ca243aa76d447d9d1}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+QSPILPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga54b93ecc117368deda75a46dd019df49}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76aaaa1c617dd27ca243aa76d447d9d1}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+QSPILPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaf38181befdeecf6a61c03885d3645bf1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gabe8c0a343d9bb288dae09aadbab028a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga57a6fc55a53a8c9d8cc0303ec5d7177e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaa32ba6dea54de9af4f8f9eaadbd90df8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga8d5d8a349946a4c0698d754ee107c3cf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gab1c825aefb8ae4ab199150ce061e7a8e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7867dc2695855fa9084a13d06a4299f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gac4317d5e98fb245f87ecea642732c7fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b47fde44967a5a600a042398a9cf3c6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga800d326a63101506b52340cc38990f8c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9897d5f0033623a05997ca222d3a132b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaa280dfb85ebcc1d58d93cb9ced93a86f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd1af8912fedadb9edead5b31167a310}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaffbc4ed076ab667f6d48b734a8d2220e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe553b52172fc5c5423f5d5e11a145f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gad6ee3d390b2b2748575725f5b0c42cfc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga817817bac995cdace960abeeea6a26b6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga91dc6d0fdf5c1c70158336df3bf5e097}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga998cffc84c7d5866a7e4cfae1f764327}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11baa29f4e6d122dabdd54c6b4be052}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga5504a1aef7fbc81176238cc55e180e61}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88fe1e9cf93caa4e02de35e92e55834d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga02d346b69a45b942d0e7eeb5e31d597b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de908135d9c9e74c598f7bf1e88fb34}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga39a3efabea0fb3cffae7be7726dd668e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaffe9902aa539eca59920b6b165bd1c71}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaae09cbe8d45bdf89178a4adfed223f4b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga505f485ab0cbc82525211be50fc4b9af}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93b42a94b988f4a03bed9ea78b4519}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gad97aab0cffdef7edd52e48e0e5bef9dc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga50fe316bea792eb1ae49c13445496193}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880ef558dbbf424fb90c409b04c48226}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART7\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga2ae6d306df3dcdc37c26446506f948c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97752f7c9da5bfb81da7f1724b5e3192}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART8\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga0a89c97a19d5057d710e475ff24b71ec}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gade73c47dc34e5841b826a0e641220801}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaa138ce5c7fcfcfd42726b03e7de02c41}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaae1f723dc4b64657e58112c53514e8bc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaafa07cf3cfeac5be4071e52201dfcc7d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga64c55482f4bb2cdb236796b18c28d786}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7867dc2695855fa9084a13d06a4299f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga5cc99570c53f54e236d951d4e00525ee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b47fde44967a5a600a042398a9cf3c6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gab81e27646b973bb95acac933c79c4522}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9897d5f0033623a05997ca222d3a132b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gad93c4faee8e545c41c29bdf53aa866a6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd1af8912fedadb9edead5b31167a310}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga4b5d0c823a0efc995389abaa7e8bef4a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe553b52172fc5c5423f5d5e11a145f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga38ba0cbb661739ca615881f2ecfcd1c4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga1cb97681bfd048c5adda494d33b18392}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gad83f4e02928278fc0d9373020a82f4e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gad5c5c2cf7612ea68ae679de26f0bc26e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11baa29f4e6d122dabdd54c6b4be052}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaf8226e0579e9204a426d86d21e6c1ee0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88fe1e9cf93caa4e02de35e92e55834d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gab5d9590d92d52ff1aaa141bc565c6f84}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de908135d9c9e74c598f7bf1e88fb34}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga133208873edc0be1774bf4f3c224a2ac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga901cecc03cce495d9f01a7228a3bce1c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga06401c2fc03285cb8a484569d0ec2f3a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaeee7db1bdbc5961b955b9530a15e0545}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93b42a94b988f4a03bed9ea78b4519}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga12790e0adb572f2cd2c1b643906aa377}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga0b97aa0da40ed7519b3ddeb8267cccd8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880ef558dbbf424fb90c409b04c48226}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART7\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaf2de27f622cf9f740a925dcf1b533bdd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97752f7c9da5bfb81da7f1724b5e3192}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART8\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga0b265851c7557da6b372ff462819caa9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga9a9f2ce9884285efd81f5fa66242cc9f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga1059a391a514543547809a524b4cdf0d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga7699273dbae6749ce8debf9971c72ffc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gaf477ab254684bdedec1dd28ddd7585ed}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga095fae973278057aca5c989eb325ac61}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d578d9d9a12e3f0b4246e196040c13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gadbde7fb4a644ed42f33f415902711d6b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c8300ba9b1ce9b14fc8e0f3ec4c127}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga8669fae9cd9180844501db82f72f3b4f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a2135f7b49965052891f8b9741512d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDMMC1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga2db4e1edb831584a39e791c16edfea28}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga56ffeb3ac3595705bd1e8be895242943}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga255709a840c9a7e6f894df4f40ee6e64}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga420cca0cf8e74d769361540b398154ea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga4eb8d9a7dcfdba9b830f54c0f19c87c4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga25d02f053a40bef81c45562486cbaf8d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga9104ce5c4edc990dbea591e10e221d76}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga00caa3045e1ac7a34706a44ba4a1c65b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37909b8909e53eed6f336545e2b06a7}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga78a957797ebffd3e539bb4c833c29a3d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga605970ce7bf7802eba14e5edf27973f6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga2123ed8a27c8cf060899c1e7a923b8c8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga3fe070ff84207cc0827889954947815d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga5b3baade56bc0603ac5b3ae3bf3b7da9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gac440620a8ec2cbeb45fc57ff74901d4f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d578d9d9a12e3f0b4246e196040c13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga443125428852ea38a7e59eabd07b9b6b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c8300ba9b1ce9b14fc8e0f3ec4c127}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga8b41f06ce1b40fd1e0481be7e364e6f6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a2135f7b49965052891f8b9741512d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDMMC1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gab9a82b96c7950398956ee6f58c3d5dda}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gafaac663897775c9d6c6ed2f8dadafcf8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga8b043bd22bd1c6aa4617d37e5565f8c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga6fe0d52321bc2c97d649ddcc335bffc4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_gabf2f10634fa4a6a8b4957e46611d2824}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga87122c894f691156d000537b3e963e5d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga260939535e89c796b23f9c79a23967e6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___clock___sleep___enable___disable___status_ga22103da2b2c092a0be896cce875d5da7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}}()~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37909b8909e53eed6f336545e2b06a7}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Get the enable or disable status of the AHB/\+APB peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga5b3baade56bc0603ac5b3ae3bf3b7da9}\label{group___r_c_c___clock___sleep___enable___disable___status_ga5b3baade56bc0603ac5b3ae3bf3b7da9}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02473}{2473}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaf477ab254684bdedec1dd28ddd7585ed}\label{group___r_c_c___clock___sleep___enable___disable___status_gaf477ab254684bdedec1dd28ddd7585ed}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02442}{2442}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gac440620a8ec2cbeb45fc57ff74901d4f}\label{group___r_c_c___clock___sleep___enable___disable___status_gac440620a8ec2cbeb45fc57ff74901d4f}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d578d9d9a12e3f0b4246e196040c13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02474}{2474}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga095fae973278057aca5c989eb325ac61}\label{group___r_c_c___clock___sleep___enable___disable___status_ga095fae973278057aca5c989eb325ac61}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_ADC2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d578d9d9a12e3f0b4246e196040c13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02443}{2443}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga443125428852ea38a7e59eabd07b9b6b}\label{group___r_c_c___clock___sleep___enable___disable___status_ga443125428852ea38a7e59eabd07b9b6b}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c8300ba9b1ce9b14fc8e0f3ec4c127}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02475}{2475}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gadbde7fb4a644ed42f33f415902711d6b}\label{group___r_c_c___clock___sleep___enable___disable___status_gadbde7fb4a644ed42f33f415902711d6b}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_ADC3\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c8300ba9b1ce9b14fc8e0f3ec4c127}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02444}{2444}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gacf8d2f4a34aa0308700e92acc535e992}\label{group___r_c_c___clock___sleep___enable___disable___status_gacf8d2f4a34aa0308700e92acc535e992}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b844a2264697793856c637cd6931f37}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+AXILPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02259}{2259}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaefc08586153c9d0366dfdf1e93f2c5b7}\label{group___r_c_c___clock___sleep___enable___disable___status_gaefc08586153c9d0366dfdf1e93f2c5b7}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_AXI\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b844a2264697793856c637cd6931f37}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+AXILPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02240}{2240}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gabdd24f8df73719bdebf692b490e57cd3}\label{group___r_c_c___clock___sleep___enable___disable___status_gabdd24f8df73719bdebf692b490e57cd3}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02262}{2262}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga65777dbcb6c89e0cc94790283c904915}\label{group___r_c_c___clock___sleep___enable___disable___status_ga65777dbcb6c89e0cc94790283c904915}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_BKPSRAM\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02243}{2243}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaeee7db1bdbc5961b955b9530a15e0545}\label{group___r_c_c___clock___sleep___enable___disable___status_gaeee7db1bdbc5961b955b9530a15e0545}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93b42a94b988f4a03bed9ea78b4519}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02413}{2413}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga505f485ab0cbc82525211be50fc4b9af}\label{group___r_c_c___clock___sleep___enable___disable___status_ga505f485ab0cbc82525211be50fc4b9af}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_CAN1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb93b42a94b988f4a03bed9ea78b4519}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02380}{2380}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga12790e0adb572f2cd2c1b643906aa377}\label{group___r_c_c___clock___sleep___enable___disable___status_ga12790e0adb572f2cd2c1b643906aa377}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02414}{2414}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gad97aab0cffdef7edd52e48e0e5bef9dc}\label{group___r_c_c___clock___sleep___enable___disable___status_gad97aab0cffdef7edd52e48e0e5bef9dc}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_DAC\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02381}{2381}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaef7e3ef7b34fec8e351c0d35a0c0b914}\label{group___r_c_c___clock___sleep___enable___disable___status_gaef7e3ef7b34fec8e351c0d35a0c0b914}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02264}{2264}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaffd54b2e17f88a7dbf9f3d30c728d8f1}\label{group___r_c_c___clock___sleep___enable___disable___status_gaffd54b2e17f88a7dbf9f3d30c728d8f1}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02245}{2245}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga96f30a32ec59f6043743e8cf692ec0e9}\label{group___r_c_c___clock___sleep___enable___disable___status_ga96f30a32ec59f6043743e8cf692ec0e9}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga128288d28764549562747b707cd2428e}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DTCMLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02263}{2263}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga027c46509182e700d0dd1251ad22c3b9}\label{group___r_c_c___clock___sleep___enable___disable___status_ga027c46509182e700d0dd1251ad22c3b9}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_DTCM\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga128288d28764549562747b707cd2428e}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DTCMLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02244}{2244}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga06858d9e8310f1d9d2763472d37e9d9c}\label{group___r_c_c___clock___sleep___enable___disable___status_ga06858d9e8310f1d9d2763472d37e9d9c}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02258}{2258}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga968fb378568454a2913e11a238131ae4}\label{group___r_c_c___clock___sleep___enable___disable___status_ga968fb378568454a2913e11a238131ae4}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_FLITF\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Get the enable or disable status of the AHB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02239}{2239}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gab0219202590eeb28176221cfdfdb0a36}\label{group___r_c_c___clock___sleep___enable___disable___status_gab0219202590eeb28176221cfdfdb0a36}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02341}{2341}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga48c04810c9a18c1a80f14361b3c421c6}\label{group___r_c_c___clock___sleep___enable___disable___status_ga48c04810c9a18c1a80f14361b3c421c6}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_FMC\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ad4387b2e45aa706f817544721a6e2}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Get the enable or disable status of the AHB3 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02340}{2340}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gafb90a4c788e0b1e1dee61e462ada7f17}\label{group___r_c_c___clock___sleep___enable___disable___status_gafb90a4c788e0b1e1dee61e462ada7f17}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02267}{2267}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gabfca340e2266b35f9eb8bda9f24fb272}\label{group___r_c_c___clock___sleep___enable___disable___status_gabfca340e2266b35f9eb8bda9f24fb272}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02248}{2248}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga2eac033c5d40d9e6eda85985322ece6f}\label{group___r_c_c___clock___sleep___enable___disable___status_ga2eac033c5d40d9e6eda85985322ece6f}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02268}{2268}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gae5f9c8d570ca5ce52bd3d1766ad96265}\label{group___r_c_c___clock___sleep___enable___disable___status_gae5f9c8d570ca5ce52bd3d1766ad96265}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02249}{2249}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga4dd6a13690da372d5ea52476d0f972c8}\label{group___r_c_c___clock___sleep___enable___disable___status_ga4dd6a13690da372d5ea52476d0f972c8}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02269}{2269}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga91d9bb261e4eb51ae5c83276ca94ba9e}\label{group___r_c_c___clock___sleep___enable___disable___status_ga91d9bb261e4eb51ae5c83276ca94ba9e}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02250}{2250}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gafdc54fb0d223358257ea5c9f2d9c2db6}\label{group___r_c_c___clock___sleep___enable___disable___status_gafdc54fb0d223358257ea5c9f2d9c2db6}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02270}{2270}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga9be4e7cb3610f3242eedb2c38f05cafe}\label{group___r_c_c___clock___sleep___enable___disable___status_ga9be4e7cb3610f3242eedb2c38f05cafe}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02251}{2251}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaf8ff1048471b8b380eed743946d73b73}\label{group___r_c_c___clock___sleep___enable___disable___status_gaf8ff1048471b8b380eed743946d73b73}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02271}{2271}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaaaf7c0b082ec2d976c4ac33c4f1fd461}\label{group___r_c_c___clock___sleep___enable___disable___status_gaaaf7c0b082ec2d976c4ac33c4f1fd461}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02252}{2252}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gac1d248974d2d16be159c52beb41bb648}\label{group___r_c_c___clock___sleep___enable___disable___status_gac1d248974d2d16be159c52beb41bb648}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50c0506b1014d89224933c6c42e6f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02272}{2272}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gab2fca3cfeeeb50539e2c5702cff4d719}\label{group___r_c_c___clock___sleep___enable___disable___status_gab2fca3cfeeeb50539e2c5702cff4d719}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50c0506b1014d89224933c6c42e6f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02253}{2253}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga965ed6d910633d0f9006e287f96bbc68}\label{group___r_c_c___clock___sleep___enable___disable___status_ga965ed6d910633d0f9006e287f96bbc68}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc004ecb0a2950100a062cda47586f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02273}{2273}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga6696a0a055bb4707b05e237c8a10334b}\label{group___r_c_c___clock___sleep___enable___disable___status_ga6696a0a055bb4707b05e237c8a10334b}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_GPIOG\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc004ecb0a2950100a062cda47586f}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02254}{2254}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gae53e66bfd35d315af80f7d33a811de7c}\label{group___r_c_c___clock___sleep___enable___disable___status_gae53e66bfd35d315af80f7d33a811de7c}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02274}{2274}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gac60e430f28a40aecfc376ad9c00e94f5}\label{group___r_c_c___clock___sleep___enable___disable___status_gac60e430f28a40aecfc376ad9c00e94f5}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_GPIOH\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02255}{2255}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaa36c8ec6073b3e4c1f6ddf5c21bd66da}\label{group___r_c_c___clock___sleep___enable___disable___status_gaa36c8ec6073b3e4c1f6ddf5c21bd66da}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d927cfb1d110133bd64989b216a375}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02275}{2275}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga9342ae94bf90d2c966e75214755c2a20}\label{group___r_c_c___clock___sleep___enable___disable___status_ga9342ae94bf90d2c966e75214755c2a20}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_GPIOI\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d927cfb1d110133bd64989b216a375}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02256}{2256}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga133208873edc0be1774bf4f3c224a2ac}\label{group___r_c_c___clock___sleep___enable___disable___status_ga133208873edc0be1774bf4f3c224a2ac}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02410}{2410}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga39a3efabea0fb3cffae7be7726dd668e}\label{group___r_c_c___clock___sleep___enable___disable___status_ga39a3efabea0fb3cffae7be7726dd668e}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02377}{2377}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga901cecc03cce495d9f01a7228a3bce1c}\label{group___r_c_c___clock___sleep___enable___disable___status_ga901cecc03cce495d9f01a7228a3bce1c}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02411}{2411}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaffe9902aa539eca59920b6b165bd1c71}\label{group___r_c_c___clock___sleep___enable___disable___status_gaffe9902aa539eca59920b6b165bd1c71}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02378}{2378}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga06401c2fc03285cb8a484569d0ec2f3a}\label{group___r_c_c___clock___sleep___enable___disable___status_ga06401c2fc03285cb8a484569d0ec2f3a}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02412}{2412}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaae09cbe8d45bdf89178a4adfed223f4b}\label{group___r_c_c___clock___sleep___enable___disable___status_gaae09cbe8d45bdf89178a4adfed223f4b}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02379}{2379}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga4b5d0c823a0efc995389abaa7e8bef4a}\label{group___r_c_c___clock___sleep___enable___disable___status_ga4b5d0c823a0efc995389abaa7e8bef4a}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe553b52172fc5c5423f5d5e11a145f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02394}{2394}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaffbc4ed076ab667f6d48b734a8d2220e}\label{group___r_c_c___clock___sleep___enable___disable___status_gaffbc4ed076ab667f6d48b734a8d2220e}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe553b52172fc5c5423f5d5e11a145f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+LPTIM1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02361}{2361}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga54b93ecc117368deda75a46dd019df49}\label{group___r_c_c___clock___sleep___enable___disable___status_ga54b93ecc117368deda75a46dd019df49}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76aaaa1c617dd27ca243aa76d447d9d1}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+QSPILPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02344}{2344}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga6045813cfc84282f250adc5fbc24e394}\label{group___r_c_c___clock___sleep___enable___disable___status_ga6045813cfc84282f250adc5fbc24e394}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_QSPI\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB3\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76aaaa1c617dd27ca243aa76d447d9d1}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+QSPILPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02343}{2343}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gac7b5c1c60774ca2af36591d897eb352b}\label{group___r_c_c___clock___sleep___enable___disable___status_gac7b5c1c60774ca2af36591d897eb352b}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02316}{2316}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga536dc31ed0e24ad8b82f5b8c2a920b42}\label{group___r_c_c___clock___sleep___enable___disable___status_ga536dc31ed0e24ad8b82f5b8c2a920b42}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab54623c517f1450a7fde279c2cae864}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Get the enable or disable status of the AHB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02315}{2315}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga260939535e89c796b23f9c79a23967e6}\label{group___r_c_c___clock___sleep___enable___disable___status_ga260939535e89c796b23f9c79a23967e6}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02483}{2483}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga9104ce5c4edc990dbea591e10e221d76}\label{group___r_c_c___clock___sleep___enable___disable___status_ga9104ce5c4edc990dbea591e10e221d76}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SAI1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b57d8d3404e6e7e2beed66a201e8fd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02452}{2452}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga22103da2b2c092a0be896cce875d5da7}\label{group___r_c_c___clock___sleep___enable___disable___status_ga22103da2b2c092a0be896cce875d5da7}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37909b8909e53eed6f336545e2b06a7}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02484}{2484}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga00caa3045e1ac7a34706a44ba4a1c65b}\label{group___r_c_c___clock___sleep___enable___disable___status_ga00caa3045e1ac7a34706a44ba4a1c65b}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SAI2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37909b8909e53eed6f336545e2b06a7}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02453}{2453}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga8b41f06ce1b40fd1e0481be7e364e6f6}\label{group___r_c_c___clock___sleep___enable___disable___status_ga8b41f06ce1b40fd1e0481be7e364e6f6}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a2135f7b49965052891f8b9741512d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDMMC1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02476}{2476}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga8669fae9cd9180844501db82f72f3b4f}\label{group___r_c_c___clock___sleep___enable___disable___status_ga8669fae9cd9180844501db82f72f3b4f}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SDMMC1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a2135f7b49965052891f8b9741512d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDMMC1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02445}{2445}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gab9a82b96c7950398956ee6f58c3d5dda}\label{group___r_c_c___clock___sleep___enable___disable___status_gab9a82b96c7950398956ee6f58c3d5dda}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02477}{2477}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga2db4e1edb831584a39e791c16edfea28}\label{group___r_c_c___clock___sleep___enable___disable___status_ga2db4e1edb831584a39e791c16edfea28}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02446}{2446}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga38ba0cbb661739ca615881f2ecfcd1c4}\label{group___r_c_c___clock___sleep___enable___disable___status_ga38ba0cbb661739ca615881f2ecfcd1c4}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02404}{2404}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gad6ee3d390b2b2748575725f5b0c42cfc}\label{group___r_c_c___clock___sleep___enable___disable___status_gad6ee3d390b2b2748575725f5b0c42cfc}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02371}{2371}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga1cb97681bfd048c5adda494d33b18392}\label{group___r_c_c___clock___sleep___enable___disable___status_ga1cb97681bfd048c5adda494d33b18392}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02405}{2405}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga817817bac995cdace960abeeea6a26b6}\label{group___r_c_c___clock___sleep___enable___disable___status_ga817817bac995cdace960abeeea6a26b6}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02372}{2372}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gafaac663897775c9d6c6ed2f8dadafcf8}\label{group___r_c_c___clock___sleep___enable___disable___status_gafaac663897775c9d6c6ed2f8dadafcf8}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02478}{2478}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga56ffeb3ac3595705bd1e8be895242943}\label{group___r_c_c___clock___sleep___enable___disable___status_ga56ffeb3ac3595705bd1e8be895242943}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SPI4\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02447}{2447}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga87122c894f691156d000537b3e963e5d}\label{group___r_c_c___clock___sleep___enable___disable___status_ga87122c894f691156d000537b3e963e5d}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02482}{2482}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga25d02f053a40bef81c45562486cbaf8d}\label{group___r_c_c___clock___sleep___enable___disable___status_ga25d02f053a40bef81c45562486cbaf8d}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SPI5\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328b8ccda77ab9f0ce965888646df17c}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02451}{2451}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga80892166d5a107df14d2420859bbd4e0}\label{group___r_c_c___clock___sleep___enable___disable___status_ga80892166d5a107df14d2420859bbd4e0}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02260}{2260}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga2efc49cf2ff318aa9ce6300b77b01a6c}\label{group___r_c_c___clock___sleep___enable___disable___status_ga2efc49cf2ff318aa9ce6300b77b01a6c}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02241}{2241}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga78941ee33c71aa732c6e865048574d37}\label{group___r_c_c___clock___sleep___enable___disable___status_ga78941ee33c71aa732c6e865048574d37}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02261}{2261}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga39511ffeafa47299604652cb2603e519}\label{group___r_c_c___clock___sleep___enable___disable___status_ga39511ffeafa47299604652cb2603e519}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02242}{2242}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga6fe0d52321bc2c97d649ddcc335bffc4}\label{group___r_c_c___clock___sleep___enable___disable___status_ga6fe0d52321bc2c97d649ddcc335bffc4}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02480}{2480}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga420cca0cf8e74d769361540b398154ea}\label{group___r_c_c___clock___sleep___enable___disable___status_ga420cca0cf8e74d769361540b398154ea}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM10\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02449}{2449}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gabf2f10634fa4a6a8b4957e46611d2824}\label{group___r_c_c___clock___sleep___enable___disable___status_gabf2f10634fa4a6a8b4957e46611d2824}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02481}{2481}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga4eb8d9a7dcfdba9b830f54c0f19c87c4}\label{group___r_c_c___clock___sleep___enable___disable___status_ga4eb8d9a7dcfdba9b830f54c0f19c87c4}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02450}{2450}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga5cc99570c53f54e236d951d4e00525ee}\label{group___r_c_c___clock___sleep___enable___disable___status_ga5cc99570c53f54e236d951d4e00525ee}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b47fde44967a5a600a042398a9cf3c6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02391}{2391}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gac4317d5e98fb245f87ecea642732c7fd}\label{group___r_c_c___clock___sleep___enable___disable___status_gac4317d5e98fb245f87ecea642732c7fd}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM12\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b47fde44967a5a600a042398a9cf3c6}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02358}{2358}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gab81e27646b973bb95acac933c79c4522}\label{group___r_c_c___clock___sleep___enable___disable___status_gab81e27646b973bb95acac933c79c4522}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9897d5f0033623a05997ca222d3a132b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02392}{2392}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga800d326a63101506b52340cc38990f8c}\label{group___r_c_c___clock___sleep___enable___disable___status_ga800d326a63101506b52340cc38990f8c}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM13\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9897d5f0033623a05997ca222d3a132b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02359}{2359}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gad93c4faee8e545c41c29bdf53aa866a6}\label{group___r_c_c___clock___sleep___enable___disable___status_gad93c4faee8e545c41c29bdf53aa866a6}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd1af8912fedadb9edead5b31167a310}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02393}{2393}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaa280dfb85ebcc1d58d93cb9ced93a86f}\label{group___r_c_c___clock___sleep___enable___disable___status_gaa280dfb85ebcc1d58d93cb9ced93a86f}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd1af8912fedadb9edead5b31167a310}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02360}{2360}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga78a957797ebffd3e539bb4c833c29a3d}\label{group___r_c_c___clock___sleep___enable___disable___status_ga78a957797ebffd3e539bb4c833c29a3d}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02469}{2469}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga0b265851c7557da6b372ff462819caa9}\label{group___r_c_c___clock___sleep___enable___disable___status_ga0b265851c7557da6b372ff462819caa9}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Get the enable or disable status of the APB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02438}{2438}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga0a89c97a19d5057d710e475ff24b71ec}\label{group___r_c_c___clock___sleep___enable___disable___status_ga0a89c97a19d5057d710e475ff24b71ec}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02385}{2385}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaf38181befdeecf6a61c03885d3645bf1}\label{group___r_c_c___clock___sleep___enable___disable___status_gaf38181befdeecf6a61c03885d3645bf1}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Get the enable or disable status of the APB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02352}{2352}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gade73c47dc34e5841b826a0e641220801}\label{group___r_c_c___clock___sleep___enable___disable___status_gade73c47dc34e5841b826a0e641220801}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02386}{2386}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gabe8c0a343d9bb288dae09aadbab028a6}\label{group___r_c_c___clock___sleep___enable___disable___status_gabe8c0a343d9bb288dae09aadbab028a6}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02353}{2353}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaa138ce5c7fcfcfd42726b03e7de02c41}\label{group___r_c_c___clock___sleep___enable___disable___status_gaa138ce5c7fcfcfd42726b03e7de02c41}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02387}{2387}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga57a6fc55a53a8c9d8cc0303ec5d7177e}\label{group___r_c_c___clock___sleep___enable___disable___status_ga57a6fc55a53a8c9d8cc0303ec5d7177e}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02354}{2354}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaae1f723dc4b64657e58112c53514e8bc}\label{group___r_c_c___clock___sleep___enable___disable___status_gaae1f723dc4b64657e58112c53514e8bc}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02388}{2388}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaa32ba6dea54de9af4f8f9eaadbd90df8}\label{group___r_c_c___clock___sleep___enable___disable___status_gaa32ba6dea54de9af4f8f9eaadbd90df8}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM5\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02355}{2355}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaafa07cf3cfeac5be4071e52201dfcc7d}\label{group___r_c_c___clock___sleep___enable___disable___status_gaafa07cf3cfeac5be4071e52201dfcc7d}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02389}{2389}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga8d5d8a349946a4c0698d754ee107c3cf}\label{group___r_c_c___clock___sleep___enable___disable___status_ga8d5d8a349946a4c0698d754ee107c3cf}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga439a5998fd60c3375411c7db2129ac89}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02356}{2356}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga64c55482f4bb2cdb236796b18c28d786}\label{group___r_c_c___clock___sleep___enable___disable___status_ga64c55482f4bb2cdb236796b18c28d786}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7867dc2695855fa9084a13d06a4299f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02390}{2390}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gab1c825aefb8ae4ab199150ce061e7a8e}\label{group___r_c_c___clock___sleep___enable___disable___status_gab1c825aefb8ae4ab199150ce061e7a8e}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7867dc2695855fa9084a13d06a4299f}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02357}{2357}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga605970ce7bf7802eba14e5edf27973f6}\label{group___r_c_c___clock___sleep___enable___disable___status_ga605970ce7bf7802eba14e5edf27973f6}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02470}{2470}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga9a9f2ce9884285efd81f5fa66242cc9f}\label{group___r_c_c___clock___sleep___enable___disable___status_ga9a9f2ce9884285efd81f5fa66242cc9f}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM8\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1a808f511ff563f05f32ad3ae6d7c1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02439}{2439}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga8b043bd22bd1c6aa4617d37e5565f8c6}\label{group___r_c_c___clock___sleep___enable___disable___status_ga8b043bd22bd1c6aa4617d37e5565f8c6}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02479}{2479}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga255709a840c9a7e6f894df4f40ee6e64}\label{group___r_c_c___clock___sleep___enable___disable___status_ga255709a840c9a7e6f894df4f40ee6e64}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02448}{2448}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaf8226e0579e9204a426d86d21e6c1ee0}\label{group___r_c_c___clock___sleep___enable___disable___status_gaf8226e0579e9204a426d86d21e6c1ee0}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88fe1e9cf93caa4e02de35e92e55834d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02408}{2408}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga5504a1aef7fbc81176238cc55e180e61}\label{group___r_c_c___clock___sleep___enable___disable___status_ga5504a1aef7fbc81176238cc55e180e61}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_UART4\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88fe1e9cf93caa4e02de35e92e55834d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02375}{2375}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gab5d9590d92d52ff1aaa141bc565c6f84}\label{group___r_c_c___clock___sleep___enable___disable___status_gab5d9590d92d52ff1aaa141bc565c6f84}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de908135d9c9e74c598f7bf1e88fb34}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02409}{2409}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga02d346b69a45b942d0e7eeb5e31d597b}\label{group___r_c_c___clock___sleep___enable___disable___status_ga02d346b69a45b942d0e7eeb5e31d597b}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_UART5\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de908135d9c9e74c598f7bf1e88fb34}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02376}{2376}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga0b97aa0da40ed7519b3ddeb8267cccd8}\label{group___r_c_c___clock___sleep___enable___disable___status_ga0b97aa0da40ed7519b3ddeb8267cccd8}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880ef558dbbf424fb90c409b04c48226}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART7\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02415}{2415}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga50fe316bea792eb1ae49c13445496193}\label{group___r_c_c___clock___sleep___enable___disable___status_ga50fe316bea792eb1ae49c13445496193}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_UART7\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880ef558dbbf424fb90c409b04c48226}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART7\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02382}{2382}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gaf2de27f622cf9f740a925dcf1b533bdd}\label{group___r_c_c___clock___sleep___enable___disable___status_gaf2de27f622cf9f740a925dcf1b533bdd}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97752f7c9da5bfb81da7f1724b5e3192}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART8\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02416}{2416}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga2ae6d306df3dcdc37c26446506f948c2}\label{group___r_c_c___clock___sleep___enable___disable___status_ga2ae6d306df3dcdc37c26446506f948c2}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_UART8\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97752f7c9da5bfb81da7f1724b5e3192}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART8\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02383}{2383}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga2123ed8a27c8cf060899c1e7a923b8c8}\label{group___r_c_c___clock___sleep___enable___disable___status_ga2123ed8a27c8cf060899c1e7a923b8c8}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02471}{2471}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga1059a391a514543547809a524b4cdf0d}\label{group___r_c_c___clock___sleep___enable___disable___status_ga1059a391a514543547809a524b4cdf0d}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02440}{2440}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gad83f4e02928278fc0d9373020a82f4e0}\label{group___r_c_c___clock___sleep___enable___disable___status_gad83f4e02928278fc0d9373020a82f4e0}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02406}{2406}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga91dc6d0fdf5c1c70158336df3bf5e097}\label{group___r_c_c___clock___sleep___enable___disable___status_ga91dc6d0fdf5c1c70158336df3bf5e097}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02373}{2373}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gad5c5c2cf7612ea68ae679de26f0bc26e}\label{group___r_c_c___clock___sleep___enable___disable___status_gad5c5c2cf7612ea68ae679de26f0bc26e}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11baa29f4e6d122dabdd54c6b4be052}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02407}{2407}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga998cffc84c7d5866a7e4cfae1f764327}\label{group___r_c_c___clock___sleep___enable___disable___status_ga998cffc84c7d5866a7e4cfae1f764327}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11baa29f4e6d122dabdd54c6b4be052}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02374}{2374}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga3fe070ff84207cc0827889954947815d}\label{group___r_c_c___clock___sleep___enable___disable___status_ga3fe070ff84207cc0827889954947815d}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02472}{2472}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga7699273dbae6749ce8debf9971c72ffc}\label{group___r_c_c___clock___sleep___enable___disable___status_ga7699273dbae6749ce8debf9971c72ffc}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$APB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02441}{2441}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga024f17028026c6c954378beeb1deca10}\label{group___r_c_c___clock___sleep___enable___disable___status_ga024f17028026c6c954378beeb1deca10}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02319}{2319}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gae909235d04d1d7f80c39ce1f1f7c1ca9}\label{group___r_c_c___clock___sleep___enable___disable___status_gae909235d04d1d7f80c39ce1f1f7c1ca9}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_USB\_OTG\_FS\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB2\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02318}{2318}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_gafbf2bdc7f1694ec4d193c0a3d729dd3c}\label{group___r_c_c___clock___sleep___enable___disable___status_gafbf2bdc7f1694ec4d193c0a3d729dd3c}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934a7c19bd6f6b34941058c5c3552b91}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02265}{2265}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga8d69e2d620f4a3ec7123068d5bf4bc53}\label{group___r_c_c___clock___sleep___enable___disable___status_ga8d69e2d620f4a3ec7123068d5bf4bc53}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_USB\_OTG\_HS\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934a7c19bd6f6b34941058c5c3552b91}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02246}{2246}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga5a248f5fa1b10b3bae1f840395d52812}\label{group___r_c_c___clock___sleep___enable___disable___status_ga5a248f5fa1b10b3bae1f840395d52812}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED}{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9567cabb8058c53bae64ed4b77c05dd}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}})) == \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02266}{2266}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c___clock___sleep___enable___disable___status_ga279241e2312097f8ca4030331cbc45aa}\label{group___r_c_c___clock___sleep___enable___disable___status_ga279241e2312097f8ca4030331cbc45aa}} 
\index{AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}!\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED}!AHB/APB Peripheral Clock Sleep Enable Disable Status@{AHB/APB Peripheral Clock Sleep Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_USB\_OTG\_HS\_ULPI\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHB1\+LPENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9567cabb8058c53bae64ed4b77c05dd}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}})) != \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l02247}{2247}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

