

================================================================
== Vitis HLS Report for 'eclair'
================================================================
* Date:           Mon Nov  3 04:37:57 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.535 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  0.225 us|  0.225 us|   46|   46|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_backward_input_2_1_ap_fixed_16_6_4_0_0_s_fu_67  |backward_input_2_1_ap_fixed_16_6_4_0_0_s  |       33|       33|   0.165 us|   0.165 us|   33|   33|       no|
        |grp_forward_layer_2_1_s_fu_83                       |forward_layer_2_1_s                       |        9|        9|  45.000 ns|  45.000 ns|    9|    9|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     17|      351|    24191|     -|
|Memory               |        0|      -|       16|       17|     0|
|Multiplexer          |        -|      -|        0|       72|     -|
|Register             |        -|      -|       30|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     17|      397|    24280|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|        5|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-------+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT  | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-------+-----+
    |grp_backward_input_2_1_ap_fixed_16_6_4_0_0_s_fu_67  |backward_input_2_1_ap_fixed_16_6_4_0_0_s  |        0|   9|  172|  11864|    0|
    |grp_forward_layer_2_1_s_fu_83                       |forward_layer_2_1_s                       |        0|   8|  179|  12327|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-------+-----+
    |Total                                               |                                          |        0|  17|  351|  24191|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |P_0_U  |P_0_RAM_AUTO_1R1W  |        0|  16|  17|    0|    16|   16|     1|          256|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                   |        0|  16|  17|    0|    16|   16|     1|          256|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |P_0_address0  |  14|          3|    4|         12|
    |P_0_ce0       |  14|          3|    1|          3|
    |P_0_ce1       |   9|          2|    1|          2|
    |P_0_we0       |   9|          2|    1|          2|
    |ap_NS_fsm     |  26|          5|    1|          5|
    +--------------+----+-----------+-----+-----------+
    |Total         |  72|         15|    8|         24|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                             |  4|   0|    4|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0        |  4|   0|    4|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1        |  4|   0|    4|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0  |  8|   0|    8|          0|
    |eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1  |  8|   0|    8|          0|
    |grp_backward_input_2_1_ap_fixed_16_6_4_0_0_s_fu_67_ap_start_reg       |  1|   0|    1|          0|
    |grp_forward_layer_2_1_s_fu_83_ap_start_reg                            |  1|   0|    1|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 | 30|   0|   30|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|        eclair|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|        eclair|  return value|
|input_0          |   in|   16|     ap_none|       input_0|       pointer|
|input_1          |   in|   16|     ap_none|       input_1|       pointer|
|output_r         |  out|   16|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
|feedback         |   in|   16|     ap_none|      feedback|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

