Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 20:14:32 2024
| Host         : DESKTOP-TUDSMRQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AccelerometerCtl_control_sets_placed.rpt
| Design       : AccelerometerCtl
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           14 |
| Yes          | No                    | No                     |             161 |           49 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             134 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                     Enable Signal                    |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  SYSCLK_IBUF_BUFG | ADXL_Control/sel                                     | ADXL_Control/Reset_Cnt_Num_Reads        |                1 |              4 |         4.00 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/Cmd_Reg[0]_8                            | ADXL_Control/Cmd_Reg[0][6]_i_1_n_0      |                1 |              4 |         4.00 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0 | RESET_INT_reg_n_0                       |                1 |              4 |         4.00 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/Cmd_Reg[1][6]_i_2_n_0                   | ADXL_Control/Cmd_Reg[1]0_in[7]          |                1 |              5 |         5.00 |
|  SYSCLK_IBUF_BUFG |                                                      | ADXL_Control/SPI_Interface/SCLK_2X_DIV0 |                2 |              6 |         3.00 |
|  SYSCLK_IBUF_BUFG |                                                      | RESET_INT_reg_n_0                       |                3 |              6 |         2.00 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/Cmd_Reg[2]_9                            | ADXL_Control/Cmd_Reg[2][6]_i_1_n_0      |                3 |              6 |         2.00 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/Shift_Cmd_Reg                           | RESET_INT_reg_n_0                       |                4 |              7 |         1.75 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/SPI_Interface/DONE_1_i_1_n_0            |                                         |                2 |              8 |         4.00 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/SPI_Interface/SHIFT_TICK_IN             |                                         |                2 |              8 |         4.00 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/SPI_Interface/MOSI_REG[7]_i_1_n_0       |                                         |                2 |              8 |         4.00 |
|  SYSCLK_IBUF_BUFG |                                                      | ADXL_Control/Cnt_SS_Inactive0           |                2 |             10 |         5.00 |
|  SYSCLK_IBUF_BUFG |                                                      | RESET_IBUF                              |                2 |             11 |         5.50 |
|  SYSCLK_IBUF_BUFG |                                                      |                                         |                9 |             20 |         2.22 |
|  SYSCLK_IBUF_BUFG |                                                      | ADXL_Control/Sample_Rate_Div[0]_i_1_n_0 |                5 |             20 |         4.00 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/E[0]                                    |                                         |                7 |             31 |         4.43 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/Data_Ready_reg_0[0]                     |                                         |               15 |             42 |         2.80 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/StC_Adxl_Ctrl[3]                        | RESET_INT_reg_n_0                       |               13 |             44 |         3.38 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/sel                                     | ADXL_Control/ACCEL_X_SUM0               |               16 |             60 |         3.75 |
|  SYSCLK_IBUF_BUFG | ADXL_Control/SPI_Interface/Shift_Data_Reg            |                                         |               21 |             64 |         3.05 |
+-------------------+------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


