#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001da09c13990 .scope module, "RISC_V_Pr_tb" "RISC_V_Pr_tb" 2 5;
 .timescale -9 -9;
v000001da09ce3aa0_0 .var "clk", 0 0;
v000001da09ce21a0_0 .var "reset", 0 0;
S_000001da09ba3ee0 .scope module, "RISCV" "RISC_V_Processor" 2 8, 3 15 0, S_000001da09c13990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001da09c113d0 .functor AND 1, v000001da09c4c770_0, v000001da09bfe460_0, C4<1>, C4<1>;
v000001da09ce2ec0_0 .net "ALUOp", 1 0, v000001da09c4c590_0;  1 drivers
v000001da09ce3dc0_0 .net "ALUSrc", 0 0, v000001da09c4bf50_0;  1 drivers
v000001da09ce2ba0_0 .net "ALUresult", 63 0, v000001da09bff540_0;  1 drivers
v000001da09ce2920_0 .net "Adder1Out", 63 0, L_000001da09d2d340;  1 drivers
v000001da09ce3500_0 .net "Adder2Out", 63 0, L_000001da09d2c800;  1 drivers
v000001da09ce3d20_0 .net "Branch", 0 0, v000001da09c4c770_0;  1 drivers
v000001da09ce3f00_0 .net "MemRead", 0 0, v000001da09c4c450_0;  1 drivers
v000001da09ce31e0_0 .net "MemWrite", 0 0, v000001da09c4cd10_0;  1 drivers
v000001da09ce3a00_0 .net "MemtoReg", 0 0, v000001da09c4c1d0_0;  1 drivers
v000001da09ce36e0_0 .net "MuxALUOut", 63 0, L_000001da09d2cee0;  1 drivers
v000001da09ce2d80_0 .net "MuxBranchOut", 63 0, L_000001da09d2c760;  1 drivers
v000001da09ce2380_0 .net "MuxMemOut", 63 0, L_000001da09d2df20;  1 drivers
v000001da09ce2e20_0 .net "Opcode", 6 0, L_000001da09d2ce40;  1 drivers
v000001da09ce2f60_0 .net "Operation", 3 0, v000001da09c4cdb0_0;  1 drivers
v000001da09ce3000_0 .net "PC_Out", 63 0, v000001da09c4d3f0_0;  1 drivers
v000001da09ce2060_0 .net "ReadData1", 63 0, v000001da09ce2100_0;  1 drivers
v000001da09ce3140_0 .net "ReadData2", 63 0, v000001da09ce26a0_0;  1 drivers
v000001da09ce30a0_0 .net "ReadDataMem", 63 0, v000001da09bfe640_0;  1 drivers
v000001da09ce3320_0 .net "RegWrite", 0 0, v000001da09c4da30_0;  1 drivers
o000001da09c15568 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001da09ce3780_0 .net "WriteData", 63 0, o000001da09c15568;  0 drivers
v000001da09ce27e0_0 .net "Zero", 0 0, v000001da09bfe460_0;  1 drivers
v000001da09ce2880_0 .net *"_ivl_11", 0 0, L_000001da09d2cd00;  1 drivers
v000001da09ce29c0_0 .net *"_ivl_4", 62 0, L_000001da09d2d660;  1 drivers
L_000001da09ce4100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001da09ce38c0_0 .net *"_ivl_6", 0 0, L_000001da09ce4100;  1 drivers
v000001da09ce24c0_0 .net "clk", 0 0, v000001da09ce3aa0_0;  1 drivers
v000001da09ce33c0_0 .net "funct3", 2 0, L_000001da09d2c9e0;  1 drivers
v000001da09ce3460_0 .net "funct7", 6 0, L_000001da09d2dd40;  1 drivers
v000001da09ce2560_0 .net "imm_data", 63 0, L_000001da09d2c080;  1 drivers
v000001da09ce2420_0 .net "instruction", 31 0, v000001da09c4ddf0_0;  1 drivers
v000001da09ce35a0_0 .net "rd", 4 0, L_000001da09d2dac0;  1 drivers
v000001da09ce3b40_0 .net "reset", 0 0, v000001da09ce21a0_0;  1 drivers
v000001da09ce3820_0 .net "rs1", 4 0, L_000001da09d2c940;  1 drivers
v000001da09ce3be0_0 .net "rs2", 4 0, L_000001da09d2dca0;  1 drivers
L_000001da09d2d660 .part L_000001da09d2c080, 0, 63;
L_000001da09d2d0c0 .concat [ 1 63 0 0], L_000001da09ce4100, L_000001da09d2d660;
L_000001da09d2cd00 .part v000001da09c4ddf0_0, 30, 1;
L_000001da09d2c3a0 .concat [ 3 1 0 0], L_000001da09d2c9e0, L_000001da09d2cd00;
S_000001da09ba4070 .scope module, "ALU64" "ALU_64_bit" 3 48, 4 1 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /OUTPUT 1 "Zero";
v000001da09bfe5a0_0 .net "A", 63 0, v000001da09ce2100_0;  alias, 1 drivers
v000001da09bff180_0 .net "ALUOp", 3 0, v000001da09c4cdb0_0;  alias, 1 drivers
v000001da09bfd920_0 .net "B", 63 0, L_000001da09d2cee0;  alias, 1 drivers
v000001da09bff540_0 .var "O", 63 0;
v000001da09bfe460_0 .var "Zero", 0 0;
E_000001da09c09160 .event anyedge, v000001da09bff180_0, v000001da09bfe5a0_0, v000001da09bfd920_0, v000001da09bff540_0;
S_000001da09ba4200 .scope module, "DMem" "Data_Memory" 3 50, 5 2 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Mem_Addr";
    .port_info 1 /INPUT 64 "WriteData";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /OUTPUT 64 "Read_Data";
v000001da09bff5e0_0 .net "MemRead", 0 0, v000001da09c4c450_0;  alias, 1 drivers
v000001da09bfed20_0 .net "MemWrite", 0 0, v000001da09c4cd10_0;  alias, 1 drivers
v000001da09bfeb40_0 .net "Mem_Addr", 63 0, v000001da09bff540_0;  alias, 1 drivers
v000001da09bfe640_0 .var "Read_Data", 63 0;
v000001da09bfd9c0_0 .net "WriteData", 63 0, v000001da09ce26a0_0;  alias, 1 drivers
v000001da09bfdd80_0 .net "clk", 0 0, v000001da09ce3aa0_0;  alias, 1 drivers
v000001da09bfda60 .array "data_mem", 0 63, 7 0;
E_000001da09c0a3e0 .event anyedge, v000001da09bff5e0_0, v000001da09bff540_0;
E_000001da09c0a420 .event posedge, v000001da09bfdd80_0;
S_000001da09b9e930 .scope module, "Igen" "immediate_generator" 3 30, 6 3 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "immed_value";
v000001da09bfe780_0 .net *"_ivl_1", 0 0, L_000001da09d2c300;  1 drivers
v000001da09bfe8c0_0 .net *"_ivl_10", 51 0, L_000001da09d2de80;  1 drivers
v000001da09bfdba0_0 .net *"_ivl_13", 6 0, L_000001da09d2da20;  1 drivers
v000001da09bfe960_0 .net *"_ivl_15", 4 0, L_000001da09d2dc00;  1 drivers
v000001da09bfeaa0_0 .net *"_ivl_19", 0 0, L_000001da09d2c1c0;  1 drivers
v000001da09bfee60_0 .net *"_ivl_2", 51 0, L_000001da09d2d160;  1 drivers
v000001da09bfef00_0 .net *"_ivl_20", 51 0, L_000001da09d2d8e0;  1 drivers
v000001da09bff400_0 .net *"_ivl_23", 0 0, L_000001da09d2d980;  1 drivers
v000001da09bff0e0_0 .net *"_ivl_25", 0 0, L_000001da09d2d2a0;  1 drivers
v000001da09bfdb00_0 .net *"_ivl_27", 5 0, L_000001da09d2dde0;  1 drivers
v000001da09bfdc40_0 .net *"_ivl_29", 3 0, L_000001da09d2c260;  1 drivers
v000001da09bff4a0_0 .net *"_ivl_5", 11 0, L_000001da09d2db60;  1 drivers
v000001da09bff680_0 .net *"_ivl_9", 0 0, L_000001da09d2c120;  1 drivers
v000001da09c4d850_0 .net "immed_value", 63 0, L_000001da09d2c080;  alias, 1 drivers
v000001da09c4c3b0_0 .net "instruction", 31 0, v000001da09c4ddf0_0;  alias, 1 drivers
L_000001da09d2c300 .part v000001da09c4ddf0_0, 31, 1;
LS_000001da09d2d160_0_0 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_0_4 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_0_8 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_0_12 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_0_16 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_0_20 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_0_24 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_0_28 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_0_32 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_0_36 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_0_40 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_0_44 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_0_48 .concat [ 1 1 1 1], L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300, L_000001da09d2c300;
LS_000001da09d2d160_1_0 .concat [ 4 4 4 4], LS_000001da09d2d160_0_0, LS_000001da09d2d160_0_4, LS_000001da09d2d160_0_8, LS_000001da09d2d160_0_12;
LS_000001da09d2d160_1_4 .concat [ 4 4 4 4], LS_000001da09d2d160_0_16, LS_000001da09d2d160_0_20, LS_000001da09d2d160_0_24, LS_000001da09d2d160_0_28;
LS_000001da09d2d160_1_8 .concat [ 4 4 4 4], LS_000001da09d2d160_0_32, LS_000001da09d2d160_0_36, LS_000001da09d2d160_0_40, LS_000001da09d2d160_0_44;
LS_000001da09d2d160_1_12 .concat [ 4 0 0 0], LS_000001da09d2d160_0_48;
L_000001da09d2d160 .concat [ 16 16 16 4], LS_000001da09d2d160_1_0, LS_000001da09d2d160_1_4, LS_000001da09d2d160_1_8, LS_000001da09d2d160_1_12;
L_000001da09d2db60 .part v000001da09c4ddf0_0, 20, 12;
L_000001da09d2cbc0 .concat [ 12 52 0 0], L_000001da09d2db60, L_000001da09d2d160;
L_000001da09d2c120 .part v000001da09c4ddf0_0, 31, 1;
LS_000001da09d2de80_0_0 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_0_4 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_0_8 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_0_12 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_0_16 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_0_20 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_0_24 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_0_28 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_0_32 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_0_36 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_0_40 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_0_44 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_0_48 .concat [ 1 1 1 1], L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120, L_000001da09d2c120;
LS_000001da09d2de80_1_0 .concat [ 4 4 4 4], LS_000001da09d2de80_0_0, LS_000001da09d2de80_0_4, LS_000001da09d2de80_0_8, LS_000001da09d2de80_0_12;
LS_000001da09d2de80_1_4 .concat [ 4 4 4 4], LS_000001da09d2de80_0_16, LS_000001da09d2de80_0_20, LS_000001da09d2de80_0_24, LS_000001da09d2de80_0_28;
LS_000001da09d2de80_1_8 .concat [ 4 4 4 4], LS_000001da09d2de80_0_32, LS_000001da09d2de80_0_36, LS_000001da09d2de80_0_40, LS_000001da09d2de80_0_44;
LS_000001da09d2de80_1_12 .concat [ 4 0 0 0], LS_000001da09d2de80_0_48;
L_000001da09d2de80 .concat [ 16 16 16 4], LS_000001da09d2de80_1_0, LS_000001da09d2de80_1_4, LS_000001da09d2de80_1_8, LS_000001da09d2de80_1_12;
L_000001da09d2da20 .part v000001da09c4ddf0_0, 25, 7;
L_000001da09d2dc00 .part v000001da09c4ddf0_0, 7, 5;
L_000001da09d2cc60 .concat [ 5 7 52 0], L_000001da09d2dc00, L_000001da09d2da20, L_000001da09d2de80;
L_000001da09d2c1c0 .part v000001da09c4ddf0_0, 31, 1;
LS_000001da09d2d8e0_0_0 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_0_4 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_0_8 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_0_12 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_0_16 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_0_20 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_0_24 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_0_28 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_0_32 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_0_36 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_0_40 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_0_44 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_0_48 .concat [ 1 1 1 1], L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0, L_000001da09d2c1c0;
LS_000001da09d2d8e0_1_0 .concat [ 4 4 4 4], LS_000001da09d2d8e0_0_0, LS_000001da09d2d8e0_0_4, LS_000001da09d2d8e0_0_8, LS_000001da09d2d8e0_0_12;
LS_000001da09d2d8e0_1_4 .concat [ 4 4 4 4], LS_000001da09d2d8e0_0_16, LS_000001da09d2d8e0_0_20, LS_000001da09d2d8e0_0_24, LS_000001da09d2d8e0_0_28;
LS_000001da09d2d8e0_1_8 .concat [ 4 4 4 4], LS_000001da09d2d8e0_0_32, LS_000001da09d2d8e0_0_36, LS_000001da09d2d8e0_0_40, LS_000001da09d2d8e0_0_44;
LS_000001da09d2d8e0_1_12 .concat [ 4 0 0 0], LS_000001da09d2d8e0_0_48;
L_000001da09d2d8e0 .concat [ 16 16 16 4], LS_000001da09d2d8e0_1_0, LS_000001da09d2d8e0_1_4, LS_000001da09d2d8e0_1_8, LS_000001da09d2d8e0_1_12;
L_000001da09d2d980 .part v000001da09c4ddf0_0, 31, 1;
L_000001da09d2d2a0 .part v000001da09c4ddf0_0, 7, 1;
L_000001da09d2dde0 .part v000001da09c4ddf0_0, 25, 6;
L_000001da09d2c260 .part v000001da09c4ddf0_0, 8, 4;
LS_000001da09d2c6c0_0_0 .concat [ 4 6 1 1], L_000001da09d2c260, L_000001da09d2dde0, L_000001da09d2d2a0, L_000001da09d2d980;
LS_000001da09d2c6c0_0_4 .concat [ 52 0 0 0], L_000001da09d2d8e0;
L_000001da09d2c6c0 .concat [ 12 52 0 0], LS_000001da09d2c6c0_0_0, LS_000001da09d2c6c0_0_4;
L_000001da09d2c4e0 .part v000001da09c4ddf0_0, 5, 2;
S_000001da09b9eac0 .scope module, "m1" "MUX_3_1" 6 12, 7 1 0, S_000001da09b9e930;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 64 "C";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /INPUT 2 "S";
v000001da09bff360_0 .net "A", 63 0, L_000001da09d2cbc0;  1 drivers
v000001da09bff040_0 .net "B", 63 0, L_000001da09d2cc60;  1 drivers
v000001da09bfedc0_0 .net "C", 63 0, L_000001da09d2c6c0;  1 drivers
v000001da09bfe1e0_0 .net "O", 63 0, L_000001da09d2c080;  alias, 1 drivers
v000001da09bff220_0 .net "S", 1 0, L_000001da09d2c4e0;  1 drivers
L_000001da09ce4028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001da09bfe280_0 .net/2u *"_ivl_0", 1 0, L_000001da09ce4028;  1 drivers
v000001da09bfe3c0_0 .net *"_ivl_2", 0 0, L_000001da09ce3c80;  1 drivers
L_000001da09ce4070 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001da09bfe820_0 .net/2u *"_ivl_4", 1 0, L_000001da09ce4070;  1 drivers
v000001da09bfe6e0_0 .net *"_ivl_6", 0 0, L_000001da09ce2240;  1 drivers
v000001da09bff2c0_0 .net *"_ivl_8", 63 0, L_000001da09ce22e0;  1 drivers
L_000001da09ce3c80 .cmp/eq 2, L_000001da09d2c4e0, L_000001da09ce4028;
L_000001da09ce2240 .cmp/eq 2, L_000001da09d2c4e0, L_000001da09ce4070;
L_000001da09ce22e0 .functor MUXZ 64, L_000001da09d2c6c0, L_000001da09d2cc60, L_000001da09ce2240, C4<>;
L_000001da09d2c080 .functor MUXZ 64, L_000001da09ce22e0, L_000001da09d2cbc0, L_000001da09ce3c80, C4<>;
S_000001da09b9ec50 .scope module, "PC" "Program_Counter" 3 28, 8 1 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "PC_In";
    .port_info 3 /OUTPUT 64 "PC_Out";
v000001da09c4c090_0 .net "PC_In", 63 0, L_000001da09d2c760;  alias, 1 drivers
v000001da09c4d3f0_0 .var "PC_Out", 63 0;
v000001da09c4d990_0 .net "clk", 0 0, v000001da09ce3aa0_0;  alias, 1 drivers
v000001da09c4dd50_0 .net "reset", 0 0, v000001da09ce21a0_0;  alias, 1 drivers
E_000001da09c099e0 .event posedge, v000001da09c4dd50_0, v000001da09bfdd80_0;
S_000001da09b961d0 .scope module, "ac1" "ALU_Control" 3 44, 9 1 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Operation";
v000001da09c4c270_0 .net "ALUOp", 1 0, v000001da09c4c590_0;  alias, 1 drivers
v000001da09c4ca90_0 .net "Funct", 3 0, L_000001da09d2c3a0;  1 drivers
v000001da09c4cdb0_0 .var "Operation", 3 0;
E_000001da09c0a0e0 .event anyedge, v000001da09c4ca90_0, v000001da09c4c270_0;
S_000001da09b96360 .scope module, "add1" "Adder" 3 31, 10 1 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
L_000001da09ce40b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001da09c4c8b0_0 .net "a", 63 0, L_000001da09ce40b8;  1 drivers
v000001da09c4d5d0_0 .net "b", 63 0, v000001da09c4d3f0_0;  alias, 1 drivers
v000001da09c4c950_0 .net "c", 63 0, L_000001da09d2d340;  alias, 1 drivers
L_000001da09d2d340 .arith/sum 64, L_000001da09ce40b8, v000001da09c4d3f0_0;
S_000001da09b964f0 .scope module, "add2" "Adder" 3 32, 10 1 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
v000001da09c4cef0_0 .net "a", 63 0, v000001da09c4d3f0_0;  alias, 1 drivers
v000001da09c4ce50_0 .net "b", 63 0, L_000001da09d2d0c0;  1 drivers
v000001da09c4dcb0_0 .net "c", 63 0, L_000001da09d2c800;  alias, 1 drivers
L_000001da09d2c800 .arith/sum 64, v000001da09c4d3f0_0, L_000001da09d2d0c0;
S_000001da09bdc350 .scope module, "c1" "Control_Unit" 3 42, 11 1 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v000001da09c4c590_0 .var "ALUOp", 1 0;
v000001da09c4bf50_0 .var "ALUSrc", 0 0;
v000001da09c4c770_0 .var "Branch", 0 0;
v000001da09c4c450_0 .var "MemRead", 0 0;
v000001da09c4cd10_0 .var "MemWrite", 0 0;
v000001da09c4c1d0_0 .var "MemtoReg", 0 0;
v000001da09c4d030_0 .net "Opcode", 6 0, L_000001da09d2ce40;  alias, 1 drivers
v000001da09c4da30_0 .var "RegWrite", 0 0;
E_000001da09c09c60 .event anyedge, v000001da09c4d030_0;
S_000001da09bdc4e0 .scope module, "iMem" "Instruction_Memory" 3 36, 12 1 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Inst_address";
    .port_info 1 /OUTPUT 32 "Instruction";
v000001da09c4c810_0 .net "Inst_address", 63 0, v000001da09c4d3f0_0;  alias, 1 drivers
v000001da09c4ddf0_0 .var "Instruction", 31 0;
v000001da09c4d8f0 .array "instr_mem", 0 15, 7 0;
E_000001da09c0a620 .event anyedge, v000001da09c4d3f0_0;
S_000001da09bdc670 .scope module, "iParser" "instruction_parser" 3 38, 13 1 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
v000001da09c4cf90_0 .net "funct3", 14 12, L_000001da09d2c9e0;  alias, 1 drivers
v000001da09c4bff0_0 .net "funct7", 31 25, L_000001da09d2dd40;  alias, 1 drivers
v000001da09c4cbd0_0 .net "instruction", 31 0, v000001da09c4ddf0_0;  alias, 1 drivers
v000001da09c4d0d0_0 .net "opcode", 6 0, L_000001da09d2ce40;  alias, 1 drivers
v000001da09c4c130_0 .net "rd", 11 7, L_000001da09d2dac0;  alias, 1 drivers
v000001da09c4c310_0 .net "rs1", 19 15, L_000001da09d2c940;  alias, 1 drivers
v000001da09c4c4f0_0 .net "rs2", 24 20, L_000001da09d2dca0;  alias, 1 drivers
L_000001da09d2ce40 .part v000001da09c4ddf0_0, 0, 7;
L_000001da09d2dac0 .part v000001da09c4ddf0_0, 7, 5;
L_000001da09d2c9e0 .part v000001da09c4ddf0_0, 12, 3;
L_000001da09d2c940 .part v000001da09c4ddf0_0, 15, 5;
L_000001da09d2dca0 .part v000001da09c4ddf0_0, 20, 5;
L_000001da09d2dd40 .part v000001da09c4ddf0_0, 25, 7;
S_000001da09be5d60 .scope module, "muxALUSrc" "MUX" 3 46, 14 1 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_000001da09ce4190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001da09c11750 .functor XNOR 1, v000001da09c4bf50_0, L_000001da09ce4190, C4<0>, C4<0>;
v000001da09c4c630_0 .net "A", 63 0, v000001da09ce26a0_0;  alias, 1 drivers
v000001da09c4d170_0 .net "B", 63 0, L_000001da09d2c080;  alias, 1 drivers
v000001da09c4d7b0_0 .net "O", 63 0, L_000001da09d2cee0;  alias, 1 drivers
v000001da09c4c6d0_0 .net "S", 0 0, v000001da09c4bf50_0;  alias, 1 drivers
v000001da09c4c9f0_0 .net/2u *"_ivl_0", 0 0, L_000001da09ce4190;  1 drivers
v000001da09c4dad0_0 .net *"_ivl_2", 0 0, L_000001da09c11750;  1 drivers
L_000001da09d2cee0 .functor MUXZ 64, L_000001da09d2c080, v000001da09ce26a0_0, L_000001da09c11750, C4<>;
S_000001da09be5ef0 .scope module, "muxBranch" "MUX" 3 34, 14 1 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_000001da09ce4148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001da09c112f0 .functor XNOR 1, L_000001da09c113d0, L_000001da09ce4148, C4<0>, C4<0>;
v000001da09c4d2b0_0 .net "A", 63 0, L_000001da09d2d340;  alias, 1 drivers
v000001da09c4cb30_0 .net "B", 63 0, L_000001da09d2c800;  alias, 1 drivers
v000001da09c4cc70_0 .net "O", 63 0, L_000001da09d2c760;  alias, 1 drivers
v000001da09c4d210_0 .net "S", 0 0, L_000001da09c113d0;  1 drivers
v000001da09c4d350_0 .net/2u *"_ivl_0", 0 0, L_000001da09ce4148;  1 drivers
v000001da09c4db70_0 .net *"_ivl_2", 0 0, L_000001da09c112f0;  1 drivers
L_000001da09d2c760 .functor MUXZ 64, L_000001da09d2c800, L_000001da09d2d340, L_000001da09c112f0, C4<>;
S_000001da09be6080 .scope module, "muxMemory" "MUX" 3 52, 14 1 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_000001da09ce41d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001da09c10bf0 .functor XNOR 1, v000001da09c4c1d0_0, L_000001da09ce41d8, C4<0>, C4<0>;
v000001da09c4d490_0 .net "A", 63 0, v000001da09bfe640_0;  alias, 1 drivers
v000001da09c4d530_0 .net "B", 63 0, v000001da09bff540_0;  alias, 1 drivers
v000001da09c4dc10_0 .net "O", 63 0, L_000001da09d2df20;  alias, 1 drivers
v000001da09c4d670_0 .net "S", 0 0, v000001da09c4c1d0_0;  alias, 1 drivers
v000001da09c4d710_0 .net/2u *"_ivl_0", 0 0, L_000001da09ce41d8;  1 drivers
v000001da09ce3640_0 .net *"_ivl_2", 0 0, L_000001da09c10bf0;  1 drivers
L_000001da09d2df20 .functor MUXZ 64, v000001da09bff540_0, v000001da09bfe640_0, L_000001da09c10bf0, C4<>;
S_000001da09bd5db0 .scope module, "rFile" "registerFile" 3 40, 15 1 0, S_000001da09ba3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "WriteData";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 64 "ReadData1";
    .port_info 8 /OUTPUT 64 "ReadData2";
v000001da09ce2100_0 .var "ReadData1", 63 0;
v000001da09ce26a0_0 .var "ReadData2", 63 0;
v000001da09ce3280_0 .net "RegWrite", 0 0, v000001da09c4da30_0;  alias, 1 drivers
v000001da09ce2740_0 .net "WriteData", 63 0, o000001da09c15568;  alias, 0 drivers
v000001da09ce2600_0 .net "clk", 0 0, v000001da09ce3aa0_0;  alias, 1 drivers
v000001da09ce3960_0 .net "rd", 4 0, L_000001da09d2dac0;  alias, 1 drivers
v000001da09ce2ce0 .array "registers", 0 31, 63 0;
v000001da09ce3e60_0 .net "reset", 0 0, v000001da09ce21a0_0;  alias, 1 drivers
v000001da09ce2a60_0 .net "rs1", 4 0, L_000001da09d2c940;  alias, 1 drivers
v000001da09ce2b00_0 .net "rs2", 4 0, L_000001da09d2dca0;  alias, 1 drivers
v000001da09ce2ce0_0 .array/port v000001da09ce2ce0, 0;
v000001da09ce2ce0_1 .array/port v000001da09ce2ce0, 1;
E_000001da09c0a460/0 .event anyedge, v000001da09c4dd50_0, v000001da09c4c310_0, v000001da09ce2ce0_0, v000001da09ce2ce0_1;
v000001da09ce2ce0_2 .array/port v000001da09ce2ce0, 2;
v000001da09ce2ce0_3 .array/port v000001da09ce2ce0, 3;
v000001da09ce2ce0_4 .array/port v000001da09ce2ce0, 4;
v000001da09ce2ce0_5 .array/port v000001da09ce2ce0, 5;
E_000001da09c0a460/1 .event anyedge, v000001da09ce2ce0_2, v000001da09ce2ce0_3, v000001da09ce2ce0_4, v000001da09ce2ce0_5;
v000001da09ce2ce0_6 .array/port v000001da09ce2ce0, 6;
v000001da09ce2ce0_7 .array/port v000001da09ce2ce0, 7;
v000001da09ce2ce0_8 .array/port v000001da09ce2ce0, 8;
v000001da09ce2ce0_9 .array/port v000001da09ce2ce0, 9;
E_000001da09c0a460/2 .event anyedge, v000001da09ce2ce0_6, v000001da09ce2ce0_7, v000001da09ce2ce0_8, v000001da09ce2ce0_9;
v000001da09ce2ce0_10 .array/port v000001da09ce2ce0, 10;
v000001da09ce2ce0_11 .array/port v000001da09ce2ce0, 11;
v000001da09ce2ce0_12 .array/port v000001da09ce2ce0, 12;
v000001da09ce2ce0_13 .array/port v000001da09ce2ce0, 13;
E_000001da09c0a460/3 .event anyedge, v000001da09ce2ce0_10, v000001da09ce2ce0_11, v000001da09ce2ce0_12, v000001da09ce2ce0_13;
v000001da09ce2ce0_14 .array/port v000001da09ce2ce0, 14;
v000001da09ce2ce0_15 .array/port v000001da09ce2ce0, 15;
v000001da09ce2ce0_16 .array/port v000001da09ce2ce0, 16;
v000001da09ce2ce0_17 .array/port v000001da09ce2ce0, 17;
E_000001da09c0a460/4 .event anyedge, v000001da09ce2ce0_14, v000001da09ce2ce0_15, v000001da09ce2ce0_16, v000001da09ce2ce0_17;
v000001da09ce2ce0_18 .array/port v000001da09ce2ce0, 18;
v000001da09ce2ce0_19 .array/port v000001da09ce2ce0, 19;
v000001da09ce2ce0_20 .array/port v000001da09ce2ce0, 20;
v000001da09ce2ce0_21 .array/port v000001da09ce2ce0, 21;
E_000001da09c0a460/5 .event anyedge, v000001da09ce2ce0_18, v000001da09ce2ce0_19, v000001da09ce2ce0_20, v000001da09ce2ce0_21;
v000001da09ce2ce0_22 .array/port v000001da09ce2ce0, 22;
v000001da09ce2ce0_23 .array/port v000001da09ce2ce0, 23;
v000001da09ce2ce0_24 .array/port v000001da09ce2ce0, 24;
v000001da09ce2ce0_25 .array/port v000001da09ce2ce0, 25;
E_000001da09c0a460/6 .event anyedge, v000001da09ce2ce0_22, v000001da09ce2ce0_23, v000001da09ce2ce0_24, v000001da09ce2ce0_25;
v000001da09ce2ce0_26 .array/port v000001da09ce2ce0, 26;
v000001da09ce2ce0_27 .array/port v000001da09ce2ce0, 27;
v000001da09ce2ce0_28 .array/port v000001da09ce2ce0, 28;
v000001da09ce2ce0_29 .array/port v000001da09ce2ce0, 29;
E_000001da09c0a460/7 .event anyedge, v000001da09ce2ce0_26, v000001da09ce2ce0_27, v000001da09ce2ce0_28, v000001da09ce2ce0_29;
v000001da09ce2ce0_30 .array/port v000001da09ce2ce0, 30;
v000001da09ce2ce0_31 .array/port v000001da09ce2ce0, 31;
E_000001da09c0a460/8 .event anyedge, v000001da09ce2ce0_30, v000001da09ce2ce0_31, v000001da09c4c4f0_0;
E_000001da09c0a460 .event/or E_000001da09c0a460/0, E_000001da09c0a460/1, E_000001da09c0a460/2, E_000001da09c0a460/3, E_000001da09c0a460/4, E_000001da09c0a460/5, E_000001da09c0a460/6, E_000001da09c0a460/7, E_000001da09c0a460/8;
    .scope S_000001da09b9ec50;
T_0 ;
    %wait E_000001da09c099e0;
    %load/vec4 v000001da09c4dd50_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000001da09c4c090_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v000001da09c4d3f0_0, 0, 64;
    %jmp T_0;
    .thread T_0;
    .scope S_000001da09bdc4e0;
T_1 ;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 154, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 149, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09c4d8f0, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001da09bdc4e0;
T_2 ;
    %wait E_000001da09c0a620;
    %load/vec4 v000001da09c4c810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001da09c4ddf0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001da09c4ddf0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001da09c4ddf0_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001da09c4d8f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001da09c4ddf0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001da09bd5db0;
T_3 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 9, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 10, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 11, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 12, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 13, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 14, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 15, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 16, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 17, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 18, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 19, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 20, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 21, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 22, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 23, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 24, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 25, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 26, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 27, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 28, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 29, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 30, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %pushi/vec4 31, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09ce2ce0, 4, 0;
    %end;
    .thread T_3;
    .scope S_000001da09bd5db0;
T_4 ;
    %wait E_000001da09c0a460;
    %load/vec4 v000001da09ce3e60_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v000001da09ce2a60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001da09ce2ce0, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v000001da09ce2100_0, 0;
    %load/vec4 v000001da09ce3e60_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v000001da09ce2b00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001da09ce2ce0, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v000001da09ce26a0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001da09bd5db0;
T_5 ;
    %wait E_000001da09c0a420;
    %load/vec4 v000001da09ce3280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001da09ce2740_0;
    %load/vec4 v000001da09ce3960_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001da09ce2ce0, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001da09bdc350;
T_6 ;
    %wait E_000001da09c09c60;
    %load/vec4 v000001da09c4d030_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4bf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4da30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c770_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da09c4c590_0, 0, 2;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4bf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da09c4da30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c770_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001da09c4c590_0, 0, 2;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da09c4bf50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da09c4c1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da09c4da30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da09c4c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c770_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001da09c4c590_0, 0, 2;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da09c4bf50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001da09c4c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4da30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da09c4cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c770_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da09c4c590_0, 0, 2;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4bf50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001da09c4c1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4da30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4cd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da09c4c770_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001da09c4c590_0, 0, 2;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da09c4bf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da09c4da30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4cd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09c4c770_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001da09c4c590_0, 0, 2;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001da09b961d0;
T_7 ;
    %wait E_000001da09c0a0e0;
    %load/vec4 v000001da09c4c270_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001da09c4cdb0_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001da09c4c270_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001da09c4cdb0_0, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001da09c4c270_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000001da09c4ca90_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001da09c4cdb0_0, 0, 4;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000001da09c4ca90_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001da09c4cdb0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001da09c4ca90_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001da09c4cdb0_0, 0, 4;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v000001da09c4ca90_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001da09c4cdb0_0, 0, 4;
T_7.12 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001da09ba4070;
T_8 ;
    %wait E_000001da09c09160;
    %load/vec4 v000001da09bff180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v000001da09bfe5a0_0;
    %load/vec4 v000001da09bfd920_0;
    %or;
    %inv;
    %assign/vec4 v000001da09bff540_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v000001da09bfe5a0_0;
    %load/vec4 v000001da09bfd920_0;
    %and;
    %assign/vec4 v000001da09bff540_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v000001da09bfe5a0_0;
    %load/vec4 v000001da09bfd920_0;
    %or;
    %assign/vec4 v000001da09bff540_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v000001da09bfe5a0_0;
    %load/vec4 v000001da09bfd920_0;
    %add;
    %assign/vec4 v000001da09bff540_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v000001da09bfe5a0_0;
    %load/vec4 v000001da09bfd920_0;
    %sub;
    %assign/vec4 v000001da09bff540_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %load/vec4 v000001da09bff540_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v000001da09bfe460_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001da09ba4200;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 12, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 13, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 14, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 22, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 23, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 25, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 26, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 27, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 28, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 29, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 31, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 37, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 38, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 39, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 41, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 43, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 45, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 47, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 55, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 57, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 59, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 61, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001da09bfda60, 4, 0;
    %end;
    .thread T_9;
    .scope S_000001da09ba4200;
T_10 ;
    %wait E_000001da09c0a420;
    %load/vec4 v000001da09bfed20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000001da09bfd9c0_0;
    %parti/s 8, 56, 7;
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001da09bfda60, 4, 0;
    %load/vec4 v000001da09bfd9c0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001da09bfda60, 4, 0;
    %load/vec4 v000001da09bfd9c0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001da09bfda60, 4, 0;
    %load/vec4 v000001da09bfd9c0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001da09bfda60, 4, 0;
    %load/vec4 v000001da09bfd9c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001da09bfda60, 4, 0;
    %load/vec4 v000001da09bfd9c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001da09bfda60, 4, 0;
    %load/vec4 v000001da09bfd9c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v000001da09bfda60, 4, 0;
    %load/vec4 v000001da09bfd9c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000001da09bfeb40_0;
    %store/vec4a v000001da09bfda60, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001da09ba4200;
T_11 ;
    %wait E_000001da09c0a3e0;
    %load/vec4 v000001da09bff5e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001da09bfda60, 4;
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001da09bfda60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001da09bfda60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001da09bfda60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001da09bfda60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001da09bfda60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001da09bfeb40_0;
    %pad/u 65;
    %addi 0, 0, 65;
    %ix/vec4 4;
    %load/vec4a v000001da09bfda60, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v000001da09bfe640_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001da09c13990;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09ce3aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001da09ce21a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001da09ce21a0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000001da09c13990;
T_13 ;
    %delay 5, 0;
    %load/vec4 v000001da09ce3aa0_0;
    %inv;
    %store/vec4 v000001da09ce3aa0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001da09c13990;
T_14 ;
    %vpi_call 2 20 "$dumpfile", "RISC_V_Processor.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %delay 100, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "RISC_V_pr_tb.v";
    "./RISC_V_Processor.v";
    "./ALU_64_bit.v";
    "./Data_Memory.v";
    "./immediate_generator.v";
    "./MUX_3_1.v";
    "./Program_Counter.v";
    "./ALU_Control.v";
    "./Adder.v";
    "./Control_Unit.v";
    "./instruction_Memory.v";
    "./instruction_parser.v";
    "./MUX.v";
    "./registerFile.v";
