Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 18 14:30:08 2025
| Host         : DESKTOP-R8IJURE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.618        0.000                      0                 1601        0.125        0.000                      0                 1601        3.500        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.618        0.000                      0                 1512        0.125        0.000                      0                 1512        3.500        0.000                       0                   233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.710        0.000                      0                   89        0.440        0.000                      0                   89  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.871ns  (logic 2.931ns (42.656%)  route 3.940ns (57.344%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 13.392 - 8.000 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.703     5.777    uut/CLK
    SLICE_X59Y82         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.419     6.196 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.600     6.796    uut/counter_y_reg_n_0_[8]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.643 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.643    uut/addr_out_carry_i_11_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.956 r  uut/addr_out_carry__0_i_13/O[3]
                         net (fo=1, routed)           0.546     8.502    uut/x_new00_in[14]
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.306     8.808 r  uut/addr_out_carry__0_i_9/O
                         net (fo=1, routed)           0.608     9.416    uut/C[14]
    SLICE_X64Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.540 r  uut/addr_out_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.540    uut/addr_out_carry__0_i_5_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.941 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.941    uut/addr_out_carry__0_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.163 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.347    10.510    uut/addr_out[15]
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.299    10.809 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.839    12.648    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.628    13.392    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.816    
                         clock uncertainty           -0.035    13.781    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.266    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 2.909ns (42.817%)  route 3.885ns (57.183%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 13.392 - 8.000 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.703     5.777    uut/CLK
    SLICE_X59Y82         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.419     6.196 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.600     6.796    uut/counter_y_reg_n_0_[8]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.643 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.643    uut/addr_out_carry_i_11_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.977 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.399     8.376    uut/x_new00_in[12]
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.303     8.679 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.585     9.264    uut/C[12]
    SLICE_X64Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.388 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.388    uut/addr_out_carry__0_i_7_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.968 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.296    10.263    uut/addr_out[13]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.302    10.565 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          2.005    12.571    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.628    13.392    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.816    
                         clock uncertainty           -0.035    13.781    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    13.215    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.215    
                         arrival time                         -12.571    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.931ns (43.132%)  route 3.864ns (56.868%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.703     5.777    uut/CLK
    SLICE_X59Y82         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.419     6.196 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.600     6.796    uut/counter_y_reg_n_0_[8]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.643 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.643    uut/addr_out_carry_i_11_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.956 r  uut/addr_out_carry__0_i_13/O[3]
                         net (fo=1, routed)           0.546     8.502    uut/x_new00_in[14]
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.306     8.808 r  uut/addr_out_carry__0_i_9/O
                         net (fo=1, routed)           0.608     9.416    uut/C[14]
    SLICE_X64Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.540 r  uut/addr_out_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.540    uut/addr_out_carry__0_i_5_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.941 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.941    uut/addr_out_carry__0_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.163 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.347    10.510    uut/addr_out[15]
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.299    10.809 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.763    12.572    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.639    13.403    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.827    
                         clock uncertainty           -0.035    13.792    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.277    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.277    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.732ns  (logic 2.909ns (43.212%)  route 3.823ns (56.788%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.703     5.777    uut/CLK
    SLICE_X59Y82         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.419     6.196 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.600     6.796    uut/counter_y_reg_n_0_[8]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.643 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.643    uut/addr_out_carry_i_11_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.977 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.399     8.376    uut/x_new00_in[12]
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.303     8.679 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.585     9.264    uut/C[12]
    SLICE_X64Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.388 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.388    uut/addr_out_carry__0_i_7_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.968 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.296    10.263    uut/addr_out[13]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.302    10.565 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.943    12.509    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.639    13.403    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.827    
                         clock uncertainty           -0.035    13.792    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    13.226    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 2.931ns (43.401%)  route 3.822ns (56.599%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 13.400 - 8.000 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.703     5.777    uut/CLK
    SLICE_X59Y82         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.419     6.196 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.600     6.796    uut/counter_y_reg_n_0_[8]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.643 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.643    uut/addr_out_carry_i_11_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.956 r  uut/addr_out_carry__0_i_13/O[3]
                         net (fo=1, routed)           0.546     8.502    uut/x_new00_in[14]
    SLICE_X65Y83         LUT6 (Prop_lut6_I0_O)        0.306     8.808 r  uut/addr_out_carry__0_i_9/O
                         net (fo=1, routed)           0.608     9.416    uut/C[14]
    SLICE_X64Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.540 r  uut/addr_out_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.540    uut/addr_out_carry__0_i_5_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.941 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.941    uut/addr_out_carry__0_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.163 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.347    10.510    uut/addr_out[15]
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.299    10.809 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.721    12.530    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.636    13.400    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.824    
                         clock uncertainty           -0.035    13.789    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.274    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 2.909ns (43.653%)  route 3.755ns (56.347%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 13.400 - 8.000 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.703     5.777    uut/CLK
    SLICE_X59Y82         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.419     6.196 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.600     6.796    uut/counter_y_reg_n_0_[8]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.643 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.643    uut/addr_out_carry_i_11_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.977 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.399     8.376    uut/x_new00_in[12]
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.303     8.679 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.585     9.264    uut/C[12]
    SLICE_X64Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.388 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.388    uut/addr_out_carry__0_i_7_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.968 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.296    10.263    uut/addr_out[13]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.302    10.565 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.875    12.441    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X4Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.636    13.400    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.824    
                         clock uncertainty           -0.035    13.789    
    RAMB36_X4Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    13.223    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -12.441    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 2.909ns (43.925%)  route 3.714ns (56.075%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 13.398 - 8.000 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.703     5.777    uut/CLK
    SLICE_X59Y82         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.419     6.196 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.600     6.796    uut/counter_y_reg_n_0_[8]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.643 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.643    uut/addr_out_carry_i_11_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.977 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.399     8.376    uut/x_new00_in[12]
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.303     8.679 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.585     9.264    uut/C[12]
    SLICE_X64Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.388 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.388    uut/addr_out_carry__0_i_7_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.968 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.296    10.263    uut/addr_out[13]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.302    10.565 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.834    12.399    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y15         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.634    13.398    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.822    
                         clock uncertainty           -0.035    13.787    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    13.221    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.221    
                         arrival time                         -12.399    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 2.708ns (40.910%)  route 3.911ns (59.090%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.703     5.777    uut/CLK
    SLICE_X59Y82         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.419     6.196 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.600     6.796    uut/counter_y_reg_n_0_[8]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.937     7.733 r  uut/addr_out_carry_i_11/O[3]
                         net (fo=1, routed)           0.539     8.272    uut/x_new00_in[10]
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.306     8.578 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.563     9.141    uut/C[10]
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     9.265 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     9.265    uut/addr_out_carry_i_4_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.666 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.666    uut/addr_out_carry_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.888 r  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.347    10.235    uut/addr_out[11]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.299    10.534 r  uut/uuuut_i_6/O
                         net (fo=16, routed)          1.862    12.396    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.639    13.403    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.827    
                         clock uncertainty           -0.035    13.792    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    13.226    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.226    
                         arrival time                         -12.396    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 2.824ns (42.745%)  route 3.783ns (57.255%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 13.392 - 8.000 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.703     5.777    uut/CLK
    SLICE_X59Y82         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.419     6.196 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.600     6.796    uut/counter_y_reg_n_0_[8]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.937     7.733 r  uut/addr_out_carry_i_11/O[3]
                         net (fo=1, routed)           0.539     8.272    uut/x_new00_in[10]
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.306     8.578 r  uut/addr_out_carry_i_8/O
                         net (fo=1, routed)           0.563     9.141    uut/C[10]
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     9.265 r  uut/addr_out_carry_i_4/O
                         net (fo=1, routed)           0.000     9.265    uut/addr_out_carry_i_4_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.666 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.666    uut/addr_out_carry_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.000 r  uut/addr_out_carry__0/O[1]
                         net (fo=1, routed)           0.299    10.300    uut/addr_out[12]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.303    10.603 r  uut/uuuut_i_5/O
                         net (fo=16, routed)          1.780    12.383    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X5Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.628    13.392    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.816    
                         clock uncertainty           -0.035    13.781    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    13.215    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.215    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 uut/counter_y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.973ns (45.025%)  route 3.630ns (54.975%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.398ns = ( 13.398 - 8.000 ) 
    Source Clock Delay      (SCD):    5.777ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.703     5.777    uut/CLK
    SLICE_X59Y82         FDCE                                         r  uut/counter_y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.419     6.196 r  uut/counter_y_reg[8]/Q
                         net (fo=7, routed)           0.600     6.796    uut/counter_y_reg_n_0_[8]
    SLICE_X61Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.847     7.643 r  uut/addr_out_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.643    uut/addr_out_carry_i_11_n_0
    SLICE_X61Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.977 r  uut/addr_out_carry__0_i_13/O[1]
                         net (fo=1, routed)           0.399     8.376    uut/x_new00_in[12]
    SLICE_X63Y84         LUT6 (Prop_lut6_I0_O)        0.303     8.679 r  uut/addr_out_carry__0_i_11/O
                         net (fo=1, routed)           0.585     9.264    uut/C[12]
    SLICE_X64Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.388 r  uut/addr_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.388    uut/addr_out_carry__0_i_7_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.028 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.303    10.331    uut/addr_out[14]
    SLICE_X67Y80         LUT5 (Prop_lut5_I4_O)        0.306    10.637 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.742    12.380    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y15         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.634    13.398    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.822    
                         clock uncertainty           -0.035    13.787    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    13.221    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.221    
                         arrival time                         -12.380    
  -------------------------------------------------------------------
                         slack                                  0.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 rx_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.854%)  route 0.476ns (77.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.542     1.628    clk_125mhz_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  rx_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  rx_counter_reg[4]/Q
                         net (fo=18, routed)          0.476     2.245    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y15         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.855     2.198    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.261     1.937    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.120    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rx/out_rx_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.708%)  route 0.387ns (73.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.563     1.649    rx/clk_125mhz_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  rx/out_rx_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  rx/out_rx_byte_reg[4]/Q
                         net (fo=2, routed)           0.387     2.177    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y13         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.878     2.221    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.490     1.731    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.027    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rx_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.700%)  route 0.304ns (68.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.542     1.628    clk_125mhz_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  rx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  rx_counter_reg[2]/Q
                         net (fo=18, routed)          0.304     2.073    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X3Y15         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.875     2.218    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.490     1.728    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.911    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rx_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.518%)  route 0.306ns (68.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.542     1.628    clk_125mhz_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  rx_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDCE (Prop_fdce_C_Q)         0.141     1.769 r  rx_counter_reg[7]/Q
                         net (fo=18, routed)          0.306     2.076    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X3Y15         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.875     2.218    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.490     1.728    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.911    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 btn1_sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btn1_sync2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.575     1.661    clk_125mhz_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  btn1_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  btn1_sync1_reg/Q
                         net (fo=1, routed)           0.116     1.919    btn1_sync1
    SLICE_X58Y85         FDRE                                         r  btn1_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.842     2.184    clk_125mhz_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  btn1_sync2_reg/C
                         clock pessimism             -0.490     1.694    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.059     1.753    btn1_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 rx/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx/out_rx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.540     1.626    rx/clk_125mhz_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  rx/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  rx/rx_data_reg[3]/Q
                         net (fo=1, routed)           0.102     1.869    rx/rx_data_reg_n_0_[3]
    SLICE_X50Y76         FDRE                                         r  rx/out_rx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.805     2.147    rx/clk_125mhz_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  rx/out_rx_byte_reg[3]/C
                         clock pessimism             -0.508     1.639    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.059     1.698    rx/out_rx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 rx_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.128ns (20.959%)  route 0.483ns (79.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.542     1.628    clk_125mhz_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  rx_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDCE (Prop_fdce_C_Q)         0.128     1.756 r  rx_counter_reg[8]/Q
                         net (fo=18, routed)          0.483     2.239    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y15         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.855     2.198    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.261     1.937    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     2.067    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rx/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx/out_rx_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.539     1.625    rx/clk_125mhz_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  rx/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.141     1.766 r  rx/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.133     1.899    rx/rx_data_reg_n_0_[5]
    SLICE_X51Y74         FDRE                                         r  rx/out_rx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.804     2.146    rx/clk_125mhz_IBUF_BUFG
    SLICE_X51Y74         FDRE                                         r  rx/out_rx_byte_reg[5]/C
                         clock pessimism             -0.490     1.656    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.070     1.726    rx/out_rx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rx/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx/out_rx_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.594%)  route 0.122ns (46.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.565     1.651    rx/clk_125mhz_IBUF_BUFG
    SLICE_X56Y76         FDRE                                         r  rx/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.141     1.792 r  rx/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.122     1.914    rx/rx_data_reg_n_0_[0]
    SLICE_X54Y76         FDRE                                         r  rx/out_rx_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.830     2.172    rx/clk_125mhz_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  rx/out_rx_byte_reg[0]/C
                         clock pessimism             -0.490     1.682    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.059     1.741    rx/out_rx_byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rx/out_rx_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.290%)  route 0.417ns (74.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.563     1.649    rx/clk_125mhz_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  rx/out_rx_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.141     1.790 r  rx/out_rx_byte_reg[4]/Q
                         net (fo=2, routed)           0.417     2.207    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y12         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.882     2.225    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.490     1.735    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.031    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y22  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y22  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y23  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y23  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y8   uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y8   uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y9   uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y9   uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y14  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y14  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X80Y78  FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X80Y78  FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y78  FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y78  FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y80  FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y80  FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y80  FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y80  FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X80Y79  FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X80Y79  FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X80Y78  FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X80Y78  FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y78  FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y78  FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y80  FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y80  FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y80  FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X66Y80  FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X80Y79  FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X80Y79  FSM_onehot_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.456ns (12.305%)  route 3.250ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 13.216 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.710     5.784    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.456     6.240 f  reset_reg/Q
                         net (fo=90, routed)          3.250     9.489    reset
    SLICE_X53Y77         FDCE                                         f  rx_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.452    13.216    clk_125mhz_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  rx_counter_reg[2]/C
                         clock pessimism              0.423    13.640    
                         clock uncertainty           -0.035    13.604    
    SLICE_X53Y77         FDCE (Recov_fdce_C_CLR)     -0.405    13.199    rx_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.456ns (12.305%)  route 3.250ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 13.216 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.710     5.784    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.456     6.240 f  reset_reg/Q
                         net (fo=90, routed)          3.250     9.489    reset
    SLICE_X53Y77         FDCE                                         f  rx_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.452    13.216    clk_125mhz_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  rx_counter_reg[3]/C
                         clock pessimism              0.423    13.640    
                         clock uncertainty           -0.035    13.604    
    SLICE_X53Y77         FDCE (Recov_fdce_C_CLR)     -0.405    13.199    rx_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.456ns (12.305%)  route 3.250ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 13.216 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.710     5.784    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.456     6.240 f  reset_reg/Q
                         net (fo=90, routed)          3.250     9.489    reset
    SLICE_X53Y77         FDCE                                         f  rx_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.452    13.216    clk_125mhz_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  rx_counter_reg[4]/C
                         clock pessimism              0.423    13.640    
                         clock uncertainty           -0.035    13.604    
    SLICE_X53Y77         FDCE (Recov_fdce_C_CLR)     -0.405    13.199    rx_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.456ns (12.305%)  route 3.250ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 13.216 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.710     5.784    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.456     6.240 f  reset_reg/Q
                         net (fo=90, routed)          3.250     9.489    reset
    SLICE_X53Y77         FDCE                                         f  rx_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.452    13.216    clk_125mhz_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  rx_counter_reg[5]/C
                         clock pessimism              0.423    13.640    
                         clock uncertainty           -0.035    13.604    
    SLICE_X53Y77         FDCE (Recov_fdce_C_CLR)     -0.405    13.199    rx_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.456ns (12.305%)  route 3.250ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 13.216 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.710     5.784    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.456     6.240 f  reset_reg/Q
                         net (fo=90, routed)          3.250     9.489    reset
    SLICE_X53Y77         FDCE                                         f  rx_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.452    13.216    clk_125mhz_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  rx_counter_reg[7]/C
                         clock pessimism              0.423    13.640    
                         clock uncertainty           -0.035    13.604    
    SLICE_X53Y77         FDCE (Recov_fdce_C_CLR)     -0.405    13.199    rx_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.710ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.456ns (12.305%)  route 3.250ns (87.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 13.216 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.710     5.784    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.456     6.240 f  reset_reg/Q
                         net (fo=90, routed)          3.250     9.489    reset
    SLICE_X53Y77         FDCE                                         f  rx_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.452    13.216    clk_125mhz_IBUF_BUFG
    SLICE_X53Y77         FDCE                                         r  rx_counter_reg[8]/C
                         clock pessimism              0.423    13.640    
                         clock uncertainty           -0.035    13.604    
    SLICE_X53Y77         FDCE (Recov_fdce_C_CLR)     -0.405    13.199    rx_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.199    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.710    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.456ns (13.065%)  route 3.034ns (86.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 13.218 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.710     5.784    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.456     6.240 f  reset_reg/Q
                         net (fo=90, routed)          3.034     9.274    reset
    SLICE_X53Y78         FDCE                                         f  rx_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.454    13.218    clk_125mhz_IBUF_BUFG
    SLICE_X53Y78         FDCE                                         r  rx_counter_reg[0]/C
                         clock pessimism              0.423    13.642    
                         clock uncertainty           -0.035    13.606    
    SLICE_X53Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.201    rx_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.456ns (13.065%)  route 3.034ns (86.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 13.218 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.710     5.784    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.456     6.240 f  reset_reg/Q
                         net (fo=90, routed)          3.034     9.274    reset
    SLICE_X53Y78         FDCE                                         f  rx_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.454    13.218    clk_125mhz_IBUF_BUFG
    SLICE_X53Y78         FDCE                                         r  rx_counter_reg[11]/C
                         clock pessimism              0.423    13.642    
                         clock uncertainty           -0.035    13.606    
    SLICE_X53Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.201    rx_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.456ns (13.065%)  route 3.034ns (86.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 13.218 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.710     5.784    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.456     6.240 f  reset_reg/Q
                         net (fo=90, routed)          3.034     9.274    reset
    SLICE_X53Y78         FDCE                                         f  rx_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.454    13.218    clk_125mhz_IBUF_BUFG
    SLICE_X53Y78         FDCE                                         r  rx_counter_reg[12]/C
                         clock pessimism              0.423    13.642    
                         clock uncertainty           -0.035    13.606    
    SLICE_X53Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.201    rx_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.456ns (13.065%)  route 3.034ns (86.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.218ns = ( 13.218 - 8.000 ) 
    Source Clock Delay      (SCD):    5.784ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.710     5.784    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.456     6.240 f  reset_reg/Q
                         net (fo=90, routed)          3.034     9.274    reset
    SLICE_X53Y78         FDCE                                         f  rx_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.454    13.218    clk_125mhz_IBUF_BUFG
    SLICE_X53Y78         FDCE                                         r  rx_counter_reg[1]/C
                         clock pessimism              0.423    13.642    
                         clock uncertainty           -0.035    13.606    
    SLICE_X53Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.201    rx_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  3.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rd_en_B_uart_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.579%)  route 0.244ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.576     1.662    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141     1.803 f  reset_reg/Q
                         net (fo=90, routed)          0.244     2.048    reset
    SLICE_X82Y79         FDCE                                         f  rd_en_B_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.841     2.183    clk_125mhz_IBUF_BUFG
    SLICE_X82Y79         FDCE                                         r  rd_en_B_uart_reg/C
                         clock pessimism             -0.509     1.674    
    SLICE_X82Y79         FDCE (Remov_fdce_C_CLR)     -0.067     1.607    rd_en_B_uart_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.579%)  route 0.244ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.576     1.662    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141     1.803 f  reset_reg/Q
                         net (fo=90, routed)          0.244     2.048    reset
    SLICE_X83Y79         FDCE                                         f  tx_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.841     2.183    clk_125mhz_IBUF_BUFG
    SLICE_X83Y79         FDCE                                         r  tx_counter_reg[10]/C
                         clock pessimism             -0.509     1.674    
    SLICE_X83Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.582    tx_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.579%)  route 0.244ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.576     1.662    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141     1.803 f  reset_reg/Q
                         net (fo=90, routed)          0.244     2.048    reset
    SLICE_X83Y79         FDCE                                         f  tx_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.841     2.183    clk_125mhz_IBUF_BUFG
    SLICE_X83Y79         FDCE                                         r  tx_counter_reg[11]/C
                         clock pessimism             -0.509     1.674    
    SLICE_X83Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.582    tx_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.579%)  route 0.244ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.576     1.662    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141     1.803 f  reset_reg/Q
                         net (fo=90, routed)          0.244     2.048    reset
    SLICE_X83Y79         FDCE                                         f  tx_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.841     2.183    clk_125mhz_IBUF_BUFG
    SLICE_X83Y79         FDCE                                         r  tx_counter_reg[12]/C
                         clock pessimism             -0.509     1.674    
    SLICE_X83Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.582    tx_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.579%)  route 0.244ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.576     1.662    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141     1.803 f  reset_reg/Q
                         net (fo=90, routed)          0.244     2.048    reset
    SLICE_X83Y79         FDCE                                         f  tx_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.841     2.183    clk_125mhz_IBUF_BUFG
    SLICE_X83Y79         FDCE                                         r  tx_counter_reg[13]/C
                         clock pessimism             -0.509     1.674    
    SLICE_X83Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.582    tx_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.579%)  route 0.244ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.576     1.662    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141     1.803 f  reset_reg/Q
                         net (fo=90, routed)          0.244     2.048    reset
    SLICE_X83Y79         FDCE                                         f  tx_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.841     2.183    clk_125mhz_IBUF_BUFG
    SLICE_X83Y79         FDCE                                         r  tx_counter_reg[14]/C
                         clock pessimism             -0.509     1.674    
    SLICE_X83Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.582    tx_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.579%)  route 0.244ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.576     1.662    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141     1.803 f  reset_reg/Q
                         net (fo=90, routed)          0.244     2.048    reset
    SLICE_X83Y79         FDCE                                         f  tx_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.841     2.183    clk_125mhz_IBUF_BUFG
    SLICE_X83Y79         FDCE                                         r  tx_counter_reg[15]/C
                         clock pessimism             -0.509     1.674    
    SLICE_X83Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.582    tx_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.579%)  route 0.244ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.576     1.662    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141     1.803 f  reset_reg/Q
                         net (fo=90, routed)          0.244     2.048    reset
    SLICE_X83Y79         FDCE                                         f  tx_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.841     2.183    clk_125mhz_IBUF_BUFG
    SLICE_X83Y79         FDCE                                         r  tx_counter_reg[6]/C
                         clock pessimism             -0.509     1.674    
    SLICE_X83Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.582    tx_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.579%)  route 0.244ns (63.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.576     1.662    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141     1.803 f  reset_reg/Q
                         net (fo=90, routed)          0.244     2.048    reset
    SLICE_X83Y79         FDCE                                         f  tx_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.841     2.183    clk_125mhz_IBUF_BUFG
    SLICE_X83Y79         FDCE                                         r  tx_counter_reg[9]/C
                         clock pessimism             -0.509     1.674    
    SLICE_X83Y79         FDCE (Remov_fdce_C_CLR)     -0.092     1.582    tx_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.094%)  route 0.298ns (67.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.576     1.662    clk_125mhz_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y81         FDRE (Prop_fdre_C_Q)         0.141     1.803 f  reset_reg/Q
                         net (fo=90, routed)          0.298     2.102    reset
    SLICE_X82Y78         FDCE                                         f  FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.840     2.182    clk_125mhz_IBUF_BUFG
    SLICE_X82Y78         FDCE                                         r  FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.509     1.673    
    SLICE_X82Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.606    FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.495    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.684ns  (logic 4.248ns (48.914%)  route 4.436ns (51.086%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.704     5.778    uut/CLK
    SLICE_X67Y81         FDCE                                         r  uut/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y81         FDCE (Prop_fdce_C_Q)         0.419     6.197 r  uut/FSM_onehot_state_reg[4]/Q
                         net (fo=50, routed)          1.287     7.484    uut/FSM_onehot_state_reg[4]_0[0]
    SLICE_X66Y85         LUT2 (Prop_lut2_I1_O)        0.299     7.783 r  uut/LD0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.149    10.932    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    14.462 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    14.462    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/out_tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 4.055ns (58.044%)  route 2.931ns (41.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.766     5.840    tx/CLK
    SLICE_X92Y77         FDSE                                         r  tx/out_tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         FDSE (Prop_fdse_C_Q)         0.518     6.358 r  tx/out_tx_serial_reg/Q
                         net (fo=1, routed)           2.931     9.288    uart_tx_OBUF
    T17                  OBUF (Prop_obuf_I_O)         3.537    12.825 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.825    uart_tx
    T17                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/out_tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.402ns (60.117%)  route 0.930ns (39.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.596     1.682    tx/CLK
    SLICE_X92Y77         FDSE                                         r  tx/out_tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y77         FDSE (Prop_fdse_C_Q)         0.164     1.846 r  tx/out_tx_serial_reg/Q
                         net (fo=1, routed)           0.930     2.776    uart_tx_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.238     4.014 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.014    uart_tx
    T17                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 1.440ns (50.577%)  route 1.407ns (49.423%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.571     1.657    clk_125mhz_IBUF_BUFG
    SLICE_X66Y80         FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDCE (Prop_fdce_C_Q)         0.164     1.821 r  FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.302     2.123    uut/Q[0]
    SLICE_X66Y85         LUT2 (Prop_lut2_I0_O)        0.045     2.168 r  uut/LD0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.105     3.273    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     4.504 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     4.504    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           289 Endpoints
Min Delay           289 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.606ns  (logic 2.881ns (27.165%)  route 7.725ns (72.835%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.855     6.397    uut/SW_IBUF[0]
    SLICE_X63Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.570     7.091    uut/C[8]
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.215 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    uut/addr_out_carry_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    uut/addr_out_carry_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.004 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.296     8.299    uut/addr_out[13]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.302     8.601 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          2.005    10.606    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.628     5.392    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.585ns  (logic 2.975ns (28.108%)  route 7.610ns (71.892%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.855     6.397    uut/SW_IBUF[0]
    SLICE_X63Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.570     7.091    uut/C[8]
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.215 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    uut/addr_out_carry_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    uut/addr_out_carry_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    uut/addr_out_carry__0_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.101 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.347     8.447    uut/addr_out[15]
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.299     8.746 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.839    10.585    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.628     5.392    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.544ns  (logic 2.881ns (27.325%)  route 7.663ns (72.675%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.855     6.397    uut/SW_IBUF[0]
    SLICE_X63Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.570     7.091    uut/C[8]
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.215 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    uut/addr_out_carry_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    uut/addr_out_carry_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.004 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.296     8.299    uut/addr_out[13]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.302     8.601 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.943    10.544    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.639     5.403    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.509ns  (logic 2.975ns (28.311%)  route 7.534ns (71.689%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.855     6.397    uut/SW_IBUF[0]
    SLICE_X63Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.570     7.091    uut/C[8]
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.215 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    uut/addr_out_carry_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    uut/addr_out_carry_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    uut/addr_out_carry__0_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.101 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.347     8.447    uut/addr_out[15]
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.299     8.746 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.763    10.509    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.639     5.403    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.494ns  (logic 2.861ns (27.265%)  route 7.633ns (72.735%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.855     6.397    uut/SW_IBUF[0]
    SLICE_X63Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.570     7.091    uut/C[8]
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.215 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    uut/addr_out_carry_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    uut/addr_out_carry_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.987 r  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.347     8.333    uut/addr_out[11]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.299     8.632 r  uut/uuuut_i_6/O
                         net (fo=16, routed)          1.862    10.494    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.639     5.403    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.482ns  (logic 2.977ns (28.405%)  route 7.504ns (71.595%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.855     6.397    uut/SW_IBUF[0]
    SLICE_X63Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.570     7.091    uut/C[8]
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.215 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    uut/addr_out_carry_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    uut/addr_out_carry_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.099 r  uut/addr_out_carry__0/O[1]
                         net (fo=1, routed)           0.299     8.398    uut/addr_out[12]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.303     8.701 r  uut/uuuut_i_5/O
                         net (fo=16, routed)          1.780    10.482    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X5Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.628     5.392    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.476ns  (logic 2.881ns (27.503%)  route 7.595ns (72.497%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.855     6.397    uut/SW_IBUF[0]
    SLICE_X63Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.570     7.091    uut/C[8]
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.215 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    uut/addr_out_carry_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    uut/addr_out_carry_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.004 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.296     8.299    uut/addr_out[13]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.302     8.601 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.875    10.476    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X4Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.636     5.400    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.467ns  (logic 2.975ns (28.425%)  route 7.492ns (71.575%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.855     6.397    uut/SW_IBUF[0]
    SLICE_X63Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.570     7.091    uut/C[8]
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.215 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    uut/addr_out_carry_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    uut/addr_out_carry_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.879 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.879    uut/addr_out_carry__0_n_0
    SLICE_X64Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.101 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.347     8.447    uut/addr_out[15]
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.299     8.746 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.721    10.467    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X4Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.636     5.400    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.462ns  (logic 2.672ns (25.542%)  route 7.790ns (74.458%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.855     6.397    uut/SW_IBUF[0]
    SLICE_X63Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.570     7.091    uut/C[8]
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.215 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    uut/addr_out_carry_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.795 r  uut/addr_out_carry/O[2]
                         net (fo=1, routed)           0.408     8.202    uut/addr_out[9]
    SLICE_X65Y80         LUT5 (Prop_lut5_I4_O)        0.302     8.504 r  uut/uuuut_i_8/O
                         net (fo=16, routed)          1.958    10.462    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.639     5.403    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.459ns  (logic 2.977ns (28.467%)  route 7.481ns (71.533%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[0]_inst/O
                         net (fo=31, routed)          4.855     6.397    uut/SW_IBUF[0]
    SLICE_X63Y82         LUT6 (Prop_lut6_I2_O)        0.124     6.521 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.570     7.091    uut/C[8]
    SLICE_X64Y80         LUT5 (Prop_lut5_I4_O)        0.124     7.215 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     7.215    uut/addr_out_carry_i_6_n_0
    SLICE_X64Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.765 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.765    uut/addr_out_carry_n_0
    SLICE_X64Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.099 r  uut/addr_out_carry__0/O[1]
                         net (fo=1, routed)           0.299     8.398    uut/addr_out[12]
    SLICE_X65Y81         LUT5 (Prop_lut5_I4_O)        0.303     8.701 r  uut/uuuut_i_5/O
                         net (fo=16, routed)          1.757    10.459    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.639     5.403    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.641ns  (logic 0.241ns (14.709%)  route 1.399ns (85.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.399     1.641    rx/uart_rx_IBUF
    SLICE_X56Y76         FDRE                                         r  rx/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.832     2.174    rx/clk_125mhz_IBUF_BUFG
    SLICE_X56Y76         FDRE                                         r  rx/rx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.241ns (14.089%)  route 1.472ns (85.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.472     1.713    rx/uart_rx_IBUF
    SLICE_X55Y76         FDRE                                         r  rx/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.830     2.172    rx/clk_125mhz_IBUF_BUFG
    SLICE_X55Y76         FDRE                                         r  rx/rx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.776ns  (logic 0.241ns (13.590%)  route 1.534ns (86.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.534     1.776    rx/uart_rx_IBUF
    SLICE_X54Y75         FDRE                                         r  rx/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.829     2.171    rx/clk_125mhz_IBUF_BUFG
    SLICE_X54Y75         FDRE                                         r  rx/rx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.241ns (13.420%)  route 1.557ns (86.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.557     1.798    rx/uart_rx_IBUF
    SLICE_X52Y77         FDRE                                         r  rx/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.807     2.149    rx/clk_125mhz_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  rx/rx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.856ns  (logic 0.241ns (13.004%)  route 1.614ns (86.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.614     1.856    rx/uart_rx_IBUF
    SLICE_X54Y77         FDRE                                         r  rx/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.832     2.174    rx/clk_125mhz_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  rx/rx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.921ns  (logic 0.241ns (12.559%)  route 1.680ns (87.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.680     1.921    rx/uart_rx_IBUF
    SLICE_X52Y76         FDRE                                         r  rx/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.805     2.147    rx/clk_125mhz_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  rx/rx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.935ns  (logic 0.241ns (12.474%)  route 1.693ns (87.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.693     1.935    rx/uart_rx_IBUF
    SLICE_X52Y75         FDRE                                         r  rx/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.804     2.146    rx/clk_125mhz_IBUF_BUFG
    SLICE_X52Y75         FDRE                                         r  rx/rx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.241ns (12.117%)  route 1.750ns (87.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.750     1.992    rx/uart_rx_IBUF
    SLICE_X53Y76         FDRE                                         r  rx/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.805     2.147    rx/clk_125mhz_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  rx/rx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.331ns (16.574%)  route 1.668ns (83.426%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 f  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.506     1.747    rx/uart_rx_IBUF
    SLICE_X54Y78         LUT5 (Prop_lut5_I4_O)        0.045     1.792 r  rx/clk_count[10]_i_3/O
                         net (fo=11, routed)          0.162     1.954    rx/clk_count[10]_i_3_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.999 r  rx/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.999    rx/clk_count[9]_i_1_n_0
    SLICE_X56Y77         FDRE                                         r  rx/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.834     2.176    rx/clk_125mhz_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  rx/clk_count_reg[9]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.005ns  (logic 0.331ns (16.525%)  route 1.674ns (83.475%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    R17                  IBUF (Prop_ibuf_I_O)         0.241     0.241 f  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.506     1.747    rx/uart_rx_IBUF
    SLICE_X54Y78         LUT5 (Prop_lut5_I4_O)        0.045     1.792 r  rx/clk_count[10]_i_3/O
                         net (fo=11, routed)          0.168     1.960    rx/clk_count[10]_i_3_n_0
    SLICE_X55Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.005 r  rx/clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.005    rx/clk_count[4]_i_1_n_0
    SLICE_X55Y78         FDRE                                         r  rx/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.833     2.175    rx/clk_125mhz_IBUF_BUFG
    SLICE_X55Y78         FDRE                                         r  rx/clk_count_reg[4]/C





