+ fud2 /home/ayaka/projects/calyx/examples/tutorial/language-tutorial-compute.futil -o /home/ayaka/projects/calyx/tools/vcd-parsing/tmp/trace-info.vcd -s 'calyx.args=-p no-opt' -s sim.data=/home/ayaka/projects/calyx/examples/tutorial/data.json
[1/7] /home/ayaka/projects/calyx/target/debug/fud2 get-rsrc tb.sv
[2/7] /home/ayaka/projects/calyx/target/debug/fud2 get-rsrc json-dat.py
[3/7] /home/ayaka/projects/calyx/target/debug/calyx -l /home/ayaka/projects/calyx -b verilog -p no-opt /home/ayaka/projects/calyx/examples/tutorial/language-tutorial-compute.futil > language-tutorial-compute.sv
[4/7] python3 json-dat.py --from-json /home/ayaka/projects/calyx/examples/tutorial/data.json sim_data
[5/7] verilator language-tutorial-compute.sv tb.sv --trace --binary --top-module TOP -fno-inline -Mdir verilator-out
make: Entering directory '/home/ayaka/projects/calyx/.fud2/verilator-out'
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -Os -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
/bin/python3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VTOP.cpp VTOP___024root__DepSet_hf053e249__0.cpp VTOP___024root__DepSet_hbaffbf48__0.cpp VTOP_TOP__DepSet_h165605ae__0.cpp VTOP_TOP__DepSet_ha900f807__0.cpp VTOP_main__DepSet_hceaa94cb__0.cpp VTOP_std_add__DepSet_hd628e87a__0.cpp VTOP_std_reg__DepSet_hb7327545__0.cpp VTOP_comb_mem_d1__I1_S1__DepSet_h9d9ba213__0.cpp VTOP_comb_mem_d1__I1_S1__DepSet_ha0c77efe__0.cpp VTOP_std_reg__W2__DepSet_h5eb5cd9f__0.cpp VTOP__main.cpp VTOP__Trace__0.cpp VTOP___024root__Slow.cpp VTOP___024root__DepSet_hf053e249__0__Slow.cpp VTOP___024root__DepSet_hbaffbf48__0__Slow.cpp VTOP_TOP__Slow.cpp VTOP_TOP__DepSet_h165605ae__0__Slow.cpp VTOP_main__Slow.cpp VTOP_main__DepSet_hceaa94cb__0__Slow.cpp VTOP_main__DepSet_hd1d650c6__0__Slow.cpp VTOP_std_add__Slow.cpp VTOP_std_add__DepSet_hd954c515__0__Slow.cpp VTOP_std_reg__Slow.cpp VTOP_std_reg__DepSet_h7a5e324c__0__Slow.cpp VTOP_comb_mem_d1__I1_S1__Slow.cpp VTOP_comb_mem_d1__I1_S1__DepSet_ha0c77efe__0__Slow.cpp VTOP_std_reg__W2__Slow.cpp VTOP_std_reg__W2__DepSet_h61e1a972__0__Slow.cpp VTOP_std_wire__W1__Slow.cpp VTOP_std_wire__W1__DepSet_h98d36270__0__Slow.cpp VTOP__Syms.cpp VTOP__Trace__0__Slow.cpp > VTOP__ALL.cpp
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DVL_TIME_CONTEXT   -fcoroutines -Os -c -o VTOP__ALL.o VTOP__ALL.cpp
echo "" > VTOP__ALL.verilator_deplist.tmp
Archive ar -rcs VTOP__ALL.a VTOP__ALL.o
g++    verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o VTOP__ALL.a    -pthread -lpthread -latomic   -o VTOP
rm VTOP__ALL.verilator_deplist.tmp
make: Leaving directory '/home/ayaka/projects/calyx/.fud2/verilator-out'
[6/7] cp verilator-out/VTOP language-tutorial-compute.exe
[7/7] ./language-tutorial-compute.exe +DATA=sim_data +CYCLE_LIMIT=500000000 +NOTRACE=0 +OUT=/home/ayaka/projects/calyx/tools/vcd-parsing/tmp/trace-info.vcd > sim.log /home/ayaka/projects/calyx/tools/vcd-parsing/tmp/trace-info.vcd
+ set +o xtrace
