// Seed: 1899131392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  wor  id_7 = 1;
  assign id_1 = (1'b0);
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    input tri id_6,
    output tri0 id_7,
    input supply0 id_8,
    output supply0 id_9,
    input wor id_10,
    output wire id_11,
    input supply1 id_12,
    output wor id_13,
    input tri0 id_14
);
  wire id_16;
  wire id_17;
  wire id_18;
  tri1 id_19 = 1'b0;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18
  );
endmodule
