<<<<<<< HEAD
Flow report for arm
Mon Aug 03 20:37:09 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Flow Summary                                                              ;
+-----------------------------+---------------------------------------------+
; Flow Status                 ; Successful - Mon Aug 03 20:37:09 2020       ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; arm                                         ;
; Top-level Entity Name       ; testbench                                   ;
; Family                      ; Cyclone V                                   ;
; Device                      ; 5CEBA2F17A7                                 ;
; Timing Models               ; Final                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 08/03/2020 20:36:52 ;
; Main task         ; Compilation         ;
; Revision Name     ; arm                 ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 116634160477335.159650861226476        ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_timing_analysis               ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_formal_verification           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                      ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (SystemVerilog)        ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 125                                    ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                    ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; testbench   ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; testbench   ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; testbench   ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                    ; testbench                              ; arm           ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                          ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name            ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Elaboration ; 00:00:18     ; 1.0                     ; 4778 MB             ; 00:00:36                           ;
; Total                  ; 00:00:18     ; --                      ; --                  ; 00:00:36                           ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Flow OS Summary                                                                      ;
+------------------------+------------------+------------+------------+----------------+
; Module Name            ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+------------------------+------------------+------------+------------+----------------+
; Analysis & Elaboration ; DESKTOP-A1FP3OB  ; Windows 10 ; 10.0       ; x86_64         ;
+------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off arm -c arm --analysis_and_elaboration



=======
Flow report for arm
<<<<<<< HEAD
Tue Aug 04 08:32:40 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
=======
Sun Aug 02 15:49:25 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
>>>>>>> master


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
<<<<<<< HEAD
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
=======
refer to the applicable agreement for further details.
>>>>>>> master



+---------------------------------------------------------------------------+
; Flow Summary                                                              ;
+-----------------------------+---------------------------------------------+
<<<<<<< HEAD
; Flow Status                 ; Successful - Tue Aug 04 08:32:40 2020       ;
; Quartus Prime Version       ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name               ; arm                                         ;
; Top-level Entity Name       ; flag_negativo                               ;
=======
; Flow Status                 ; Successful - Sun Aug 02 15:49:25 2020       ;
; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name               ; arm                                         ;
; Top-level Entity Name       ; pc_sel_test                                 ;
>>>>>>> master
; Family                      ; Cyclone V                                   ;
; Device                      ; 5CEBA2F17A7                                 ;
; Timing Models               ; Final                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< HEAD
; Start date & time ; 08/04/2020 08:32:33 ;
=======
; Start date & time ; 08/02/2020 15:49:10 ;
>>>>>>> master
; Main task         ; Compilation         ;
; Revision Name     ; arm                 ;
+-------------------+---------------------+


<<<<<<< HEAD
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                 ;
+-------------------------------------+----------------------------------------+---------------+---------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name   ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+---------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 153951931695796.159655155324768        ; --            ; --            ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --            ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --            ; eda_timing_analysis               ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --            ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --            ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --            ; eda_formal_verification           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --            ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                      ; --            ; --            ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (SystemVerilog)        ; <None>        ; --            ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --            ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 125                                    ; --            ; --            ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                    ; --            ; --            ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; flag_negativo ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; flag_negativo ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; flag_negativo ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --            ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --            ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --            ; --                                ;
; TOP_LEVEL_ENTITY                    ; flag_negativo                          ; arm           ; --            ; --                                ;
+-------------------------------------+----------------------------------------+---------------+---------------+-----------------------------------+
=======
+------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                               ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 220045545805507.159640495021564        ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_timing_analysis               ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_formal_verification           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT              ; Systemverilog Hdl                      ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (SystemVerilog)        ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 125                                    ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                    ; --            ; --          ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; pc_sel_test ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; pc_sel_test ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; pc_sel_test ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                    ; pc_sel_test                            ; arm           ; --          ; --                                ;
+-------------------------------------+----------------------------------------+---------------+-------------+-----------------------------------+
>>>>>>> master


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                          ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name            ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< HEAD
; Analysis & Elaboration ; 00:00:07     ; 1.0                     ; 4775 MB             ; 00:00:17                           ;
; Total                  ; 00:00:07     ; --                      ; --                  ; 00:00:17                           ;
=======
; Analysis & Elaboration ; 00:00:16     ; 1.0                     ; 4776 MB             ; 00:00:33                           ;
; Total                  ; 00:00:16     ; --                      ; --                  ; 00:00:33                           ;
>>>>>>> master
+------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Flow OS Summary                                                                      ;
+------------------------+------------------+------------+------------+----------------+
; Module Name            ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+------------------------+------------------+------------+------------+----------------+
<<<<<<< HEAD
; Analysis & Elaboration ; DESKTOP-VRFLMRQ  ; Windows 10 ; 10.0       ; x86_64         ;
=======
; Analysis & Elaboration ; LAPTOP-OJR01514  ; Windows 10 ; 10.0       ; x86_64         ;
>>>>>>> master
+------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
<<<<<<< HEAD
quartus_map --read_settings_files=on --write_settings_files=off arm -c arm --analysis_and_elaboration
=======
quartus_map --read_settings_files=on --write_settings_files=off ARM -c arm --analysis_and_elaboration
>>>>>>> master



>>>>>>> master
