// Seed: 2854321145
`define pp_10 0
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output logic id_5,
    inout id_6,
    input id_7,
    input logic id_8
    , id_10,
    input id_9
);
  logic id_11;
  logic id_12, id_13, id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  inout id_1;
  logic id_10;
  type_13(
      .id_0(1), .id_1(1), .id_2(id_8), .id_3(id_1), .id_4(1'b0)
  );
  always id_2 <= -id_1;
  logic id_11;
endmodule
module module_2 (
    output id_0,
    output id_1,
    input id_2
    , id_10,
    input id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    output id_7
);
endmodule
parameter module_0 = (1) * id_5;
wire [1 : id_9] id_11, id_12;
