
 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

              Name              Total 
--------------------------------------
Unresolved References               0 
Empty Modules                       0 
Unloaded Port(s)                    0 
Unloaded Sequential Pin(s)          0 
Assigns                             0 
Undriven Port(s)                    0 
Undriven Leaf Pin(s)                0 
Undriven hierarchical pin(s)        0 
Multidriven Port(s)                 0 
Multidriven Leaf Pin(s)             0 
Multidriven hierarchical Pin(s)     0 
Constant Port(s)                    0 
Constant Leaf Pin(s)                0 
Constant hierarchical Pin(s)     1346 
