#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Thu Nov 14 14:13:32 2024
# Process ID: 17008
# Current directory: C:/Projects/ERN24004/Projects/DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32424 C:\Projects\ERN24004\Projects\DMA\DMA.xpr
# Log file: C:/Projects/ERN24004/Projects/DMA/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/DMA\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2147 MB
# Total Virtual     :36272 MB
# Available Virtual :20283 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/DMA/DMA.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/ERN24004/Projects/DMA/DMA.srcs/sources_1/bd/dma/dma.bd}
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/AD1DMA_0/m_axi} Slave {/processing_system7_0/S_AXI_HP2} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
startgroup
set_property CONFIG.c_mm2s_burst_size {16} [get_bd_cells axi_dma_0]
endgroup
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells axi_mem_intercon]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_mem_intercon/M01_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_mem_intercon/M01_ACLK]
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells ps7_0_axi_periph]
endgroup
regenerate_bd_layout
assign_bd_address
validate_bd_design
assign_bd_address
validate_bd_design
assign_bd_address
delete_bd_objs [get_bd_addr_segs AD1DMA_0/m_axi/SEG_processing_system7_0_HP2_DDR_LOWOCM]
assign_bd_address
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs AD1DMA_0/AXI_LITE_SAMPLE/Reg0] -force
assign_bd_address -target_address_space /AD1DMA_0/m_axi [get_bd_addr_segs AD1DMA_0/AXI_LITE_SAMPLE/Reg0] -force
assign_bd_address -target_address_space /AD1DMA_0/m_axi [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -force
assign_bd_address -target_address_space /axi_dma_0/Data_MM2S [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
assign_bd_address -target_address_space /axi_dma_0/Data_MM2S [get_bd_addr_segs processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM] -force
assign_bd_address
delete_bd_objs [get_bd_addr_segs axi_dma_0/Data_MM2S/SEG_processing_system7_0_HP2_DDR_LOWOCM]
assign_bd_address
validate_bd_design
