INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
