// Seed: 2717878358
module module_0 (
    input  wand id_0,
    output tri0 id_1,
    output wand id_2
);
  always @(id_0 or posedge id_0) release id_2;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1
);
  integer id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_2 = 32'd20
) (
    input  wand  id_0,
    input  tri1  id_1,
    input  wor   _id_2,
    input  wand  id_3,
    input  tri1  id_4,
    output logic id_5,
    input  tri   id_6,
    output wor   id_7,
    output tri0  id_8,
    output logic id_9,
    input  tri0  id_10,
    input  wand  id_11,
    input  wand  id_12,
    output wire  id_13
);
  integer id_15 = id_10;
  wire [id_2 : id_2] id_16;
  wire id_17;
  always @(-1 or -1)
    case (id_2)
      1: id_15 = -1;
      -1: id_9 <= {id_3{1'b0}};
      id_12: id_5 <= -1;
    endcase
  module_0 modCall_1 (
      id_6,
      id_13,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
