// Seed: 2732677554
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    output id_6,
    output id_7,
    input id_8,
    output id_9,
    input id_10
);
  assign id_7[1] = 1;
  assign id_9 = 1;
  logic id_11 = id_2;
  type_18 id_12 (.id_0(id_9));
endmodule
