                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.8.0 #10562 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module mc96f8x16_cg
                                      6 	.optsdcc -mmcs51 --model-large
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl _P37
                                     12 	.globl _P36
                                     13 	.globl _P35
                                     14 	.globl _P34
                                     15 	.globl _P33
                                     16 	.globl _P32
                                     17 	.globl _P31
                                     18 	.globl _P30
                                     19 	.globl _P27
                                     20 	.globl _P26
                                     21 	.globl _P25
                                     22 	.globl _P24
                                     23 	.globl _P23
                                     24 	.globl _P22
                                     25 	.globl _P21
                                     26 	.globl _P20
                                     27 	.globl _P17
                                     28 	.globl _P16
                                     29 	.globl _P15
                                     30 	.globl _P14
                                     31 	.globl _P13
                                     32 	.globl _P12
                                     33 	.globl _P11
                                     34 	.globl _P10
                                     35 	.globl _P07
                                     36 	.globl _P06
                                     37 	.globl _P05
                                     38 	.globl _P04
                                     39 	.globl _P03
                                     40 	.globl _P02
                                     41 	.globl _P01
                                     42 	.globl _P00
                                     43 	.globl _EO
                                     44 	.globl _DPH1
                                     45 	.globl _DPL1
                                     46 	.globl _DPH
                                     47 	.globl _DPL
                                     48 	.globl _SP
                                     49 	.globl _PSW
                                     50 	.globl _B
                                     51 	.globl _ACC
                                     52 	.globl _FMCR
                                     53 	.globl _FIDR
                                     54 	.globl _FSADRL
                                     55 	.globl _FSADRM
                                     56 	.globl _FSADRH
                                     57 	.globl _I2CSCHR
                                     58 	.globl _I2CSCLR
                                     59 	.globl _I2CSDHR
                                     60 	.globl _I2CDR
                                     61 	.globl _I2CSAR1
                                     62 	.globl _I2CSAR0
                                     63 	.globl _I2CSR
                                     64 	.globl _I2CCR
                                     65 	.globl _UARTDR
                                     66 	.globl _UARTBD
                                     67 	.globl _UARTST
                                     68 	.globl _UARTCR3
                                     69 	.globl _UARTCR2
                                     70 	.globl _UARTCR1
                                     71 	.globl _SPISR
                                     72 	.globl _SPIDR
                                     73 	.globl _SPICR
                                     74 	.globl _ADWIFRH
                                     75 	.globl _ADWIFRL
                                     76 	.globl _ADWCRH
                                     77 	.globl _ADWCRL
                                     78 	.globl _ADWRCR3
                                     79 	.globl _ADWRCR2
                                     80 	.globl _ADWRCR1
                                     81 	.globl _ADWRCR0
                                     82 	.globl _ADCDRH
                                     83 	.globl _ADCDRL
                                     84 	.globl _ADCCRH
                                     85 	.globl _ADCCRL
                                     86 	.globl _BUZCR
                                     87 	.globl _BUZDR
                                     88 	.globl _T2BDRH
                                     89 	.globl _T2BDRL
                                     90 	.globl _T2ADRH
                                     91 	.globl _T2ADRL
                                     92 	.globl _T2CRH
                                     93 	.globl _T2CRL
                                     94 	.globl _T1BDRH
                                     95 	.globl _T1BDRL
                                     96 	.globl _T1ADRH
                                     97 	.globl _T1ADRL
                                     98 	.globl _T1CRH
                                     99 	.globl _T1CRL
                                    100 	.globl _T0CDR
                                    101 	.globl _T0DR
                                    102 	.globl _T0CNT
                                    103 	.globl _T0CR
                                    104 	.globl _WTCR
                                    105 	.globl _WTCNT
                                    106 	.globl _WTDR
                                    107 	.globl _WDTCR
                                    108 	.globl _WDTCNT
                                    109 	.globl _WDTDR
                                    110 	.globl _LVICR
                                    111 	.globl _LVRCR
                                    112 	.globl _PCON
                                    113 	.globl _RSTFR
                                    114 	.globl _BITCR
                                    115 	.globl _BITCNT
                                    116 	.globl _OSCCR
                                    117 	.globl _SCCR
                                    118 	.globl _EIPOL2
                                    119 	.globl _EIPOL1
                                    120 	.globl _EIPOL0H
                                    121 	.globl _EIPOL0L
                                    122 	.globl _EIFLAG1
                                    123 	.globl _EIFLAG0
                                    124 	.globl _IIFLAG
                                    125 	.globl _IP1
                                    126 	.globl _IP
                                    127 	.globl _IE3
                                    128 	.globl _IE2
                                    129 	.globl _IE1
                                    130 	.globl _IE
                                    131 	.globl _P3FSR
                                    132 	.globl _P2FSR
                                    133 	.globl _P1FSRH
                                    134 	.globl _P1FSRL
                                    135 	.globl _P0FSR
                                    136 	.globl _P3PU
                                    137 	.globl _P3OD
                                    138 	.globl _P3IO
                                    139 	.globl _P3
                                    140 	.globl _P2PU
                                    141 	.globl _P2OD
                                    142 	.globl _P2IO
                                    143 	.globl _P2
                                    144 	.globl _P12DB
                                    145 	.globl _P1PU
                                    146 	.globl _P1OD
                                    147 	.globl _P1IO
                                    148 	.globl _P1
                                    149 	.globl _P03DB
                                    150 	.globl _P0PU
                                    151 	.globl _P0OD
                                    152 	.globl _P0IO
                                    153 	.globl _P0
                                    154 	.globl _SysClock_Config
                                    155 ;--------------------------------------------------------
                                    156 ; special function registers
                                    157 ;--------------------------------------------------------
                                    158 	.area RSEG    (ABS,DATA)
      000000                        159 	.org 0x0000
      000000                        160 _P0::
      000000                        161 	.ds 1
      000001                        162 _P0IO::
      000001                        163 	.ds 1
      000002                        164 _P0OD::
      000002                        165 	.ds 1
      000003                        166 _P0PU::
      000003                        167 	.ds 1
      000004                        168 _P03DB::
      000004                        169 	.ds 1
      000005                        170 _P1::
      000005                        171 	.ds 1
      000006                        172 _P1IO::
      000006                        173 	.ds 1
      000007                        174 _P1OD::
      000007                        175 	.ds 1
      000008                        176 _P1PU::
      000008                        177 	.ds 1
      000009                        178 _P12DB::
      000009                        179 	.ds 1
      00000A                        180 _P2::
      00000A                        181 	.ds 1
      00000B                        182 _P2IO::
      00000B                        183 	.ds 1
      00000C                        184 _P2OD::
      00000C                        185 	.ds 1
      00000D                        186 _P2PU::
      00000D                        187 	.ds 1
      00000E                        188 _P3::
      00000E                        189 	.ds 1
      00000F                        190 _P3IO::
      00000F                        191 	.ds 1
      000010                        192 _P3OD::
      000010                        193 	.ds 1
      000011                        194 _P3PU::
      000011                        195 	.ds 1
      000012                        196 _P0FSR::
      000012                        197 	.ds 1
      000013                        198 _P1FSRL::
      000013                        199 	.ds 1
      000014                        200 _P1FSRH::
      000014                        201 	.ds 1
      000015                        202 _P2FSR::
      000015                        203 	.ds 1
      000016                        204 _P3FSR::
      000016                        205 	.ds 1
      000017                        206 _IE::
      000017                        207 	.ds 1
      000018                        208 _IE1::
      000018                        209 	.ds 1
      000019                        210 _IE2::
      000019                        211 	.ds 1
      00001A                        212 _IE3::
      00001A                        213 	.ds 1
      00001B                        214 _IP::
      00001B                        215 	.ds 1
      00001C                        216 _IP1::
      00001C                        217 	.ds 1
      00001D                        218 _IIFLAG::
      00001D                        219 	.ds 1
      00001E                        220 _EIFLAG0::
      00001E                        221 	.ds 1
      00001F                        222 _EIFLAG1::
      00001F                        223 	.ds 1
      000020                        224 _EIPOL0L::
      000020                        225 	.ds 1
      000021                        226 _EIPOL0H::
      000021                        227 	.ds 1
      000022                        228 _EIPOL1::
      000022                        229 	.ds 1
      000023                        230 _EIPOL2::
      000023                        231 	.ds 1
      000024                        232 _SCCR::
      000024                        233 	.ds 1
      000025                        234 _OSCCR::
      000025                        235 	.ds 1
      000026                        236 _BITCNT::
      000026                        237 	.ds 1
      000027                        238 _BITCR::
      000027                        239 	.ds 1
      000028                        240 _RSTFR::
      000028                        241 	.ds 1
      000029                        242 _PCON::
      000029                        243 	.ds 1
      00002A                        244 _LVRCR::
      00002A                        245 	.ds 1
      00002B                        246 _LVICR::
      00002B                        247 	.ds 1
      00002C                        248 _WDTDR::
      00002C                        249 	.ds 1
      00002D                        250 _WDTCNT::
      00002D                        251 	.ds 1
      00002E                        252 _WDTCR::
      00002E                        253 	.ds 1
      00002F                        254 _WTDR::
      00002F                        255 	.ds 1
      000030                        256 _WTCNT::
      000030                        257 	.ds 1
      000031                        258 _WTCR::
      000031                        259 	.ds 1
      000032                        260 _T0CR::
      000032                        261 	.ds 1
      000033                        262 _T0CNT::
      000033                        263 	.ds 1
      000034                        264 _T0DR::
      000034                        265 	.ds 1
      000035                        266 _T0CDR::
      000035                        267 	.ds 1
      000036                        268 _T1CRL::
      000036                        269 	.ds 1
      000037                        270 _T1CRH::
      000037                        271 	.ds 1
      000038                        272 _T1ADRL::
      000038                        273 	.ds 1
      000039                        274 _T1ADRH::
      000039                        275 	.ds 1
      00003A                        276 _T1BDRL::
      00003A                        277 	.ds 1
      00003B                        278 _T1BDRH::
      00003B                        279 	.ds 1
      00003C                        280 _T2CRL::
      00003C                        281 	.ds 1
      00003D                        282 _T2CRH::
      00003D                        283 	.ds 1
      00003E                        284 _T2ADRL::
      00003E                        285 	.ds 1
      00003F                        286 _T2ADRH::
      00003F                        287 	.ds 1
      000040                        288 _T2BDRL::
      000040                        289 	.ds 1
      000041                        290 _T2BDRH::
      000041                        291 	.ds 1
      000042                        292 _BUZDR::
      000042                        293 	.ds 1
      000043                        294 _BUZCR::
      000043                        295 	.ds 1
      000044                        296 _ADCCRL::
      000044                        297 	.ds 1
      000045                        298 _ADCCRH::
      000045                        299 	.ds 1
      000046                        300 _ADCDRL::
      000046                        301 	.ds 1
      000047                        302 _ADCDRH::
      000047                        303 	.ds 1
      000048                        304 _ADWRCR0::
      000048                        305 	.ds 1
      000049                        306 _ADWRCR1::
      000049                        307 	.ds 1
      00004A                        308 _ADWRCR2::
      00004A                        309 	.ds 1
      00004B                        310 _ADWRCR3::
      00004B                        311 	.ds 1
      00004C                        312 _ADWCRL::
      00004C                        313 	.ds 1
      00004D                        314 _ADWCRH::
      00004D                        315 	.ds 1
      00004E                        316 _ADWIFRL::
      00004E                        317 	.ds 1
      00004F                        318 _ADWIFRH::
      00004F                        319 	.ds 1
      000050                        320 _SPICR::
      000050                        321 	.ds 1
      000051                        322 _SPIDR::
      000051                        323 	.ds 1
      000052                        324 _SPISR::
      000052                        325 	.ds 1
      000053                        326 _UARTCR1::
      000053                        327 	.ds 1
      000054                        328 _UARTCR2::
      000054                        329 	.ds 1
      000055                        330 _UARTCR3::
      000055                        331 	.ds 1
      000056                        332 _UARTST::
      000056                        333 	.ds 1
      000057                        334 _UARTBD::
      000057                        335 	.ds 1
      000058                        336 _UARTDR::
      000058                        337 	.ds 1
      000059                        338 _I2CCR::
      000059                        339 	.ds 1
      00005A                        340 _I2CSR::
      00005A                        341 	.ds 1
      00005B                        342 _I2CSAR0::
      00005B                        343 	.ds 1
      00005C                        344 _I2CSAR1::
      00005C                        345 	.ds 1
      00005D                        346 _I2CDR::
      00005D                        347 	.ds 1
      00005E                        348 _I2CSDHR::
      00005E                        349 	.ds 1
      00005F                        350 _I2CSCLR::
      00005F                        351 	.ds 1
      000060                        352 _I2CSCHR::
      000060                        353 	.ds 1
      000061                        354 _FSADRH::
      000061                        355 	.ds 1
      000062                        356 _FSADRM::
      000062                        357 	.ds 1
      000063                        358 _FSADRL::
      000063                        359 	.ds 1
      000064                        360 _FIDR::
      000064                        361 	.ds 1
      000065                        362 _FMCR::
      000065                        363 	.ds 1
      000066                        364 _ACC::
      000066                        365 	.ds 1
      000067                        366 _B::
      000067                        367 	.ds 1
      000068                        368 _PSW::
      000068                        369 	.ds 1
      000069                        370 _SP::
      000069                        371 	.ds 1
      00006A                        372 _DPL::
      00006A                        373 	.ds 1
      00006B                        374 _DPH::
      00006B                        375 	.ds 1
      00006C                        376 _DPL1::
      00006C                        377 	.ds 1
      00006D                        378 _DPH1::
      00006D                        379 	.ds 1
      00006E                        380 _EO::
      00006E                        381 	.ds 1
                                    382 ;--------------------------------------------------------
                                    383 ; special function bits
                                    384 ;--------------------------------------------------------
                                    385 	.area RSEG    (ABS,DATA)
      000000                        386 	.org 0x0000
      000000                        387 _P00::
      000000                        388 	.ds 1
      000001                        389 _P01::
      000001                        390 	.ds 1
      000002                        391 _P02::
      000002                        392 	.ds 1
      000003                        393 _P03::
      000003                        394 	.ds 1
      000004                        395 _P04::
      000004                        396 	.ds 1
      000005                        397 _P05::
      000005                        398 	.ds 1
      000006                        399 _P06::
      000006                        400 	.ds 1
      000007                        401 _P07::
      000007                        402 	.ds 1
      000008                        403 _P10::
      000008                        404 	.ds 1
      000009                        405 _P11::
      000009                        406 	.ds 1
      00000A                        407 _P12::
      00000A                        408 	.ds 1
      00000B                        409 _P13::
      00000B                        410 	.ds 1
      00000C                        411 _P14::
      00000C                        412 	.ds 1
      00000D                        413 _P15::
      00000D                        414 	.ds 1
      00000E                        415 _P16::
      00000E                        416 	.ds 1
      00000F                        417 _P17::
      00000F                        418 	.ds 1
      000010                        419 _P20::
      000010                        420 	.ds 1
      000011                        421 _P21::
      000011                        422 	.ds 1
      000012                        423 _P22::
      000012                        424 	.ds 1
      000013                        425 _P23::
      000013                        426 	.ds 1
      000014                        427 _P24::
      000014                        428 	.ds 1
      000015                        429 _P25::
      000015                        430 	.ds 1
      000016                        431 _P26::
      000016                        432 	.ds 1
      000017                        433 _P27::
      000017                        434 	.ds 1
      000018                        435 _P30::
      000018                        436 	.ds 1
      000019                        437 _P31::
      000019                        438 	.ds 1
      00001A                        439 _P32::
      00001A                        440 	.ds 1
      00001B                        441 _P33::
      00001B                        442 	.ds 1
      00001C                        443 _P34::
      00001C                        444 	.ds 1
      00001D                        445 _P35::
      00001D                        446 	.ds 1
      00001E                        447 _P36::
      00001E                        448 	.ds 1
      00001F                        449 _P37::
      00001F                        450 	.ds 1
                                    451 ;--------------------------------------------------------
                                    452 ; overlayable register banks
                                    453 ;--------------------------------------------------------
                                    454 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                        455 	.ds 8
                                    456 ;--------------------------------------------------------
                                    457 ; internal ram data
                                    458 ;--------------------------------------------------------
                                    459 	.area DSEG    (DATA)
                                    460 ;--------------------------------------------------------
                                    461 ; overlayable items in internal ram 
                                    462 ;--------------------------------------------------------
                                    463 ;--------------------------------------------------------
                                    464 ; indirectly addressable internal ram data
                                    465 ;--------------------------------------------------------
                                    466 	.area ISEG    (DATA)
                                    467 ;--------------------------------------------------------
                                    468 ; absolute internal ram data
                                    469 ;--------------------------------------------------------
                                    470 	.area IABS    (ABS,DATA)
                                    471 	.area IABS    (ABS,DATA)
                                    472 ;--------------------------------------------------------
                                    473 ; bit data
                                    474 ;--------------------------------------------------------
                                    475 	.area BSEG    (BIT)
                                    476 ;--------------------------------------------------------
                                    477 ; paged external ram data
                                    478 ;--------------------------------------------------------
                                    479 	.area PSEG    (PAG,XDATA)
                                    480 ;--------------------------------------------------------
                                    481 ; external ram data
                                    482 ;--------------------------------------------------------
                                    483 	.area XSEG    (XDATA)
                                    484 ;--------------------------------------------------------
                                    485 ; absolute external ram data
                                    486 ;--------------------------------------------------------
                                    487 	.area XABS    (ABS,XDATA)
                                    488 ;--------------------------------------------------------
                                    489 ; external initialized ram data
                                    490 ;--------------------------------------------------------
                                    491 	.area XISEG   (XDATA)
                                    492 	.area HOME    (CODE)
                                    493 	.area GSINIT0 (CODE)
                                    494 	.area GSINIT1 (CODE)
                                    495 	.area GSINIT2 (CODE)
                                    496 	.area GSINIT3 (CODE)
                                    497 	.area GSINIT4 (CODE)
                                    498 	.area GSINIT5 (CODE)
                                    499 	.area GSINIT  (CODE)
                                    500 	.area GSFINAL (CODE)
                                    501 	.area CSEG    (CODE)
                                    502 ;--------------------------------------------------------
                                    503 ; global & static initialisations
                                    504 ;--------------------------------------------------------
                                    505 	.area HOME    (CODE)
                                    506 	.area GSINIT  (CODE)
                                    507 	.area GSFINAL (CODE)
                                    508 	.area GSINIT  (CODE)
                                    509 ;	./inc/mc96f8x16.h:37: sfr			P0			= 0x80;			// P0 Data Register
      000000 75*00 80         [24]  510 	mov	_P0,#0x80
                                    511 ;	./inc/mc96f8x16.h:47: sfr			P0IO		= 0xA1;			// P0 Direction Register
      000003 75*01 A1         [24]  512 	mov	_P0IO,#0xa1
                                    513 ;	./inc/mc96f8x16.h:48: sfr			P0OD		= 0x91;			// P0 Open-drain Selection Register
      000006 75*02 91         [24]  514 	mov	_P0OD,#0x91
                                    515 ;	./inc/mc96f8x16.h:49: sfr			P0PU		= 0xAC;			// P0 Pull-up Resistor Selection Register
      000009 75*03 AC         [24]  516 	mov	_P0PU,#0xac
                                    517 ;	./inc/mc96f8x16.h:50: sfr			P03DB		= 0xDE;			// P0/P3 Debounce Enable Register
      00000C 75*04 DE         [24]  518 	mov	_P03DB,#0xde
                                    519 ;	./inc/mc96f8x16.h:52: sfr			P1			= 0x88;			// P1 Data Register
      00000F 75*05 88         [24]  520 	mov	_P1,#0x88
                                    521 ;	./inc/mc96f8x16.h:62: sfr			P1IO		= 0xB1;			// P1 Direction Register
      000012 75*06 B1         [24]  522 	mov	_P1IO,#0xb1
                                    523 ;	./inc/mc96f8x16.h:63: sfr			P1OD		= 0x92;			// P1 Open-drain Selection Register
      000015 75*07 92         [24]  524 	mov	_P1OD,#0x92
                                    525 ;	./inc/mc96f8x16.h:64: sfr			P1PU		= 0xAD;			// P1 Pull-up Resistor Selection Register
      000018 75*08 AD         [24]  526 	mov	_P1PU,#0xad
                                    527 ;	./inc/mc96f8x16.h:65: sfr			P12DB		= 0xDF;			// P1/P2 Debounce Enable Register
      00001B 75*09 DF         [24]  528 	mov	_P12DB,#0xdf
                                    529 ;	./inc/mc96f8x16.h:67: sfr			P2			= 0x90;			// P2 Data Register
      00001E 75*0A 90         [24]  530 	mov	_P2,#0x90
                                    531 ;	./inc/mc96f8x16.h:77: sfr			P2IO		= 0xB9;			// P2 Direction Register
      000021 75*0B B9         [24]  532 	mov	_P2IO,#0xb9
                                    533 ;	./inc/mc96f8x16.h:78: sfr			P2OD		= 0x93;			// P2 Open-drain Selection Register
      000024 75*0C 93         [24]  534 	mov	_P2OD,#0x93
                                    535 ;	./inc/mc96f8x16.h:79: sfr			P2PU		= 0xAE;			// P2 Pull-up Resistor Selection Register
      000027 75*0D AE         [24]  536 	mov	_P2PU,#0xae
                                    537 ;	./inc/mc96f8x16.h:81: sfr			P3			= 0x98;			// P3 Data Register
      00002A 75*0E 98         [24]  538 	mov	_P3,#0x98
                                    539 ;	./inc/mc96f8x16.h:91: sfr			P3IO		= 0xC1;			// P3 Direction Register
      00002D 75*0F C1         [24]  540 	mov	_P3IO,#0xc1
                                    541 ;	./inc/mc96f8x16.h:92: sfr			P3OD		= 0x94;			// P3 Open-drain Selection Register
      000030 75*10 94         [24]  542 	mov	_P3OD,#0x94
                                    543 ;	./inc/mc96f8x16.h:93: sfr			P3PU		= 0xAF;			// P3 Pull-up Resistor Selection Register
      000033 75*11 AF         [24]  544 	mov	_P3PU,#0xaf
                                    545 ;	./inc/mc96f8x16.h:95: sfr			P0FSR		= 0xD3;			//P0 Function Selection Register
      000036 75*12 D3         [24]  546 	mov	_P0FSR,#0xd3
                                    547 ;	./inc/mc96f8x16.h:96: sfr			P1FSRL		= 0xD4;			//P1 Function Selection Low Register
      000039 75*13 D4         [24]  548 	mov	_P1FSRL,#0xd4
                                    549 ;	./inc/mc96f8x16.h:97: sfr			P1FSRH		= 0xD5;			//P1 Function Selection High Register
      00003C 75*14 D5         [24]  550 	mov	_P1FSRH,#0xd5
                                    551 ;	./inc/mc96f8x16.h:98: sfr			P2FSR		= 0xD6;			//P2 Function Selection Register
      00003F 75*15 D6         [24]  552 	mov	_P2FSR,#0xd6
                                    553 ;	./inc/mc96f8x16.h:99: sfr			P3FSR		= 0xD7;			//P3 Function Selection Register
      000042 75*16 D7         [24]  554 	mov	_P3FSR,#0xd7
                                    555 ;	./inc/mc96f8x16.h:102: sfr			IE			= 0xA8;			// Interrupt Enable Register 0
      000045 75*17 A8         [24]  556 	mov	_IE,#0xa8
                                    557 ;	./inc/mc96f8x16.h:103: sfr			IE1			= 0xA9;			// Interrupt Enable Register 1
      000048 75*18 A9         [24]  558 	mov	_IE1,#0xa9
                                    559 ;	./inc/mc96f8x16.h:104: sfr			IE2			= 0xAA;			// Interrupt Enable Register 2
      00004B 75*19 AA         [24]  560 	mov	_IE2,#0xaa
                                    561 ;	./inc/mc96f8x16.h:105: sfr			IE3			= 0xAB;			// Interrupt Enable Register 3
      00004E 75*1A AB         [24]  562 	mov	_IE3,#0xab
                                    563 ;	./inc/mc96f8x16.h:106: sfr			IP			= 0xB8;			// Interrupt Priority Register 0
      000051 75*1B B8         [24]  564 	mov	_IP,#0xb8
                                    565 ;	./inc/mc96f8x16.h:107: sfr			IP1			= 0xF8;			// Interrupt Priority Register 1
      000054 75*1C F8         [24]  566 	mov	_IP1,#0xf8
                                    567 ;	./inc/mc96f8x16.h:108: sfr			IIFLAG		= 0xA0;			// Internal Interrupt Flag Register
      000057 75*1D A0         [24]  568 	mov	_IIFLAG,#0xa0
                                    569 ;	./inc/mc96f8x16.h:109: sfr			EIFLAG0		= 0xC0;			// External Interrupt Flag 0 Register
      00005A 75*1E C0         [24]  570 	mov	_EIFLAG0,#0xc0
                                    571 ;	./inc/mc96f8x16.h:110: sfr			EIFLAG1		= 0xB0;			// External Interrupt Flag 1 Register
      00005D 75*1F B0         [24]  572 	mov	_EIFLAG1,#0xb0
                                    573 ;	./inc/mc96f8x16.h:111: sfr			EIPOL0L		= 0xA4;			// External Interrupt Polarity 0 Low Register
      000060 75*20 A4         [24]  574 	mov	_EIPOL0L,#0xa4
                                    575 ;	./inc/mc96f8x16.h:112: sfr			EIPOL0H		= 0xA5;			// External Interrupt Polarity 0 High Register
      000063 75*21 A5         [24]  576 	mov	_EIPOL0H,#0xa5
                                    577 ;	./inc/mc96f8x16.h:113: sfr			EIPOL1		= 0xA6;			// External Interrupt Polarity 1 Register
      000066 75*22 A6         [24]  578 	mov	_EIPOL1,#0xa6
                                    579 ;	./inc/mc96f8x16.h:114: sfr			EIPOL2		= 0xA7;			// External Interrupt Polarity 2 Register
      000069 75*23 A7         [24]  580 	mov	_EIPOL2,#0xa7
                                    581 ;	./inc/mc96f8x16.h:117: sfr			SCCR		= 0x8A;			// System Clock Control Register
      00006C 75*24 8A         [24]  582 	mov	_SCCR,#0x8a
                                    583 ;	./inc/mc96f8x16.h:118: sfr			OSCCR		= 0xC8;			// Oscillator Control Register
      00006F 75*25 C8         [24]  584 	mov	_OSCCR,#0xc8
                                    585 ;	./inc/mc96f8x16.h:119: sfr			BITCNT		= 0x8C;			// Basic Interval Timer Counter Register
      000072 75*26 8C         [24]  586 	mov	_BITCNT,#0x8c
                                    587 ;	./inc/mc96f8x16.h:120: sfr			BITCR		= 0x8B;			// Basic Interval Timer Control Register
      000075 75*27 8B         [24]  588 	mov	_BITCR,#0x8b
                                    589 ;	./inc/mc96f8x16.h:121: sfr			RSTFR		= 0xE8;			// Reset Flag Register
      000078 75*28 E8         [24]  590 	mov	_RSTFR,#0xe8
                                    591 ;	./inc/mc96f8x16.h:122: sfr			PCON		= 0x87;			// Power Control Register
      00007B 75*29 87         [24]  592 	mov	_PCON,#0x87
                                    593 ;	./inc/mc96f8x16.h:123: sfr			LVRCR		= 0xD8;			// Low Voltage Reset Control Register
      00007E 75*2A D8         [24]  594 	mov	_LVRCR,#0xd8
                                    595 ;	./inc/mc96f8x16.h:124: sfr			LVICR		= 0x86;			// Low Voltage Indicator Control Register
      000081 75*2B 86         [24]  596 	mov	_LVICR,#0x86
                                    597 ;	./inc/mc96f8x16.h:127: sfr			WDTDR		= 0x8E;			// Watch Dog Timer Data Register
      000084 75*2C 8E         [24]  598 	mov	_WDTDR,#0x8e
                                    599 ;	./inc/mc96f8x16.h:128: sfr			WDTCNT		= 0x8E;			// Watch Dog Timer Counter Register
      000087 75*2D 8E         [24]  600 	mov	_WDTCNT,#0x8e
                                    601 ;	./inc/mc96f8x16.h:129: sfr			WDTCR		= 0x8D;			// Watch Dog Timer Control Register
      00008A 75*2E 8D         [24]  602 	mov	_WDTCR,#0x8d
                                    603 ;	./inc/mc96f8x16.h:132: sfr			WTDR		= 0x89;			// Watch Timer Data Register
      00008D 75*2F 89         [24]  604 	mov	_WTDR,#0x89
                                    605 ;	./inc/mc96f8x16.h:133: sfr			WTCNT		= 0x89;			// Watch Timer Counter Register
      000090 75*30 89         [24]  606 	mov	_WTCNT,#0x89
                                    607 ;	./inc/mc96f8x16.h:134: sfr			WTCR		= 0x96;			// Watch Timer Control Register
      000093 75*31 96         [24]  608 	mov	_WTCR,#0x96
                                    609 ;	./inc/mc96f8x16.h:137: sfr			T0CR		= 0xB2;			// Timer 0 Control Register
      000096 75*32 B2         [24]  610 	mov	_T0CR,#0xb2
                                    611 ;	./inc/mc96f8x16.h:138: sfr			T0CNT		= 0xB3;			// Timer 0 Counter Register
      000099 75*33 B3         [24]  612 	mov	_T0CNT,#0xb3
                                    613 ;	./inc/mc96f8x16.h:139: sfr			T0DR		= 0xB4;			// Timer 0 Data Register
      00009C 75*34 B4         [24]  614 	mov	_T0DR,#0xb4
                                    615 ;	./inc/mc96f8x16.h:140: sfr			T0CDR		= 0xB4;			// Timer 0 Capture Data Register
      00009F 75*35 B4         [24]  616 	mov	_T0CDR,#0xb4
                                    617 ;	./inc/mc96f8x16.h:146: sfr			T1CRL		= 0xBA;			// Timer 1 Control Low Register
      0000A2 75*36 BA         [24]  618 	mov	_T1CRL,#0xba
                                    619 ;	./inc/mc96f8x16.h:147: sfr			T1CRH		= 0xBB;			// Timer 1 Control High Register
      0000A5 75*37 BB         [24]  620 	mov	_T1CRH,#0xbb
                                    621 ;	./inc/mc96f8x16.h:148: sfr			T1ADRL		= 0xBC;			// Timer 1 A Data Low Register
      0000A8 75*38 BC         [24]  622 	mov	_T1ADRL,#0xbc
                                    623 ;	./inc/mc96f8x16.h:149: sfr			T1ADRH		= 0xBD;			// Timer 1 A Data High Register
      0000AB 75*39 BD         [24]  624 	mov	_T1ADRH,#0xbd
                                    625 ;	./inc/mc96f8x16.h:150: sfr			T1BDRL		= 0xBE;			// Timer 1 B Data Low Register
      0000AE 75*3A BE         [24]  626 	mov	_T1BDRL,#0xbe
                                    627 ;	./inc/mc96f8x16.h:151: sfr			T1BDRH		= 0xBF;			// Timer 1 B Data High Register
      0000B1 75*3B BF         [24]  628 	mov	_T1BDRH,#0xbf
                                    629 ;	./inc/mc96f8x16.h:154: sfr			T2CRL		= 0xC2;			// Timer 2 Control Low Register
      0000B4 75*3C C2         [24]  630 	mov	_T2CRL,#0xc2
                                    631 ;	./inc/mc96f8x16.h:155: sfr			T2CRH		= 0xC3;			// Timer 2 Control High Register
      0000B7 75*3D C3         [24]  632 	mov	_T2CRH,#0xc3
                                    633 ;	./inc/mc96f8x16.h:156: sfr			T2ADRL		= 0xC4;			// Timer 2 A Data Low Register
      0000BA 75*3E C4         [24]  634 	mov	_T2ADRL,#0xc4
                                    635 ;	./inc/mc96f8x16.h:157: sfr			T2ADRH		= 0xC5;			// Timer 2 A Data High Register
      0000BD 75*3F C5         [24]  636 	mov	_T2ADRH,#0xc5
                                    637 ;	./inc/mc96f8x16.h:158: sfr			T2BDRL		= 0xC6;			// Timer 2 B Data Low Register
      0000C0 75*40 C6         [24]  638 	mov	_T2BDRL,#0xc6
                                    639 ;	./inc/mc96f8x16.h:159: sfr			T2BDRH		= 0xC7;			// Timer 2 B Data High Register
      0000C3 75*41 C7         [24]  640 	mov	_T2BDRH,#0xc7
                                    641 ;	./inc/mc96f8x16.h:162: sfr			BUZDR		= 0x8F;			// BUZZER Data Register
      0000C6 75*42 8F         [24]  642 	mov	_BUZDR,#0x8f
                                    643 ;	./inc/mc96f8x16.h:163: sfr			BUZCR		= 0x97;			// BUZZER Control Register
      0000C9 75*43 97         [24]  644 	mov	_BUZCR,#0x97
                                    645 ;	./inc/mc96f8x16.h:166: sfr			ADCCRL		= 0x9C;			// A/D Converter Control Low Register
      0000CC 75*44 9C         [24]  646 	mov	_ADCCRL,#0x9c
                                    647 ;	./inc/mc96f8x16.h:167: sfr			ADCCRH		= 0x9D;			// A/D Converter Control High Register
      0000CF 75*45 9D         [24]  648 	mov	_ADCCRH,#0x9d
                                    649 ;	./inc/mc96f8x16.h:168: sfr			ADCDRL		= 0x9E;			// A/D Converter Data Low Register
      0000D2 75*46 9E         [24]  650 	mov	_ADCDRL,#0x9e
                                    651 ;	./inc/mc96f8x16.h:169: sfr			ADCDRH		= 0x9F;			// A/D Converter Data High Register
      0000D5 75*47 9F         [24]  652 	mov	_ADCDRH,#0x9f
                                    653 ;	./inc/mc96f8x16.h:171: sfr			ADWRCR0		= 0xF2;			// ADC Wake-up Resistor Control Register 0
      0000D8 75*48 F2         [24]  654 	mov	_ADWRCR0,#0xf2
                                    655 ;	./inc/mc96f8x16.h:172: sfr			ADWRCR1		= 0xF3;			// ADC Wake-up Resistor Control Register 1
      0000DB 75*49 F3         [24]  656 	mov	_ADWRCR1,#0xf3
                                    657 ;	./inc/mc96f8x16.h:173: sfr			ADWRCR2		= 0xF4;			// ADC Wake-up Resistor Control Register 2
      0000DE 75*4A F4         [24]  658 	mov	_ADWRCR2,#0xf4
                                    659 ;	./inc/mc96f8x16.h:174: sfr			ADWRCR3		= 0xF5;			// ADC Wake-up Resistor Control Register 3
      0000E1 75*4B F5         [24]  660 	mov	_ADWRCR3,#0xf5
                                    661 ;	./inc/mc96f8x16.h:175: sfr			ADWCRL		= 0xF6;			// ADC Wake-up Control Low Register
      0000E4 75*4C F6         [24]  662 	mov	_ADWCRL,#0xf6
                                    663 ;	./inc/mc96f8x16.h:176: sfr			ADWCRH		= 0xF7;			// ADC Wake-up Control High Register
      0000E7 75*4D F7         [24]  664 	mov	_ADWCRH,#0xf7
                                    665 ;	./inc/mc96f8x16.h:177: sfr			ADWIFRL		= 0xDC;			// ADC Wake-up Interrupt Flag Low Register
      0000EA 75*4E DC         [24]  666 	mov	_ADWIFRL,#0xdc
                                    667 ;	./inc/mc96f8x16.h:178: sfr			ADWIFRH		= 0xDD;			// ADC Wake-up Interrupt Flag High Register
      0000ED 75*4F DD         [24]  668 	mov	_ADWIFRH,#0xdd
                                    669 ;	./inc/mc96f8x16.h:181: sfr			SPICR		= 0xB5;			// SPI Control Register
      0000F0 75*50 B5         [24]  670 	mov	_SPICR,#0xb5
                                    671 ;	./inc/mc96f8x16.h:182: sfr			SPIDR		= 0xB6;			// SPI Data Register
      0000F3 75*51 B6         [24]  672 	mov	_SPIDR,#0xb6
                                    673 ;	./inc/mc96f8x16.h:183: sfr			SPISR		= 0xB7;			// SPI Status Register
      0000F6 75*52 B7         [24]  674 	mov	_SPISR,#0xb7
                                    675 ;	./inc/mc96f8x16.h:186: sfr			UARTCR1		= 0xE2;			// UART Control Register 1
      0000F9 75*53 E2         [24]  676 	mov	_UARTCR1,#0xe2
                                    677 ;	./inc/mc96f8x16.h:187: sfr			UARTCR2		= 0xE3;			// UART Control Register 2
      0000FC 75*54 E3         [24]  678 	mov	_UARTCR2,#0xe3
                                    679 ;	./inc/mc96f8x16.h:188: sfr			UARTCR3		= 0xE4;			// UART Control Register 3
      0000FF 75*55 E4         [24]  680 	mov	_UARTCR3,#0xe4
                                    681 ;	./inc/mc96f8x16.h:189: sfr			UARTST		= 0xE5;			// UART Status Register
      000102 75*56 E5         [24]  682 	mov	_UARTST,#0xe5
                                    683 ;	./inc/mc96f8x16.h:190: sfr			UARTBD		= 0xE6;			// UART BaudRate Register
      000105 75*57 E6         [24]  684 	mov	_UARTBD,#0xe6
                                    685 ;	./inc/mc96f8x16.h:191: sfr			UARTDR		= 0xE7;			// UART Data Register
      000108 75*58 E7         [24]  686 	mov	_UARTDR,#0xe7
                                    687 ;	./inc/mc96f8x16.h:194: sfr			I2CCR		= 0xE9;			// I2C Control Register
      00010B 75*59 E9         [24]  688 	mov	_I2CCR,#0xe9
                                    689 ;	./inc/mc96f8x16.h:195: sfr			I2CSR		= 0xEA;			// I2C Status Register
      00010E 75*5A EA         [24]  690 	mov	_I2CSR,#0xea
                                    691 ;	./inc/mc96f8x16.h:196: sfr			I2CSAR0		= 0xEB;			// I2C Slave Address 0 Register
      000111 75*5B EB         [24]  692 	mov	_I2CSAR0,#0xeb
                                    693 ;	./inc/mc96f8x16.h:197: sfr			I2CSAR1		= 0xF1;			// I2C Slave Address 1 Register
      000114 75*5C F1         [24]  694 	mov	_I2CSAR1,#0xf1
                                    695 ;	./inc/mc96f8x16.h:198: sfr			I2CDR		= 0xEC;			// I2C Data Register
      000117 75*5D EC         [24]  696 	mov	_I2CDR,#0xec
                                    697 ;	./inc/mc96f8x16.h:199: sfr			I2CSDHR		= 0xED;			// I2C SDA Hold Time Register
      00011A 75*5E ED         [24]  698 	mov	_I2CSDHR,#0xed
                                    699 ;	./inc/mc96f8x16.h:200: sfr			I2CSCLR		= 0xEE;			// I2C SCL Low Period Register
      00011D 75*5F EE         [24]  700 	mov	_I2CSCLR,#0xee
                                    701 ;	./inc/mc96f8x16.h:201: sfr			I2CSCHR		= 0xEF;			// I2C SCL High Period Register
      000120 75*60 EF         [24]  702 	mov	_I2CSCHR,#0xef
                                    703 ;	./inc/mc96f8x16.h:204: sfr			FSADRH		= 0xFA;			// Flash Sector Address High Register
      000123 75*61 FA         [24]  704 	mov	_FSADRH,#0xfa
                                    705 ;	./inc/mc96f8x16.h:205: sfr			FSADRM		= 0xFB;			// Flash Sector Address Middle Register
      000126 75*62 FB         [24]  706 	mov	_FSADRM,#0xfb
                                    707 ;	./inc/mc96f8x16.h:206: sfr			FSADRL		= 0xFC;			// Flash Sector Address Low Register
      000129 75*63 FC         [24]  708 	mov	_FSADRL,#0xfc
                                    709 ;	./inc/mc96f8x16.h:207: sfr			FIDR		= 0xFD;			// Flash Identification Register
      00012C 75*64 FD         [24]  710 	mov	_FIDR,#0xfd
                                    711 ;	./inc/mc96f8x16.h:208: sfr			FMCR		= 0xFE;			// Flash Mode Control Register
      00012F 75*65 FE         [24]  712 	mov	_FMCR,#0xfe
                                    713 ;	./inc/mc96f8x16.h:210: sfr			ACC			= 0xE0;
      000132 75*66 E0         [24]  714 	mov	_ACC,#0xe0
                                    715 ;	./inc/mc96f8x16.h:211: sfr			B			= 0xF0;
      000135 75*67 F0         [24]  716 	mov	_B,#0xf0
                                    717 ;	./inc/mc96f8x16.h:212: sfr			PSW			= 0xD0;
      000138 75*68 D0         [24]  718 	mov	_PSW,#0xd0
                                    719 ;	./inc/mc96f8x16.h:213: sfr			SP			= 0x81;
      00013B 75*69 81         [24]  720 	mov	_SP,#0x81
                                    721 ;	./inc/mc96f8x16.h:214: sfr			DPL			= 0x82;
      00013E 75*6A 82         [24]  722 	mov	_DPL,#0x82
                                    723 ;	./inc/mc96f8x16.h:215: sfr			DPH			= 0x83;
      000141 75*6B 83         [24]  724 	mov	_DPH,#0x83
                                    725 ;	./inc/mc96f8x16.h:216: sfr			DPL1		= 0x84;
      000144 75*6C 84         [24]  726 	mov	_DPL1,#0x84
                                    727 ;	./inc/mc96f8x16.h:217: sfr			DPH1		= 0x85;
      000147 75*6D 85         [24]  728 	mov	_DPH1,#0x85
                                    729 ;	./inc/mc96f8x16.h:218: sfr			EO			= 0xA2;			// EXTENDED OPERATION REGISTER
      00014A 75*6E A2         [24]  730 	mov	_EO,#0xa2
                                    731 ;	./inc/mc96f8x16.h:38: sbit	P00			= 0x80;
                                    732 ;	assignBit
      00014D D2*00            [12]  733 	setb	_P00
                                    734 ;	./inc/mc96f8x16.h:39: sbit	P01			= 0x81;
                                    735 ;	assignBit
      00014F D2*01            [12]  736 	setb	_P01
                                    737 ;	./inc/mc96f8x16.h:40: sbit	P02			= 0x82;
                                    738 ;	assignBit
      000151 D2*02            [12]  739 	setb	_P02
                                    740 ;	./inc/mc96f8x16.h:41: sbit	P03			= 0x83;
                                    741 ;	assignBit
      000153 D2*03            [12]  742 	setb	_P03
                                    743 ;	./inc/mc96f8x16.h:42: sbit	P04			= 0x84;
                                    744 ;	assignBit
      000155 D2*04            [12]  745 	setb	_P04
                                    746 ;	./inc/mc96f8x16.h:43: sbit	P05			= 0x85;
                                    747 ;	assignBit
      000157 D2*05            [12]  748 	setb	_P05
                                    749 ;	./inc/mc96f8x16.h:44: sbit	P06			= 0x86;
                                    750 ;	assignBit
      000159 D2*06            [12]  751 	setb	_P06
                                    752 ;	./inc/mc96f8x16.h:45: sbit	P07			= 0x87;
                                    753 ;	assignBit
      00015B D2*07            [12]  754 	setb	_P07
                                    755 ;	./inc/mc96f8x16.h:53: sbit	P10			= 0x88;
                                    756 ;	assignBit
      00015D D2*08            [12]  757 	setb	_P10
                                    758 ;	./inc/mc96f8x16.h:54: sbit	P11			= 0x89;
                                    759 ;	assignBit
      00015F D2*09            [12]  760 	setb	_P11
                                    761 ;	./inc/mc96f8x16.h:55: sbit	P12			= 0x8A;
                                    762 ;	assignBit
      000161 D2*0A            [12]  763 	setb	_P12
                                    764 ;	./inc/mc96f8x16.h:56: sbit	P13			= 0x8B;
                                    765 ;	assignBit
      000163 D2*0B            [12]  766 	setb	_P13
                                    767 ;	./inc/mc96f8x16.h:57: sbit	P14			= 0x8C;
                                    768 ;	assignBit
      000165 D2*0C            [12]  769 	setb	_P14
                                    770 ;	./inc/mc96f8x16.h:58: sbit	P15			= 0x8D;
                                    771 ;	assignBit
      000167 D2*0D            [12]  772 	setb	_P15
                                    773 ;	./inc/mc96f8x16.h:59: sbit	P16			= 0x8E;
                                    774 ;	assignBit
      000169 D2*0E            [12]  775 	setb	_P16
                                    776 ;	./inc/mc96f8x16.h:60: sbit	P17			= 0x8F;
                                    777 ;	assignBit
      00016B D2*0F            [12]  778 	setb	_P17
                                    779 ;	./inc/mc96f8x16.h:68: sbit	P20			= 0x90;
                                    780 ;	assignBit
      00016D D2*10            [12]  781 	setb	_P20
                                    782 ;	./inc/mc96f8x16.h:69: sbit	P21			= 0x91;
                                    783 ;	assignBit
      00016F D2*11            [12]  784 	setb	_P21
                                    785 ;	./inc/mc96f8x16.h:70: sbit	P22			= 0x92;
                                    786 ;	assignBit
      000171 D2*12            [12]  787 	setb	_P22
                                    788 ;	./inc/mc96f8x16.h:71: sbit	P23			= 0x93;
                                    789 ;	assignBit
      000173 D2*13            [12]  790 	setb	_P23
                                    791 ;	./inc/mc96f8x16.h:72: sbit	P24			= 0x94;
                                    792 ;	assignBit
      000175 D2*14            [12]  793 	setb	_P24
                                    794 ;	./inc/mc96f8x16.h:73: sbit	P25			= 0x95;
                                    795 ;	assignBit
      000177 D2*15            [12]  796 	setb	_P25
                                    797 ;	./inc/mc96f8x16.h:74: sbit	P26			= 0x96;
                                    798 ;	assignBit
      000179 D2*16            [12]  799 	setb	_P26
                                    800 ;	./inc/mc96f8x16.h:75: sbit	P27			= 0x97;
                                    801 ;	assignBit
      00017B D2*17            [12]  802 	setb	_P27
                                    803 ;	./inc/mc96f8x16.h:82: sbit	P30			= 0x98;
                                    804 ;	assignBit
      00017D D2*18            [12]  805 	setb	_P30
                                    806 ;	./inc/mc96f8x16.h:83: sbit	P31			= 0x99;
                                    807 ;	assignBit
      00017F D2*19            [12]  808 	setb	_P31
                                    809 ;	./inc/mc96f8x16.h:84: sbit	P32			= 0x9A;
                                    810 ;	assignBit
      000181 D2*1A            [12]  811 	setb	_P32
                                    812 ;	./inc/mc96f8x16.h:85: sbit	P33			= 0x9B;
                                    813 ;	assignBit
      000183 D2*1B            [12]  814 	setb	_P33
                                    815 ;	./inc/mc96f8x16.h:86: sbit	P34			= 0x9C;
                                    816 ;	assignBit
      000185 D2*1C            [12]  817 	setb	_P34
                                    818 ;	./inc/mc96f8x16.h:87: sbit	P35			= 0x9D;
                                    819 ;	assignBit
      000187 D2*1D            [12]  820 	setb	_P35
                                    821 ;	./inc/mc96f8x16.h:88: sbit	P36			= 0x9E;
                                    822 ;	assignBit
      000189 D2*1E            [12]  823 	setb	_P36
                                    824 ;	./inc/mc96f8x16.h:89: sbit	P37			= 0x9F;
                                    825 ;	assignBit
      00018B D2*1F            [12]  826 	setb	_P37
                                    827 ;--------------------------------------------------------
                                    828 ; Home
                                    829 ;--------------------------------------------------------
                                    830 	.area HOME    (CODE)
                                    831 	.area HOME    (CODE)
                                    832 ;--------------------------------------------------------
                                    833 ; code
                                    834 ;--------------------------------------------------------
                                    835 	.area CSEG    (CODE)
                                    836 ;------------------------------------------------------------
                                    837 ;Allocation info for local variables in function 'SysClock_Config'
                                    838 ;------------------------------------------------------------
                                    839 ;	src/mc96f8x16_cg.c:7: void SysClock_Config(void)
                                    840 ;	-----------------------------------------
                                    841 ;	 function SysClock_Config
                                    842 ;	-----------------------------------------
      000000                        843 _SysClock_Config:
                           000007   844 	ar7 = 0x07
                           000006   845 	ar6 = 0x06
                           000005   846 	ar5 = 0x05
                           000004   847 	ar4 = 0x04
                           000003   848 	ar3 = 0x03
                           000002   849 	ar2 = 0x02
                           000001   850 	ar1 = 0x01
                           000000   851 	ar0 = 0x00
                                    852 ;	src/mc96f8x16_cg.c:9: OSCCR = (FIRC_8MHZ << 3U); /* Select INT-RC/2 (8MHz) */
      000000 75*25 20         [24]  853 	mov	_OSCCR,#0x20
                                    854 ;	src/mc96f8x16_cg.c:10: SCCR = SYS_CLK_SEL_FIRC;    /* Select f(IRC) for system clock */
      000003 75*24 00         [24]  855 	mov	_SCCR,#0x00
                                    856 ;	src/mc96f8x16_cg.c:11: nop();
      000006 00               [12]  857 	nop 
                                    858 ;	src/mc96f8x16_cg.c:12: }
      000007 22               [24]  859 	ret
                                    860 	.area CSEG    (CODE)
                                    861 	.area CONST   (CODE)
                                    862 	.area XINIT   (CODE)
                                    863 	.area CABS    (ABS,CODE)
