# ğŸš€ RISC-V RTL2GDS Tapeout Journey

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC-blue?style=for-the-badge)
![Tapeout](https://img.shields.io/badge/RTL2GDS-Tapeout-green?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-orange?style=for-the-badge)

**From Silicon to Sovereignty** ğŸ‡®ğŸ‡³

*A 20-week journey documenting my path from RTL design to actual silicon tapeout*

</div>

---

## ğŸ¯ About This Repository

This repository chronicles my participation in **India's Most Ambitious RISC-V SoC Tapeout Program** - a groundbreaking initiative by **IIT Gandhinagar** and **VLSI System Design (VSD)**.

### ğŸŒŸ Mission
Contributing to India's semiconductor self-reliance through hands-on chip design expertise, aligned with the national goal of **"One Tapeout Per Student"**.

### ğŸ“š Program Highlights
- **20-week intensive journey** from RTL to silicon
- **Industry-grade tools** and methodologies
- **End-to-end chip design** experience
- **Nation-building through technology**

---

## ğŸ“ Repository Structure

```
ğŸ“¦ RISC-V-Tapeout-RTL2GDS
â”œâ”€â”€ ğŸ“‚ week0/
â”‚   â””â”€â”€ ğŸ“‚ assets/
â”‚       â””â”€â”€ ğŸ“„ README.md
â”œâ”€â”€ ğŸ“‚ week1/
â”œâ”€â”€ ğŸ“‚ week2/
â””â”€â”€ ... (20 weeks total)
```

---

## ğŸ› ï¸ Technologies & Tools
- **RISC-V Architecture**
- **RTL Design**
- **Physical Design**
- **DRC/LVS Verification**
- **Tapeout Preparation**

---

## ğŸ¯ Goals
- [ ] Complete 20-week tapeout program
- [ ] Master RTL to GDS flow
- [ ] Contribute to India's semiconductor ecosystem
- [ ] Document learning journey for future engineers

---

<div align="center">

**ğŸš€ Building India's Semiconductor Future, One Chip at a Time ğŸš€**

*Proudly part of IIT Gandhinagar Ã— VSD RISC-V SoC Tapeout Program*

</div>