{:input (genetic.crossover/dumb-crossover 374335438 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_:missing_6 , \\wire:missing_edge , \\wire23_32_:missing_35 , wire24_33_34_35, wire25_38, wire26_43);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire17_38;\n  wire wire18;\n  wire wire19;\n  input \\wire1_:missing_6 ;\n  wire \\wire1_:missing_6 ;\n  wire wire20_22;\n  input \\wire23_32_:missing_35 ;\n  wire \\wire23_32_:missing_35 ;\n  input wire24_33_34_35;\n  wire wire24_33_34_35;\n  input wire25_38;\n  wire wire25_38;\n  output wire26_43;\n  wire wire26_43;\n  wire wire27_40_45_46_47;\n  wire wire28_38;\n  wire wire29_34;\n  wire \\wire30_36_:missing ;\n  wire wire30_39;\n  wire wire31_38_48;\n  wire \\wire31_:missing ;\n  wire wire37_42;\n  wire \\wire37_:missing_35 ;\n  wire \\wire37_:missing_38 ;\n  wire \\wire3_13_18_:missing ;\n  wire wire44_48;\n  wire wire46;\n  wire \\wire4_14_19_:missing ;\n  wire wire5_16;\n  wire wire5_38;\n  wire wire7;\n  wire wire7_10;\n  wire wire7_11;\n  wire wire7_12;\n  wire wire7_15;\n  wire wire7_21;\n  wire \\wire7_32_:missing_34 ;\n  wire wire7_36;\n  wire wire7_41;\n  wire wire7_43;\n  wire wire7_8;\n  wire \\wire7_:missing_6 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_6 ;\n  wire \\wire:missing_8_22 ;\n  wire \\wire:missing_9 ;\n  wire \\wire:missing_9_10 ;\n  wire \\wire:missing_9_11 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire5_16 = 2'h1 >> wire5_38;\n  assign \\wire:missing_28  = 2'h1 >> wire28_38;\n  assign \\wire:missing_6  = 4'h8 >> { \\wire1_:missing_6 , \\wire7_:missing_6  };\n  assign \\wire:missing_edge  = 2'h1 >> wire29_34;\n  assign wire30_39 = 2'h1 >> \\wire30_36_:missing ;\n  assign \\wire31_:missing  = 2'h1 >> wire31_38_48;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire23_32_:missing_35 , \\wire7_32_:missing_34  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire24_33_34_35, \\wire:missing_edge  };\n  assign wire29_34 = 4'h8 >> { wire24_33_34_35, \\wire7_32_:missing_34  };\n  assign \\wire:missing_35  = 4'h8 >> { wire24_33_34_35, \\wire23_32_:missing_35  };\n  assign \\wire30_36_:missing  = 4'h8 >> { \\wire:missing_edge , wire7_36 };\n  assign wire37_42 = 4'h4 >> { \\wire37_:missing_38 , \\wire37_:missing_35  };\n  assign wire7 = 4'h8 >> { wire7, wire7 };\n  assign wire46 = 2'hx >> wire27_40_45_46_47;\n  assign \\wire:missing_edge  = 2'hx >> wire27_40_45_46_47;\n  assign \\wire:missing_8_22  = 4'h8 >> { wire7_8, wire7_8 };\n  assign \\wire:missing_9  = 4'h8 >> { \\wire:missing_9_11 , \\wire:missing_9_10  };\n  assign \\wire3_13_18_:missing  = 1'h0;\n  assign \\wire4_14_19_:missing  = 1'h1;\n  assign wire27_40_45_46_47 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire44_48 = wire31_38_48;\n  assign \\wire:missing_edge  = wire27_40_45_46_47;\n  assign \\wire:missing_44  = wire44_48;\n  assign wire26_43 = wire7_43;\n  assign \\wire:missing_edge  = wire37_42;\n  assign \\wire:missing_41  = wire7_41;\n  assign \\wire:missing_edge  = wire27_40_45_46_47;\n  assign \\wire:missing_edge  = wire30_39;\n  assign \\wire:missing_38  = wire25_38;\n  assign wire20_22 = \\wire:missing_8_22 ;\n  assign \\wire:missing_edge  = wire7_21;\n  assign \\wire:missing_edge  = wire20_22;\n  assign wire19 = \\wire4_14_19_:missing ;\n  assign wire18 = \\wire3_13_18_:missing ;\n  assign \\wire:missing_17  = wire17_38;\n  assign \\wire:missing_edge  = wire5_16;\n  assign \\wire:missing_edge  = wire7_15;\n  assign \\wire:missing_edge  = \\wire4_14_19_:missing ;\n  assign \\wire:missing_edge  = \\wire3_13_18_:missing ;\n  assign \\wire:missing_edge  = wire7_12;\n  assign \\wire:missing_9_11  = wire7_11;\n  assign \\wire:missing_9_10  = wire7_10;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:3.1-105.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_:missing_6 , \\wire:missing_edge , \\wire23_32_:missing_35 , wire24_33_34_35, wire25_38, wire26_43);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:8.8-8.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:9.8-9.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:10.9-10.26\" *)\n  input \\wire1_:missing_6 ;\n  wire \\wire1_:missing_6 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:12.8-12.17\" *)\n  wire wire20_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:13.9-13.31\" *)\n  input \\wire23_32_:missing_35 ;\n  wire \\wire23_32_:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:15.9-15.24\" *)\n  input wire24_33_34_35;\n  wire wire24_33_34_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:17.9-17.18\" *)\n  input wire25_38;\n  wire wire25_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:19.10-19.19\" *)\n  output wire26_43;\n  wire wire26_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:21.8-21.26\" *)\n  wire wire27_40_45_46_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:25.8-25.17\" *)\n  wire wire30_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:28.8-28.17\" *)\n  wire wire37_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:31.8-31.29\" *)\n  wire \\wire3_13_18_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:33.8-33.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:34.8-34.29\" *)\n  wire \\wire4_14_19_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:35.8-35.16\" *)\n  wire wire5_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:40.8-40.16\" *)\n  wire wire7_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:41.8-41.16\" *)\n  wire wire7_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:42.8-42.16\" *)\n  wire wire7_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:46.8-46.16\" *)\n  wire wire7_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:52.8-52.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:56.8-56.26\" *)\n  wire \\wire:missing_8_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:60.10-60.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire18 = 1'h0;\n  assign wire19 = 1'h1;\n  assign wire20_22 = 1'h1;\n  assign wire26_43 = 1'hx;\n  assign wire27_40_45_46_47 = 1'h1;\n  assign wire30_39 = 1'h1;\n  assign wire37_42 = 1'h1;\n  assign \\wire3_13_18_:missing  = 1'h0;\n  assign wire46 = 1'hx;\n  assign \\wire4_14_19_:missing  = 1'h1;\n  assign wire5_16 = 1'h1;\n  assign wire7_12 = 1'h1;\n  assign wire7_15 = 1'h1;\n  assign wire7_21 = 1'h1;\n  assign wire7_43 = 1'hx;\n  assign \\wire:missing_38  = wire25_38;\n  assign \\wire:missing_8_22  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:31:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4/src/top.v'.\nSBY  2:31:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] Copy '/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4/src/3F5CBD5E.v'.\nSBY  2:31:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] Copy '/tmp/fuzzmount2DDF5D8C/3F5CBD5E.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4/src/3F5CBD5E.post.v'.\nSBY  2:31:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] engine_0: abc pdr\nSBY  2:31:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:31:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:77$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:77$31.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:31:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:73$27_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:73$27.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:31:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:69$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:69$23.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:31:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:68$22_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:68$22.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:31:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:66$20_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:66$20.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:31:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:65$19_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:65$19.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:31:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:62$16_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3F5CBD5E.v:62$16.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:31:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] base: Warning: Wire presynth.\\wire26_43 is used but has no driver.\nSBY  2:31:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] base: finished (returncode=0)\nSBY  2:31:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:31:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] aig: Warning: Wire presynth.\\wire26_43 is used but has no driver.\nSBY  2:31:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] aig: finished (returncode=0)\nSBY  2:31:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:31:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:31:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] engine_0: Warning: The network has no constraints.\nSBY  2:31:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:31:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] engine_0: finished (returncode=0)\nSBY  2:31:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] engine_0: Status returned by engine: FAIL\nSBY  2:31:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:31:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:31:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:31:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4'.\nSBY  2:31:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6w_o4kl4] DONE (FAIL, rc=2)\n", :err ""}}}