Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Sun Apr 13 00:15:06 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.308        0.000                      0                 3333        0.117        0.000                      0                 3333       49.500        0.000                       0                  1227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              78.308        0.000                      0                 3333        0.117        0.000                      0                 3333       49.500        0.000                       0                  1227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       78.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.308ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.359ns  (logic 7.931ns (37.132%)  route 13.428ns (62.868%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 104.854 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1114, routed)        4.021     9.690    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_1[0]
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.814 r  game_datapath/game_cu/out_sig0_i_37/O
                         net (fo=29, routed)          1.649    11.464    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]_1
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.588 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=27, routed)          2.260    13.848    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.124    13.972 r  game_datapath/game_regfiles/out_sig0_i_20/O
                         net (fo=6, routed)           0.957    14.929    game_datapath/game_alu/A[12]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    18.780 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.782    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.300 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.303    21.603    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.124    21.727 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.727    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.377    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.494    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.817 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           1.087    23.905    game_datapath/game_cu/O[0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.306    24.211 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_2/O
                         net (fo=1, routed)           1.188    25.398    game_datapath/game_cu/D_correct_button_reg_q[29]_i_2_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.152    25.550 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.960    26.510    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_3[29]
    SLICE_X57Y37         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.449   104.854    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y37         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[29]/C
                         clock pessimism              0.259   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X57Y37         FDRE (Setup_fdre_C_D)       -0.260   104.818    game_datapath/game_regfiles/D_counter_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.818    
                         arrival time                         -26.510    
  -------------------------------------------------------------------
                         slack                                 78.308    

Slack (MET) :             78.343ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp1_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.385ns  (logic 7.931ns (37.087%)  route 13.454ns (62.913%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1114, routed)        4.021     9.690    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_1[0]
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.814 r  game_datapath/game_cu/out_sig0_i_37/O
                         net (fo=29, routed)          1.649    11.464    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]_1
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.588 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=27, routed)          2.260    13.848    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.124    13.972 r  game_datapath/game_regfiles/out_sig0_i_20/O
                         net (fo=6, routed)           0.957    14.929    game_datapath/game_alu/A[12]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    18.780 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.782    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.300 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.303    21.603    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.124    21.727 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.727    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.377    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.494    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.817 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           1.087    23.905    game_datapath/game_cu/O[0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.306    24.211 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_2/O
                         net (fo=1, routed)           1.188    25.398    game_datapath/game_cu/D_correct_button_reg_q[29]_i_2_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.152    25.550 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.986    26.536    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_3[29]
    SLICE_X62Y36         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.514   104.919    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[29]/C
                         clock pessimism              0.259   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X62Y36         FDRE (Setup_fdre_C_D)       -0.264   104.879    game_datapath/game_regfiles/D_temp1_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.879    
                         arrival time                         -26.536    
  -------------------------------------------------------------------
                         slack                                 78.343    

Slack (MET) :             78.372ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.374ns  (logic 7.931ns (37.106%)  route 13.443ns (62.894%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1114, routed)        4.021     9.690    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_1[0]
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.814 r  game_datapath/game_cu/out_sig0_i_37/O
                         net (fo=29, routed)          1.649    11.464    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]_1
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.588 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=27, routed)          2.260    13.848    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.124    13.972 r  game_datapath/game_regfiles/out_sig0_i_20/O
                         net (fo=6, routed)           0.957    14.929    game_datapath/game_alu/A[12]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    18.780 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.782    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.300 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.303    21.603    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.124    21.727 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.727    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.377    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.494    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.817 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           1.087    23.905    game_datapath/game_cu/O[0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.306    24.211 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_2/O
                         net (fo=1, routed)           1.188    25.398    game_datapath/game_cu/D_correct_button_reg_q[29]_i_2_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.152    25.550 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.975    26.525    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_3[29]
    SLICE_X63Y39         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.517   104.922    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[29]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)       -0.249   104.897    game_datapath/game_regfiles/D_p0_score_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.897    
                         arrival time                         -26.525    
  -------------------------------------------------------------------
                         slack                                 78.372    

Slack (MET) :             78.477ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.251ns  (logic 7.931ns (37.320%)  route 13.320ns (62.680%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1114, routed)        4.021     9.690    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_1[0]
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.814 r  game_datapath/game_cu/out_sig0_i_37/O
                         net (fo=29, routed)          1.649    11.464    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]_1
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.588 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=27, routed)          2.260    13.848    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.124    13.972 r  game_datapath/game_regfiles/out_sig0_i_20/O
                         net (fo=6, routed)           0.957    14.929    game_datapath/game_alu/A[12]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    18.780 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.782    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.300 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.303    21.603    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.124    21.727 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.727    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.377    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.494    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.817 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           1.087    23.905    game_datapath/game_cu/O[0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.306    24.211 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_2/O
                         net (fo=1, routed)           1.188    25.398    game_datapath/game_cu/D_correct_button_reg_q[29]_i_2_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.152    25.550 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.852    26.403    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_3[29]
    SLICE_X58Y37         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.514   104.919    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[29]/C
                         clock pessimism              0.259   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)       -0.263   104.880    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.880    
                         arrival time                         -26.403    
  -------------------------------------------------------------------
                         slack                                 78.477    

Slack (MET) :             78.481ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.267ns  (logic 7.931ns (37.293%)  route 13.336ns (62.707%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1114, routed)        4.021     9.690    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_1[0]
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.814 r  game_datapath/game_cu/out_sig0_i_37/O
                         net (fo=29, routed)          1.649    11.464    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]_1
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.588 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=27, routed)          2.260    13.848    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.124    13.972 r  game_datapath/game_regfiles/out_sig0_i_20/O
                         net (fo=6, routed)           0.957    14.929    game_datapath/game_alu/A[12]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    18.780 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.782    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.300 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.303    21.603    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.124    21.727 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.727    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.377    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.494    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.817 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           1.087    23.905    game_datapath/game_cu/O[0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.306    24.211 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_2/O
                         net (fo=1, routed)           1.188    25.398    game_datapath/game_cu/D_correct_button_reg_q[29]_i_2_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.152    25.550 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.868    26.418    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_3[29]
    SLICE_X64Y39         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.517   104.922    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]_lopt_replica/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)       -0.247   104.899    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]_lopt_replica
  -------------------------------------------------------------------
                         required time                        104.899    
                         arrival time                         -26.418    
  -------------------------------------------------------------------
                         slack                                 78.481    

Slack (MET) :             78.621ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.127ns  (logic 7.931ns (37.540%)  route 13.196ns (62.460%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 104.922 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1114, routed)        4.021     9.690    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_1[0]
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.814 r  game_datapath/game_cu/out_sig0_i_37/O
                         net (fo=29, routed)          1.649    11.464    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]_1
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.588 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=27, routed)          2.260    13.848    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.124    13.972 r  game_datapath/game_regfiles/out_sig0_i_20/O
                         net (fo=6, routed)           0.957    14.929    game_datapath/game_alu/A[12]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    18.780 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.782    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.300 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.303    21.603    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.124    21.727 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.727    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.377    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.494    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.817 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           1.087    23.905    game_datapath/game_cu/O[0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.306    24.211 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_2/O
                         net (fo=1, routed)           1.188    25.398    game_datapath/game_cu/D_correct_button_reg_q[29]_i_2_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.152    25.550 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.728    26.278    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_3[29]
    SLICE_X64Y40         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.517   104.922    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y40         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[29]/C
                         clock pessimism              0.259   105.181    
                         clock uncertainty           -0.035   105.146    
    SLICE_X64Y40         FDRE (Setup_fdre_C_D)       -0.247   104.899    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.899    
                         arrival time                         -26.278    
  -------------------------------------------------------------------
                         slack                                 78.621    

Slack (MET) :             78.632ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.131ns  (logic 7.931ns (37.532%)  route 13.200ns (62.468%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 104.921 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1114, routed)        4.021     9.690    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_1[0]
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.814 r  game_datapath/game_cu/out_sig0_i_37/O
                         net (fo=29, routed)          1.649    11.464    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]_1
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.588 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=27, routed)          2.260    13.848    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.124    13.972 r  game_datapath/game_regfiles/out_sig0_i_20/O
                         net (fo=6, routed)           0.957    14.929    game_datapath/game_alu/A[12]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    18.780 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.782    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.300 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.303    21.603    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.124    21.727 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.727    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.377    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.494    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.817 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           1.087    23.905    game_datapath/game_cu/O[0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.306    24.211 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_2/O
                         net (fo=1, routed)           1.188    25.398    game_datapath/game_cu/D_correct_button_reg_q[29]_i_2_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.152    25.550 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.733    26.283    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_3[29]
    SLICE_X60Y40         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.516   104.921    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[29]/C
                         clock pessimism              0.259   105.180    
                         clock uncertainty           -0.035   105.145    
    SLICE_X60Y40         FDRE (Setup_fdre_C_D)       -0.230   104.915    game_datapath/game_regfiles/D_data_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.915    
                         arrival time                         -26.283    
  -------------------------------------------------------------------
                         slack                                 78.632    

Slack (MET) :             78.668ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.027ns  (logic 7.931ns (37.717%)  route 13.096ns (62.283%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1114, routed)        4.021     9.690    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_1[0]
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.814 r  game_datapath/game_cu/out_sig0_i_37/O
                         net (fo=29, routed)          1.649    11.464    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]_1
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.588 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=27, routed)          2.260    13.848    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.124    13.972 r  game_datapath/game_regfiles/out_sig0_i_20/O
                         net (fo=6, routed)           0.957    14.929    game_datapath/game_alu/A[12]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    18.780 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.782    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.300 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.303    21.603    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.124    21.727 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.727    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.377    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.494    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.817 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           1.087    23.905    game_datapath/game_cu/O[0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.306    24.211 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_2/O
                         net (fo=1, routed)           1.188    25.398    game_datapath/game_cu/D_correct_button_reg_q[29]_i_2_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.152    25.550 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.629    26.179    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_3[29]
    SLICE_X56Y35         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.448   104.853    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[29]/C
                         clock pessimism              0.259   105.112    
                         clock uncertainty           -0.035   105.077    
    SLICE_X56Y35         FDRE (Setup_fdre_C_D)       -0.230   104.847    game_datapath/game_regfiles/D_correct_button_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.847    
                         arrival time                         -26.179    
  -------------------------------------------------------------------
                         slack                                 78.668    

Slack (MET) :             78.688ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.087ns  (logic 7.931ns (37.611%)  route 13.156ns (62.389%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1114, routed)        4.021     9.690    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_1[0]
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.814 r  game_datapath/game_cu/out_sig0_i_37/O
                         net (fo=29, routed)          1.649    11.464    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]_1
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.588 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=27, routed)          2.260    13.848    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.124    13.972 r  game_datapath/game_regfiles/out_sig0_i_20/O
                         net (fo=6, routed)           0.957    14.929    game_datapath/game_alu/A[12]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    18.780 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.782    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.300 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.303    21.603    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.124    21.727 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.727    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.377    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.494    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.817 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           1.087    23.905    game_datapath/game_cu/O[0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.306    24.211 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_2/O
                         net (fo=1, routed)           1.188    25.398    game_datapath/game_cu/D_correct_button_reg_q[29]_i_2_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.152    25.550 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.688    26.238    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_3[29]
    SLICE_X60Y38         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.515   104.920    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X60Y38         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]/C
                         clock pessimism              0.259   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X60Y38         FDRE (Setup_fdre_C_D)       -0.218   104.926    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.926    
                         arrival time                         -26.238    
  -------------------------------------------------------------------
                         slack                                 78.688    

Slack (MET) :             78.789ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_reg_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        20.938ns  (logic 7.931ns (37.878%)  route 13.007ns (62.122%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=3 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.567     5.151    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDSE (Prop_fdse_C_Q)         0.518     5.669 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1114, routed)        4.021     9.690    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[0]_1[0]
    SLICE_X58Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.814 r  game_datapath/game_cu/out_sig0_i_37/O
                         net (fo=29, routed)          1.649    11.464    game_datapath/game_cu/FSM_onehot_D_game_fsm_q_reg[8]_1
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.588 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=27, routed)          2.260    13.848    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X61Y32         LUT4 (Prop_lut4_I1_O)        0.124    13.972 r  game_datapath/game_regfiles/out_sig0_i_20/O
                         net (fo=6, routed)           0.957    14.929    game_datapath/game_alu/A[12]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    18.780 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.782    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    20.300 r  game_datapath/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.303    21.603    game_datapath/game_alu/out_sig0__1_n_105
    SLICE_X54Y26         LUT2 (Prop_lut2_I0_O)        0.124    21.727 r  game_datapath/game_alu/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    21.727    game_datapath/game_alu/i__carry_i_3__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.260 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.260    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.377 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.377    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.494 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.494    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.817 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[1]
                         net (fo=1, routed)           1.087    23.905    game_datapath/game_cu/O[0]
    SLICE_X55Y34         LUT6 (Prop_lut6_I5_O)        0.306    24.211 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_2/O
                         net (fo=1, routed)           1.188    25.398    game_datapath/game_cu/D_correct_button_reg_q[29]_i_2_n_0
    SLICE_X58Y34         LUT4 (Prop_lut4_I0_O)        0.152    25.550 r  game_datapath/game_cu/D_correct_button_reg_q[29]_i_1/O
                         net (fo=10, routed)          0.539    26.090    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_3[29]
    SLICE_X61Y37         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.514   104.919    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[29]/C
                         clock pessimism              0.259   105.178    
                         clock uncertainty           -0.035   105.143    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)       -0.264   104.879    game_datapath/game_regfiles/D_temp_reg_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.879    
                         arrival time                         -26.090    
  -------------------------------------------------------------------
                         slack                                 78.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_speed_reg_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_speed_dff_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.590     1.534    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[22]/Q
                         net (fo=2, routed)           0.065     1.740    debugger/D_motor_speed_dff_q_reg[31]_0[22]
    SLICE_X60Y36         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.859     2.049    debugger/clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[22]/C
                         clock pessimism             -0.502     1.547    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.076     1.623    debugger/D_motor_speed_dff_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rx/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rx/D_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.997%)  route 0.331ns (64.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.565     1.509    rx/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  rx/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  rx/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=11, routed)          0.331     1.981    rx/D_state_q[0]
    SLICE_X54Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.026 r  rx/D_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.026    rx/D_ctr_q[0]_i_1_n_0
    SLICE_X54Y49         FDRE                                         r  rx/D_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.838     2.028    rx/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  rx/D_ctr_q_reg[0]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X54Y49         FDRE (Hold_fdre_C_D)         0.120     1.902    rx/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rx/D_rxd_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            rx/FSM_sequential_D_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.246ns (50.367%)  route 0.242ns (49.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.567     1.511    rx/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  rx/D_rxd_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.148     1.659 f  rx/D_rxd_q_reg/Q
                         net (fo=4, routed)           0.242     1.901    rx/D_rxd_q
    SLICE_X55Y50         LUT6 (Prop_lut6_I1_O)        0.098     1.999 r  rx/FSM_sequential_D_state_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.999    rx/FSM_sequential_D_state_q[1]_i_1__1_n_0
    SLICE_X55Y50         FDRE                                         r  rx/FSM_sequential_D_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.835     2.025    rx/clk_IBUF_BUFG
    SLICE_X55Y50         FDRE                                         r  rx/FSM_sequential_D_state_q_reg[1]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.092     1.872    rx/FSM_sequential_D_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p0_score_dff_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y40         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[25]/Q
                         net (fo=1, routed)           0.051     1.729    debugger/D_p0_score_dff_q_reg[31]_0[25]
    SLICE_X59Y40         FDRE                                         r  debugger/D_p0_score_dff_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.863     2.053    debugger/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  debugger/D_p0_score_dff_q_reg[25]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.047     1.597    debugger/D_p0_score_dff_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p0_score_dff_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.590     1.534    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[11]/Q
                         net (fo=1, routed)           0.058     1.733    debugger/D_p0_score_dff_q_reg[31]_0[11]
    SLICE_X62Y33         FDRE                                         r  debugger/D_p0_score_dff_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.859     2.049    debugger/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  debugger/D_p0_score_dff_q_reg[11]/C
                         clock pessimism             -0.502     1.547    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.047     1.594    debugger/D_p0_score_dff_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_x_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.553     1.497    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_x_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  game_datapath/rng_2000/pn_gen/D_x_q_reg[13]/Q
                         net (fo=4, routed)           0.099     1.737    game_datapath/rng_2000/pn_gen/D_x_q[13]
    SLICE_X52Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  game_datapath/rng_2000/pn_gen/D_w_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    game_datapath/rng_2000/pn_gen/D_w_d[13]
    SLICE_X52Y25         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.821     2.011    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[13]/C
                         clock pessimism             -0.501     1.510    
    SLICE_X52Y25         FDRE (Hold_fdre_C_D)         0.120     1.630    game_datapath/rng_2000/pn_gen/D_w_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.581     1.525    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  game_datapath/game_regfiles/D_data_reg_q_reg[3]/Q
                         net (fo=1, routed)           0.117     1.782    debugger/D_data_dff_q_reg[31]_0[3]
    SLICE_X62Y25         FDRE                                         r  debugger/D_data_dff_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.850     2.040    debugger/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  debugger/D_data_dff_q_reg[3]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.070     1.630    debugger/D_data_dff_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_data_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_data_dff_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.089%)  route 0.120ns (45.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.581     1.525    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  game_datapath/game_regfiles/D_data_reg_q_reg[4]/Q
                         net (fo=1, routed)           0.120     1.785    debugger/D_data_dff_q_reg[31]_0[4]
    SLICE_X62Y25         FDRE                                         r  debugger/D_data_dff_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.850     2.040    debugger/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  debugger/D_data_dff_q_reg[4]/C
                         clock pessimism             -0.480     1.560    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.072     1.632    debugger/D_data_dff_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p0_score_dff_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[16]/Q
                         net (fo=1, routed)           0.117     1.793    debugger/D_p0_score_dff_q_reg[31]_0[16]
    SLICE_X62Y38         FDRE                                         r  debugger/D_p0_score_dff_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.864     2.054    debugger/clk_IBUF_BUFG
    SLICE_X62Y38         FDRE                                         r  debugger/D_p0_score_dff_q_reg[16]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X62Y38         FDRE (Hold_fdre_C_D)         0.066     1.640    debugger/D_p0_score_dff_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_x_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.554     1.498    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X44Y27         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_x_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game_datapath/rng_2000/pn_gen/D_x_q_reg[1]/Q
                         net (fo=3, routed)           0.076     1.715    game_datapath/rng_2000/pn_gen/D_x_q[1]
    SLICE_X45Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  game_datapath/rng_2000/pn_gen/D_w_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.760    game_datapath/rng_2000/pn_gen/D_w_d[1]
    SLICE_X45Y27         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.821     2.011    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X45Y27         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[1]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X45Y27         FDRE (Hold_fdre_C_D)         0.092     1.603    game_datapath/rng_2000/pn_gen/D_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y35   debugger/D_a_count_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X46Y35   debugger/D_a_count_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y31   debugger/D_a_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y31   debugger/D_a_dff_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y31   debugger/D_a_dff_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X53Y32   debugger/D_a_dff_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y31   debugger/D_a_dff_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y31   debugger/D_a_dff_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X51Y31   debugger/D_a_dff_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y35   debugger/D_a_count_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y35   debugger/D_a_count_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y35   debugger/D_a_count_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y35   debugger/D_a_count_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y31   debugger/D_a_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y31   debugger/D_a_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y31   debugger/D_a_dff_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y31   debugger/D_a_dff_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y31   debugger/D_a_dff_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y31   debugger/D_a_dff_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y35   debugger/D_a_count_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y35   debugger/D_a_count_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y35   debugger/D_a_count_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y35   debugger/D_a_count_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y31   debugger/D_a_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y31   debugger/D_a_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y31   debugger/D_a_dff_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X53Y31   debugger/D_a_dff_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y31   debugger/D_a_dff_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y31   debugger/D_a_dff_q_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.182ns  (logic 5.459ns (48.819%)  route 5.723ns (51.181%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.617     5.201    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.719 r  motor/pwm/ctr/D_ctr_q_reg[9]/Q
                         net (fo=5, routed)           1.328     7.048    motor/pwm/ctr/M_ctr_value[6]
    SLICE_X59Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.172 r  motor/pwm/ctr/pulse0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.172    motor/pwm/ctr_n_5
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.573 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.582    motor/pwm/pulse0_carry_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.853 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           1.313     9.166    motor/pwm/M_pwm_pulse
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.399     9.565 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.072    12.637    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.746    16.383 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    16.383    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.845ns  (logic 5.228ns (48.207%)  route 5.617ns (51.793%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.617     5.201    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.518     5.719 r  motor/pwm/ctr/D_ctr_q_reg[9]/Q
                         net (fo=5, routed)           1.328     7.048    motor/pwm/ctr/M_ctr_value[6]
    SLICE_X59Y24         LUT4 (Prop_lut4_I3_O)        0.124     7.172 r  motor/pwm/ctr/pulse0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.172    motor/pwm/ctr_n_5
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.573 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.009     7.582    motor/pwm/pulse0_carry_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.853 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           1.313     9.166    motor/pwm/M_pwm_pulse
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.373     9.539 r  motor/pwm/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.966    12.505    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    16.046 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    16.046    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.992ns  (logic 4.064ns (58.123%)  route 2.928ns (41.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.563     5.147    tx/clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           2.928     8.593    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    12.140 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.140    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.653ns  (logic 4.044ns (60.783%)  route 2.609ns (39.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.636     5.220    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           2.609     8.347    lopt_2
    G1                   OBUF (Prop_obuf_I_O)         3.526    11.873 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000    11.873    p1l0
    G1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.542ns  (logic 4.043ns (61.792%)  route 2.500ns (38.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.636     5.220    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           2.500     8.238    lopt
    G2                   OBUF (Prop_obuf_I_O)         3.525    11.763 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000    11.763    p0l0
    G2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.447ns  (logic 4.040ns (62.672%)  route 2.406ns (37.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.636     5.220    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           2.406     8.145    lopt_3
    H1                   OBUF (Prop_obuf_I_O)         3.522    11.667 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000    11.667    p1l1
    H1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.349ns  (logic 4.039ns (63.624%)  route 2.309ns (36.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.636     5.220    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518     5.738 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           2.309     8.048    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         3.521    11.569 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000    11.569    p0l1
    H2                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.386ns (69.849%)  route 0.598ns (30.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           0.598     2.299    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.521 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.521    p0l1
    H2                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.030ns  (logic 1.387ns (68.350%)  route 0.642ns (31.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           0.642     2.343    lopt_3
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.566 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.566    p1l1
    H1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.390ns (66.767%)  route 0.692ns (33.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           0.692     2.392    lopt
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.618 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.618    p0l0
    G2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.391ns (65.486%)  route 0.733ns (34.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X64Y39         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           0.733     2.434    lopt_2
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.660 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.660    p1l0
    G1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.411ns (59.606%)  route 0.956ns (40.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.561     1.505    tx/clk_IBUF_BUFG
    SLICE_X46Y37         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           0.956     2.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     3.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.428ns (59.831%)  route 0.959ns (40.169%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.586     1.530    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=3, routed)           0.099     1.770    motor/pwm/motorIN2[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.815 r  motor/pwm/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.859     2.674    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.916 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.916    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.497ns (59.233%)  route 1.031ns (40.767%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.586     1.530    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     1.671 f  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=3, routed)           0.099     1.770    motor/pwm/motorIN2[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.048     1.818 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.931     2.749    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.308     4.058 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     4.058    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.745ns  (logic 1.634ns (24.225%)  route 5.111ns (75.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.151     5.661    reset_cond/rst_n_IBUF
    SLICE_X55Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.960     6.745    reset_cond/M_reset_cond_in
    SLICE_X54Y37         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.402ns  (logic 1.634ns (25.520%)  route 4.768ns (74.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.151     5.661    reset_cond/rst_n_IBUF
    SLICE_X55Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.617     6.402    reset_cond/M_reset_cond_in
    SLICE_X55Y42         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.451     4.856    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y42         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.402ns  (logic 1.634ns (25.520%)  route 4.768ns (74.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.151     5.661    reset_cond/rst_n_IBUF
    SLICE_X55Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.617     6.402    reset_cond/M_reset_cond_in
    SLICE_X55Y42         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.451     4.856    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y42         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.402ns  (logic 1.634ns (25.520%)  route 4.768ns (74.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.151     5.661    reset_cond/rst_n_IBUF
    SLICE_X55Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.785 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.617     6.402    reset_cond/M_reset_cond_in
    SLICE_X55Y42         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.451     4.856    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y42         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 1.495ns (34.506%)  route 2.838ns (65.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           2.838     4.334    rx/usb_rx_IBUF
    SLICE_X54Y49         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.453     4.858    rx/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1342090838[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.077ns  (logic 1.496ns (36.696%)  route 2.581ns (63.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.581     4.077    forLoop_idx_0_1342090838[2].p1_button_cond/sync/D[0]
    SLICE_X60Y46         FDRE                                         r  forLoop_idx_0_1342090838[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.518     4.923    forLoop_idx_0_1342090838[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  forLoop_idx_0_1342090838[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_212513179[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 1.502ns (37.353%)  route 2.519ns (62.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.519     4.021    forLoop_idx_0_212513179[2].p0_button_cond/sync/D[0]
    SLICE_X58Y47         FDRE                                         r  forLoop_idx_0_212513179[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.519     4.924    forLoop_idx_0_212513179[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  forLoop_idx_0_212513179[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_212513179[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.617ns  (logic 1.492ns (41.251%)  route 2.125ns (58.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           2.125     3.617    forLoop_idx_0_212513179[1].p0_button_cond/sync/D[0]
    SLICE_X54Y45         FDRE                                         r  forLoop_idx_0_212513179[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.452     4.857    forLoop_idx_0_212513179[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  forLoop_idx_0_212513179[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_212513179[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.499ns  (logic 1.489ns (42.548%)  route 2.010ns (57.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           2.010     3.499    forLoop_idx_0_212513179[0].p0_button_cond/sync/D[0]
    SLICE_X60Y46         FDRE                                         r  forLoop_idx_0_212513179[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.518     4.923    forLoop_idx_0_212513179[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  forLoop_idx_0_212513179[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1342090838[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.241ns  (logic 1.486ns (45.840%)  route 1.755ns (54.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.755     3.241    forLoop_idx_0_1342090838[0].p1_button_cond/sync/D[0]
    SLICE_X61Y46         FDRE                                         r  forLoop_idx_0_1342090838[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        1.518     4.923    forLoop_idx_0_1342090838[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  forLoop_idx_0_1342090838[0].p1_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1342090838[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.254ns (29.600%)  route 0.604ns (70.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.604     0.858    forLoop_idx_0_1342090838[1].p1_button_cond/sync/D_pipe_q_reg[0]_0[0]
    SLICE_X58Y47         FDRE                                         r  forLoop_idx_0_1342090838[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.865     2.055    forLoop_idx_0_1342090838[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  forLoop_idx_0_1342090838[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1342090838[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.253ns (26.102%)  route 0.717ns (73.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.717     0.970    forLoop_idx_0_1342090838[0].p1_button_cond/sync/D[0]
    SLICE_X61Y46         FDRE                                         r  forLoop_idx_0_1342090838[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.864     2.054    forLoop_idx_0_1342090838[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y46         FDRE                                         r  forLoop_idx_0_1342090838[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_212513179[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.257ns (24.699%)  route 0.782ns (75.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.782     1.039    forLoop_idx_0_212513179[0].p0_button_cond/sync/D[0]
    SLICE_X60Y46         FDRE                                         r  forLoop_idx_0_212513179[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.864     2.054    forLoop_idx_0_212513179[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  forLoop_idx_0_212513179[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_212513179[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.260ns (22.835%)  route 0.878ns (77.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.878     1.138    forLoop_idx_0_212513179[1].p0_button_cond/sync/D[0]
    SLICE_X54Y45         FDRE                                         r  forLoop_idx_0_212513179[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.837     2.027    forLoop_idx_0_212513179[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X54Y45         FDRE                                         r  forLoop_idx_0_212513179[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_212513179[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.270ns (21.099%)  route 1.008ns (78.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.008     1.278    forLoop_idx_0_212513179[2].p0_button_cond/sync/D[0]
    SLICE_X58Y47         FDRE                                         r  forLoop_idx_0_212513179[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.865     2.055    forLoop_idx_0_212513179[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  forLoop_idx_0_212513179[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1342090838[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.264ns (19.687%)  route 1.076ns (80.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.076     1.339    forLoop_idx_0_1342090838[2].p1_button_cond/sync/D[0]
    SLICE_X60Y46         FDRE                                         r  forLoop_idx_0_1342090838[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.864     2.054    forLoop_idx_0_1342090838[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  forLoop_idx_0_1342090838[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.263ns (16.871%)  route 1.296ns (83.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.296     1.559    rx/usb_rx_IBUF
    SLICE_X54Y49         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.838     2.028    rx/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.376ns  (logic 0.322ns (13.571%)  route 2.053ns (86.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.839     2.116    reset_cond/rst_n_IBUF
    SLICE_X55Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.161 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.214     2.376    reset_cond/M_reset_cond_in
    SLICE_X55Y42         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.836     2.026    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y42         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.376ns  (logic 0.322ns (13.571%)  route 2.053ns (86.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.839     2.116    reset_cond/rst_n_IBUF
    SLICE_X55Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.161 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.214     2.376    reset_cond/M_reset_cond_in
    SLICE_X55Y42         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.836     2.026    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y42         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.376ns  (logic 0.322ns (13.571%)  route 2.053ns (86.429%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.839     2.116    reset_cond/rst_n_IBUF
    SLICE_X55Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.161 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.214     2.376    reset_cond/M_reset_cond_in
    SLICE_X55Y42         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1226, routed)        0.836     2.026    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y42         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C





