#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000282c6c8e200 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000282c6cc7bc0_0 .net "PC", 31 0, v00000282c6cc2e50_0;  1 drivers
v00000282c6cc8340_0 .var "clk", 0 0;
v00000282c6cc8a20_0 .net "clkout", 0 0, L_00000282c6ccdaf0;  1 drivers
v00000282c6cc8d40_0 .net "cycles_consumed", 31 0, v00000282c6cc7a80_0;  1 drivers
v00000282c6cc8fc0_0 .var "rst", 0 0;
S_00000282c6c8e520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000282c6c8e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000282c6ca0740 .param/l "RType" 0 4 2, C4<000000>;
P_00000282c6ca0778 .param/l "add" 0 4 5, C4<100000>;
P_00000282c6ca07b0 .param/l "addi" 0 4 8, C4<001000>;
P_00000282c6ca07e8 .param/l "addu" 0 4 5, C4<100001>;
P_00000282c6ca0820 .param/l "and_" 0 4 5, C4<100100>;
P_00000282c6ca0858 .param/l "andi" 0 4 8, C4<001100>;
P_00000282c6ca0890 .param/l "beq" 0 4 10, C4<000100>;
P_00000282c6ca08c8 .param/l "bne" 0 4 10, C4<000101>;
P_00000282c6ca0900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000282c6ca0938 .param/l "j" 0 4 12, C4<000010>;
P_00000282c6ca0970 .param/l "jal" 0 4 12, C4<000011>;
P_00000282c6ca09a8 .param/l "jr" 0 4 6, C4<001000>;
P_00000282c6ca09e0 .param/l "lw" 0 4 8, C4<100011>;
P_00000282c6ca0a18 .param/l "nor_" 0 4 5, C4<100111>;
P_00000282c6ca0a50 .param/l "or_" 0 4 5, C4<100101>;
P_00000282c6ca0a88 .param/l "ori" 0 4 8, C4<001101>;
P_00000282c6ca0ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000282c6ca0af8 .param/l "sll" 0 4 6, C4<000000>;
P_00000282c6ca0b30 .param/l "slt" 0 4 5, C4<101010>;
P_00000282c6ca0b68 .param/l "slti" 0 4 8, C4<101010>;
P_00000282c6ca0ba0 .param/l "srl" 0 4 6, C4<000010>;
P_00000282c6ca0bd8 .param/l "sub" 0 4 5, C4<100010>;
P_00000282c6ca0c10 .param/l "subu" 0 4 5, C4<100011>;
P_00000282c6ca0c48 .param/l "sw" 0 4 8, C4<101011>;
P_00000282c6ca0c80 .param/l "xor_" 0 4 5, C4<100110>;
P_00000282c6ca0cb8 .param/l "xori" 0 4 8, C4<001110>;
L_00000282c6ccde00 .functor NOT 1, v00000282c6cc8fc0_0, C4<0>, C4<0>, C4<0>;
L_00000282c6cce6c0 .functor NOT 1, v00000282c6cc8fc0_0, C4<0>, C4<0>, C4<0>;
L_00000282c6ccdd90 .functor NOT 1, v00000282c6cc8fc0_0, C4<0>, C4<0>, C4<0>;
L_00000282c6cce3b0 .functor NOT 1, v00000282c6cc8fc0_0, C4<0>, C4<0>, C4<0>;
L_00000282c6ccdbd0 .functor NOT 1, v00000282c6cc8fc0_0, C4<0>, C4<0>, C4<0>;
L_00000282c6ccdf50 .functor NOT 1, v00000282c6cc8fc0_0, C4<0>, C4<0>, C4<0>;
L_00000282c6cce420 .functor NOT 1, v00000282c6cc8fc0_0, C4<0>, C4<0>, C4<0>;
L_00000282c6ccdfc0 .functor NOT 1, v00000282c6cc8fc0_0, C4<0>, C4<0>, C4<0>;
L_00000282c6ccdaf0 .functor OR 1, v00000282c6cc8340_0, v00000282c6c994a0_0, C4<0>, C4<0>;
L_00000282c6cce490 .functor OR 1, L_00000282c6d52d10, L_00000282c6d52f90, C4<0>, C4<0>;
L_00000282c6ccd9a0 .functor AND 1, L_00000282c6d53490, L_00000282c6d533f0, C4<1>, C4<1>;
L_00000282c6ccdee0 .functor NOT 1, v00000282c6cc8fc0_0, C4<0>, C4<0>, C4<0>;
L_00000282c6cce730 .functor OR 1, L_00000282c6d542f0, L_00000282c6d526d0, C4<0>, C4<0>;
L_00000282c6ccdcb0 .functor OR 1, L_00000282c6cce730, L_00000282c6d53990, C4<0>, C4<0>;
L_00000282c6ccdb60 .functor OR 1, L_00000282c6d528b0, L_00000282c6d55a40, C4<0>, C4<0>;
L_00000282c6cce030 .functor AND 1, L_00000282c6d52810, L_00000282c6ccdb60, C4<1>, C4<1>;
L_00000282c6cce5e0 .functor OR 1, L_00000282c6d56120, L_00000282c6d546e0, C4<0>, C4<0>;
L_00000282c6ccdd20 .functor AND 1, L_00000282c6d55040, L_00000282c6cce5e0, C4<1>, C4<1>;
L_00000282c6ccd930 .functor NOT 1, L_00000282c6ccdaf0, C4<0>, C4<0>, C4<0>;
v00000282c6cc3210_0 .net "ALUOp", 3 0, v00000282c6c97920_0;  1 drivers
v00000282c6cc3490_0 .net "ALUResult", 31 0, v00000282c6cc1af0_0;  1 drivers
v00000282c6cc3350_0 .net "ALUSrc", 0 0, v00000282c6c98140_0;  1 drivers
v00000282c6cc4dc0_0 .net "ALUin2", 31 0, L_00000282c6d55680;  1 drivers
v00000282c6cc50e0_0 .net "MemReadEn", 0 0, v00000282c6c97ce0_0;  1 drivers
v00000282c6cc4500_0 .net "MemWriteEn", 0 0, v00000282c6c98c80_0;  1 drivers
v00000282c6cc5540_0 .net "MemtoReg", 0 0, v00000282c6c98d20_0;  1 drivers
v00000282c6cc4d20_0 .net "PC", 31 0, v00000282c6cc2e50_0;  alias, 1 drivers
v00000282c6cc4e60_0 .net "PCPlus1", 31 0, L_00000282c6d52e50;  1 drivers
v00000282c6cc5400_0 .net "PCsrc", 0 0, v00000282c6cc1b90_0;  1 drivers
v00000282c6cc5180_0 .net "RegDst", 0 0, v00000282c6c985a0_0;  1 drivers
v00000282c6cc3f60_0 .net "RegWriteEn", 0 0, v00000282c6c98280_0;  1 drivers
v00000282c6cc3e20_0 .net "WriteRegister", 4 0, L_00000282c6d53850;  1 drivers
v00000282c6cc3ec0_0 .net *"_ivl_0", 0 0, L_00000282c6ccde00;  1 drivers
L_00000282c6d0a620 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc45a0_0 .net/2u *"_ivl_10", 4 0, L_00000282c6d0a620;  1 drivers
L_00000282c6d0aa10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc3920_0 .net *"_ivl_101", 15 0, L_00000282c6d0aa10;  1 drivers
v00000282c6cc54a0_0 .net *"_ivl_102", 31 0, L_00000282c6d53030;  1 drivers
L_00000282c6d0aa58 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc52c0_0 .net *"_ivl_105", 25 0, L_00000282c6d0aa58;  1 drivers
L_00000282c6d0aaa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc4280_0 .net/2u *"_ivl_106", 31 0, L_00000282c6d0aaa0;  1 drivers
v00000282c6cc41e0_0 .net *"_ivl_108", 0 0, L_00000282c6d53490;  1 drivers
L_00000282c6d0aae8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc55e0_0 .net/2u *"_ivl_110", 5 0, L_00000282c6d0aae8;  1 drivers
v00000282c6cc4b40_0 .net *"_ivl_112", 0 0, L_00000282c6d533f0;  1 drivers
v00000282c6cc4000_0 .net *"_ivl_115", 0 0, L_00000282c6ccd9a0;  1 drivers
v00000282c6cc5680_0 .net *"_ivl_116", 47 0, L_00000282c6d529f0;  1 drivers
L_00000282c6d0ab30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc5720_0 .net *"_ivl_119", 15 0, L_00000282c6d0ab30;  1 drivers
L_00000282c6d0a668 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000282c6cc4be0_0 .net/2u *"_ivl_12", 5 0, L_00000282c6d0a668;  1 drivers
v00000282c6cc4c80_0 .net *"_ivl_120", 47 0, L_00000282c6d53c10;  1 drivers
L_00000282c6d0ab78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc4f00_0 .net *"_ivl_123", 15 0, L_00000282c6d0ab78;  1 drivers
v00000282c6cc4820_0 .net *"_ivl_125", 0 0, L_00000282c6d530d0;  1 drivers
v00000282c6cc3c40_0 .net *"_ivl_126", 31 0, L_00000282c6d532b0;  1 drivers
v00000282c6cc39c0_0 .net *"_ivl_128", 47 0, L_00000282c6d535d0;  1 drivers
v00000282c6cc5360_0 .net *"_ivl_130", 47 0, L_00000282c6d53670;  1 drivers
v00000282c6cc3b00_0 .net *"_ivl_132", 47 0, L_00000282c6d54070;  1 drivers
v00000282c6cc4320_0 .net *"_ivl_134", 47 0, L_00000282c6d541b0;  1 drivers
v00000282c6cc4aa0_0 .net *"_ivl_14", 0 0, L_00000282c6cc92e0;  1 drivers
v00000282c6cc4fa0_0 .net *"_ivl_140", 0 0, L_00000282c6ccdee0;  1 drivers
L_00000282c6d0ac08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc4640_0 .net/2u *"_ivl_142", 31 0, L_00000282c6d0ac08;  1 drivers
L_00000282c6d0ace0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000282c6cc3880_0 .net/2u *"_ivl_146", 5 0, L_00000282c6d0ace0;  1 drivers
v00000282c6cc40a0_0 .net *"_ivl_148", 0 0, L_00000282c6d542f0;  1 drivers
L_00000282c6d0ad28 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000282c6cc3ba0_0 .net/2u *"_ivl_150", 5 0, L_00000282c6d0ad28;  1 drivers
v00000282c6cc48c0_0 .net *"_ivl_152", 0 0, L_00000282c6d526d0;  1 drivers
v00000282c6cc43c0_0 .net *"_ivl_155", 0 0, L_00000282c6cce730;  1 drivers
L_00000282c6d0ad70 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000282c6cc5040_0 .net/2u *"_ivl_156", 5 0, L_00000282c6d0ad70;  1 drivers
v00000282c6cc4960_0 .net *"_ivl_158", 0 0, L_00000282c6d53990;  1 drivers
L_00000282c6d0a6b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000282c6cc46e0_0 .net/2u *"_ivl_16", 4 0, L_00000282c6d0a6b0;  1 drivers
v00000282c6cc5220_0 .net *"_ivl_161", 0 0, L_00000282c6ccdcb0;  1 drivers
L_00000282c6d0adb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc4140_0 .net/2u *"_ivl_162", 15 0, L_00000282c6d0adb8;  1 drivers
v00000282c6cc3a60_0 .net *"_ivl_164", 31 0, L_00000282c6d54110;  1 drivers
v00000282c6cc3ce0_0 .net *"_ivl_167", 0 0, L_00000282c6d53a30;  1 drivers
v00000282c6cc3d80_0 .net *"_ivl_168", 15 0, L_00000282c6d53e90;  1 drivers
v00000282c6cc4a00_0 .net *"_ivl_170", 31 0, L_00000282c6d53f30;  1 drivers
v00000282c6cc4460_0 .net *"_ivl_174", 31 0, L_00000282c6d52770;  1 drivers
L_00000282c6d0ae00 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc4780_0 .net *"_ivl_177", 25 0, L_00000282c6d0ae00;  1 drivers
L_00000282c6d0ae48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc60b0_0 .net/2u *"_ivl_178", 31 0, L_00000282c6d0ae48;  1 drivers
v00000282c6cc7190_0 .net *"_ivl_180", 0 0, L_00000282c6d52810;  1 drivers
L_00000282c6d0ae90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc5890_0 .net/2u *"_ivl_182", 5 0, L_00000282c6d0ae90;  1 drivers
v00000282c6cc59d0_0 .net *"_ivl_184", 0 0, L_00000282c6d528b0;  1 drivers
L_00000282c6d0aed8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000282c6cc6830_0 .net/2u *"_ivl_186", 5 0, L_00000282c6d0aed8;  1 drivers
v00000282c6cc5d90_0 .net *"_ivl_188", 0 0, L_00000282c6d55a40;  1 drivers
v00000282c6cc5c50_0 .net *"_ivl_19", 4 0, L_00000282c6cc9420;  1 drivers
v00000282c6cc6fb0_0 .net *"_ivl_191", 0 0, L_00000282c6ccdb60;  1 drivers
v00000282c6cc7230_0 .net *"_ivl_193", 0 0, L_00000282c6cce030;  1 drivers
L_00000282c6d0af20 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000282c6cc6970_0 .net/2u *"_ivl_194", 5 0, L_00000282c6d0af20;  1 drivers
v00000282c6cc7050_0 .net *"_ivl_196", 0 0, L_00000282c6d563a0;  1 drivers
L_00000282c6d0af68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000282c6cc6bf0_0 .net/2u *"_ivl_198", 31 0, L_00000282c6d0af68;  1 drivers
L_00000282c6d0a5d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc6c90_0 .net/2u *"_ivl_2", 5 0, L_00000282c6d0a5d8;  1 drivers
v00000282c6cc6f10_0 .net *"_ivl_20", 4 0, L_00000282c6cc7c60;  1 drivers
v00000282c6cc68d0_0 .net *"_ivl_200", 31 0, L_00000282c6d561c0;  1 drivers
v00000282c6cc5cf0_0 .net *"_ivl_204", 31 0, L_00000282c6d54aa0;  1 drivers
L_00000282c6d0afb0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc5a70_0 .net *"_ivl_207", 25 0, L_00000282c6d0afb0;  1 drivers
L_00000282c6d0aff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc7410_0 .net/2u *"_ivl_208", 31 0, L_00000282c6d0aff8;  1 drivers
v00000282c6cc5bb0_0 .net *"_ivl_210", 0 0, L_00000282c6d55040;  1 drivers
L_00000282c6d0b040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc7730_0 .net/2u *"_ivl_212", 5 0, L_00000282c6d0b040;  1 drivers
v00000282c6cc7370_0 .net *"_ivl_214", 0 0, L_00000282c6d56120;  1 drivers
L_00000282c6d0b088 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000282c6cc6150_0 .net/2u *"_ivl_216", 5 0, L_00000282c6d0b088;  1 drivers
v00000282c6cc6650_0 .net *"_ivl_218", 0 0, L_00000282c6d546e0;  1 drivers
v00000282c6cc6790_0 .net *"_ivl_221", 0 0, L_00000282c6cce5e0;  1 drivers
v00000282c6cc5ed0_0 .net *"_ivl_223", 0 0, L_00000282c6ccdd20;  1 drivers
L_00000282c6d0b0d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000282c6cc6dd0_0 .net/2u *"_ivl_224", 5 0, L_00000282c6d0b0d0;  1 drivers
v00000282c6cc5930_0 .net *"_ivl_226", 0 0, L_00000282c6d55d60;  1 drivers
v00000282c6cc70f0_0 .net *"_ivl_228", 31 0, L_00000282c6d55c20;  1 drivers
v00000282c6cc6d30_0 .net *"_ivl_24", 0 0, L_00000282c6ccdd90;  1 drivers
L_00000282c6d0a6f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc72d0_0 .net/2u *"_ivl_26", 4 0, L_00000282c6d0a6f8;  1 drivers
v00000282c6cc74b0_0 .net *"_ivl_29", 4 0, L_00000282c6cc80c0;  1 drivers
v00000282c6cc7690_0 .net *"_ivl_32", 0 0, L_00000282c6cce3b0;  1 drivers
L_00000282c6d0a740 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc5b10_0 .net/2u *"_ivl_34", 4 0, L_00000282c6d0a740;  1 drivers
v00000282c6cc6330_0 .net *"_ivl_37", 4 0, L_00000282c6cc94c0;  1 drivers
v00000282c6cc6a10_0 .net *"_ivl_40", 0 0, L_00000282c6ccdbd0;  1 drivers
L_00000282c6d0a788 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc65b0_0 .net/2u *"_ivl_42", 15 0, L_00000282c6d0a788;  1 drivers
v00000282c6cc7550_0 .net *"_ivl_45", 15 0, L_00000282c6d52a90;  1 drivers
v00000282c6cc6e70_0 .net *"_ivl_48", 0 0, L_00000282c6ccdf50;  1 drivers
v00000282c6cc75f0_0 .net *"_ivl_5", 5 0, L_00000282c6cc8de0;  1 drivers
L_00000282c6d0a7d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc5e30_0 .net/2u *"_ivl_50", 36 0, L_00000282c6d0a7d0;  1 drivers
L_00000282c6d0a818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc5f70_0 .net/2u *"_ivl_52", 31 0, L_00000282c6d0a818;  1 drivers
v00000282c6cc6470_0 .net *"_ivl_55", 4 0, L_00000282c6d52b30;  1 drivers
v00000282c6cc6010_0 .net *"_ivl_56", 36 0, L_00000282c6d52c70;  1 drivers
v00000282c6cc61f0_0 .net *"_ivl_58", 36 0, L_00000282c6d52ef0;  1 drivers
v00000282c6cc6290_0 .net *"_ivl_62", 0 0, L_00000282c6cce420;  1 drivers
L_00000282c6d0a860 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc63d0_0 .net/2u *"_ivl_64", 5 0, L_00000282c6d0a860;  1 drivers
v00000282c6cc6510_0 .net *"_ivl_67", 5 0, L_00000282c6d544d0;  1 drivers
v00000282c6cc66f0_0 .net *"_ivl_70", 0 0, L_00000282c6ccdfc0;  1 drivers
L_00000282c6d0a8a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc6ab0_0 .net/2u *"_ivl_72", 57 0, L_00000282c6d0a8a8;  1 drivers
L_00000282c6d0a8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc6b50_0 .net/2u *"_ivl_74", 31 0, L_00000282c6d0a8f0;  1 drivers
v00000282c6cc8f20_0 .net *"_ivl_77", 25 0, L_00000282c6d53530;  1 drivers
v00000282c6cc7b20_0 .net *"_ivl_78", 57 0, L_00000282c6d53170;  1 drivers
v00000282c6cc9240_0 .net *"_ivl_8", 0 0, L_00000282c6cce6c0;  1 drivers
v00000282c6cc8ac0_0 .net *"_ivl_80", 57 0, L_00000282c6d53350;  1 drivers
L_00000282c6d0a938 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000282c6cc8b60_0 .net/2u *"_ivl_84", 31 0, L_00000282c6d0a938;  1 drivers
L_00000282c6d0a980 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000282c6cc8e80_0 .net/2u *"_ivl_88", 5 0, L_00000282c6d0a980;  1 drivers
v00000282c6cc8ca0_0 .net *"_ivl_90", 0 0, L_00000282c6d52d10;  1 drivers
L_00000282c6d0a9c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000282c6cc8480_0 .net/2u *"_ivl_92", 5 0, L_00000282c6d0a9c8;  1 drivers
v00000282c6cc88e0_0 .net *"_ivl_94", 0 0, L_00000282c6d52f90;  1 drivers
v00000282c6cc9600_0 .net *"_ivl_97", 0 0, L_00000282c6cce490;  1 drivers
v00000282c6cc96a0_0 .net *"_ivl_98", 47 0, L_00000282c6d53fd0;  1 drivers
v00000282c6cc9060_0 .net "adderResult", 31 0, L_00000282c6d53cb0;  1 drivers
v00000282c6cc8520_0 .net "address", 31 0, L_00000282c6d52630;  1 drivers
v00000282c6cc7f80_0 .net "clk", 0 0, L_00000282c6ccdaf0;  alias, 1 drivers
v00000282c6cc7a80_0 .var "cycles_consumed", 31 0;
v00000282c6cc8160_0 .net "extImm", 31 0, L_00000282c6d54390;  1 drivers
v00000282c6cc85c0_0 .net "funct", 5 0, L_00000282c6d52950;  1 drivers
v00000282c6cc78a0_0 .net "hlt", 0 0, v00000282c6c994a0_0;  1 drivers
v00000282c6cc9560_0 .net "imm", 15 0, L_00000282c6d52bd0;  1 drivers
v00000282c6cc7940_0 .net "immediate", 31 0, L_00000282c6d55ae0;  1 drivers
v00000282c6cc8c00_0 .net "input_clk", 0 0, v00000282c6cc8340_0;  1 drivers
v00000282c6cc8020_0 .net "instruction", 31 0, L_00000282c6d537b0;  1 drivers
v00000282c6cc8840_0 .net "memoryReadData", 31 0, v00000282c6cc2c70_0;  1 drivers
v00000282c6cc9740_0 .net "nextPC", 31 0, L_00000282c6d53710;  1 drivers
v00000282c6cc83e0_0 .net "opcode", 5 0, L_00000282c6cc91a0;  1 drivers
v00000282c6cc8660_0 .net "rd", 4 0, L_00000282c6cc7d00;  1 drivers
v00000282c6cc8200_0 .net "readData1", 31 0, L_00000282c6cce570;  1 drivers
v00000282c6cc79e0_0 .net "readData1_w", 31 0, L_00000282c6d55cc0;  1 drivers
v00000282c6cc8980_0 .net "readData2", 31 0, L_00000282c6ccdc40;  1 drivers
v00000282c6cc9380_0 .net "rs", 4 0, L_00000282c6cc7e40;  1 drivers
v00000282c6cc87a0_0 .net "rst", 0 0, v00000282c6cc8fc0_0;  1 drivers
v00000282c6cc9100_0 .net "rt", 4 0, L_00000282c6d52db0;  1 drivers
v00000282c6cc7da0_0 .net "shamt", 31 0, L_00000282c6d53210;  1 drivers
v00000282c6cc8700_0 .net "wire_instruction", 31 0, L_00000282c6cce1f0;  1 drivers
v00000282c6cc7ee0_0 .net "writeData", 31 0, L_00000282c6d55220;  1 drivers
v00000282c6cc82a0_0 .net "zero", 0 0, L_00000282c6d55e00;  1 drivers
L_00000282c6cc8de0 .part L_00000282c6d537b0, 26, 6;
L_00000282c6cc91a0 .functor MUXZ 6, L_00000282c6cc8de0, L_00000282c6d0a5d8, L_00000282c6ccde00, C4<>;
L_00000282c6cc92e0 .cmp/eq 6, L_00000282c6cc91a0, L_00000282c6d0a668;
L_00000282c6cc9420 .part L_00000282c6d537b0, 11, 5;
L_00000282c6cc7c60 .functor MUXZ 5, L_00000282c6cc9420, L_00000282c6d0a6b0, L_00000282c6cc92e0, C4<>;
L_00000282c6cc7d00 .functor MUXZ 5, L_00000282c6cc7c60, L_00000282c6d0a620, L_00000282c6cce6c0, C4<>;
L_00000282c6cc80c0 .part L_00000282c6d537b0, 21, 5;
L_00000282c6cc7e40 .functor MUXZ 5, L_00000282c6cc80c0, L_00000282c6d0a6f8, L_00000282c6ccdd90, C4<>;
L_00000282c6cc94c0 .part L_00000282c6d537b0, 16, 5;
L_00000282c6d52db0 .functor MUXZ 5, L_00000282c6cc94c0, L_00000282c6d0a740, L_00000282c6cce3b0, C4<>;
L_00000282c6d52a90 .part L_00000282c6d537b0, 0, 16;
L_00000282c6d52bd0 .functor MUXZ 16, L_00000282c6d52a90, L_00000282c6d0a788, L_00000282c6ccdbd0, C4<>;
L_00000282c6d52b30 .part L_00000282c6d537b0, 6, 5;
L_00000282c6d52c70 .concat [ 5 32 0 0], L_00000282c6d52b30, L_00000282c6d0a818;
L_00000282c6d52ef0 .functor MUXZ 37, L_00000282c6d52c70, L_00000282c6d0a7d0, L_00000282c6ccdf50, C4<>;
L_00000282c6d53210 .part L_00000282c6d52ef0, 0, 32;
L_00000282c6d544d0 .part L_00000282c6d537b0, 0, 6;
L_00000282c6d52950 .functor MUXZ 6, L_00000282c6d544d0, L_00000282c6d0a860, L_00000282c6cce420, C4<>;
L_00000282c6d53530 .part L_00000282c6d537b0, 0, 26;
L_00000282c6d53170 .concat [ 26 32 0 0], L_00000282c6d53530, L_00000282c6d0a8f0;
L_00000282c6d53350 .functor MUXZ 58, L_00000282c6d53170, L_00000282c6d0a8a8, L_00000282c6ccdfc0, C4<>;
L_00000282c6d52630 .part L_00000282c6d53350, 0, 32;
L_00000282c6d52e50 .arith/sum 32, v00000282c6cc2e50_0, L_00000282c6d0a938;
L_00000282c6d52d10 .cmp/eq 6, L_00000282c6cc91a0, L_00000282c6d0a980;
L_00000282c6d52f90 .cmp/eq 6, L_00000282c6cc91a0, L_00000282c6d0a9c8;
L_00000282c6d53fd0 .concat [ 32 16 0 0], L_00000282c6d52630, L_00000282c6d0aa10;
L_00000282c6d53030 .concat [ 6 26 0 0], L_00000282c6cc91a0, L_00000282c6d0aa58;
L_00000282c6d53490 .cmp/eq 32, L_00000282c6d53030, L_00000282c6d0aaa0;
L_00000282c6d533f0 .cmp/eq 6, L_00000282c6d52950, L_00000282c6d0aae8;
L_00000282c6d529f0 .concat [ 32 16 0 0], L_00000282c6cce570, L_00000282c6d0ab30;
L_00000282c6d53c10 .concat [ 32 16 0 0], v00000282c6cc2e50_0, L_00000282c6d0ab78;
L_00000282c6d530d0 .part L_00000282c6d52bd0, 15, 1;
LS_00000282c6d532b0_0_0 .concat [ 1 1 1 1], L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0;
LS_00000282c6d532b0_0_4 .concat [ 1 1 1 1], L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0;
LS_00000282c6d532b0_0_8 .concat [ 1 1 1 1], L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0;
LS_00000282c6d532b0_0_12 .concat [ 1 1 1 1], L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0;
LS_00000282c6d532b0_0_16 .concat [ 1 1 1 1], L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0;
LS_00000282c6d532b0_0_20 .concat [ 1 1 1 1], L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0;
LS_00000282c6d532b0_0_24 .concat [ 1 1 1 1], L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0;
LS_00000282c6d532b0_0_28 .concat [ 1 1 1 1], L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0, L_00000282c6d530d0;
LS_00000282c6d532b0_1_0 .concat [ 4 4 4 4], LS_00000282c6d532b0_0_0, LS_00000282c6d532b0_0_4, LS_00000282c6d532b0_0_8, LS_00000282c6d532b0_0_12;
LS_00000282c6d532b0_1_4 .concat [ 4 4 4 4], LS_00000282c6d532b0_0_16, LS_00000282c6d532b0_0_20, LS_00000282c6d532b0_0_24, LS_00000282c6d532b0_0_28;
L_00000282c6d532b0 .concat [ 16 16 0 0], LS_00000282c6d532b0_1_0, LS_00000282c6d532b0_1_4;
L_00000282c6d535d0 .concat [ 16 32 0 0], L_00000282c6d52bd0, L_00000282c6d532b0;
L_00000282c6d53670 .arith/sum 48, L_00000282c6d53c10, L_00000282c6d535d0;
L_00000282c6d54070 .functor MUXZ 48, L_00000282c6d53670, L_00000282c6d529f0, L_00000282c6ccd9a0, C4<>;
L_00000282c6d541b0 .functor MUXZ 48, L_00000282c6d54070, L_00000282c6d53fd0, L_00000282c6cce490, C4<>;
L_00000282c6d53cb0 .part L_00000282c6d541b0, 0, 32;
L_00000282c6d53710 .functor MUXZ 32, L_00000282c6d52e50, L_00000282c6d53cb0, v00000282c6cc1b90_0, C4<>;
L_00000282c6d537b0 .functor MUXZ 32, L_00000282c6cce1f0, L_00000282c6d0ac08, L_00000282c6ccdee0, C4<>;
L_00000282c6d542f0 .cmp/eq 6, L_00000282c6cc91a0, L_00000282c6d0ace0;
L_00000282c6d526d0 .cmp/eq 6, L_00000282c6cc91a0, L_00000282c6d0ad28;
L_00000282c6d53990 .cmp/eq 6, L_00000282c6cc91a0, L_00000282c6d0ad70;
L_00000282c6d54110 .concat [ 16 16 0 0], L_00000282c6d52bd0, L_00000282c6d0adb8;
L_00000282c6d53a30 .part L_00000282c6d52bd0, 15, 1;
LS_00000282c6d53e90_0_0 .concat [ 1 1 1 1], L_00000282c6d53a30, L_00000282c6d53a30, L_00000282c6d53a30, L_00000282c6d53a30;
LS_00000282c6d53e90_0_4 .concat [ 1 1 1 1], L_00000282c6d53a30, L_00000282c6d53a30, L_00000282c6d53a30, L_00000282c6d53a30;
LS_00000282c6d53e90_0_8 .concat [ 1 1 1 1], L_00000282c6d53a30, L_00000282c6d53a30, L_00000282c6d53a30, L_00000282c6d53a30;
LS_00000282c6d53e90_0_12 .concat [ 1 1 1 1], L_00000282c6d53a30, L_00000282c6d53a30, L_00000282c6d53a30, L_00000282c6d53a30;
L_00000282c6d53e90 .concat [ 4 4 4 4], LS_00000282c6d53e90_0_0, LS_00000282c6d53e90_0_4, LS_00000282c6d53e90_0_8, LS_00000282c6d53e90_0_12;
L_00000282c6d53f30 .concat [ 16 16 0 0], L_00000282c6d52bd0, L_00000282c6d53e90;
L_00000282c6d54390 .functor MUXZ 32, L_00000282c6d53f30, L_00000282c6d54110, L_00000282c6ccdcb0, C4<>;
L_00000282c6d52770 .concat [ 6 26 0 0], L_00000282c6cc91a0, L_00000282c6d0ae00;
L_00000282c6d52810 .cmp/eq 32, L_00000282c6d52770, L_00000282c6d0ae48;
L_00000282c6d528b0 .cmp/eq 6, L_00000282c6d52950, L_00000282c6d0ae90;
L_00000282c6d55a40 .cmp/eq 6, L_00000282c6d52950, L_00000282c6d0aed8;
L_00000282c6d563a0 .cmp/eq 6, L_00000282c6cc91a0, L_00000282c6d0af20;
L_00000282c6d561c0 .functor MUXZ 32, L_00000282c6d54390, L_00000282c6d0af68, L_00000282c6d563a0, C4<>;
L_00000282c6d55ae0 .functor MUXZ 32, L_00000282c6d561c0, L_00000282c6d53210, L_00000282c6cce030, C4<>;
L_00000282c6d54aa0 .concat [ 6 26 0 0], L_00000282c6cc91a0, L_00000282c6d0afb0;
L_00000282c6d55040 .cmp/eq 32, L_00000282c6d54aa0, L_00000282c6d0aff8;
L_00000282c6d56120 .cmp/eq 6, L_00000282c6d52950, L_00000282c6d0b040;
L_00000282c6d546e0 .cmp/eq 6, L_00000282c6d52950, L_00000282c6d0b088;
L_00000282c6d55d60 .cmp/eq 6, L_00000282c6cc91a0, L_00000282c6d0b0d0;
L_00000282c6d55c20 .functor MUXZ 32, L_00000282c6cce570, v00000282c6cc2e50_0, L_00000282c6d55d60, C4<>;
L_00000282c6d55cc0 .functor MUXZ 32, L_00000282c6d55c20, L_00000282c6ccdc40, L_00000282c6ccdd20, C4<>;
S_00000282c6c8e6b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000282c6c8e520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000282c6c86490 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000282c6ccde70 .functor NOT 1, v00000282c6c98140_0, C4<0>, C4<0>, C4<0>;
v00000282c6c99360_0 .net *"_ivl_0", 0 0, L_00000282c6ccde70;  1 drivers
v00000282c6c99540_0 .net "in1", 31 0, L_00000282c6ccdc40;  alias, 1 drivers
v00000282c6c980a0_0 .net "in2", 31 0, L_00000282c6d55ae0;  alias, 1 drivers
v00000282c6c98500_0 .net "out", 31 0, L_00000282c6d55680;  alias, 1 drivers
v00000282c6c98be0_0 .net "s", 0 0, v00000282c6c98140_0;  alias, 1 drivers
L_00000282c6d55680 .functor MUXZ 32, L_00000282c6d55ae0, L_00000282c6ccdc40, L_00000282c6ccde70, C4<>;
S_00000282c6be29c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000282c6c8e520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000282c6d00090 .param/l "RType" 0 4 2, C4<000000>;
P_00000282c6d000c8 .param/l "add" 0 4 5, C4<100000>;
P_00000282c6d00100 .param/l "addi" 0 4 8, C4<001000>;
P_00000282c6d00138 .param/l "addu" 0 4 5, C4<100001>;
P_00000282c6d00170 .param/l "and_" 0 4 5, C4<100100>;
P_00000282c6d001a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000282c6d001e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000282c6d00218 .param/l "bne" 0 4 10, C4<000101>;
P_00000282c6d00250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000282c6d00288 .param/l "j" 0 4 12, C4<000010>;
P_00000282c6d002c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000282c6d002f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000282c6d00330 .param/l "lw" 0 4 8, C4<100011>;
P_00000282c6d00368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000282c6d003a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000282c6d003d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000282c6d00410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000282c6d00448 .param/l "sll" 0 4 6, C4<000000>;
P_00000282c6d00480 .param/l "slt" 0 4 5, C4<101010>;
P_00000282c6d004b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000282c6d004f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000282c6d00528 .param/l "sub" 0 4 5, C4<100010>;
P_00000282c6d00560 .param/l "subu" 0 4 5, C4<100011>;
P_00000282c6d00598 .param/l "sw" 0 4 8, C4<101011>;
P_00000282c6d005d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000282c6d00608 .param/l "xori" 0 4 8, C4<001110>;
v00000282c6c97920_0 .var "ALUOp", 3 0;
v00000282c6c98140_0 .var "ALUSrc", 0 0;
v00000282c6c97ce0_0 .var "MemReadEn", 0 0;
v00000282c6c98c80_0 .var "MemWriteEn", 0 0;
v00000282c6c98d20_0 .var "MemtoReg", 0 0;
v00000282c6c985a0_0 .var "RegDst", 0 0;
v00000282c6c98280_0 .var "RegWriteEn", 0 0;
v00000282c6c98640_0 .net "funct", 5 0, L_00000282c6d52950;  alias, 1 drivers
v00000282c6c994a0_0 .var "hlt", 0 0;
v00000282c6c97d80_0 .net "opcode", 5 0, L_00000282c6cc91a0;  alias, 1 drivers
v00000282c6c995e0_0 .net "rst", 0 0, v00000282c6cc8fc0_0;  alias, 1 drivers
E_00000282c6c86910 .event anyedge, v00000282c6c995e0_0, v00000282c6c97d80_0, v00000282c6c98640_0;
S_00000282c6be2c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000282c6c8e520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000282c6c86990 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000282c6cce1f0 .functor BUFZ 32, L_00000282c6d53b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000282c6c986e0_0 .net "Data_Out", 31 0, L_00000282c6cce1f0;  alias, 1 drivers
v00000282c6c97740 .array "InstMem", 0 1023, 31 0;
v00000282c6c97ba0_0 .net *"_ivl_0", 31 0, L_00000282c6d53b70;  1 drivers
v00000282c6c97880_0 .net *"_ivl_3", 9 0, L_00000282c6d53ad0;  1 drivers
v00000282c6c98780_0 .net *"_ivl_4", 11 0, L_00000282c6d54250;  1 drivers
L_00000282c6d0abc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000282c6c98000_0 .net *"_ivl_7", 1 0, L_00000282c6d0abc0;  1 drivers
v00000282c6c98820_0 .net "addr", 31 0, v00000282c6cc2e50_0;  alias, 1 drivers
v00000282c6c988c0_0 .var/i "i", 31 0;
L_00000282c6d53b70 .array/port v00000282c6c97740, L_00000282c6d54250;
L_00000282c6d53ad0 .part v00000282c6cc2e50_0, 0, 10;
L_00000282c6d54250 .concat [ 10 2 0 0], L_00000282c6d53ad0, L_00000282c6d0abc0;
S_00000282c6c34c30 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000282c6c8e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000282c6cce570 .functor BUFZ 32, L_00000282c6d54430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000282c6ccdc40 .functor BUFZ 32, L_00000282c6d538f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000282c6c983c0_0 .net *"_ivl_0", 31 0, L_00000282c6d54430;  1 drivers
v00000282c6c98dc0_0 .net *"_ivl_10", 6 0, L_00000282c6d53df0;  1 drivers
L_00000282c6d0ac98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000282c6c74930_0 .net *"_ivl_13", 1 0, L_00000282c6d0ac98;  1 drivers
v00000282c6c751f0_0 .net *"_ivl_2", 6 0, L_00000282c6d53d50;  1 drivers
L_00000282c6d0ac50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000282c6cc28b0_0 .net *"_ivl_5", 1 0, L_00000282c6d0ac50;  1 drivers
v00000282c6cc2630_0 .net *"_ivl_8", 31 0, L_00000282c6d538f0;  1 drivers
v00000282c6cc1e10_0 .net "clk", 0 0, L_00000282c6ccdaf0;  alias, 1 drivers
v00000282c6cc1eb0_0 .var/i "i", 31 0;
v00000282c6cc2450_0 .net "readData1", 31 0, L_00000282c6cce570;  alias, 1 drivers
v00000282c6cc35d0_0 .net "readData2", 31 0, L_00000282c6ccdc40;  alias, 1 drivers
v00000282c6cc1cd0_0 .net "readRegister1", 4 0, L_00000282c6cc7e40;  alias, 1 drivers
v00000282c6cc1f50_0 .net "readRegister2", 4 0, L_00000282c6d52db0;  alias, 1 drivers
v00000282c6cc26d0 .array "registers", 31 0, 31 0;
v00000282c6cc1910_0 .net "rst", 0 0, v00000282c6cc8fc0_0;  alias, 1 drivers
v00000282c6cc2590_0 .net "we", 0 0, v00000282c6c98280_0;  alias, 1 drivers
v00000282c6cc32b0_0 .net "writeData", 31 0, L_00000282c6d55220;  alias, 1 drivers
v00000282c6cc3530_0 .net "writeRegister", 4 0, L_00000282c6d53850;  alias, 1 drivers
E_00000282c6c85d90/0 .event negedge, v00000282c6c995e0_0;
E_00000282c6c85d90/1 .event posedge, v00000282c6cc1e10_0;
E_00000282c6c85d90 .event/or E_00000282c6c85d90/0, E_00000282c6c85d90/1;
L_00000282c6d54430 .array/port v00000282c6cc26d0, L_00000282c6d53d50;
L_00000282c6d53d50 .concat [ 5 2 0 0], L_00000282c6cc7e40, L_00000282c6d0ac50;
L_00000282c6d538f0 .array/port v00000282c6cc26d0, L_00000282c6d53df0;
L_00000282c6d53df0 .concat [ 5 2 0 0], L_00000282c6d52db0, L_00000282c6d0ac98;
S_00000282c6c34dc0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000282c6c34c30;
 .timescale 0 0;
v00000282c6c98320_0 .var/i "i", 31 0;
S_00000282c6c1ede0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000282c6c8e520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000282c6c83350 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000282c6ccd8c0 .functor NOT 1, v00000282c6c985a0_0, C4<0>, C4<0>, C4<0>;
v00000282c6cc3670_0 .net *"_ivl_0", 0 0, L_00000282c6ccd8c0;  1 drivers
v00000282c6cc33f0_0 .net "in1", 4 0, L_00000282c6d52db0;  alias, 1 drivers
v00000282c6cc3710_0 .net "in2", 4 0, L_00000282c6cc7d00;  alias, 1 drivers
v00000282c6cc1870_0 .net "out", 4 0, L_00000282c6d53850;  alias, 1 drivers
v00000282c6cc2770_0 .net "s", 0 0, v00000282c6c985a0_0;  alias, 1 drivers
L_00000282c6d53850 .functor MUXZ 5, L_00000282c6cc7d00, L_00000282c6d52db0, L_00000282c6ccd8c0, C4<>;
S_00000282c6c1ef70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000282c6c8e520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000282c6c82a90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000282c6cce0a0 .functor NOT 1, v00000282c6c98d20_0, C4<0>, C4<0>, C4<0>;
v00000282c6cc2810_0 .net *"_ivl_0", 0 0, L_00000282c6cce0a0;  1 drivers
v00000282c6cc1ff0_0 .net "in1", 31 0, v00000282c6cc1af0_0;  alias, 1 drivers
v00000282c6cc2270_0 .net "in2", 31 0, v00000282c6cc2c70_0;  alias, 1 drivers
v00000282c6cc2090_0 .net "out", 31 0, L_00000282c6d55220;  alias, 1 drivers
v00000282c6cc2130_0 .net "s", 0 0, v00000282c6c98d20_0;  alias, 1 drivers
L_00000282c6d55220 .functor MUXZ 32, v00000282c6cc2c70_0, v00000282c6cc1af0_0, L_00000282c6cce0a0, C4<>;
S_00000282c6c64a70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000282c6c8e520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000282c6c64c00 .param/l "ADD" 0 9 12, C4<0000>;
P_00000282c6c64c38 .param/l "AND" 0 9 12, C4<0010>;
P_00000282c6c64c70 .param/l "NOR" 0 9 12, C4<0101>;
P_00000282c6c64ca8 .param/l "OR" 0 9 12, C4<0011>;
P_00000282c6c64ce0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000282c6c64d18 .param/l "SLL" 0 9 12, C4<1000>;
P_00000282c6c64d50 .param/l "SLT" 0 9 12, C4<0110>;
P_00000282c6c64d88 .param/l "SRL" 0 9 12, C4<1001>;
P_00000282c6c64dc0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000282c6c64df8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000282c6c64e30 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000282c6c64e68 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000282c6d0b118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000282c6cc2950_0 .net/2u *"_ivl_0", 31 0, L_00000282c6d0b118;  1 drivers
v00000282c6cc1a50_0 .net "opSel", 3 0, v00000282c6c97920_0;  alias, 1 drivers
v00000282c6cc2310_0 .net "operand1", 31 0, L_00000282c6d55cc0;  alias, 1 drivers
v00000282c6cc19b0_0 .net "operand2", 31 0, L_00000282c6d55680;  alias, 1 drivers
v00000282c6cc1af0_0 .var "result", 31 0;
v00000282c6cc29f0_0 .net "zero", 0 0, L_00000282c6d55e00;  alias, 1 drivers
E_00000282c6c83650 .event anyedge, v00000282c6c97920_0, v00000282c6cc2310_0, v00000282c6c98500_0;
L_00000282c6d55e00 .cmp/eq 32, v00000282c6cc1af0_0, L_00000282c6d0b118;
S_00000282c6c4b0f0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000282c6c8e520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000282c6d01660 .param/l "RType" 0 4 2, C4<000000>;
P_00000282c6d01698 .param/l "add" 0 4 5, C4<100000>;
P_00000282c6d016d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000282c6d01708 .param/l "addu" 0 4 5, C4<100001>;
P_00000282c6d01740 .param/l "and_" 0 4 5, C4<100100>;
P_00000282c6d01778 .param/l "andi" 0 4 8, C4<001100>;
P_00000282c6d017b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000282c6d017e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000282c6d01820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000282c6d01858 .param/l "j" 0 4 12, C4<000010>;
P_00000282c6d01890 .param/l "jal" 0 4 12, C4<000011>;
P_00000282c6d018c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000282c6d01900 .param/l "lw" 0 4 8, C4<100011>;
P_00000282c6d01938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000282c6d01970 .param/l "or_" 0 4 5, C4<100101>;
P_00000282c6d019a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000282c6d019e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000282c6d01a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000282c6d01a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000282c6d01a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000282c6d01ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000282c6d01af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000282c6d01b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000282c6d01b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000282c6d01ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000282c6d01bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000282c6cc1b90_0 .var "PCsrc", 0 0;
v00000282c6cc23b0_0 .net "funct", 5 0, L_00000282c6d52950;  alias, 1 drivers
v00000282c6cc1c30_0 .net "opcode", 5 0, L_00000282c6cc91a0;  alias, 1 drivers
v00000282c6cc2ef0_0 .net "operand1", 31 0, L_00000282c6cce570;  alias, 1 drivers
v00000282c6cc2f90_0 .net "operand2", 31 0, L_00000282c6d55680;  alias, 1 drivers
v00000282c6cc1d70_0 .net "rst", 0 0, v00000282c6cc8fc0_0;  alias, 1 drivers
E_00000282c6c832d0/0 .event anyedge, v00000282c6c995e0_0, v00000282c6c97d80_0, v00000282c6cc2450_0, v00000282c6c98500_0;
E_00000282c6c832d0/1 .event anyedge, v00000282c6c98640_0;
E_00000282c6c832d0 .event/or E_00000282c6c832d0/0, E_00000282c6c832d0/1;
S_00000282c6c4b280 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000282c6c8e520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000282c6cc21d0 .array "DataMem", 0 1023, 31 0;
v00000282c6cc2a90_0 .net "address", 31 0, v00000282c6cc1af0_0;  alias, 1 drivers
v00000282c6cc24f0_0 .net "clock", 0 0, L_00000282c6ccd930;  1 drivers
v00000282c6cc2b30_0 .net "data", 31 0, L_00000282c6ccdc40;  alias, 1 drivers
v00000282c6cc2bd0_0 .var/i "i", 31 0;
v00000282c6cc2c70_0 .var "q", 31 0;
v00000282c6cc3030_0 .net "rden", 0 0, v00000282c6c97ce0_0;  alias, 1 drivers
v00000282c6cc2d10_0 .net "wren", 0 0, v00000282c6c98c80_0;  alias, 1 drivers
E_00000282c6c83590 .event posedge, v00000282c6cc24f0_0;
S_00000282c6d01c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000282c6c8e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000282c6c82b50 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000282c6cc2db0_0 .net "PCin", 31 0, L_00000282c6d53710;  alias, 1 drivers
v00000282c6cc2e50_0 .var "PCout", 31 0;
v00000282c6cc30d0_0 .net "clk", 0 0, L_00000282c6ccdaf0;  alias, 1 drivers
v00000282c6cc3170_0 .net "rst", 0 0, v00000282c6cc8fc0_0;  alias, 1 drivers
    .scope S_00000282c6c4b0f0;
T_0 ;
    %wait E_00000282c6c832d0;
    %load/vec4 v00000282c6cc1d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000282c6cc1b90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000282c6cc1c30_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000282c6cc2ef0_0;
    %load/vec4 v00000282c6cc2f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000282c6cc1c30_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000282c6cc2ef0_0;
    %load/vec4 v00000282c6cc2f90_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000282c6cc1c30_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000282c6cc1c30_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000282c6cc1c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000282c6cc23b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000282c6cc1b90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000282c6d01c20;
T_1 ;
    %wait E_00000282c6c85d90;
    %load/vec4 v00000282c6cc3170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000282c6cc2e50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000282c6cc2db0_0;
    %assign/vec4 v00000282c6cc2e50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000282c6be2c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000282c6c988c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000282c6c988c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000282c6c988c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %load/vec4 v00000282c6c988c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000282c6c988c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6c97740, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000282c6be29c0;
T_3 ;
    %wait E_00000282c6c86910;
    %load/vec4 v00000282c6c995e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000282c6c994a0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000282c6c98140_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000282c6c98280_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000282c6c98c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000282c6c98d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000282c6c97ce0_0, 0;
    %assign/vec4 v00000282c6c985a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000282c6c994a0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000282c6c97920_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000282c6c98140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000282c6c98280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000282c6c98c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000282c6c98d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000282c6c97ce0_0, 0, 1;
    %store/vec4 v00000282c6c985a0_0, 0, 1;
    %load/vec4 v00000282c6c97d80_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c994a0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c985a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98280_0, 0;
    %load/vec4 v00000282c6c98640_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98140_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98140_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c985a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98140_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000282c6c985a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98140_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98140_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98140_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98140_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98140_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c97ce0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98d20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000282c6c98140_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000282c6c97920_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000282c6c34c30;
T_4 ;
    %wait E_00000282c6c85d90;
    %fork t_1, S_00000282c6c34dc0;
    %jmp t_0;
    .scope S_00000282c6c34dc0;
t_1 ;
    %load/vec4 v00000282c6cc1910_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000282c6c98320_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000282c6c98320_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000282c6c98320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6cc26d0, 0, 4;
    %load/vec4 v00000282c6c98320_0;
    %addi 1, 0, 32;
    %store/vec4 v00000282c6c98320_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000282c6cc2590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000282c6cc32b0_0;
    %load/vec4 v00000282c6cc3530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6cc26d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6cc26d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000282c6c34c30;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000282c6c34c30;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000282c6cc1eb0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000282c6cc1eb0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000282c6cc1eb0_0;
    %ix/getv/s 4, v00000282c6cc1eb0_0;
    %load/vec4a v00000282c6cc26d0, 4;
    %ix/getv/s 4, v00000282c6cc1eb0_0;
    %load/vec4a v00000282c6cc26d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000282c6cc1eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000282c6cc1eb0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000282c6c64a70;
T_6 ;
    %wait E_00000282c6c83650;
    %load/vec4 v00000282c6cc1a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000282c6cc1af0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000282c6cc2310_0;
    %load/vec4 v00000282c6cc19b0_0;
    %add;
    %assign/vec4 v00000282c6cc1af0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000282c6cc2310_0;
    %load/vec4 v00000282c6cc19b0_0;
    %sub;
    %assign/vec4 v00000282c6cc1af0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000282c6cc2310_0;
    %load/vec4 v00000282c6cc19b0_0;
    %and;
    %assign/vec4 v00000282c6cc1af0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000282c6cc2310_0;
    %load/vec4 v00000282c6cc19b0_0;
    %or;
    %assign/vec4 v00000282c6cc1af0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000282c6cc2310_0;
    %load/vec4 v00000282c6cc19b0_0;
    %xor;
    %assign/vec4 v00000282c6cc1af0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000282c6cc2310_0;
    %load/vec4 v00000282c6cc19b0_0;
    %or;
    %inv;
    %assign/vec4 v00000282c6cc1af0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000282c6cc2310_0;
    %load/vec4 v00000282c6cc19b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000282c6cc1af0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000282c6cc19b0_0;
    %load/vec4 v00000282c6cc2310_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000282c6cc1af0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000282c6cc2310_0;
    %ix/getv 4, v00000282c6cc19b0_0;
    %shiftl 4;
    %assign/vec4 v00000282c6cc1af0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000282c6cc2310_0;
    %ix/getv 4, v00000282c6cc19b0_0;
    %shiftr 4;
    %assign/vec4 v00000282c6cc1af0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000282c6c4b280;
T_7 ;
    %wait E_00000282c6c83590;
    %load/vec4 v00000282c6cc3030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000282c6cc2a90_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000282c6cc21d0, 4;
    %assign/vec4 v00000282c6cc2c70_0, 0;
T_7.0 ;
    %load/vec4 v00000282c6cc2d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000282c6cc2b30_0;
    %ix/getv 3, v00000282c6cc2a90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6cc21d0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000282c6c4b280;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000282c6cc2bd0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000282c6cc2bd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000282c6cc2bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000282c6cc21d0, 0, 4;
    %load/vec4 v00000282c6cc2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000282c6cc2bd0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000282c6c4b280;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000282c6cc2bd0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000282c6cc2bd0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000282c6cc2bd0_0;
    %load/vec4a v00000282c6cc21d0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000282c6cc2bd0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000282c6cc2bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000282c6cc2bd0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000282c6c8e520;
T_10 ;
    %wait E_00000282c6c85d90;
    %load/vec4 v00000282c6cc87a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000282c6cc7a80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000282c6cc7a80_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000282c6cc7a80_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000282c6c8e200;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000282c6cc8340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000282c6cc8fc0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000282c6c8e200;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000282c6cc8340_0;
    %inv;
    %assign/vec4 v00000282c6cc8340_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000282c6c8e200;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000282c6cc8fc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000282c6cc8fc0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000282c6cc8d40_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
