# compile vhdl design source files
vhdl xil_defaultlib  "../../../T04_ForLoopTb.srcs/sim_1/imports/exercises/T04_ForLoopTb.vhd"

# Do not sort compile order
nosort
