{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@147:157@HdlIdDef", "  wire [(DATA_WIDTH-1):0] sdo_fifo_in_data;\n  wire sdo_fifo_in_ready;\n  wire sdo_fifo_in_valid;\n\n  wire sdi_fifo_out_data_msb_s;\n  wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\n  wire sdi_fifo_almost_full;\n\n  wire [(NUM_OF_SDI * DATA_WIDTH-1):0] sdi_fifo_out_data;\n  wire sdi_fifo_out_ready;\n  wire sdi_fifo_out_valid;\n"], "Clone Blocks": [["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@150:160", "\n  wire sdi_fifo_out_data_msb_s;\n  wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\n  wire sdi_fifo_almost_full;\n\n  wire [(NUM_OF_SDI * DATA_WIDTH-1):0] sdi_fifo_out_data;\n  wire sdi_fifo_out_ready;\n  wire sdi_fifo_out_valid;\n\n  wire [7:0] sync_fifo_data;\n  wire sync_fifo_valid;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@144:154", "  wire [SDO_FIFO_ADDRESS_WIDTH:0] sdo_fifo_room;\n  wire sdo_fifo_almost_empty;\n\n  wire [(DATA_WIDTH-1):0] sdo_fifo_in_data;\n  wire sdo_fifo_in_ready;\n  wire sdo_fifo_in_valid;\n\n  wire sdi_fifo_out_data_msb_s;\n  wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\n  wire sdi_fifo_almost_full;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@142:152", "  wire cmd_fifo_in_valid;\n\n  wire [SDO_FIFO_ADDRESS_WIDTH:0] sdo_fifo_room;\n  wire sdo_fifo_almost_empty;\n\n  wire [(DATA_WIDTH-1):0] sdo_fifo_in_data;\n  wire sdo_fifo_in_ready;\n  wire sdo_fifo_in_valid;\n\n  wire sdi_fifo_out_data_msb_s;\n  wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@143:153", "\n  wire [SDO_FIFO_ADDRESS_WIDTH:0] sdo_fifo_room;\n  wire sdo_fifo_almost_empty;\n\n  wire [(DATA_WIDTH-1):0] sdo_fifo_in_data;\n  wire sdo_fifo_in_ready;\n  wire sdo_fifo_in_valid;\n\n  wire sdi_fifo_out_data_msb_s;\n  wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\n  wire sdi_fifo_almost_full;\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@151:161", "  wire sdi_fifo_out_data_msb_s;\n  wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\n  wire sdi_fifo_almost_full;\n\n  wire [(NUM_OF_SDI * DATA_WIDTH-1):0] sdi_fifo_out_data;\n  wire sdi_fifo_out_ready;\n  wire sdi_fifo_out_valid;\n\n  wire [7:0] sync_fifo_data;\n  wire sync_fifo_valid;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@148:158", "  wire sdo_fifo_in_ready;\n  wire sdo_fifo_in_valid;\n\n  wire sdi_fifo_out_data_msb_s;\n  wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\n  wire sdi_fifo_almost_full;\n\n  wire [(NUM_OF_SDI * DATA_WIDTH-1):0] sdi_fifo_out_data;\n  wire sdi_fifo_out_ready;\n  wire sdi_fifo_out_valid;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@146:156", "\n  wire [(DATA_WIDTH-1):0] sdo_fifo_in_data;\n  wire sdo_fifo_in_ready;\n  wire sdo_fifo_in_valid;\n\n  wire sdi_fifo_out_data_msb_s;\n  wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\n  wire sdi_fifo_almost_full;\n\n  wire [(NUM_OF_SDI * DATA_WIDTH-1):0] sdi_fifo_out_data;\n  wire sdi_fifo_out_ready;\n"]], "Diff Content": {"Delete": [[152, "  wire [SDI_FIFO_ADDRESS_WIDTH:0] sdi_fifo_level;\n"]], "Add": [[152, "  wire [SDI_FIFO_ADDRESS_WIDTH-1:0] sdi_fifo_level;\n"]]}}