INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PC_ADD
INFO: [VRFC 10-311] analyzing module PC0
INFO: [VRFC 10-311] analyzing module PC_addr_ADD
INFO: [VRFC 10-311] analyzing module IR_Register
INFO: [VRFC 10-311] analyzing module Code_Translation
INFO: [VRFC 10-311] analyzing module immU
INFO: [VRFC 10-311] analyzing module ID2
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module Register_A_B
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Register_F
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-311] analyzing module Div
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module CPU_Design_three
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sim_1/new/CPU_Design_three_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Design_sim
