

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Fri Jul 24 18:21:56 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_simple
* Solution:       binaria_normal
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  769|    1|  769|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  768|  768|         3|          -|          -|   256|    no    |
        |- Loop 2  |  768|  768|         3|          -|          -|   256|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %result_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fatherSearch_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %fatherSearch)"   --->   Operation 8 'read' 'fatherSearch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%relationship_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %relationship_V)"   --->   Operation 9 'read' 'relationship_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%nodo_V_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %nodo_V)"   --->   Operation 10 'read' 'nodo_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.88ns)   --->   "%icmp_ln25 = icmp eq i11 %nodo_V_read, 1" [cam_simple/cam.cpp:25]   --->   Operation 11 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.97ns)   --->   "%and_ln25 = and i1 %icmp_ln25, %fatherSearch_read" [cam_simple/cam.cpp:25]   --->   Operation 12 'and' 'and_ln25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %and_ln25, label %1, label %2" [cam_simple/cam.cpp:25]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.95ns)   --->   "%icmp_ln35_1 = icmp ne i2 %relationship_V_read, 0" [cam_simple/cam.cpp:35]   --->   Operation 14 'icmp' 'icmp_ln35_1' <Predicate = (!and_ln25)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %fatherSearch_read, label %.preheader329.preheader, label %.preheader.preheader" [cam_simple/cam.cpp:29]   --->   Operation 15 'br' <Predicate = (!and_ln25)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:39]   --->   Operation 16 'br' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader329" [cam_simple/cam.cpp:30]   --->   Operation 17 'br' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_simple/cam.cpp:26]   --->   Operation 18 'write' <Predicate = (and_ln25)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br label %9" [cam_simple/cam.cpp:27]   --->   Operation 19 'br' <Predicate = (and_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i1_0 = phi i10 [ %i_1, %._crit_edge339 ], [ 0, %.preheader.preheader ]"   --->   Operation 20 'phi' 'i1_0' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %i1_0, i32 9)" [cam_simple/cam.cpp:39]   --->   Operation 21 'bitselect' 'tmp_1' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 22 'speclooptripcount' 'empty_6' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.loopexit.loopexit, label %6" [cam_simple/cam.cpp:39]   --->   Operation 23 'br' <Predicate = (!and_ln25 & !fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %i1_0 to i64" [cam_simple/cam.cpp:41]   --->   Operation 24 'zext' 'zext_ln41' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tree_V_addr_2 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln41" [cam_simple/cam.cpp:41]   --->   Operation 25 'getelementptr' 'tree_V_addr_2' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_2, align 4" [cam_simple/cam.cpp:41]   --->   Operation 26 'load' 'valor_V_1' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i10 %i1_0 to i9" [cam_simple/cam.cpp:39]   --->   Operation 27 'trunc' 'trunc_ln39' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln42 = or i9 %trunc_ln39, 1" [cam_simple/cam.cpp:42]   --->   Operation 28 'or' 'or_ln42' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i9 %or_ln42 to i64" [cam_simple/cam.cpp:42]   --->   Operation 29 'zext' 'zext_ln42' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tree_V_addr_3 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln42" [cam_simple/cam.cpp:42]   --->   Operation 30 'getelementptr' 'tree_V_addr_3' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%valor2_V_1 = load i24* %tree_V_addr_3, align 4" [cam_simple/cam.cpp:42]   --->   Operation 31 'load' 'valor2_V_1' <Predicate = (!and_ln25 & !fatherSearch_read & !tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 32 'br' <Predicate = (!and_ln25 & !fatherSearch_read & tmp_1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ %i, %._crit_edge335 ], [ 0, %.preheader329.preheader ]"   --->   Operation 33 'phi' 'i_0' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %i_0, i32 9)" [cam_simple/cam.cpp:30]   --->   Operation 34 'bitselect' 'tmp' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 35 'speclooptripcount' 'empty_5' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.loopexit.loopexit53, label %3" [cam_simple/cam.cpp:30]   --->   Operation 36 'br' <Predicate = (!and_ln25 & fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %i_0 to i64" [cam_simple/cam.cpp:31]   --->   Operation 37 'zext' 'zext_ln31' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tree_V_addr = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln31" [cam_simple/cam.cpp:31]   --->   Operation 38 'getelementptr' 'tree_V_addr' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:31]   --->   Operation 39 'load' 'valor_V' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i10 %i_0 to i9" [cam_simple/cam.cpp:30]   --->   Operation 40 'trunc' 'trunc_ln30' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln32 = or i9 %trunc_ln30, 1" [cam_simple/cam.cpp:32]   --->   Operation 41 'or' 'or_ln32' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %or_ln32 to i64" [cam_simple/cam.cpp:32]   --->   Operation 42 'zext' 'zext_ln32' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tree_V_addr_1 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln32" [cam_simple/cam.cpp:32]   --->   Operation 43 'getelementptr' 'tree_V_addr_1' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%valor2_V = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:32]   --->   Operation 44 'load' 'valor2_V' <Predicate = (!and_ln25 & fatherSearch_read & !tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 45 'br' <Predicate = (!and_ln25 & fatherSearch_read & tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 0)" [cam_simple/cam.cpp:49]   --->   Operation 46 'write' <Predicate = (!and_ln25 & fatherSearch_read & tmp) | (!and_ln25 & !fatherSearch_read & tmp_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %9" [cam_simple/cam.cpp:50]   --->   Operation 47 'br' <Predicate = (!and_ln25 & fatherSearch_read & tmp) | (!and_ln25 & !fatherSearch_read & tmp_1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [cam_simple/cam.cpp:50]   --->   Operation 48 'ret' <Predicate = (fatherSearch_read & tmp) | (!fatherSearch_read & tmp_1) | (and_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%valor_V_1 = load i24* %tree_V_addr_2, align 4" [cam_simple/cam.cpp:41]   --->   Operation 49 'load' 'valor_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%valor2_V_1 = load i24* %tree_V_addr_3, align 4" [cam_simple/cam.cpp:42]   --->   Operation 50 'load' 'valor2_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%compare_node_min_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 13, i32 23)" [cam_simple/cam.cpp:43]   --->   Operation 51 'partselect' 'compare_node_min_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%compare_node_max_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V_1, i32 13, i32 23)" [cam_simple/cam.cpp:44]   --->   Operation 52 'partselect' 'compare_node_max_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.88ns)   --->   "%icmp_ln45 = icmp ne i11 %compare_node_min_V_1, %nodo_V_read" [cam_simple/cam.cpp:45]   --->   Operation 53 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.97ns)   --->   "%or_ln45 = or i1 %icmp_ln45, %icmp_ln35_1" [cam_simple/cam.cpp:45]   --->   Operation 54 'or' 'or_ln45' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %or_ln45, label %._crit_edge337, label %7" [cam_simple/cam.cpp:45]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V_1, i32 2, i32 12)" [cam_simple/cam.cpp:45]   --->   Operation 56 'partselect' 'tmp_V_1' <Predicate = (!or_ln45)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_1)" [cam_simple/cam.cpp:45]   --->   Operation 57 'write' <Predicate = (!or_ln45)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge337" [cam_simple/cam.cpp:45]   --->   Operation 58 'br' <Predicate = (!or_ln45)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.88ns)   --->   "%icmp_ln46 = icmp ne i11 %compare_node_max_V_1, %nodo_V_read" [cam_simple/cam.cpp:46]   --->   Operation 59 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.97ns)   --->   "%or_ln46 = or i1 %icmp_ln46, %icmp_ln35_1" [cam_simple/cam.cpp:46]   --->   Operation 60 'or' 'or_ln46' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %or_ln46, label %._crit_edge339, label %8" [cam_simple/cam.cpp:46]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V_1, i32 2, i32 12)" [cam_simple/cam.cpp:46]   --->   Operation 62 'partselect' 'tmp_V_3' <Predicate = (!or_ln46)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 63 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_3)" [cam_simple/cam.cpp:46]   --->   Operation 63 'write' <Predicate = (!or_ln46)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %._crit_edge339" [cam_simple/cam.cpp:46]   --->   Operation 64 'br' <Predicate = (!or_ln46)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i1_0, 2" [cam_simple/cam.cpp:39]   --->   Operation 65 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader" [cam_simple/cam.cpp:39]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 6.88>
ST_5 : Operation 67 [1/2] (3.25ns)   --->   "%valor_V = load i24* %tree_V_addr, align 4" [cam_simple/cam.cpp:31]   --->   Operation 67 'load' 'valor_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%valor2_V = load i24* %tree_V_addr_1, align 4" [cam_simple/cam.cpp:32]   --->   Operation 68 'load' 'valor2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%compare_node_min_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 2, i32 12)" [cam_simple/cam.cpp:33]   --->   Operation 69 'partselect' 'compare_node_min_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%compare_node_max_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V, i32 2, i32 12)" [cam_simple/cam.cpp:34]   --->   Operation 70 'partselect' 'compare_node_max_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.88ns)   --->   "%icmp_ln35 = icmp ne i11 %compare_node_min_V, %nodo_V_read" [cam_simple/cam.cpp:35]   --->   Operation 71 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.97ns)   --->   "%or_ln35 = or i1 %icmp_ln35, %icmp_ln35_1" [cam_simple/cam.cpp:35]   --->   Operation 72 'or' 'or_ln35' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %or_ln35, label %._crit_edge, label %4" [cam_simple/cam.cpp:35]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor_V, i32 13, i32 23)" [cam_simple/cam.cpp:35]   --->   Operation 74 'partselect' 'tmp_V' <Predicate = (!or_ln35)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V)" [cam_simple/cam.cpp:35]   --->   Operation 75 'write' <Predicate = (!or_ln35)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %._crit_edge" [cam_simple/cam.cpp:35]   --->   Operation 76 'br' <Predicate = (!or_ln35)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.88ns)   --->   "%icmp_ln36 = icmp ne i11 %compare_node_max_V, %nodo_V_read" [cam_simple/cam.cpp:36]   --->   Operation 77 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln36 = or i1 %icmp_ln36, %icmp_ln35_1" [cam_simple/cam.cpp:36]   --->   Operation 78 'or' 'or_ln36' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %or_ln36, label %._crit_edge335, label %5" [cam_simple/cam.cpp:36]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %valor2_V, i32 13, i32 23)" [cam_simple/cam.cpp:36]   --->   Operation 80 'partselect' 'tmp_V_2' <Predicate = (!or_ln36)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.63>
ST_6 : Operation 81 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* %result_V_V, i11 %tmp_V_2)" [cam_simple/cam.cpp:36]   --->   Operation 81 'write' <Predicate = (!or_ln36)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 0> <FIFO>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "br label %._crit_edge335" [cam_simple/cam.cpp:36]   --->   Operation 82 'br' <Predicate = (!or_ln36)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.73ns)   --->   "%i = add i10 %i_0, 2" [cam_simple/cam.cpp:30]   --->   Operation 83 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader329" [cam_simple/cam.cpp:30]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo write on port 'result_V_V' (cam_simple/cam.cpp:26) [96]  (3.63 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo write on port 'result_V_V' (cam_simple/cam.cpp:49) [93]  (3.63 ns)

 <State 3>: 6.89ns
The critical path consists of the following:
	'load' operation ('valor.V', cam_simple/cam.cpp:41) on array 'tree_V' [26]  (3.25 ns)
	fifo write on port 'result_V_V' (cam_simple/cam.cpp:45) [39]  (3.63 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo write on port 'result_V_V' (cam_simple/cam.cpp:46) [47]  (3.63 ns)

 <State 5>: 6.89ns
The critical path consists of the following:
	'load' operation ('valor.V', cam_simple/cam.cpp:31) on array 'tree_V' [64]  (3.25 ns)
	fifo write on port 'result_V_V' (cam_simple/cam.cpp:35) [77]  (3.63 ns)

 <State 6>: 3.63ns
The critical path consists of the following:
	fifo write on port 'result_V_V' (cam_simple/cam.cpp:36) [85]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
