

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue Aug 18 00:55:34 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.232|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   62|   62|   62|   62|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   20|   20|        10|          -|          -|     2|    no    |
        | + Loop 1.1  |    8|    8|         4|          -|          -|     2|    no    |
        |- Loop 2     |    6|    6|         3|          -|          -|     2|    no    |
        |- Loop 3     |    6|    6|         3|          -|          -|     2|    no    |
        |- Loop 4     |    6|    6|         3|          -|          -|     2|    no    |
        |- Loop 5     |    6|    6|         3|          -|          -|     2|    no    |
        |- Loop 6     |   12|   12|         6|          -|          -|     2|    no    |
        | + Loop 6.1  |    4|    4|         2|          -|          -|     2|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|    436|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        6|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    372|    -|
|Register         |        -|      -|     202|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|     12|     238|    848|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      3|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |C_0_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     2|   32|     1|           64|
    |C_1_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     2|   32|     1|           64|
    |A_0_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     2|   32|     1|           64|
    |A_1_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     2|   32|     1|           64|
    |B_0_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     2|   32|     1|           64|
    |B_1_V_U  |kernel_C_0_V  |        1|  0|   0|    0|     2|   32|     1|           64|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |              |        6|  0|   0|    0|    12|  192|     6|          384|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_1_fu_508_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_2_fu_538_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_3_fu_568_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_478_p2    |     *    |      3|  0|  20|          32|          32|
    |add_ln321_1_fu_630_p2  |     +    |      0|  0|  12|           4|           4|
    |add_ln321_fu_438_p2    |     +    |      0|  0|  12|           4|           4|
    |add_ln37_1_fu_496_p2   |     +    |      0|  0|   9|           2|           1|
    |add_ln37_2_fu_526_p2   |     +    |      0|  0|   9|           2|           1|
    |add_ln37_3_fu_556_p2   |     +    |      0|  0|   9|           2|           1|
    |add_ln37_fu_466_p2     |     +    |      0|  0|   9|           2|           1|
    |add_ln700_1_fu_514_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_2_fu_544_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_3_fu_574_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_fu_484_p2    |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_586_p2          |     +    |      0|  0|   9|           2|           1|
    |i_fu_394_p2            |     +    |      0|  0|   9|           2|           1|
    |j_1_fu_614_p2          |     +    |      0|  0|   9|           2|           1|
    |j_fu_428_p2            |     +    |      0|  0|   9|           2|           1|
    |icmp_ln19_fu_388_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln22_fu_422_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln37_1_fu_490_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln37_2_fu_520_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln37_3_fu_550_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln37_fu_460_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln47_fu_580_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln50_fu_608_p2    |   icmp   |      0|  0|   9|           2|           3|
    |C_int_V_d0             |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     12|  0| 436|         297|         328|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |A_0_V_address0    |   21|          4|    1|          4|
    |A_1_V_address0    |   21|          4|    1|          4|
    |B_0_V_address0    |   21|          4|    1|          4|
    |B_1_V_address0    |   21|          4|    1|          4|
    |C_0_V_address0    |   27|          5|    1|          5|
    |C_0_V_d0          |   21|          4|   32|        128|
    |C_1_V_address0    |   27|          5|    1|          5|
    |C_1_V_d0          |   21|          4|   32|        128|
    |C_int_V_address0  |   15|          3|    2|          6|
    |ap_NS_fsm         |  105|         22|    1|         22|
    |i14_0_reg_366     |    9|          2|    2|          4|
    |i_0_reg_299       |    9|          2|    2|          4|
    |j15_0_reg_377     |    9|          2|    2|          4|
    |j_0_reg_310       |    9|          2|    2|          4|
    |k_0_0_0_reg_322   |    9|          2|    2|          4|
    |k_0_0_1_reg_333   |    9|          2|    2|          4|
    |k_0_1_0_reg_344   |    9|          2|    2|          4|
    |k_0_1_1_reg_355   |    9|          2|    2|          4|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  372|         75|   89|        342|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |B_0_V_addr_1_reg_664   |   1|   0|    1|          0|
    |B_1_V_addr_1_reg_669   |   1|   0|    1|          0|
    |B_int_V_addr_reg_697   |   2|   0|    2|          0|
    |C_0_V_addr_2_reg_712   |   1|   0|    1|          0|
    |C_1_V_addr_2_reg_717   |   1|   0|    1|          0|
    |C_int_V_addr_reg_687   |   2|   0|    2|          0|
    |add_ln321_1_reg_855    |   4|   0|    4|          0|
    |add_ln37_1_reg_753     |   2|   0|    2|          0|
    |add_ln37_2_reg_781     |   2|   0|    2|          0|
    |add_ln37_3_reg_809     |   2|   0|    2|          0|
    |add_ln37_reg_725       |   2|   0|    2|          0|
    |ap_CS_fsm              |  21|   0|   21|          0|
    |i14_0_reg_366          |   2|   0|    2|          0|
    |i_0_reg_299            |   2|   0|    2|          0|
    |i_1_reg_832            |   2|   0|    2|          0|
    |i_reg_650              |   2|   0|    2|          0|
    |j15_0_reg_377          |   2|   0|    2|          0|
    |j_0_reg_310            |   2|   0|    2|          0|
    |j_1_reg_850            |   2|   0|    2|          0|
    |j_reg_682              |   2|   0|    2|          0|
    |k_0_0_0_reg_322        |   2|   0|    2|          0|
    |k_0_0_1_reg_333        |   2|   0|    2|          0|
    |k_0_1_0_reg_344        |   2|   0|    2|          0|
    |k_0_1_1_reg_355        |   2|   0|    2|          0|
    |mul_ln209_1_reg_773    |  32|   0|   32|          0|
    |mul_ln209_2_reg_801    |  32|   0|   32|          0|
    |mul_ln209_3_reg_824    |  32|   0|   32|          0|
    |mul_ln209_reg_745      |  32|   0|   32|          0|
    |trunc_ln321_1_reg_708  |   1|   0|    1|          0|
    |trunc_ln321_2_reg_842  |   1|   0|    1|          0|
    |trunc_ln321_reg_660    |   1|   0|    1|          0|
    |zext_ln25_1_reg_702    |   2|   0|   64|         62|
    |zext_ln321_3_reg_837   |   2|   0|    4|          2|
    |zext_ln321_reg_655     |   2|   0|    4|          2|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 202|   0|  268|         66|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|C_int_V_address0       | out |    2|  ap_memory |    C_int_V   |     array    |
|C_int_V_ce0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_we0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_d0             | out |   32|  ap_memory |    C_int_V   |     array    |
|C_int_V_q0             |  in |   32|  ap_memory |    C_int_V   |     array    |
|A_int_V_address0       | out |    2|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|B_int_V_address0       | out |    2|  ap_memory |    B_int_V   |     array    |
|B_int_V_ce0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_q0             |  in |   32|  ap_memory |    B_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

