% load "parameters.rb"

/* AUTO_LISP(setq verilog-auto-output-ignore-regexp
    (verilog-regexp-words `(
      <%- for n in ["begin", "valid", "end"] -%>
      "out_core_<%=n%>"
      "out_mac_<%=n%>"
      "out_bias_<%=n%>"
      "out_relu_<%=n%>"
      <%- end -%>
    ))) */

module ctrl(/*AUTOARG*/);
`include "parameters.vh"

  /*AUTOINPUT*/

  /*AUTOOUTPUT*/

  /*AUTOWIRE*/
  <%- for n in ["begin", "valid", "end"] -%>
  wire in_core_<%=n%>;
  wire in_mac_<%=n%>;
  wire in_bias_<%=n%>;
  wire in_relu_<%=n%>;
  wire out_core_<%=n%>;
  wire out_mac_<%=n%>;
  wire out_bias_<%=n%>;
  wire out_relu_<%=n%>;
  <%- end -%>

  /*AUTOREG*/

  <%- for n in ["begin", "valid", "end"] -%>
  assign in_mac_<%=n%> = out_core_<%=n%>;
  assign in_bias_<%=n%> = out_mac_<%=n%>;
  assign in_relu_<%=n%> = out_bias_<%=n%>;
  assign in_core_<%=n%> = out_relu_<%=n%>;
  <%- end -%>

  /* ctrl_core AUTO_TEMPLATE (
      <%- for n in ["begin", "valid", "end"] -%>
      .in_<%=n%>    (in_core_<%=n%>),
      .out_<%=n%>  (out_core_<%=n%>),
      <%- end -%>
  ); */
  ctrl_core ctrl_core(/*AUTOINST*/);

  /* ctrl_mac AUTO_TEMPLATE (
      <%- for n in ["begin", "valid", "end"] -%>
      .in_<%=n%>   (in_mac_<%=n%>),
      .out_<%=n%> (out_mac_<%=n%>),
      <%- end -%>
  ); */
  ctrl_mac ctrl_mac(/*AUTOINST*/);

  /* ctrl_bias AUTO_TEMPLATE (
      <%- for n in ["begin", "valid", "end"] -%>
      .in_<%=n%>   (in_bias_<%=n%>),
      .out_<%=n%> (out_bias_<%=n%>),
      <%- end -%>
  ); */
  ctrl_bias ctrl_bias(/*AUTOINST*/);

  /* ctrl_relu AUTO_TEMPLATE (
      <%- for n in ["begin", "valid", "end"] -%>
      .in_<%=n%>   (in_relu_<%=n%>),
      .out_<%=n%> (out_relu_<%=n%>),
      <%- end -%>
  ); */
  ctrl_relu ctrl_relu(/*AUTOINST*/);

endmodule

