###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        90910   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        75472   # Number of read row buffer hits
num_read_cmds                  =        90910   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15453   # Number of ACT commands
num_pre_cmds                   =        15439   # Number of PRE commands
num_ondemand_pres              =         2616   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6565727   # Cyles of rank active rank.0
rank_active_cycles.1           =      6059280   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3434273   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3940720   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        81883   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          347   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           44   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           32   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           30   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           13   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           11   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           12   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8517   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        48460   # Read request latency (cycles)
read_latency[40-59]            =        21381   # Read request latency (cycles)
read_latency[60-79]            =         7121   # Read request latency (cycles)
read_latency[80-99]            =         2148   # Read request latency (cycles)
read_latency[100-119]          =         1349   # Read request latency (cycles)
read_latency[120-139]          =         1060   # Read request latency (cycles)
read_latency[140-159]          =          702   # Read request latency (cycles)
read_latency[160-179]          =          594   # Read request latency (cycles)
read_latency[180-199]          =          610   # Read request latency (cycles)
read_latency[200-]             =         7485   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.66549e+08   # Read energy
act_energy                     =  4.22794e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.64845e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.89155e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.09701e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.78099e+09   # Active standby energy rank.1
average_read_latency           =      79.2471   # Average read request latency (cycles)
average_interarrival           =      109.988   # Average request interarrival latency (cycles)
total_energy                   =  1.25315e+10   # Total energy (pJ)
average_power                  =      1253.15   # Average power (mW)
average_bandwidth              =     0.775765   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        86230   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        70801   # Number of read row buffer hits
num_read_cmds                  =        86230   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15446   # Number of ACT commands
num_pre_cmds                   =        15429   # Number of PRE commands
num_ondemand_pres              =         2858   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6258731   # Cyles of rank active rank.0
rank_active_cycles.1           =      6187954   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3741269   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3812046   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        77121   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          369   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          104   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           56   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           30   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           15   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           14   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         8489   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        48170   # Read request latency (cycles)
read_latency[40-59]            =        20525   # Read request latency (cycles)
read_latency[60-79]            =         6957   # Read request latency (cycles)
read_latency[80-99]            =         1969   # Read request latency (cycles)
read_latency[100-119]          =         1303   # Read request latency (cycles)
read_latency[120-139]          =          984   # Read request latency (cycles)
read_latency[140-159]          =          654   # Read request latency (cycles)
read_latency[160-179]          =          556   # Read request latency (cycles)
read_latency[180-199]          =          502   # Read request latency (cycles)
read_latency[200-]             =         4610   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.47679e+08   # Read energy
act_energy                     =  4.22603e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.79581e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.82978e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.90545e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.86128e+09   # Active standby energy rank.1
average_read_latency           =      60.7368   # Average read request latency (cycles)
average_interarrival           =      115.957   # Average request interarrival latency (cycles)
total_energy                   =  1.24869e+10   # Total energy (pJ)
average_power                  =      1248.69   # Average power (mW)
average_bandwidth              =     0.735829   # Average bandwidth
