library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 16;
    stages: integer := 2
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n3192_o : std_logic;
  signal n3193_o : std_logic;
  signal n3194_o : std_logic;
  signal n3195_o : std_logic;
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic;
  signal n3200_o : std_logic;
  signal n3201_o : std_logic_vector (2 downto 0);
begin
  o <= n3201_o;
  -- vhdl_source/peres.vhdl:13:17
  n3192_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n3193_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n3194_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n3195_o <= n3193_o xor n3194_o;
  -- vhdl_source/peres.vhdl:15:17
  n3196_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n3197_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n3198_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n3199_o <= n3197_o and n3198_o;
  -- vhdl_source/peres.vhdl:15:21
  n3200_o <= n3196_o xor n3199_o;
  n3201_o <= n3192_o & n3195_o & n3200_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2307_o : std_logic;
  signal n2308_o : std_logic;
  signal n2309_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2310 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic;
  signal n2316_o : std_logic;
  signal n2317_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2318 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2326 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2334 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2337_o : std_logic;
  signal n2338_o : std_logic;
  signal n2339_o : std_logic;
  signal n2340_o : std_logic;
  signal n2341_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2342 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2350 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2358 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2366 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic;
  signal n2373_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2374 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2382 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2390 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic;
  signal n2397_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2398 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic;
  signal n2405_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2406 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2414 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n2422 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic;
  signal n2429_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n2430 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic;
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n2442 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic;
  signal n2448_o : std_logic;
  signal n2449_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n2450 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n2458 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2461_o : std_logic;
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n2466 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2469_o : std_logic;
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n2474 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n2482 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n2490 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2493_o : std_logic;
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n2498 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2506 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2514 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2517_o : std_logic;
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic;
  signal n2521_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2522 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2525_o : std_logic;
  signal n2526_o : std_logic;
  signal n2527_o : std_logic;
  signal n2528_o : std_logic;
  signal n2529_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2530 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic;
  signal n2536_o : std_logic;
  signal n2537_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2538 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2546 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2549_o : std_logic;
  signal n2550_o : std_logic;
  signal n2551_o : std_logic;
  signal n2552_o : std_logic;
  signal n2553_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2554 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2557_o : std_logic;
  signal n2558_o : std_logic;
  signal n2559_o : std_logic_vector (1 downto 0);
  signal n2560_o : std_logic;
  signal n2561_o : std_logic;
  signal n2562_o : std_logic;
  signal n2563_o : std_logic_vector (1 downto 0);
  signal n2564_o : std_logic;
  signal n2565_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2566 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2569_o : std_logic;
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic_vector (1 downto 0);
  signal n2575_o : std_logic;
  signal n2576_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2577 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2580_o : std_logic;
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic;
  signal n2584_o : std_logic;
  signal n2585_o : std_logic_vector (1 downto 0);
  signal n2586_o : std_logic;
  signal n2587_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2588 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic;
  signal n2596_o : std_logic_vector (1 downto 0);
  signal n2597_o : std_logic;
  signal n2598_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2599 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic;
  signal n2606_o : std_logic;
  signal n2607_o : std_logic_vector (1 downto 0);
  signal n2608_o : std_logic;
  signal n2609_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2610 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic;
  signal n2618_o : std_logic_vector (1 downto 0);
  signal n2619_o : std_logic;
  signal n2620_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2621 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic;
  signal n2629_o : std_logic_vector (1 downto 0);
  signal n2630_o : std_logic;
  signal n2631_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2632 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic;
  signal n2640_o : std_logic_vector (1 downto 0);
  signal n2641_o : std_logic;
  signal n2642_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2643 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic_vector (1 downto 0);
  signal n2652_o : std_logic;
  signal n2653_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n2654 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic;
  signal n2662_o : std_logic_vector (1 downto 0);
  signal n2663_o : std_logic;
  signal n2664_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n2665 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic_vector (1 downto 0);
  signal n2674_o : std_logic;
  signal n2675_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n2676 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic;
  signal n2683_o : std_logic;
  signal n2684_o : std_logic_vector (1 downto 0);
  signal n2685_o : std_logic;
  signal n2686_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n2687 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic;
  signal n2694_o : std_logic;
  signal n2695_o : std_logic_vector (1 downto 0);
  signal n2696_o : std_logic;
  signal n2697_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n2698 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic;
  signal n2705_o : std_logic;
  signal n2706_o : std_logic_vector (1 downto 0);
  signal n2707_o : std_logic;
  signal n2708_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n2709 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic;
  signal n2716_o : std_logic;
  signal n2717_o : std_logic_vector (1 downto 0);
  signal n2718_o : std_logic;
  signal n2719_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n2720 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic;
  signal n2727_o : std_logic;
  signal n2728_o : std_logic_vector (1 downto 0);
  signal n2729_o : std_logic;
  signal n2730_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n2731 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic;
  signal n2741_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2742 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic;
  signal n2749_o : std_logic_vector (1 downto 0);
  signal n2750_o : std_logic;
  signal n2751_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n2752 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic;
  signal n2760_o : std_logic_vector (1 downto 0);
  signal n2761_o : std_logic;
  signal n2762_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n2763 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic_vector (1 downto 0);
  signal n2772_o : std_logic;
  signal n2773_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n2774 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic;
  signal n2780_o : std_logic;
  signal n2781_o : std_logic;
  signal n2782_o : std_logic_vector (1 downto 0);
  signal n2783_o : std_logic;
  signal n2784_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n2785 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2788_o : std_logic;
  signal n2789_o : std_logic;
  signal n2790_o : std_logic;
  signal n2791_o : std_logic;
  signal n2792_o : std_logic;
  signal n2793_o : std_logic_vector (1 downto 0);
  signal n2794_o : std_logic;
  signal n2795_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n2796 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2799_o : std_logic;
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic;
  signal n2804_o : std_logic_vector (1 downto 0);
  signal n2805_o : std_logic;
  signal n2806_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n2807 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2810_o : std_logic;
  signal n2811_o : std_logic;
  signal n2812_o : std_logic;
  signal n2813_o : std_logic;
  signal n2814_o : std_logic;
  signal n2815_o : std_logic_vector (1 downto 0);
  signal n2816_o : std_logic;
  signal n2817_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n2818 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2821_o : std_logic;
  signal n2822_o : std_logic;
  signal n2823_o : std_logic;
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic_vector (1 downto 0);
  signal n2827_o : std_logic;
  signal n2828_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n2829 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2832_o : std_logic;
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic;
  signal n2837_o : std_logic_vector (1 downto 0);
  signal n2838_o : std_logic;
  signal n2839_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2840 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2843_o : std_logic;
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic_vector (1 downto 0);
  signal n2849_o : std_logic;
  signal n2850_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2851 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic_vector (1 downto 0);
  signal n2860_o : std_logic;
  signal n2861_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2862 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic_vector (1 downto 0);
  signal n2871_o : std_logic;
  signal n2872_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2873 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic;
  signal n2881_o : std_logic_vector (1 downto 0);
  signal n2882_o : std_logic;
  signal n2883_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2884 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2887_o : std_logic;
  signal n2888_o : std_logic;
  signal n2889_o : std_logic;
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic_vector (1 downto 0);
  signal n2893_o : std_logic;
  signal n2894_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2895 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic;
  signal n2901_o : std_logic;
  signal n2902_o : std_logic;
  signal n2903_o : std_logic_vector (1 downto 0);
  signal n2904_o : std_logic;
  signal n2905_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2906 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic_vector (1 downto 0);
  signal n2915_o : std_logic;
  signal n2916_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2917 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic_vector (1 downto 0);
  signal n2925_o : std_logic;
  signal n2926_o : std_logic;
  signal n2927_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2928 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2931_o : std_logic;
  signal n2932_o : std_logic;
  signal n2933_o : std_logic;
  signal n2934_o : std_logic;
  signal n2935_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2936 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2939_o : std_logic;
  signal n2940_o : std_logic;
  signal n2941_o : std_logic;
  signal n2942_o : std_logic;
  signal n2943_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2944 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2947_o : std_logic;
  signal n2948_o : std_logic;
  signal n2949_o : std_logic;
  signal n2950_o : std_logic;
  signal n2951_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2952 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2955_o : std_logic;
  signal n2956_o : std_logic;
  signal n2957_o : std_logic;
  signal n2958_o : std_logic;
  signal n2959_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2960 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2963_o : std_logic;
  signal n2964_o : std_logic;
  signal n2965_o : std_logic;
  signal n2966_o : std_logic;
  signal n2967_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2968 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2971_o : std_logic;
  signal n2972_o : std_logic;
  signal n2973_o : std_logic;
  signal n2974_o : std_logic;
  signal n2975_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2976 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2979_o : std_logic;
  signal n2980_o : std_logic;
  signal n2981_o : std_logic;
  signal n2982_o : std_logic;
  signal n2983_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n2984 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2987_o : std_logic;
  signal n2988_o : std_logic;
  signal n2989_o : std_logic;
  signal n2990_o : std_logic;
  signal n2991_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n2992 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2995_o : std_logic;
  signal n2996_o : std_logic;
  signal n2997_o : std_logic;
  signal n2998_o : std_logic;
  signal n2999_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3000 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3003_o : std_logic;
  signal n3004_o : std_logic;
  signal n3005_o : std_logic;
  signal n3006_o : std_logic;
  signal n3007_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3008 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3011_o : std_logic;
  signal n3012_o : std_logic;
  signal n3013_o : std_logic;
  signal n3014_o : std_logic;
  signal n3015_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3016 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3024 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3027_o : std_logic;
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3032 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3035_o : std_logic;
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3040 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3043_o : std_logic;
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic;
  signal n3048_o : std_logic;
  signal n3049_o : std_logic;
  signal n3050_o : std_logic;
  signal n3051_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3052 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3055_o : std_logic;
  signal n3056_o : std_logic;
  signal n3057_o : std_logic;
  signal n3058_o : std_logic;
  signal n3059_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3060 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3063_o : std_logic;
  signal n3064_o : std_logic;
  signal n3065_o : std_logic;
  signal n3066_o : std_logic;
  signal n3067_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3068 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3071_o : std_logic;
  signal n3072_o : std_logic;
  signal n3073_o : std_logic;
  signal n3074_o : std_logic;
  signal n3075_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3076 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3079_o : std_logic;
  signal n3080_o : std_logic;
  signal n3081_o : std_logic;
  signal n3082_o : std_logic;
  signal n3083_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3084 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3087_o : std_logic;
  signal n3088_o : std_logic;
  signal n3089_o : std_logic;
  signal n3090_o : std_logic;
  signal n3091_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3092 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3095_o : std_logic;
  signal n3096_o : std_logic;
  signal n3097_o : std_logic;
  signal n3098_o : std_logic;
  signal n3099_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3100 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3103_o : std_logic;
  signal n3104_o : std_logic;
  signal n3105_o : std_logic;
  signal n3106_o : std_logic;
  signal n3107_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3108 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3111_o : std_logic;
  signal n3112_o : std_logic;
  signal n3113_o : std_logic;
  signal n3114_o : std_logic;
  signal n3115_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3116 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3119_o : std_logic;
  signal n3120_o : std_logic;
  signal n3121_o : std_logic;
  signal n3122_o : std_logic;
  signal n3123_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3124 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3127_o : std_logic;
  signal n3128_o : std_logic;
  signal n3129_o : std_logic;
  signal n3130_o : std_logic;
  signal n3131_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3132 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3135_o : std_logic;
  signal n3136_o : std_logic;
  signal n3137_o : std_logic;
  signal n3138_o : std_logic;
  signal n3139_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3140 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic;
  signal n3147_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3148 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3151_o : std_logic;
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3156 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3159_o : std_logic;
  signal n3160_o : std_logic;
  signal n3161_o : std_logic;
  signal n3162_o : std_logic;
  signal n3163_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3164 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3167_o : std_logic;
  signal n3168_o : std_logic;
  signal n3169_o : std_logic;
  signal n3170_o : std_logic;
  signal n3171_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3172 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3175_o : std_logic;
  signal n3176_o : std_logic;
  signal n3177_o : std_logic_vector (16 downto 0);
  signal n3178_o : std_logic_vector (16 downto 0);
  signal n3179_o : std_logic_vector (16 downto 0);
  signal n3180_o : std_logic_vector (16 downto 0);
  signal n3181_o : std_logic_vector (16 downto 0);
  signal n3182_o : std_logic_vector (16 downto 0);
  signal n3183_o : std_logic_vector (16 downto 0);
  signal n3184_o : std_logic_vector (16 downto 0);
  signal n3185_o : std_logic_vector (16 downto 0);
  signal n3186_o : std_logic_vector (16 downto 0);
  signal n3187_o : std_logic_vector (16 downto 0);
  signal n3188_o : std_logic_vector (16 downto 0);
  signal n3189_o : std_logic_vector (16 downto 0);
  signal n3190_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3177_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3178_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3179_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3180_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3181_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3182_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3183_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3184_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3185_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3186_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3187_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3188_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3189_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3190_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2307_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2308_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2309_o <= n2307_o & n2308_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2310 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2309_o,
    o => gen1_n1_cnot1_j_o);
  n2313_o <= gen1_n1_cnot1_j_n2310 (1);
  n2314_o <= gen1_n1_cnot1_j_n2310 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2315_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2316_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2317_o <= n2315_o & n2316_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2318 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2317_o,
    o => gen1_n2_cnot1_j_o);
  n2321_o <= gen1_n2_cnot1_j_n2318 (1);
  n2322_o <= gen1_n2_cnot1_j_n2318 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2323_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2324_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2325_o <= n2323_o & n2324_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2326 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2325_o,
    o => gen1_n3_cnot1_j_o);
  n2329_o <= gen1_n3_cnot1_j_n2326 (1);
  n2330_o <= gen1_n3_cnot1_j_n2326 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2331_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2332_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2333_o <= n2331_o & n2332_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2334 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2333_o,
    o => gen1_n4_cnot1_j_o);
  n2337_o <= gen1_n4_cnot1_j_n2334 (1);
  n2338_o <= gen1_n4_cnot1_j_n2334 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2339_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2340_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2341_o <= n2339_o & n2340_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2342 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2341_o,
    o => gen1_n5_cnot1_j_o);
  n2345_o <= gen1_n5_cnot1_j_n2342 (1);
  n2346_o <= gen1_n5_cnot1_j_n2342 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2347_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2348_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2349_o <= n2347_o & n2348_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2350 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2349_o,
    o => gen1_n6_cnot1_j_o);
  n2353_o <= gen1_n6_cnot1_j_n2350 (1);
  n2354_o <= gen1_n6_cnot1_j_n2350 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2355_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2356_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2357_o <= n2355_o & n2356_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2358 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2357_o,
    o => gen1_n7_cnot1_j_o);
  n2361_o <= gen1_n7_cnot1_j_n2358 (1);
  n2362_o <= gen1_n7_cnot1_j_n2358 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2363_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2364_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2365_o <= n2363_o & n2364_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2366 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2365_o,
    o => gen1_n8_cnot1_j_o);
  n2369_o <= gen1_n8_cnot1_j_n2366 (1);
  n2370_o <= gen1_n8_cnot1_j_n2366 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2371_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2372_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2373_o <= n2371_o & n2372_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2374 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2373_o,
    o => gen1_n9_cnot1_j_o);
  n2377_o <= gen1_n9_cnot1_j_n2374 (1);
  n2378_o <= gen1_n9_cnot1_j_n2374 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2379_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2380_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2381_o <= n2379_o & n2380_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2382 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2381_o,
    o => gen1_n10_cnot1_j_o);
  n2385_o <= gen1_n10_cnot1_j_n2382 (1);
  n2386_o <= gen1_n10_cnot1_j_n2382 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2387_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2388_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2389_o <= n2387_o & n2388_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2390 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2389_o,
    o => gen1_n11_cnot1_j_o);
  n2393_o <= gen1_n11_cnot1_j_n2390 (1);
  n2394_o <= gen1_n11_cnot1_j_n2390 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2395_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2396_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2397_o <= n2395_o & n2396_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2398 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2397_o,
    o => gen1_n12_cnot1_j_o);
  n2401_o <= gen1_n12_cnot1_j_n2398 (1);
  n2402_o <= gen1_n12_cnot1_j_n2398 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2403_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2404_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2405_o <= n2403_o & n2404_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2406 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2405_o,
    o => gen1_n13_cnot1_j_o);
  n2409_o <= gen1_n13_cnot1_j_n2406 (1);
  n2410_o <= gen1_n13_cnot1_j_n2406 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2411_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2412_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2413_o <= n2411_o & n2412_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2414 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2413_o,
    o => gen1_n14_cnot1_j_o);
  n2417_o <= gen1_n14_cnot1_j_n2414 (1);
  n2418_o <= gen1_n14_cnot1_j_n2414 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2419_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2420_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2421_o <= n2419_o & n2420_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n2422 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n2421_o,
    o => gen1_n15_cnot1_j_o);
  n2425_o <= gen1_n15_cnot1_j_n2422 (1);
  n2426_o <= gen1_n15_cnot1_j_n2422 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2427_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2428_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2429_o <= n2427_o & n2428_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n2430 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n2429_o,
    o => gen1_n16_cnot1_j_o);
  n2433_o <= gen1_n16_cnot1_j_n2430 (1);
  n2434_o <= gen1_n16_cnot1_j_n2430 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2435_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2436_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2437_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2438_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2439_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2440_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2441_o <= n2439_o & n2440_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n2442 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n2441_o,
    o => gen2_n16_cnot2_j_o);
  n2445_o <= gen2_n16_cnot2_j_n2442 (1);
  n2446_o <= gen2_n16_cnot2_j_n2442 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2447_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2448_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2449_o <= n2447_o & n2448_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n2450 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n2449_o,
    o => gen2_n15_cnot2_j_o);
  n2453_o <= gen2_n15_cnot2_j_n2450 (1);
  n2454_o <= gen2_n15_cnot2_j_n2450 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2455_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2456_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2457_o <= n2455_o & n2456_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n2458 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n2457_o,
    o => gen2_n14_cnot2_j_o);
  n2461_o <= gen2_n14_cnot2_j_n2458 (1);
  n2462_o <= gen2_n14_cnot2_j_n2458 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2463_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2464_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2465_o <= n2463_o & n2464_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n2466 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n2465_o,
    o => gen2_n13_cnot2_j_o);
  n2469_o <= gen2_n13_cnot2_j_n2466 (1);
  n2470_o <= gen2_n13_cnot2_j_n2466 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2471_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2472_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2473_o <= n2471_o & n2472_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n2474 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n2473_o,
    o => gen2_n12_cnot2_j_o);
  n2477_o <= gen2_n12_cnot2_j_n2474 (1);
  n2478_o <= gen2_n12_cnot2_j_n2474 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2479_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2480_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2481_o <= n2479_o & n2480_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n2482 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n2481_o,
    o => gen2_n11_cnot2_j_o);
  n2485_o <= gen2_n11_cnot2_j_n2482 (1);
  n2486_o <= gen2_n11_cnot2_j_n2482 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2487_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2488_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2489_o <= n2487_o & n2488_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n2490 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n2489_o,
    o => gen2_n10_cnot2_j_o);
  n2493_o <= gen2_n10_cnot2_j_n2490 (1);
  n2494_o <= gen2_n10_cnot2_j_n2490 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2495_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2496_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2497_o <= n2495_o & n2496_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n2498 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n2497_o,
    o => gen2_n9_cnot2_j_o);
  n2501_o <= gen2_n9_cnot2_j_n2498 (1);
  n2502_o <= gen2_n9_cnot2_j_n2498 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2503_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2504_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2505_o <= n2503_o & n2504_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2506 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2505_o,
    o => gen2_n8_cnot2_j_o);
  n2509_o <= gen2_n8_cnot2_j_n2506 (1);
  n2510_o <= gen2_n8_cnot2_j_n2506 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2511_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2512_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2513_o <= n2511_o & n2512_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2514 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2513_o,
    o => gen2_n7_cnot2_j_o);
  n2517_o <= gen2_n7_cnot2_j_n2514 (1);
  n2518_o <= gen2_n7_cnot2_j_n2514 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2519_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2520_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2521_o <= n2519_o & n2520_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2522 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2521_o,
    o => gen2_n6_cnot2_j_o);
  n2525_o <= gen2_n6_cnot2_j_n2522 (1);
  n2526_o <= gen2_n6_cnot2_j_n2522 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2527_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2528_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2529_o <= n2527_o & n2528_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2530 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2529_o,
    o => gen2_n5_cnot2_j_o);
  n2533_o <= gen2_n5_cnot2_j_n2530 (1);
  n2534_o <= gen2_n5_cnot2_j_n2530 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2535_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2536_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2537_o <= n2535_o & n2536_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2538 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2537_o,
    o => gen2_n4_cnot2_j_o);
  n2541_o <= gen2_n4_cnot2_j_n2538 (1);
  n2542_o <= gen2_n4_cnot2_j_n2538 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2543_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2544_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2545_o <= n2543_o & n2544_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2546 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2545_o,
    o => gen2_n3_cnot2_j_o);
  n2549_o <= gen2_n3_cnot2_j_n2546 (1);
  n2550_o <= gen2_n3_cnot2_j_n2546 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2551_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2552_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2553_o <= n2551_o & n2552_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2554 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2553_o,
    o => gen2_n2_cnot2_j_o);
  n2557_o <= gen2_n2_cnot2_j_n2554 (1);
  n2558_o <= gen2_n2_cnot2_j_n2554 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2559_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2560_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2561_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2562_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2563_o <= n2561_o & n2562_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2564_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2565_o <= n2563_o & n2564_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2566 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2565_o,
    o => gen3_n1_ccnot3_j_o);
  n2569_o <= gen3_n1_ccnot3_j_n2566 (2);
  n2570_o <= gen3_n1_ccnot3_j_n2566 (1);
  n2571_o <= gen3_n1_ccnot3_j_n2566 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2572_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2573_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2574_o <= n2572_o & n2573_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2575_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2576_o <= n2574_o & n2575_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2577 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2576_o,
    o => gen3_n2_ccnot3_j_o);
  n2580_o <= gen3_n2_ccnot3_j_n2577 (2);
  n2581_o <= gen3_n2_ccnot3_j_n2577 (1);
  n2582_o <= gen3_n2_ccnot3_j_n2577 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2583_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2584_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2585_o <= n2583_o & n2584_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2586_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2587_o <= n2585_o & n2586_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2588 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2587_o,
    o => gen3_n3_ccnot3_j_o);
  n2591_o <= gen3_n3_ccnot3_j_n2588 (2);
  n2592_o <= gen3_n3_ccnot3_j_n2588 (1);
  n2593_o <= gen3_n3_ccnot3_j_n2588 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2594_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2595_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2596_o <= n2594_o & n2595_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2597_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2598_o <= n2596_o & n2597_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2599 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2598_o,
    o => gen3_n4_ccnot3_j_o);
  n2602_o <= gen3_n4_ccnot3_j_n2599 (2);
  n2603_o <= gen3_n4_ccnot3_j_n2599 (1);
  n2604_o <= gen3_n4_ccnot3_j_n2599 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2605_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2606_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2607_o <= n2605_o & n2606_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2608_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2609_o <= n2607_o & n2608_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2610 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2609_o,
    o => gen3_n5_ccnot3_j_o);
  n2613_o <= gen3_n5_ccnot3_j_n2610 (2);
  n2614_o <= gen3_n5_ccnot3_j_n2610 (1);
  n2615_o <= gen3_n5_ccnot3_j_n2610 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2616_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2617_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2618_o <= n2616_o & n2617_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2619_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2620_o <= n2618_o & n2619_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2621 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2620_o,
    o => gen3_n6_ccnot3_j_o);
  n2624_o <= gen3_n6_ccnot3_j_n2621 (2);
  n2625_o <= gen3_n6_ccnot3_j_n2621 (1);
  n2626_o <= gen3_n6_ccnot3_j_n2621 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2627_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2628_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2629_o <= n2627_o & n2628_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2630_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2631_o <= n2629_o & n2630_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2632 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2631_o,
    o => gen3_n7_ccnot3_j_o);
  n2635_o <= gen3_n7_ccnot3_j_n2632 (2);
  n2636_o <= gen3_n7_ccnot3_j_n2632 (1);
  n2637_o <= gen3_n7_ccnot3_j_n2632 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2638_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2639_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2640_o <= n2638_o & n2639_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2641_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2642_o <= n2640_o & n2641_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2643 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2642_o,
    o => gen3_n8_ccnot3_j_o);
  n2646_o <= gen3_n8_ccnot3_j_n2643 (2);
  n2647_o <= gen3_n8_ccnot3_j_n2643 (1);
  n2648_o <= gen3_n8_ccnot3_j_n2643 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2649_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2650_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2651_o <= n2649_o & n2650_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2652_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2653_o <= n2651_o & n2652_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n2654 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n2653_o,
    o => gen3_n9_ccnot3_j_o);
  n2657_o <= gen3_n9_ccnot3_j_n2654 (2);
  n2658_o <= gen3_n9_ccnot3_j_n2654 (1);
  n2659_o <= gen3_n9_ccnot3_j_n2654 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2660_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2661_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2662_o <= n2660_o & n2661_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2663_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2664_o <= n2662_o & n2663_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n2665 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n2664_o,
    o => gen3_n10_ccnot3_j_o);
  n2668_o <= gen3_n10_ccnot3_j_n2665 (2);
  n2669_o <= gen3_n10_ccnot3_j_n2665 (1);
  n2670_o <= gen3_n10_ccnot3_j_n2665 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2671_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2672_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2673_o <= n2671_o & n2672_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2674_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2675_o <= n2673_o & n2674_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n2676 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n2675_o,
    o => gen3_n11_ccnot3_j_o);
  n2679_o <= gen3_n11_ccnot3_j_n2676 (2);
  n2680_o <= gen3_n11_ccnot3_j_n2676 (1);
  n2681_o <= gen3_n11_ccnot3_j_n2676 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2682_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2683_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2684_o <= n2682_o & n2683_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2685_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2686_o <= n2684_o & n2685_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n2687 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n2686_o,
    o => gen3_n12_ccnot3_j_o);
  n2690_o <= gen3_n12_ccnot3_j_n2687 (2);
  n2691_o <= gen3_n12_ccnot3_j_n2687 (1);
  n2692_o <= gen3_n12_ccnot3_j_n2687 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2693_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2694_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2695_o <= n2693_o & n2694_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2696_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2697_o <= n2695_o & n2696_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n2698 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n2697_o,
    o => gen3_n13_ccnot3_j_o);
  n2701_o <= gen3_n13_ccnot3_j_n2698 (2);
  n2702_o <= gen3_n13_ccnot3_j_n2698 (1);
  n2703_o <= gen3_n13_ccnot3_j_n2698 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2704_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2705_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2706_o <= n2704_o & n2705_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2707_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2708_o <= n2706_o & n2707_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n2709 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n2708_o,
    o => gen3_n14_ccnot3_j_o);
  n2712_o <= gen3_n14_ccnot3_j_n2709 (2);
  n2713_o <= gen3_n14_ccnot3_j_n2709 (1);
  n2714_o <= gen3_n14_ccnot3_j_n2709 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2715_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2716_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2717_o <= n2715_o & n2716_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2718_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2719_o <= n2717_o & n2718_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n2720 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n2719_o,
    o => gen3_n15_ccnot3_j_o);
  n2723_o <= gen3_n15_ccnot3_j_n2720 (2);
  n2724_o <= gen3_n15_ccnot3_j_n2720 (1);
  n2725_o <= gen3_n15_ccnot3_j_n2720 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2726_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2727_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2728_o <= n2726_o & n2727_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2729_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2730_o <= n2728_o & n2729_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n2731 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n2730_o,
    o => gen3_n16_ccnot3_j_o);
  n2734_o <= gen3_n16_ccnot3_j_n2731 (2);
  n2735_o <= gen3_n16_ccnot3_j_n2731 (1);
  n2736_o <= gen3_n16_ccnot3_j_n2731 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2737_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2738_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2739_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2740_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2741_o <= n2739_o & n2740_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2742 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2741_o,
    o => cnot_4_o);
  n2745_o <= cnot_4_n2742 (1);
  n2746_o <= cnot_4_n2742 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2747_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2748_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2749_o <= n2747_o & n2748_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2750_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2751_o <= n2749_o & n2750_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n2752 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n2751_o,
    o => gen4_n15_peres4_j_o);
  n2755_o <= gen4_n15_peres4_j_n2752 (2);
  n2756_o <= gen4_n15_peres4_j_n2752 (1);
  n2757_o <= gen4_n15_peres4_j_n2752 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2758_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2759_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2760_o <= n2758_o & n2759_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2761_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2762_o <= n2760_o & n2761_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n2763 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n2762_o,
    o => gen4_n14_peres4_j_o);
  n2766_o <= gen4_n14_peres4_j_n2763 (2);
  n2767_o <= gen4_n14_peres4_j_n2763 (1);
  n2768_o <= gen4_n14_peres4_j_n2763 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2769_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2770_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2771_o <= n2769_o & n2770_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2772_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2773_o <= n2771_o & n2772_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n2774 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n2773_o,
    o => gen4_n13_peres4_j_o);
  n2777_o <= gen4_n13_peres4_j_n2774 (2);
  n2778_o <= gen4_n13_peres4_j_n2774 (1);
  n2779_o <= gen4_n13_peres4_j_n2774 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2780_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2781_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2782_o <= n2780_o & n2781_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2783_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2784_o <= n2782_o & n2783_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n2785 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n2784_o,
    o => gen4_n12_peres4_j_o);
  n2788_o <= gen4_n12_peres4_j_n2785 (2);
  n2789_o <= gen4_n12_peres4_j_n2785 (1);
  n2790_o <= gen4_n12_peres4_j_n2785 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2791_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2792_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2793_o <= n2791_o & n2792_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2794_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2795_o <= n2793_o & n2794_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n2796 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n2795_o,
    o => gen4_n11_peres4_j_o);
  n2799_o <= gen4_n11_peres4_j_n2796 (2);
  n2800_o <= gen4_n11_peres4_j_n2796 (1);
  n2801_o <= gen4_n11_peres4_j_n2796 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2802_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2803_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2804_o <= n2802_o & n2803_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2805_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2806_o <= n2804_o & n2805_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n2807 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n2806_o,
    o => gen4_n10_peres4_j_o);
  n2810_o <= gen4_n10_peres4_j_n2807 (2);
  n2811_o <= gen4_n10_peres4_j_n2807 (1);
  n2812_o <= gen4_n10_peres4_j_n2807 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2813_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2814_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2815_o <= n2813_o & n2814_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2816_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2817_o <= n2815_o & n2816_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n2818 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n2817_o,
    o => gen4_n9_peres4_j_o);
  n2821_o <= gen4_n9_peres4_j_n2818 (2);
  n2822_o <= gen4_n9_peres4_j_n2818 (1);
  n2823_o <= gen4_n9_peres4_j_n2818 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2824_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2825_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2826_o <= n2824_o & n2825_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2827_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2828_o <= n2826_o & n2827_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n2829 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n2828_o,
    o => gen4_n8_peres4_j_o);
  n2832_o <= gen4_n8_peres4_j_n2829 (2);
  n2833_o <= gen4_n8_peres4_j_n2829 (1);
  n2834_o <= gen4_n8_peres4_j_n2829 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2835_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2836_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2837_o <= n2835_o & n2836_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2838_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2839_o <= n2837_o & n2838_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2840 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2839_o,
    o => gen4_n7_peres4_j_o);
  n2843_o <= gen4_n7_peres4_j_n2840 (2);
  n2844_o <= gen4_n7_peres4_j_n2840 (1);
  n2845_o <= gen4_n7_peres4_j_n2840 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2846_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2847_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2848_o <= n2846_o & n2847_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2849_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2850_o <= n2848_o & n2849_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2851 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2850_o,
    o => gen4_n6_peres4_j_o);
  n2854_o <= gen4_n6_peres4_j_n2851 (2);
  n2855_o <= gen4_n6_peres4_j_n2851 (1);
  n2856_o <= gen4_n6_peres4_j_n2851 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2857_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2858_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2859_o <= n2857_o & n2858_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2860_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2861_o <= n2859_o & n2860_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2862 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2861_o,
    o => gen4_n5_peres4_j_o);
  n2865_o <= gen4_n5_peres4_j_n2862 (2);
  n2866_o <= gen4_n5_peres4_j_n2862 (1);
  n2867_o <= gen4_n5_peres4_j_n2862 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2868_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2869_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2870_o <= n2868_o & n2869_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2871_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2872_o <= n2870_o & n2871_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2873 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2872_o,
    o => gen4_n4_peres4_j_o);
  n2876_o <= gen4_n4_peres4_j_n2873 (2);
  n2877_o <= gen4_n4_peres4_j_n2873 (1);
  n2878_o <= gen4_n4_peres4_j_n2873 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2879_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2880_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2881_o <= n2879_o & n2880_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2882_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2883_o <= n2881_o & n2882_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2884 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2883_o,
    o => gen4_n3_peres4_j_o);
  n2887_o <= gen4_n3_peres4_j_n2884 (2);
  n2888_o <= gen4_n3_peres4_j_n2884 (1);
  n2889_o <= gen4_n3_peres4_j_n2884 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2890_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2891_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2892_o <= n2890_o & n2891_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2893_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2894_o <= n2892_o & n2893_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2895 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2894_o,
    o => gen4_n2_peres4_j_o);
  n2898_o <= gen4_n2_peres4_j_n2895 (2);
  n2899_o <= gen4_n2_peres4_j_n2895 (1);
  n2900_o <= gen4_n2_peres4_j_n2895 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2901_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2902_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2903_o <= n2901_o & n2902_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2904_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2905_o <= n2903_o & n2904_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2906 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2905_o,
    o => gen4_n1_peres4_j_o);
  n2909_o <= gen4_n1_peres4_j_n2906 (2);
  n2910_o <= gen4_n1_peres4_j_n2906 (1);
  n2911_o <= gen4_n1_peres4_j_n2906 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2912_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2913_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2914_o <= n2912_o & n2913_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2915_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2916_o <= n2914_o & n2915_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2917 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2916_o,
    o => gen4_n0_peres4_j_o);
  n2920_o <= gen4_n0_peres4_j_n2917 (2);
  n2921_o <= gen4_n0_peres4_j_n2917 (1);
  n2922_o <= gen4_n0_peres4_j_n2917 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2923_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2924_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2925_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2926_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2927_o <= n2925_o & n2926_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2928 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2927_o,
    o => gen5_n1_cnot5_j_o);
  n2931_o <= gen5_n1_cnot5_j_n2928 (1);
  n2932_o <= gen5_n1_cnot5_j_n2928 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2933_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2934_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2935_o <= n2933_o & n2934_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2936 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2935_o,
    o => gen5_n2_cnot5_j_o);
  n2939_o <= gen5_n2_cnot5_j_n2936 (1);
  n2940_o <= gen5_n2_cnot5_j_n2936 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2941_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2942_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2943_o <= n2941_o & n2942_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2944 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2943_o,
    o => gen5_n3_cnot5_j_o);
  n2947_o <= gen5_n3_cnot5_j_n2944 (1);
  n2948_o <= gen5_n3_cnot5_j_n2944 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2949_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2950_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2951_o <= n2949_o & n2950_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2952 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2951_o,
    o => gen5_n4_cnot5_j_o);
  n2955_o <= gen5_n4_cnot5_j_n2952 (1);
  n2956_o <= gen5_n4_cnot5_j_n2952 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2957_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2958_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2959_o <= n2957_o & n2958_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2960 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2959_o,
    o => gen5_n5_cnot5_j_o);
  n2963_o <= gen5_n5_cnot5_j_n2960 (1);
  n2964_o <= gen5_n5_cnot5_j_n2960 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2965_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2966_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2967_o <= n2965_o & n2966_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2968 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2967_o,
    o => gen5_n6_cnot5_j_o);
  n2971_o <= gen5_n6_cnot5_j_n2968 (1);
  n2972_o <= gen5_n6_cnot5_j_n2968 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2973_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2974_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2975_o <= n2973_o & n2974_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2976 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2975_o,
    o => gen5_n7_cnot5_j_o);
  n2979_o <= gen5_n7_cnot5_j_n2976 (1);
  n2980_o <= gen5_n7_cnot5_j_n2976 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2981_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2982_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2983_o <= n2981_o & n2982_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n2984 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n2983_o,
    o => gen5_n8_cnot5_j_o);
  n2987_o <= gen5_n8_cnot5_j_n2984 (1);
  n2988_o <= gen5_n8_cnot5_j_n2984 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2989_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2990_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2991_o <= n2989_o & n2990_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n2992 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n2991_o,
    o => gen5_n9_cnot5_j_o);
  n2995_o <= gen5_n9_cnot5_j_n2992 (1);
  n2996_o <= gen5_n9_cnot5_j_n2992 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2997_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2998_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2999_o <= n2997_o & n2998_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3000 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n2999_o,
    o => gen5_n10_cnot5_j_o);
  n3003_o <= gen5_n10_cnot5_j_n3000 (1);
  n3004_o <= gen5_n10_cnot5_j_n3000 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3005_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3006_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3007_o <= n3005_o & n3006_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3008 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3007_o,
    o => gen5_n11_cnot5_j_o);
  n3011_o <= gen5_n11_cnot5_j_n3008 (1);
  n3012_o <= gen5_n11_cnot5_j_n3008 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3013_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3014_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3015_o <= n3013_o & n3014_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3016 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3015_o,
    o => gen5_n12_cnot5_j_o);
  n3019_o <= gen5_n12_cnot5_j_n3016 (1);
  n3020_o <= gen5_n12_cnot5_j_n3016 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3021_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3022_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3023_o <= n3021_o & n3022_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3024 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3023_o,
    o => gen5_n13_cnot5_j_o);
  n3027_o <= gen5_n13_cnot5_j_n3024 (1);
  n3028_o <= gen5_n13_cnot5_j_n3024 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3029_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3030_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3031_o <= n3029_o & n3030_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3032 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3031_o,
    o => gen5_n14_cnot5_j_o);
  n3035_o <= gen5_n14_cnot5_j_n3032 (1);
  n3036_o <= gen5_n14_cnot5_j_n3032 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3037_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3038_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3039_o <= n3037_o & n3038_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3040 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3039_o,
    o => gen5_n15_cnot5_j_o);
  n3043_o <= gen5_n15_cnot5_j_n3040 (1);
  n3044_o <= gen5_n15_cnot5_j_n3040 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3045_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3046_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3047_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3048_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3049_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3050_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3051_o <= n3049_o & n3050_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3052 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3051_o,
    o => gen6_n1_cnot1_j_o);
  n3055_o <= gen6_n1_cnot1_j_n3052 (1);
  n3056_o <= gen6_n1_cnot1_j_n3052 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3057_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3058_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3059_o <= n3057_o & n3058_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3060 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3059_o,
    o => gen6_n2_cnot1_j_o);
  n3063_o <= gen6_n2_cnot1_j_n3060 (1);
  n3064_o <= gen6_n2_cnot1_j_n3060 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3065_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3066_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3067_o <= n3065_o & n3066_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3068 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3067_o,
    o => gen6_n3_cnot1_j_o);
  n3071_o <= gen6_n3_cnot1_j_n3068 (1);
  n3072_o <= gen6_n3_cnot1_j_n3068 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3073_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3074_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3075_o <= n3073_o & n3074_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3076 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3075_o,
    o => gen6_n4_cnot1_j_o);
  n3079_o <= gen6_n4_cnot1_j_n3076 (1);
  n3080_o <= gen6_n4_cnot1_j_n3076 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3081_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3082_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3083_o <= n3081_o & n3082_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3084 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3083_o,
    o => gen6_n5_cnot1_j_o);
  n3087_o <= gen6_n5_cnot1_j_n3084 (1);
  n3088_o <= gen6_n5_cnot1_j_n3084 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3089_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3090_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3091_o <= n3089_o & n3090_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3092 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3091_o,
    o => gen6_n6_cnot1_j_o);
  n3095_o <= gen6_n6_cnot1_j_n3092 (1);
  n3096_o <= gen6_n6_cnot1_j_n3092 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3097_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3098_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3099_o <= n3097_o & n3098_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3100 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3099_o,
    o => gen6_n7_cnot1_j_o);
  n3103_o <= gen6_n7_cnot1_j_n3100 (1);
  n3104_o <= gen6_n7_cnot1_j_n3100 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3105_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3106_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3107_o <= n3105_o & n3106_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3108 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3107_o,
    o => gen6_n8_cnot1_j_o);
  n3111_o <= gen6_n8_cnot1_j_n3108 (1);
  n3112_o <= gen6_n8_cnot1_j_n3108 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3113_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3114_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3115_o <= n3113_o & n3114_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3116 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3115_o,
    o => gen6_n9_cnot1_j_o);
  n3119_o <= gen6_n9_cnot1_j_n3116 (1);
  n3120_o <= gen6_n9_cnot1_j_n3116 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3121_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3122_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3123_o <= n3121_o & n3122_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3124 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3123_o,
    o => gen6_n10_cnot1_j_o);
  n3127_o <= gen6_n10_cnot1_j_n3124 (1);
  n3128_o <= gen6_n10_cnot1_j_n3124 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3129_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3130_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3131_o <= n3129_o & n3130_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3132 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3131_o,
    o => gen6_n11_cnot1_j_o);
  n3135_o <= gen6_n11_cnot1_j_n3132 (1);
  n3136_o <= gen6_n11_cnot1_j_n3132 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3137_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3138_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3139_o <= n3137_o & n3138_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3140 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3139_o,
    o => gen6_n12_cnot1_j_o);
  n3143_o <= gen6_n12_cnot1_j_n3140 (1);
  n3144_o <= gen6_n12_cnot1_j_n3140 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3145_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3146_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3147_o <= n3145_o & n3146_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3148 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3147_o,
    o => gen6_n13_cnot1_j_o);
  n3151_o <= gen6_n13_cnot1_j_n3148 (1);
  n3152_o <= gen6_n13_cnot1_j_n3148 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3153_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3154_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3155_o <= n3153_o & n3154_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3156 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3155_o,
    o => gen6_n14_cnot1_j_o);
  n3159_o <= gen6_n14_cnot1_j_n3156 (1);
  n3160_o <= gen6_n14_cnot1_j_n3156 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3161_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3162_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3163_o <= n3161_o & n3162_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3164 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3163_o,
    o => gen6_n15_cnot1_j_o);
  n3167_o <= gen6_n15_cnot1_j_n3164 (1);
  n3168_o <= gen6_n15_cnot1_j_n3164 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3169_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3170_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3171_o <= n3169_o & n3170_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3172 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3171_o,
    o => gen6_n16_cnot1_j_o);
  n3175_o <= gen6_n16_cnot1_j_n3172 (1);
  n3176_o <= gen6_n16_cnot1_j_n3172 (0);
  n3177_o <= n2433_o & n2425_o & n2417_o & n2409_o & n2401_o & n2393_o & n2385_o & n2377_o & n2369_o & n2361_o & n2353_o & n2345_o & n2337_o & n2329_o & n2321_o & n2313_o & n2435_o;
  n3178_o <= n2434_o & n2426_o & n2418_o & n2410_o & n2402_o & n2394_o & n2386_o & n2378_o & n2370_o & n2362_o & n2354_o & n2346_o & n2338_o & n2330_o & n2322_o & n2314_o & n2436_o;
  n3179_o <= n2438_o & n2445_o & n2453_o & n2461_o & n2469_o & n2477_o & n2485_o & n2493_o & n2501_o & n2509_o & n2517_o & n2525_o & n2533_o & n2541_o & n2549_o & n2557_o & n2437_o;
  n3180_o <= n2446_o & n2454_o & n2462_o & n2470_o & n2478_o & n2486_o & n2494_o & n2502_o & n2510_o & n2518_o & n2526_o & n2534_o & n2542_o & n2550_o & n2558_o & n2559_o;
  n3181_o <= n2736_o & n2725_o & n2714_o & n2703_o & n2692_o & n2681_o & n2670_o & n2659_o & n2648_o & n2637_o & n2626_o & n2615_o & n2604_o & n2593_o & n2582_o & n2571_o & n2560_o;
  n3182_o <= n2737_o & n2735_o & n2724_o & n2713_o & n2702_o & n2691_o & n2680_o & n2669_o & n2658_o & n2647_o & n2636_o & n2625_o & n2614_o & n2603_o & n2592_o & n2581_o & n2570_o;
  n3183_o <= n2738_o & n2734_o & n2723_o & n2712_o & n2701_o & n2690_o & n2679_o & n2668_o & n2657_o & n2646_o & n2635_o & n2624_o & n2613_o & n2602_o & n2591_o & n2580_o & n2569_o;
  n3184_o <= n2745_o & n2755_o & n2766_o & n2777_o & n2788_o & n2799_o & n2810_o & n2821_o & n2832_o & n2843_o & n2854_o & n2865_o & n2876_o & n2887_o & n2898_o & n2909_o & n2920_o;
  n3185_o <= n2757_o & n2768_o & n2779_o & n2790_o & n2801_o & n2812_o & n2823_o & n2834_o & n2845_o & n2856_o & n2867_o & n2878_o & n2889_o & n2900_o & n2911_o & n2922_o & n2923_o;
  n3186_o <= n2746_o & n2756_o & n2767_o & n2778_o & n2789_o & n2800_o & n2811_o & n2822_o & n2833_o & n2844_o & n2855_o & n2866_o & n2877_o & n2888_o & n2899_o & n2910_o & n2921_o;
  n3187_o <= n3044_o & n3036_o & n3028_o & n3020_o & n3012_o & n3004_o & n2996_o & n2988_o & n2980_o & n2972_o & n2964_o & n2956_o & n2948_o & n2940_o & n2932_o & n2924_o;
  n3188_o <= n3046_o & n3043_o & n3035_o & n3027_o & n3019_o & n3011_o & n3003_o & n2995_o & n2987_o & n2979_o & n2971_o & n2963_o & n2955_o & n2947_o & n2939_o & n2931_o & n3045_o;
  n3189_o <= n3175_o & n3167_o & n3159_o & n3151_o & n3143_o & n3135_o & n3127_o & n3119_o & n3111_o & n3103_o & n3095_o & n3087_o & n3079_o & n3071_o & n3063_o & n3055_o & n3047_o;
  n3190_o <= n3176_o & n3168_o & n3160_o & n3152_o & n3144_o & n3136_o & n3128_o & n3120_o & n3112_o & n3104_o & n3096_o & n3088_o & n3080_o & n3072_o & n3064_o & n3056_o & n3048_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2298_o : std_logic_vector (1 downto 0);
  signal n2299_o : std_logic;
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic_vector (2 downto 0);
begin
  o <= n2304_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2298_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2299_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2300_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2301_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2302_o <= n2300_o and n2301_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2303_o <= n2299_o xor n2302_o;
  n2304_o <= n2298_o & n2303_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_1 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_1;

architecture rtl of angle_lookup_15_1 is
  signal n2275_o : std_logic;
  signal n2276_o : std_logic;
  signal n2277_o : std_logic;
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic;
  signal n2284_o : std_logic;
  signal n2285_o : std_logic;
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic;
  signal n2295_o : std_logic;
  signal n2296_o : std_logic_vector (14 downto 0);
begin
  o <= n2296_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2275_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2276_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2277_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2278_o <= not n2277_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2279_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2280_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2281_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2282_o <= not n2281_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2283_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2284_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2285_o <= not n2284_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2286_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2287_o <= not n2286_o;
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2288_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2289_o <= not n2288_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2290_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2291_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2292_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2293_o <= not n2292_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2294_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2295_o <= i (0);
  n2296_o <= n2275_o & n2276_o & n2278_o & n2279_o & n2280_o & n2282_o & n2283_o & n2285_o & n2287_o & n2289_o & n2290_o & n2291_o & n2293_o & n2294_o & n2295_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2265_o : std_logic;
  signal n2266_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2267 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2270_o : std_logic;
  signal n2271_o : std_logic;
  signal n2272_o : std_logic;
  signal n2273_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2272_o;
  o <= n2271_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2273_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2265_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2266_o <= n2265_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2267 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2266_o,
    o => gen1_n0_cnot0_o);
  n2270_o <= gen1_n0_cnot0_n2267 (1);
  n2271_o <= gen1_n0_cnot0_n2267 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2272_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2273_o <= n2270_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_15_0 is
  port (
    i : in std_logic_vector (14 downto 0);
    o : out std_logic_vector (14 downto 0));
end entity angle_lookup_15_0;

architecture rtl of angle_lookup_15_0 is
  signal n2246_o : std_logic;
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic;
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic;
  signal n2253_o : std_logic;
  signal n2254_o : std_logic;
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic;
  signal n2261_o : std_logic;
  signal n2262_o : std_logic_vector (14 downto 0);
begin
  o <= n2262_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2246_o <= i (14);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2247_o <= i (13);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2248_o <= not n2247_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2249_o <= i (12);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2250_o <= i (11);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2251_o <= i (10);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2252_o <= i (9);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2253_o <= i (8);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2254_o <= i (7);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2255_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2256_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2257_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2258_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2259_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2260_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2261_o <= i (0);
  n2262_o <= n2246_o & n2248_o & n2249_o & n2250_o & n2251_o & n2252_o & n2253_o & n2254_o & n2255_o & n2256_o & n2257_o & n2258_o & n2259_o & n2260_o & n2261_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_15 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (14 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (14 downto 0));
end entity cnot_reg_15;

architecture rtl of cnot_reg_15 is
  signal ctrl_prop : std_logic_vector (15 downto 0);
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2125 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2128_o : std_logic;
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2133 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2141 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2144_o : std_logic;
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2149 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2152_o : std_logic;
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2157 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2160_o : std_logic;
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2165 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2173 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2176_o : std_logic;
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2181 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2189 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic;
  signal n2196_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2197 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2205 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2208_o : std_logic;
  signal n2209_o : std_logic;
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2213 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2221 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2229 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2237 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic_vector (14 downto 0);
  signal n2244_o : std_logic_vector (15 downto 0);
begin
  ctrl_out <= n2242_o;
  o <= n2243_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2244_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2122_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2123_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2124_o <= n2122_o & n2123_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2125 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2124_o,
    o => gen1_n0_cnot0_o);
  n2128_o <= gen1_n0_cnot0_n2125 (1);
  n2129_o <= gen1_n0_cnot0_n2125 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2130_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2131_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2132_o <= n2130_o & n2131_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2133 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2132_o,
    o => gen1_n1_cnot0_o);
  n2136_o <= gen1_n1_cnot0_n2133 (1);
  n2137_o <= gen1_n1_cnot0_n2133 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2138_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2139_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2140_o <= n2138_o & n2139_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2141 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2140_o,
    o => gen1_n2_cnot0_o);
  n2144_o <= gen1_n2_cnot0_n2141 (1);
  n2145_o <= gen1_n2_cnot0_n2141 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2146_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2147_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2148_o <= n2146_o & n2147_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2149 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2148_o,
    o => gen1_n3_cnot0_o);
  n2152_o <= gen1_n3_cnot0_n2149 (1);
  n2153_o <= gen1_n3_cnot0_n2149 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2154_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2155_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2156_o <= n2154_o & n2155_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2157 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2156_o,
    o => gen1_n4_cnot0_o);
  n2160_o <= gen1_n4_cnot0_n2157 (1);
  n2161_o <= gen1_n4_cnot0_n2157 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2162_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2163_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2164_o <= n2162_o & n2163_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2165 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2164_o,
    o => gen1_n5_cnot0_o);
  n2168_o <= gen1_n5_cnot0_n2165 (1);
  n2169_o <= gen1_n5_cnot0_n2165 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2170_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2171_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2172_o <= n2170_o & n2171_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2173 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2172_o,
    o => gen1_n6_cnot0_o);
  n2176_o <= gen1_n6_cnot0_n2173 (1);
  n2177_o <= gen1_n6_cnot0_n2173 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2178_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2179_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2180_o <= n2178_o & n2179_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2181 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2180_o,
    o => gen1_n7_cnot0_o);
  n2184_o <= gen1_n7_cnot0_n2181 (1);
  n2185_o <= gen1_n7_cnot0_n2181 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2186_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2187_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2188_o <= n2186_o & n2187_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2189 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2188_o,
    o => gen1_n8_cnot0_o);
  n2192_o <= gen1_n8_cnot0_n2189 (1);
  n2193_o <= gen1_n8_cnot0_n2189 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2194_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2195_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2196_o <= n2194_o & n2195_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2197 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2196_o,
    o => gen1_n9_cnot0_o);
  n2200_o <= gen1_n9_cnot0_n2197 (1);
  n2201_o <= gen1_n9_cnot0_n2197 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2202_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2203_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2204_o <= n2202_o & n2203_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2205 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2204_o,
    o => gen1_n10_cnot0_o);
  n2208_o <= gen1_n10_cnot0_n2205 (1);
  n2209_o <= gen1_n10_cnot0_n2205 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2210_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2211_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2212_o <= n2210_o & n2211_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2213 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2212_o,
    o => gen1_n11_cnot0_o);
  n2216_o <= gen1_n11_cnot0_n2213 (1);
  n2217_o <= gen1_n11_cnot0_n2213 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2218_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2219_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2220_o <= n2218_o & n2219_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2221 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2220_o,
    o => gen1_n12_cnot0_o);
  n2224_o <= gen1_n12_cnot0_n2221 (1);
  n2225_o <= gen1_n12_cnot0_n2221 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2226_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2227_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2228_o <= n2226_o & n2227_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2229 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2228_o,
    o => gen1_n13_cnot0_o);
  n2232_o <= gen1_n13_cnot0_n2229 (1);
  n2233_o <= gen1_n13_cnot0_n2229 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2234_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2235_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2236_o <= n2234_o & n2235_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2237 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2236_o,
    o => gen1_n14_cnot0_o);
  n2240_o <= gen1_n14_cnot0_n2237 (1);
  n2241_o <= gen1_n14_cnot0_n2237 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2242_o <= ctrl_prop (15);
  n2243_o <= n2241_o & n2233_o & n2225_o & n2217_o & n2209_o & n2201_o & n2193_o & n2185_o & n2177_o & n2169_o & n2161_o & n2153_o & n2145_o & n2137_o & n2129_o;
  n2244_o <= n2240_o & n2232_o & n2224_o & n2216_o & n2208_o & n2200_o & n2192_o & n2184_o & n2176_o & n2168_o & n2160_o & n2152_o & n2144_o & n2136_o & n2128_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_15 is
  port (
    a : in std_logic_vector (14 downto 0);
    b : in std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    s : out std_logic_vector (14 downto 0));
end entity add_in_place_15;

architecture rtl of add_in_place_15 is
  signal s1_a : std_logic_vector (14 downto 0);
  signal s1_b : std_logic_vector (14 downto 0);
  signal s2_mid : std_logic_vector (14 downto 0);
  signal s2_a : std_logic_vector (14 downto 0);
  signal s2_b : std_logic_vector (14 downto 0);
  signal s3_mid : std_logic_vector (14 downto 0);
  signal s3_a : std_logic_vector (14 downto 0);
  signal s3_b : std_logic_vector (14 downto 0);
  signal s4_mid : std_logic_vector (14 downto 0);
  signal s4_a : std_logic_vector (14 downto 0);
  signal s4_b : std_logic_vector (14 downto 0);
  signal s5_mid : std_logic_vector (14 downto 0);
  signal s5_a : std_logic_vector (14 downto 0);
  signal s5_b : std_logic_vector (14 downto 0);
  signal s6_a : std_logic_vector (14 downto 0);
  signal s6_b : std_logic_vector (14 downto 0);
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1347 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1355 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1358_o : std_logic;
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1363 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1371 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1379 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1387 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1395 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1403 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1406_o : std_logic;
  signal n1407_o : std_logic;
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n1411 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1414_o : std_logic;
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic;
  signal n1418_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n1419 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n1427 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n1435 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1438_o : std_logic;
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n1443 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n1451 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic;
  signal n1462_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n1463 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n1471 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1474_o : std_logic;
  signal n1475_o : std_logic;
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n1479 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic;
  signal n1484_o : std_logic;
  signal n1485_o : std_logic;
  signal n1486_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n1487 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n1495 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n1503 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1506_o : std_logic;
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1511 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1519 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1527 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1535 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1538_o : std_logic;
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1543 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1546_o : std_logic;
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic;
  signal n1550_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1551 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1559 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1562_o : std_logic;
  signal n1563_o : std_logic;
  signal n1564_o : std_logic_vector (1 downto 0);
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic_vector (1 downto 0);
  signal n1569_o : std_logic;
  signal n1570_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1571 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic_vector (1 downto 0);
  signal n1580_o : std_logic;
  signal n1581_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1582 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic_vector (1 downto 0);
  signal n1591_o : std_logic;
  signal n1592_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1593 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic_vector (1 downto 0);
  signal n1602_o : std_logic;
  signal n1603_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1604 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1607_o : std_logic;
  signal n1608_o : std_logic;
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic_vector (1 downto 0);
  signal n1613_o : std_logic;
  signal n1614_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1615 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1618_o : std_logic;
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic_vector (1 downto 0);
  signal n1624_o : std_logic;
  signal n1625_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1626 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic_vector (1 downto 0);
  signal n1635_o : std_logic;
  signal n1636_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1637 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1640_o : std_logic;
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic_vector (1 downto 0);
  signal n1646_o : std_logic;
  signal n1647_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1648 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic_vector (1 downto 0);
  signal n1657_o : std_logic;
  signal n1658_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n1659 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic_vector (1 downto 0);
  signal n1668_o : std_logic;
  signal n1669_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n1670 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic_vector (1 downto 0);
  signal n1679_o : std_logic;
  signal n1680_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n1681 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic;
  signal n1689_o : std_logic_vector (1 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n1692 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1695_o : std_logic;
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (1 downto 0);
  signal n1701_o : std_logic;
  signal n1702_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n1703 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic;
  signal n1709_o : std_logic;
  signal n1710_o : std_logic;
  signal n1711_o : std_logic_vector (1 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n1714 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1717_o : std_logic;
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1725 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1728_o : std_logic;
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic_vector (1 downto 0);
  signal n1733_o : std_logic;
  signal n1734_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n1735 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic;
  signal n1742_o : std_logic;
  signal n1743_o : std_logic_vector (1 downto 0);
  signal n1744_o : std_logic;
  signal n1745_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n1746 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1749_o : std_logic;
  signal n1750_o : std_logic;
  signal n1751_o : std_logic;
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic_vector (1 downto 0);
  signal n1755_o : std_logic;
  signal n1756_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n1757 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic_vector (1 downto 0);
  signal n1766_o : std_logic;
  signal n1767_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n1768 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic;
  signal n1775_o : std_logic;
  signal n1776_o : std_logic_vector (1 downto 0);
  signal n1777_o : std_logic;
  signal n1778_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n1779 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1782_o : std_logic;
  signal n1783_o : std_logic;
  signal n1784_o : std_logic;
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic_vector (1 downto 0);
  signal n1788_o : std_logic;
  signal n1789_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n1790 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic;
  signal n1796_o : std_logic;
  signal n1797_o : std_logic;
  signal n1798_o : std_logic_vector (1 downto 0);
  signal n1799_o : std_logic;
  signal n1800_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1801 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1804_o : std_logic;
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic_vector (1 downto 0);
  signal n1810_o : std_logic;
  signal n1811_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1812 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic;
  signal n1820_o : std_logic_vector (1 downto 0);
  signal n1821_o : std_logic;
  signal n1822_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1823 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1826_o : std_logic;
  signal n1827_o : std_logic;
  signal n1828_o : std_logic;
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic_vector (1 downto 0);
  signal n1832_o : std_logic;
  signal n1833_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1834 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1837_o : std_logic;
  signal n1838_o : std_logic;
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic_vector (1 downto 0);
  signal n1843_o : std_logic;
  signal n1844_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1845 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic_vector (1 downto 0);
  signal n1854_o : std_logic;
  signal n1855_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1856 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic;
  signal n1864_o : std_logic_vector (1 downto 0);
  signal n1865_o : std_logic;
  signal n1866_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1867 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1870_o : std_logic;
  signal n1871_o : std_logic;
  signal n1872_o : std_logic;
  signal n1873_o : std_logic;
  signal n1874_o : std_logic;
  signal n1875_o : std_logic_vector (1 downto 0);
  signal n1876_o : std_logic;
  signal n1877_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1878 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic_vector (1 downto 0);
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1889 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic;
  signal n1896_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1897 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic;
  signal n1904_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1905 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1913 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1916_o : std_logic;
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1921 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1924_o : std_logic;
  signal n1925_o : std_logic;
  signal n1926_o : std_logic;
  signal n1927_o : std_logic;
  signal n1928_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1929 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic;
  signal n1936_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1937 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n1945 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n1953 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1956_o : std_logic;
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n1961 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n1969 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n1977 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal n1983_o : std_logic;
  signal n1984_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n1985 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic;
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1997 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2005 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic;
  signal n2012_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2013 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2021 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal n2027_o : std_logic;
  signal n2028_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2029 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2032_o : std_logic;
  signal n2033_o : std_logic;
  signal n2034_o : std_logic;
  signal n2035_o : std_logic;
  signal n2036_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2037 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2045 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2053 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2056_o : std_logic;
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n2061 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic;
  signal n2067_o : std_logic;
  signal n2068_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n2069 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n2077 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n2085 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2088_o : std_logic;
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n2093 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic;
  signal n2099_o : std_logic;
  signal n2100_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n2101 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic_vector (14 downto 0);
  signal n2107_o : std_logic_vector (14 downto 0);
  signal n2108_o : std_logic_vector (14 downto 0);
  signal n2109_o : std_logic_vector (14 downto 0);
  signal n2110_o : std_logic_vector (14 downto 0);
  signal n2111_o : std_logic_vector (14 downto 0);
  signal n2112_o : std_logic_vector (14 downto 0);
  signal n2113_o : std_logic_vector (14 downto 0);
  signal n2114_o : std_logic_vector (14 downto 0);
  signal n2115_o : std_logic_vector (14 downto 0);
  signal n2116_o : std_logic_vector (14 downto 0);
  signal n2117_o : std_logic_vector (14 downto 0);
  signal n2118_o : std_logic_vector (14 downto 0);
  signal n2119_o : std_logic_vector (14 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2106_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2107_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2108_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2109_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2110_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2111_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2112_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2113_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2114_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2115_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2116_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2117_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2118_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2119_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1344_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1345_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1346_o <= n1344_o & n1345_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1347 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1346_o,
    o => gen1_n1_cnot1_j_o);
  n1350_o <= gen1_n1_cnot1_j_n1347 (1);
  n1351_o <= gen1_n1_cnot1_j_n1347 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1352_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1353_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1354_o <= n1352_o & n1353_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1355 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1354_o,
    o => gen1_n2_cnot1_j_o);
  n1358_o <= gen1_n2_cnot1_j_n1355 (1);
  n1359_o <= gen1_n2_cnot1_j_n1355 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1360_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1361_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1362_o <= n1360_o & n1361_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1363 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1362_o,
    o => gen1_n3_cnot1_j_o);
  n1366_o <= gen1_n3_cnot1_j_n1363 (1);
  n1367_o <= gen1_n3_cnot1_j_n1363 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1368_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1369_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1370_o <= n1368_o & n1369_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1371 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1370_o,
    o => gen1_n4_cnot1_j_o);
  n1374_o <= gen1_n4_cnot1_j_n1371 (1);
  n1375_o <= gen1_n4_cnot1_j_n1371 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1376_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1377_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1378_o <= n1376_o & n1377_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1379 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1378_o,
    o => gen1_n5_cnot1_j_o);
  n1382_o <= gen1_n5_cnot1_j_n1379 (1);
  n1383_o <= gen1_n5_cnot1_j_n1379 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1384_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1385_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1386_o <= n1384_o & n1385_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1387 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1386_o,
    o => gen1_n6_cnot1_j_o);
  n1390_o <= gen1_n6_cnot1_j_n1387 (1);
  n1391_o <= gen1_n6_cnot1_j_n1387 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1392_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1393_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1394_o <= n1392_o & n1393_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1395 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1394_o,
    o => gen1_n7_cnot1_j_o);
  n1398_o <= gen1_n7_cnot1_j_n1395 (1);
  n1399_o <= gen1_n7_cnot1_j_n1395 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1400_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1401_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1402_o <= n1400_o & n1401_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1403 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1402_o,
    o => gen1_n8_cnot1_j_o);
  n1406_o <= gen1_n8_cnot1_j_n1403 (1);
  n1407_o <= gen1_n8_cnot1_j_n1403 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1408_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1409_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1410_o <= n1408_o & n1409_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n1411 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n1410_o,
    o => gen1_n9_cnot1_j_o);
  n1414_o <= gen1_n9_cnot1_j_n1411 (1);
  n1415_o <= gen1_n9_cnot1_j_n1411 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1416_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1417_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1418_o <= n1416_o & n1417_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n1419 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n1418_o,
    o => gen1_n10_cnot1_j_o);
  n1422_o <= gen1_n10_cnot1_j_n1419 (1);
  n1423_o <= gen1_n10_cnot1_j_n1419 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1424_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1425_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1426_o <= n1424_o & n1425_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n1427 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n1426_o,
    o => gen1_n11_cnot1_j_o);
  n1430_o <= gen1_n11_cnot1_j_n1427 (1);
  n1431_o <= gen1_n11_cnot1_j_n1427 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1432_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1433_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1434_o <= n1432_o & n1433_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n1435 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n1434_o,
    o => gen1_n12_cnot1_j_o);
  n1438_o <= gen1_n12_cnot1_j_n1435 (1);
  n1439_o <= gen1_n12_cnot1_j_n1435 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1440_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1441_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1442_o <= n1440_o & n1441_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n1443 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n1442_o,
    o => gen1_n13_cnot1_j_o);
  n1446_o <= gen1_n13_cnot1_j_n1443 (1);
  n1447_o <= gen1_n13_cnot1_j_n1443 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1448_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1449_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1450_o <= n1448_o & n1449_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n1451 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n1450_o,
    o => gen1_n14_cnot1_j_o);
  n1454_o <= gen1_n14_cnot1_j_n1451 (1);
  n1455_o <= gen1_n14_cnot1_j_n1451 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1456_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1457_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1458_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1459_o <= s1_a (14);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1460_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1461_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1462_o <= n1460_o & n1461_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n1463 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n1462_o,
    o => gen2_n14_cnot2_j_o);
  n1466_o <= gen2_n14_cnot2_j_n1463 (1);
  n1467_o <= gen2_n14_cnot2_j_n1463 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1468_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1469_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1470_o <= n1468_o & n1469_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n1471 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n1470_o,
    o => gen2_n13_cnot2_j_o);
  n1474_o <= gen2_n13_cnot2_j_n1471 (1);
  n1475_o <= gen2_n13_cnot2_j_n1471 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1476_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1477_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1478_o <= n1476_o & n1477_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n1479 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n1478_o,
    o => gen2_n12_cnot2_j_o);
  n1482_o <= gen2_n12_cnot2_j_n1479 (1);
  n1483_o <= gen2_n12_cnot2_j_n1479 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1484_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1485_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1486_o <= n1484_o & n1485_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n1487 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n1486_o,
    o => gen2_n11_cnot2_j_o);
  n1490_o <= gen2_n11_cnot2_j_n1487 (1);
  n1491_o <= gen2_n11_cnot2_j_n1487 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1492_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1493_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1494_o <= n1492_o & n1493_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n1495 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n1494_o,
    o => gen2_n10_cnot2_j_o);
  n1498_o <= gen2_n10_cnot2_j_n1495 (1);
  n1499_o <= gen2_n10_cnot2_j_n1495 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1500_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1501_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1502_o <= n1500_o & n1501_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n1503 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n1502_o,
    o => gen2_n9_cnot2_j_o);
  n1506_o <= gen2_n9_cnot2_j_n1503 (1);
  n1507_o <= gen2_n9_cnot2_j_n1503 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1508_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1509_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1510_o <= n1508_o & n1509_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1511 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1510_o,
    o => gen2_n8_cnot2_j_o);
  n1514_o <= gen2_n8_cnot2_j_n1511 (1);
  n1515_o <= gen2_n8_cnot2_j_n1511 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1516_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1517_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1518_o <= n1516_o & n1517_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1519 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1518_o,
    o => gen2_n7_cnot2_j_o);
  n1522_o <= gen2_n7_cnot2_j_n1519 (1);
  n1523_o <= gen2_n7_cnot2_j_n1519 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1524_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1525_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1526_o <= n1524_o & n1525_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1527 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1526_o,
    o => gen2_n6_cnot2_j_o);
  n1530_o <= gen2_n6_cnot2_j_n1527 (1);
  n1531_o <= gen2_n6_cnot2_j_n1527 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1532_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1533_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1534_o <= n1532_o & n1533_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1535 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1534_o,
    o => gen2_n5_cnot2_j_o);
  n1538_o <= gen2_n5_cnot2_j_n1535 (1);
  n1539_o <= gen2_n5_cnot2_j_n1535 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1540_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1541_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1542_o <= n1540_o & n1541_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1543 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1542_o,
    o => gen2_n4_cnot2_j_o);
  n1546_o <= gen2_n4_cnot2_j_n1543 (1);
  n1547_o <= gen2_n4_cnot2_j_n1543 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1548_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1549_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1550_o <= n1548_o & n1549_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1551 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1550_o,
    o => gen2_n3_cnot2_j_o);
  n1554_o <= gen2_n3_cnot2_j_n1551 (1);
  n1555_o <= gen2_n3_cnot2_j_n1551 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1556_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1557_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1558_o <= n1556_o & n1557_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1559 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1558_o,
    o => gen2_n2_cnot2_j_o);
  n1562_o <= gen2_n2_cnot2_j_n1559 (1);
  n1563_o <= gen2_n2_cnot2_j_n1559 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1564_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1565_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1566_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1567_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1568_o <= n1566_o & n1567_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1569_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1570_o <= n1568_o & n1569_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1571 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1570_o,
    o => gen3_n1_ccnot3_j_o);
  n1574_o <= gen3_n1_ccnot3_j_n1571 (2);
  n1575_o <= gen3_n1_ccnot3_j_n1571 (1);
  n1576_o <= gen3_n1_ccnot3_j_n1571 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1577_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1578_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1579_o <= n1577_o & n1578_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1580_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1581_o <= n1579_o & n1580_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1582 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1581_o,
    o => gen3_n2_ccnot3_j_o);
  n1585_o <= gen3_n2_ccnot3_j_n1582 (2);
  n1586_o <= gen3_n2_ccnot3_j_n1582 (1);
  n1587_o <= gen3_n2_ccnot3_j_n1582 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1588_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1589_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1590_o <= n1588_o & n1589_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1591_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1592_o <= n1590_o & n1591_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1593 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1592_o,
    o => gen3_n3_ccnot3_j_o);
  n1596_o <= gen3_n3_ccnot3_j_n1593 (2);
  n1597_o <= gen3_n3_ccnot3_j_n1593 (1);
  n1598_o <= gen3_n3_ccnot3_j_n1593 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1599_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1600_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1601_o <= n1599_o & n1600_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1602_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1603_o <= n1601_o & n1602_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1604 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1603_o,
    o => gen3_n4_ccnot3_j_o);
  n1607_o <= gen3_n4_ccnot3_j_n1604 (2);
  n1608_o <= gen3_n4_ccnot3_j_n1604 (1);
  n1609_o <= gen3_n4_ccnot3_j_n1604 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1610_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1611_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1612_o <= n1610_o & n1611_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1613_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1614_o <= n1612_o & n1613_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1615 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1614_o,
    o => gen3_n5_ccnot3_j_o);
  n1618_o <= gen3_n5_ccnot3_j_n1615 (2);
  n1619_o <= gen3_n5_ccnot3_j_n1615 (1);
  n1620_o <= gen3_n5_ccnot3_j_n1615 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1621_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1622_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1623_o <= n1621_o & n1622_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1624_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1625_o <= n1623_o & n1624_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1626 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1625_o,
    o => gen3_n6_ccnot3_j_o);
  n1629_o <= gen3_n6_ccnot3_j_n1626 (2);
  n1630_o <= gen3_n6_ccnot3_j_n1626 (1);
  n1631_o <= gen3_n6_ccnot3_j_n1626 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1632_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1633_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1634_o <= n1632_o & n1633_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1635_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1636_o <= n1634_o & n1635_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1637 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1636_o,
    o => gen3_n7_ccnot3_j_o);
  n1640_o <= gen3_n7_ccnot3_j_n1637 (2);
  n1641_o <= gen3_n7_ccnot3_j_n1637 (1);
  n1642_o <= gen3_n7_ccnot3_j_n1637 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1643_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1644_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1645_o <= n1643_o & n1644_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1646_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1647_o <= n1645_o & n1646_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1648 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1647_o,
    o => gen3_n8_ccnot3_j_o);
  n1651_o <= gen3_n8_ccnot3_j_n1648 (2);
  n1652_o <= gen3_n8_ccnot3_j_n1648 (1);
  n1653_o <= gen3_n8_ccnot3_j_n1648 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1654_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1655_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1656_o <= n1654_o & n1655_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1657_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1658_o <= n1656_o & n1657_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n1659 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n1658_o,
    o => gen3_n9_ccnot3_j_o);
  n1662_o <= gen3_n9_ccnot3_j_n1659 (2);
  n1663_o <= gen3_n9_ccnot3_j_n1659 (1);
  n1664_o <= gen3_n9_ccnot3_j_n1659 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1665_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1666_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1667_o <= n1665_o & n1666_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1668_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1669_o <= n1667_o & n1668_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n1670 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n1669_o,
    o => gen3_n10_ccnot3_j_o);
  n1673_o <= gen3_n10_ccnot3_j_n1670 (2);
  n1674_o <= gen3_n10_ccnot3_j_n1670 (1);
  n1675_o <= gen3_n10_ccnot3_j_n1670 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1676_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1677_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1678_o <= n1676_o & n1677_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1679_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1680_o <= n1678_o & n1679_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n1681 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n1680_o,
    o => gen3_n11_ccnot3_j_o);
  n1684_o <= gen3_n11_ccnot3_j_n1681 (2);
  n1685_o <= gen3_n11_ccnot3_j_n1681 (1);
  n1686_o <= gen3_n11_ccnot3_j_n1681 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1687_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1688_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1689_o <= n1687_o & n1688_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1690_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1691_o <= n1689_o & n1690_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n1692 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n1691_o,
    o => gen3_n12_ccnot3_j_o);
  n1695_o <= gen3_n12_ccnot3_j_n1692 (2);
  n1696_o <= gen3_n12_ccnot3_j_n1692 (1);
  n1697_o <= gen3_n12_ccnot3_j_n1692 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1698_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1699_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1701_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1702_o <= n1700_o & n1701_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n1703 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n1702_o,
    o => gen3_n13_ccnot3_j_o);
  n1706_o <= gen3_n13_ccnot3_j_n1703 (2);
  n1707_o <= gen3_n13_ccnot3_j_n1703 (1);
  n1708_o <= gen3_n13_ccnot3_j_n1703 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1709_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1710_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1711_o <= n1709_o & n1710_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1712_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1713_o <= n1711_o & n1712_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n1714 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n1713_o,
    o => gen3_n14_ccnot3_j_o);
  n1717_o <= gen3_n14_ccnot3_j_n1714 (2);
  n1718_o <= gen3_n14_ccnot3_j_n1714 (1);
  n1719_o <= gen3_n14_ccnot3_j_n1714 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1720_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1721_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1722_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1723_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1724_o <= n1722_o & n1723_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1725 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1724_o,
    o => cnot_4_o);
  n1728_o <= cnot_4_n1725 (1);
  n1729_o <= cnot_4_n1725 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1730_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1731_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1732_o <= n1730_o & n1731_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1733_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1734_o <= n1732_o & n1733_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n1735 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n1734_o,
    o => gen4_n13_peres4_j_o);
  n1738_o <= gen4_n13_peres4_j_n1735 (2);
  n1739_o <= gen4_n13_peres4_j_n1735 (1);
  n1740_o <= gen4_n13_peres4_j_n1735 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1741_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1742_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1743_o <= n1741_o & n1742_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1744_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1745_o <= n1743_o & n1744_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n1746 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n1745_o,
    o => gen4_n12_peres4_j_o);
  n1749_o <= gen4_n12_peres4_j_n1746 (2);
  n1750_o <= gen4_n12_peres4_j_n1746 (1);
  n1751_o <= gen4_n12_peres4_j_n1746 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1752_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1753_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1754_o <= n1752_o & n1753_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1755_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1756_o <= n1754_o & n1755_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n1757 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n1756_o,
    o => gen4_n11_peres4_j_o);
  n1760_o <= gen4_n11_peres4_j_n1757 (2);
  n1761_o <= gen4_n11_peres4_j_n1757 (1);
  n1762_o <= gen4_n11_peres4_j_n1757 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1763_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1764_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1765_o <= n1763_o & n1764_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1766_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1767_o <= n1765_o & n1766_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n1768 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n1767_o,
    o => gen4_n10_peres4_j_o);
  n1771_o <= gen4_n10_peres4_j_n1768 (2);
  n1772_o <= gen4_n10_peres4_j_n1768 (1);
  n1773_o <= gen4_n10_peres4_j_n1768 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1774_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1775_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1776_o <= n1774_o & n1775_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1777_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1778_o <= n1776_o & n1777_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n1779 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n1778_o,
    o => gen4_n9_peres4_j_o);
  n1782_o <= gen4_n9_peres4_j_n1779 (2);
  n1783_o <= gen4_n9_peres4_j_n1779 (1);
  n1784_o <= gen4_n9_peres4_j_n1779 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1785_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1786_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1787_o <= n1785_o & n1786_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1788_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1789_o <= n1787_o & n1788_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n1790 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n1789_o,
    o => gen4_n8_peres4_j_o);
  n1793_o <= gen4_n8_peres4_j_n1790 (2);
  n1794_o <= gen4_n8_peres4_j_n1790 (1);
  n1795_o <= gen4_n8_peres4_j_n1790 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1796_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1797_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1798_o <= n1796_o & n1797_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1799_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1800_o <= n1798_o & n1799_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1801 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1800_o,
    o => gen4_n7_peres4_j_o);
  n1804_o <= gen4_n7_peres4_j_n1801 (2);
  n1805_o <= gen4_n7_peres4_j_n1801 (1);
  n1806_o <= gen4_n7_peres4_j_n1801 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1807_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1808_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1809_o <= n1807_o & n1808_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1810_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1811_o <= n1809_o & n1810_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1812 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1811_o,
    o => gen4_n6_peres4_j_o);
  n1815_o <= gen4_n6_peres4_j_n1812 (2);
  n1816_o <= gen4_n6_peres4_j_n1812 (1);
  n1817_o <= gen4_n6_peres4_j_n1812 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1818_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1819_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1820_o <= n1818_o & n1819_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1821_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1822_o <= n1820_o & n1821_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1823 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1822_o,
    o => gen4_n5_peres4_j_o);
  n1826_o <= gen4_n5_peres4_j_n1823 (2);
  n1827_o <= gen4_n5_peres4_j_n1823 (1);
  n1828_o <= gen4_n5_peres4_j_n1823 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1829_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1830_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1831_o <= n1829_o & n1830_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1832_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1833_o <= n1831_o & n1832_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1834 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1833_o,
    o => gen4_n4_peres4_j_o);
  n1837_o <= gen4_n4_peres4_j_n1834 (2);
  n1838_o <= gen4_n4_peres4_j_n1834 (1);
  n1839_o <= gen4_n4_peres4_j_n1834 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1840_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1841_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1842_o <= n1840_o & n1841_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1843_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1844_o <= n1842_o & n1843_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1845 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1844_o,
    o => gen4_n3_peres4_j_o);
  n1848_o <= gen4_n3_peres4_j_n1845 (2);
  n1849_o <= gen4_n3_peres4_j_n1845 (1);
  n1850_o <= gen4_n3_peres4_j_n1845 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1851_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1852_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1853_o <= n1851_o & n1852_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1854_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1855_o <= n1853_o & n1854_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1856 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1855_o,
    o => gen4_n2_peres4_j_o);
  n1859_o <= gen4_n2_peres4_j_n1856 (2);
  n1860_o <= gen4_n2_peres4_j_n1856 (1);
  n1861_o <= gen4_n2_peres4_j_n1856 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1862_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1863_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1864_o <= n1862_o & n1863_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1865_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1866_o <= n1864_o & n1865_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1867 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1866_o,
    o => gen4_n1_peres4_j_o);
  n1870_o <= gen4_n1_peres4_j_n1867 (2);
  n1871_o <= gen4_n1_peres4_j_n1867 (1);
  n1872_o <= gen4_n1_peres4_j_n1867 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1873_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1874_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1875_o <= n1873_o & n1874_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1876_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1877_o <= n1875_o & n1876_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1878 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1877_o,
    o => gen4_n0_peres4_j_o);
  n1881_o <= gen4_n0_peres4_j_n1878 (2);
  n1882_o <= gen4_n0_peres4_j_n1878 (1);
  n1883_o <= gen4_n0_peres4_j_n1878 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1884_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1885_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1886_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1887_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1888_o <= n1886_o & n1887_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1889 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1888_o,
    o => gen5_n1_cnot5_j_o);
  n1892_o <= gen5_n1_cnot5_j_n1889 (1);
  n1893_o <= gen5_n1_cnot5_j_n1889 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1894_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1895_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1896_o <= n1894_o & n1895_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1897 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1896_o,
    o => gen5_n2_cnot5_j_o);
  n1900_o <= gen5_n2_cnot5_j_n1897 (1);
  n1901_o <= gen5_n2_cnot5_j_n1897 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1902_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1903_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1904_o <= n1902_o & n1903_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1905 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1904_o,
    o => gen5_n3_cnot5_j_o);
  n1908_o <= gen5_n3_cnot5_j_n1905 (1);
  n1909_o <= gen5_n3_cnot5_j_n1905 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1910_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1911_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1912_o <= n1910_o & n1911_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1913 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1912_o,
    o => gen5_n4_cnot5_j_o);
  n1916_o <= gen5_n4_cnot5_j_n1913 (1);
  n1917_o <= gen5_n4_cnot5_j_n1913 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1918_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1919_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1920_o <= n1918_o & n1919_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1921 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1920_o,
    o => gen5_n5_cnot5_j_o);
  n1924_o <= gen5_n5_cnot5_j_n1921 (1);
  n1925_o <= gen5_n5_cnot5_j_n1921 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1926_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1927_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1928_o <= n1926_o & n1927_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1929 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1928_o,
    o => gen5_n6_cnot5_j_o);
  n1932_o <= gen5_n6_cnot5_j_n1929 (1);
  n1933_o <= gen5_n6_cnot5_j_n1929 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1934_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1935_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1936_o <= n1934_o & n1935_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1937 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1936_o,
    o => gen5_n7_cnot5_j_o);
  n1940_o <= gen5_n7_cnot5_j_n1937 (1);
  n1941_o <= gen5_n7_cnot5_j_n1937 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1942_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1943_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1944_o <= n1942_o & n1943_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n1945 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n1944_o,
    o => gen5_n8_cnot5_j_o);
  n1948_o <= gen5_n8_cnot5_j_n1945 (1);
  n1949_o <= gen5_n8_cnot5_j_n1945 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1950_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1951_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1952_o <= n1950_o & n1951_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n1953 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n1952_o,
    o => gen5_n9_cnot5_j_o);
  n1956_o <= gen5_n9_cnot5_j_n1953 (1);
  n1957_o <= gen5_n9_cnot5_j_n1953 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1958_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1959_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1960_o <= n1958_o & n1959_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n1961 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n1960_o,
    o => gen5_n10_cnot5_j_o);
  n1964_o <= gen5_n10_cnot5_j_n1961 (1);
  n1965_o <= gen5_n10_cnot5_j_n1961 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1966_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1967_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1968_o <= n1966_o & n1967_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n1969 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n1968_o,
    o => gen5_n11_cnot5_j_o);
  n1972_o <= gen5_n11_cnot5_j_n1969 (1);
  n1973_o <= gen5_n11_cnot5_j_n1969 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1974_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1975_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1976_o <= n1974_o & n1975_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n1977 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n1976_o,
    o => gen5_n12_cnot5_j_o);
  n1980_o <= gen5_n12_cnot5_j_n1977 (1);
  n1981_o <= gen5_n12_cnot5_j_n1977 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1982_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1983_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1984_o <= n1982_o & n1983_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n1985 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n1984_o,
    o => gen5_n13_cnot5_j_o);
  n1988_o <= gen5_n13_cnot5_j_n1985 (1);
  n1989_o <= gen5_n13_cnot5_j_n1985 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1990_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1991_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1992_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1993_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1994_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1995_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1996_o <= n1994_o & n1995_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1997 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1996_o,
    o => gen6_n1_cnot1_j_o);
  n2000_o <= gen6_n1_cnot1_j_n1997 (1);
  n2001_o <= gen6_n1_cnot1_j_n1997 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2002_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2003_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2004_o <= n2002_o & n2003_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2005 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2004_o,
    o => gen6_n2_cnot1_j_o);
  n2008_o <= gen6_n2_cnot1_j_n2005 (1);
  n2009_o <= gen6_n2_cnot1_j_n2005 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2010_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2011_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2012_o <= n2010_o & n2011_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2013 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2012_o,
    o => gen6_n3_cnot1_j_o);
  n2016_o <= gen6_n3_cnot1_j_n2013 (1);
  n2017_o <= gen6_n3_cnot1_j_n2013 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2018_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2019_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2020_o <= n2018_o & n2019_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2021 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2020_o,
    o => gen6_n4_cnot1_j_o);
  n2024_o <= gen6_n4_cnot1_j_n2021 (1);
  n2025_o <= gen6_n4_cnot1_j_n2021 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2026_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2027_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2028_o <= n2026_o & n2027_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2029 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2028_o,
    o => gen6_n5_cnot1_j_o);
  n2032_o <= gen6_n5_cnot1_j_n2029 (1);
  n2033_o <= gen6_n5_cnot1_j_n2029 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2034_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2035_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2036_o <= n2034_o & n2035_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2037 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2036_o,
    o => gen6_n6_cnot1_j_o);
  n2040_o <= gen6_n6_cnot1_j_n2037 (1);
  n2041_o <= gen6_n6_cnot1_j_n2037 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2042_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2043_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2044_o <= n2042_o & n2043_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2045 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2044_o,
    o => gen6_n7_cnot1_j_o);
  n2048_o <= gen6_n7_cnot1_j_n2045 (1);
  n2049_o <= gen6_n7_cnot1_j_n2045 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2050_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2051_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2052_o <= n2050_o & n2051_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2053 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2052_o,
    o => gen6_n8_cnot1_j_o);
  n2056_o <= gen6_n8_cnot1_j_n2053 (1);
  n2057_o <= gen6_n8_cnot1_j_n2053 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2058_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2059_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2060_o <= n2058_o & n2059_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n2061 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n2060_o,
    o => gen6_n9_cnot1_j_o);
  n2064_o <= gen6_n9_cnot1_j_n2061 (1);
  n2065_o <= gen6_n9_cnot1_j_n2061 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2066_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2067_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2068_o <= n2066_o & n2067_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n2069 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n2068_o,
    o => gen6_n10_cnot1_j_o);
  n2072_o <= gen6_n10_cnot1_j_n2069 (1);
  n2073_o <= gen6_n10_cnot1_j_n2069 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2074_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2075_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2076_o <= n2074_o & n2075_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n2077 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n2076_o,
    o => gen6_n11_cnot1_j_o);
  n2080_o <= gen6_n11_cnot1_j_n2077 (1);
  n2081_o <= gen6_n11_cnot1_j_n2077 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2082_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2083_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2084_o <= n2082_o & n2083_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n2085 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n2084_o,
    o => gen6_n12_cnot1_j_o);
  n2088_o <= gen6_n12_cnot1_j_n2085 (1);
  n2089_o <= gen6_n12_cnot1_j_n2085 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2090_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2091_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2092_o <= n2090_o & n2091_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n2093 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n2092_o,
    o => gen6_n13_cnot1_j_o);
  n2096_o <= gen6_n13_cnot1_j_n2093 (1);
  n2097_o <= gen6_n13_cnot1_j_n2093 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2098_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2099_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2100_o <= n2098_o & n2099_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n2101 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n2100_o,
    o => gen6_n14_cnot1_j_o);
  n2104_o <= gen6_n14_cnot1_j_n2101 (1);
  n2105_o <= gen6_n14_cnot1_j_n2101 (0);
  n2106_o <= n1454_o & n1446_o & n1438_o & n1430_o & n1422_o & n1414_o & n1406_o & n1398_o & n1390_o & n1382_o & n1374_o & n1366_o & n1358_o & n1350_o & n1456_o;
  n2107_o <= n1455_o & n1447_o & n1439_o & n1431_o & n1423_o & n1415_o & n1407_o & n1399_o & n1391_o & n1383_o & n1375_o & n1367_o & n1359_o & n1351_o & n1457_o;
  n2108_o <= n1459_o & n1466_o & n1474_o & n1482_o & n1490_o & n1498_o & n1506_o & n1514_o & n1522_o & n1530_o & n1538_o & n1546_o & n1554_o & n1562_o & n1458_o;
  n2109_o <= n1467_o & n1475_o & n1483_o & n1491_o & n1499_o & n1507_o & n1515_o & n1523_o & n1531_o & n1539_o & n1547_o & n1555_o & n1563_o & n1564_o;
  n2110_o <= n1719_o & n1708_o & n1697_o & n1686_o & n1675_o & n1664_o & n1653_o & n1642_o & n1631_o & n1620_o & n1609_o & n1598_o & n1587_o & n1576_o & n1565_o;
  n2111_o <= n1720_o & n1718_o & n1707_o & n1696_o & n1685_o & n1674_o & n1663_o & n1652_o & n1641_o & n1630_o & n1619_o & n1608_o & n1597_o & n1586_o & n1575_o;
  n2112_o <= n1721_o & n1717_o & n1706_o & n1695_o & n1684_o & n1673_o & n1662_o & n1651_o & n1640_o & n1629_o & n1618_o & n1607_o & n1596_o & n1585_o & n1574_o;
  n2113_o <= n1728_o & n1738_o & n1749_o & n1760_o & n1771_o & n1782_o & n1793_o & n1804_o & n1815_o & n1826_o & n1837_o & n1848_o & n1859_o & n1870_o & n1881_o;
  n2114_o <= n1740_o & n1751_o & n1762_o & n1773_o & n1784_o & n1795_o & n1806_o & n1817_o & n1828_o & n1839_o & n1850_o & n1861_o & n1872_o & n1883_o & n1884_o;
  n2115_o <= n1729_o & n1739_o & n1750_o & n1761_o & n1772_o & n1783_o & n1794_o & n1805_o & n1816_o & n1827_o & n1838_o & n1849_o & n1860_o & n1871_o & n1882_o;
  n2116_o <= n1989_o & n1981_o & n1973_o & n1965_o & n1957_o & n1949_o & n1941_o & n1933_o & n1925_o & n1917_o & n1909_o & n1901_o & n1893_o & n1885_o;
  n2117_o <= n1991_o & n1988_o & n1980_o & n1972_o & n1964_o & n1956_o & n1948_o & n1940_o & n1932_o & n1924_o & n1916_o & n1908_o & n1900_o & n1892_o & n1990_o;
  n2118_o <= n2104_o & n2096_o & n2088_o & n2080_o & n2072_o & n2064_o & n2056_o & n2048_o & n2040_o & n2032_o & n2024_o & n2016_o & n2008_o & n2000_o & n1992_o;
  n2119_o <= n2105_o & n2097_o & n2089_o & n2081_o & n2073_o & n2065_o & n2057_o & n2049_o & n2041_o & n2033_o & n2025_o & n2017_o & n2009_o & n2001_o & n1993_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_17 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_sub_in_place_17;

architecture rtl of add_sub_in_place_17 is
  signal b_cnot : std_logic_vector (16 downto 0);
  signal cnotr_n1330 : std_logic;
  signal cnotr_n1331 : std_logic_vector (16 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (16 downto 0);
  signal add_n1336 : std_logic_vector (16 downto 0);
  signal add_n1337 : std_logic_vector (16 downto 0);
  signal add_a_out : std_logic_vector (16 downto 0);
  signal add_s : std_logic_vector (16 downto 0);
begin
  ctrl_out <= cnotr_n1330;
  a_out <= add_n1336;
  s <= add_n1337;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1331; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1330 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1331 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_17 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1336 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1337 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_17 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    w : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    b_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_scratch_17;

architecture rtl of add_scratch_17 is
  signal a_s : std_logic_vector (15 downto 0);
  signal b_s : std_logic_vector (15 downto 0);
  signal s_s : std_logic_vector (15 downto 0);
  signal c_s : std_logic_vector (15 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n576_o : std_logic;
  signal n577_o : std_logic;
  signal n578_o : std_logic_vector (1 downto 0);
  signal cnota_n579 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n582_o : std_logic;
  signal n583_o : std_logic;
  signal n584_o : std_logic;
  signal n585_o : std_logic_vector (1 downto 0);
  signal cnotb_n586 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n589_o : std_logic;
  signal n590_o : std_logic;
  signal n591_o : std_logic_vector (1 downto 0);
  signal n592_o : std_logic;
  signal n593_o : std_logic_vector (2 downto 0);
  signal ccnotc_n594 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n597_o : std_logic;
  signal n598_o : std_logic;
  signal n599_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n600_o : std_logic;
  signal n601_o : std_logic;
  signal n602_o : std_logic_vector (1 downto 0);
  signal n603_o : std_logic;
  signal n604_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n605 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n608_o : std_logic;
  signal n609_o : std_logic;
  signal n610_o : std_logic;
  signal n611_o : std_logic;
  signal n612_o : std_logic;
  signal n613_o : std_logic;
  signal n614_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n615 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n618_o : std_logic;
  signal n619_o : std_logic;
  signal n620_o : std_logic;
  signal n621_o : std_logic;
  signal n622_o : std_logic;
  signal n623_o : std_logic;
  signal n624_o : std_logic_vector (1 downto 0);
  signal n625_o : std_logic;
  signal n626_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n627 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n630_o : std_logic;
  signal n631_o : std_logic;
  signal n632_o : std_logic;
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal n636_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n637 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n640_o : std_logic;
  signal n641_o : std_logic;
  signal n642_o : std_logic;
  signal n643_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n644_o : std_logic;
  signal n645_o : std_logic;
  signal n646_o : std_logic_vector (1 downto 0);
  signal n647_o : std_logic;
  signal n648_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n649 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n652_o : std_logic;
  signal n653_o : std_logic;
  signal n654_o : std_logic;
  signal n655_o : std_logic;
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal n658_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n659 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n662_o : std_logic;
  signal n663_o : std_logic;
  signal n664_o : std_logic;
  signal n665_o : std_logic;
  signal n666_o : std_logic;
  signal n667_o : std_logic;
  signal n668_o : std_logic_vector (1 downto 0);
  signal n669_o : std_logic;
  signal n670_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n671 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n674_o : std_logic;
  signal n675_o : std_logic;
  signal n676_o : std_logic;
  signal n677_o : std_logic;
  signal n678_o : std_logic;
  signal n679_o : std_logic;
  signal n680_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n681 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n684_o : std_logic;
  signal n685_o : std_logic;
  signal n686_o : std_logic;
  signal n687_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n688_o : std_logic;
  signal n689_o : std_logic;
  signal n690_o : std_logic_vector (1 downto 0);
  signal n691_o : std_logic;
  signal n692_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n693 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n696_o : std_logic;
  signal n697_o : std_logic;
  signal n698_o : std_logic;
  signal n699_o : std_logic;
  signal n700_o : std_logic;
  signal n701_o : std_logic;
  signal n702_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n703 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n706_o : std_logic;
  signal n707_o : std_logic;
  signal n708_o : std_logic;
  signal n709_o : std_logic;
  signal n710_o : std_logic;
  signal n711_o : std_logic;
  signal n712_o : std_logic_vector (1 downto 0);
  signal n713_o : std_logic;
  signal n714_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n715 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n718_o : std_logic;
  signal n719_o : std_logic;
  signal n720_o : std_logic;
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n725 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n728_o : std_logic;
  signal n729_o : std_logic;
  signal n730_o : std_logic;
  signal n731_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n732_o : std_logic;
  signal n733_o : std_logic;
  signal n734_o : std_logic_vector (1 downto 0);
  signal n735_o : std_logic;
  signal n736_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n737 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n740_o : std_logic;
  signal n741_o : std_logic;
  signal n742_o : std_logic;
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n747 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n750_o : std_logic;
  signal n751_o : std_logic;
  signal n752_o : std_logic;
  signal n753_o : std_logic;
  signal n754_o : std_logic;
  signal n755_o : std_logic;
  signal n756_o : std_logic_vector (1 downto 0);
  signal n757_o : std_logic;
  signal n758_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n759 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n762_o : std_logic;
  signal n763_o : std_logic;
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n769 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n772_o : std_logic;
  signal n773_o : std_logic;
  signal n774_o : std_logic;
  signal n775_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n776_o : std_logic;
  signal n777_o : std_logic;
  signal n778_o : std_logic_vector (1 downto 0);
  signal n779_o : std_logic;
  signal n780_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n781 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n784_o : std_logic;
  signal n785_o : std_logic;
  signal n786_o : std_logic;
  signal n787_o : std_logic;
  signal n788_o : std_logic;
  signal n789_o : std_logic;
  signal n790_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n791 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n794_o : std_logic;
  signal n795_o : std_logic;
  signal n796_o : std_logic;
  signal n797_o : std_logic;
  signal n798_o : std_logic;
  signal n799_o : std_logic;
  signal n800_o : std_logic_vector (1 downto 0);
  signal n801_o : std_logic;
  signal n802_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n803 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n806_o : std_logic;
  signal n807_o : std_logic;
  signal n808_o : std_logic;
  signal n809_o : std_logic;
  signal n810_o : std_logic;
  signal n811_o : std_logic;
  signal n812_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n813 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n816_o : std_logic;
  signal n817_o : std_logic;
  signal n818_o : std_logic;
  signal n819_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n820_o : std_logic;
  signal n821_o : std_logic;
  signal n822_o : std_logic_vector (1 downto 0);
  signal n823_o : std_logic;
  signal n824_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n825 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n828_o : std_logic;
  signal n829_o : std_logic;
  signal n830_o : std_logic;
  signal n831_o : std_logic;
  signal n832_o : std_logic;
  signal n833_o : std_logic;
  signal n834_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n835 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n838_o : std_logic;
  signal n839_o : std_logic;
  signal n840_o : std_logic;
  signal n841_o : std_logic;
  signal n842_o : std_logic;
  signal n843_o : std_logic;
  signal n844_o : std_logic_vector (1 downto 0);
  signal n845_o : std_logic;
  signal n846_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n847 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n850_o : std_logic;
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic;
  signal n856_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n857 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n860_o : std_logic;
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal n863_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n864_o : std_logic;
  signal n865_o : std_logic;
  signal n866_o : std_logic_vector (1 downto 0);
  signal n867_o : std_logic;
  signal n868_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n869 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n879 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n882_o : std_logic;
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic;
  signal n888_o : std_logic_vector (1 downto 0);
  signal n889_o : std_logic;
  signal n890_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n891 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n894_o : std_logic;
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic;
  signal n900_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n901 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n904_o : std_logic;
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal n907_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n908_o : std_logic;
  signal n909_o : std_logic;
  signal n910_o : std_logic_vector (1 downto 0);
  signal n911_o : std_logic;
  signal n912_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n913 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic;
  signal n922_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n923 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n926_o : std_logic;
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic;
  signal n932_o : std_logic_vector (1 downto 0);
  signal n933_o : std_logic;
  signal n934_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n935 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n938_o : std_logic;
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic;
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n945 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n948_o : std_logic;
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal n951_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n952_o : std_logic;
  signal n953_o : std_logic;
  signal n954_o : std_logic_vector (1 downto 0);
  signal n955_o : std_logic;
  signal n956_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n957 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic;
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal n966_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n967 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n970_o : std_logic;
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic;
  signal n976_o : std_logic_vector (1 downto 0);
  signal n977_o : std_logic;
  signal n978_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n979 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n989 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n996_o : std_logic;
  signal n997_o : std_logic;
  signal n998_o : std_logic_vector (1 downto 0);
  signal n999_o : std_logic;
  signal n1000_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n1001 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic;
  signal n1010_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n1011 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic;
  signal n1020_o : std_logic_vector (1 downto 0);
  signal n1021_o : std_logic;
  signal n1022_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n1023 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1026_o : std_logic;
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n1033 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n1040_o : std_logic;
  signal n1041_o : std_logic;
  signal n1042_o : std_logic_vector (1 downto 0);
  signal n1043_o : std_logic;
  signal n1044_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n1045 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n1055 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic;
  signal n1064_o : std_logic_vector (1 downto 0);
  signal n1065_o : std_logic;
  signal n1066_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n1067 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1070_o : std_logic;
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n1077 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n1080_o : std_logic;
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n1084_o : std_logic;
  signal n1085_o : std_logic;
  signal n1086_o : std_logic_vector (1 downto 0);
  signal n1087_o : std_logic;
  signal n1088_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n1089 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal n1096_o : std_logic;
  signal n1097_o : std_logic;
  signal n1098_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n1099 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic;
  signal n1108_o : std_logic_vector (1 downto 0);
  signal n1109_o : std_logic;
  signal n1110_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n1111 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1114_o : std_logic;
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic;
  signal n1120_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n1121 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n1128_o : std_logic;
  signal n1129_o : std_logic;
  signal n1130_o : std_logic_vector (1 downto 0);
  signal n1131_o : std_logic;
  signal n1132_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n1133 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic;
  signal n1140_o : std_logic;
  signal n1141_o : std_logic;
  signal n1142_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n1143 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic;
  signal n1151_o : std_logic;
  signal n1152_o : std_logic_vector (1 downto 0);
  signal n1153_o : std_logic;
  signal n1154_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n1155 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1158_o : std_logic;
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic;
  signal n1162_o : std_logic;
  signal n1163_o : std_logic;
  signal n1164_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n1165 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n1168_o : std_logic;
  signal n1169_o : std_logic;
  signal n1170_o : std_logic;
  signal n1171_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n1172_o : std_logic;
  signal n1173_o : std_logic;
  signal n1174_o : std_logic_vector (1 downto 0);
  signal n1175_o : std_logic;
  signal n1176_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n1177 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1180_o : std_logic;
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic;
  signal n1186_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n1187 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic;
  signal n1194_o : std_logic;
  signal n1195_o : std_logic;
  signal n1196_o : std_logic_vector (1 downto 0);
  signal n1197_o : std_logic;
  signal n1198_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n1199 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n1209 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n1216_o : std_logic;
  signal n1217_o : std_logic;
  signal n1218_o : std_logic_vector (1 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n1221 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1224_o : std_logic;
  signal n1225_o : std_logic;
  signal n1226_o : std_logic;
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic;
  signal n1230_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n1231 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic;
  signal n1239_o : std_logic;
  signal n1240_o : std_logic_vector (1 downto 0);
  signal n1241_o : std_logic;
  signal n1242_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n1243 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1246_o : std_logic;
  signal n1247_o : std_logic;
  signal n1248_o : std_logic;
  signal n1249_o : std_logic;
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n1253 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n1256_o : std_logic;
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1263 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic_vector (1 downto 0);
  signal cnotea_n1270 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1273_o : std_logic;
  signal n1274_o : std_logic;
  signal n1275_o : std_logic_vector (16 downto 0);
  signal n1276_o : std_logic_vector (16 downto 0);
  signal n1277_o : std_logic_vector (16 downto 0);
  signal n1278_o : std_logic_vector (15 downto 0);
  signal n1279_o : std_logic_vector (15 downto 0);
  signal n1280_o : std_logic_vector (15 downto 0);
  signal n1281_o : std_logic_vector (15 downto 0);
  signal n1282_o : std_logic_vector (3 downto 0);
  signal n1283_o : std_logic_vector (3 downto 0);
  signal n1284_o : std_logic_vector (3 downto 0);
  signal n1285_o : std_logic_vector (3 downto 0);
  signal n1286_o : std_logic_vector (3 downto 0);
  signal n1287_o : std_logic_vector (3 downto 0);
  signal n1288_o : std_logic_vector (3 downto 0);
  signal n1289_o : std_logic_vector (3 downto 0);
  signal n1290_o : std_logic_vector (3 downto 0);
  signal n1291_o : std_logic_vector (3 downto 0);
  signal n1292_o : std_logic_vector (3 downto 0);
  signal n1293_o : std_logic_vector (3 downto 0);
  signal n1294_o : std_logic_vector (3 downto 0);
  signal n1295_o : std_logic_vector (3 downto 0);
  signal n1296_o : std_logic_vector (3 downto 0);
  signal n1297_o : std_logic_vector (3 downto 0);
  signal n1298_o : std_logic_vector (3 downto 0);
  signal n1299_o : std_logic_vector (3 downto 0);
  signal n1300_o : std_logic_vector (3 downto 0);
  signal n1301_o : std_logic_vector (3 downto 0);
  signal n1302_o : std_logic_vector (3 downto 0);
  signal n1303_o : std_logic_vector (3 downto 0);
  signal n1304_o : std_logic_vector (3 downto 0);
  signal n1305_o : std_logic_vector (3 downto 0);
  signal n1306_o : std_logic_vector (3 downto 0);
  signal n1307_o : std_logic_vector (3 downto 0);
  signal n1308_o : std_logic_vector (3 downto 0);
  signal n1309_o : std_logic_vector (3 downto 0);
  signal n1310_o : std_logic_vector (3 downto 0);
  signal n1311_o : std_logic_vector (3 downto 0);
  signal n1312_o : std_logic_vector (3 downto 0);
  signal n1313_o : std_logic_vector (3 downto 0);
  signal n1314_o : std_logic_vector (3 downto 0);
  signal n1315_o : std_logic_vector (3 downto 0);
  signal n1316_o : std_logic_vector (3 downto 0);
  signal n1317_o : std_logic_vector (3 downto 0);
  signal n1318_o : std_logic_vector (3 downto 0);
  signal n1319_o : std_logic_vector (3 downto 0);
  signal n1320_o : std_logic_vector (3 downto 0);
  signal n1321_o : std_logic_vector (3 downto 0);
  signal n1322_o : std_logic_vector (3 downto 0);
  signal n1323_o : std_logic_vector (3 downto 0);
  signal n1324_o : std_logic_vector (3 downto 0);
  signal n1325_o : std_logic_vector (3 downto 0);
  signal n1326_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1275_o;
  b_out <= n1276_o;
  s <= n1277_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1278_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1279_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1280_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1281_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n582_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n589_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n583_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1267_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n576_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n577_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n578_o <= n576_o & n577_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n579 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n578_o,
    o => cnota_o);
  n582_o <= cnota_n579 (1);
  n583_o <= cnota_n579 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n584_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n585_o <= n584_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n586 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n585_o,
    o => cnotb_o);
  n589_o <= cnotb_n586 (1);
  n590_o <= cnotb_n586 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n591_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n592_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n593_o <= n591_o & n592_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n594 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n593_o,
    o => ccnotc_o);
  n597_o <= ccnotc_n594 (2);
  n598_o <= ccnotc_n594 (1);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n599_o <= ccnotc_n594 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1282_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1283_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1284_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n600_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n601_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n602_o <= n600_o & n601_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n603_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n604_o <= n602_o & n603_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n605 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n604_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n608_o <= gen1_n1_ccnot1_n605 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n609_o <= gen1_n1_ccnot1_n605 (1);
  n610_o <= gen1_n1_ccnot1_n605 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n611_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n612_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n613_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n614_o <= n612_o & n613_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n615 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n614_o,
    o => gen1_n1_cnot1_o);
  n618_o <= gen1_n1_cnot1_n615 (1);
  n619_o <= gen1_n1_cnot1_n615 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n620_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n621_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n622_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n623_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n624_o <= n622_o & n623_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n625_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n626_o <= n624_o & n625_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n627 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n626_o,
    o => gen1_n1_ccnot2_o);
  n630_o <= gen1_n1_ccnot2_n627 (2);
  n631_o <= gen1_n1_ccnot2_n627 (1);
  n632_o <= gen1_n1_ccnot2_n627 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n633_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n634_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n635_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n636_o <= n634_o & n635_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n637 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n636_o,
    o => gen1_n1_cnot2_o);
  n640_o <= gen1_n1_cnot2_n637 (1);
  n641_o <= gen1_n1_cnot2_n637 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n642_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n643_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1285_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1286_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1287_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n644_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n645_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n646_o <= n644_o & n645_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n647_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n648_o <= n646_o & n647_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n649 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n648_o,
    o => gen1_n2_ccnot1_o);
  n652_o <= gen1_n2_ccnot1_n649 (2);
  n653_o <= gen1_n2_ccnot1_n649 (1);
  n654_o <= gen1_n2_ccnot1_n649 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n655_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n656_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n657_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n658_o <= n656_o & n657_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n659 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n658_o,
    o => gen1_n2_cnot1_o);
  n662_o <= gen1_n2_cnot1_n659 (1);
  n663_o <= gen1_n2_cnot1_n659 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n664_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n665_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n666_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n667_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n668_o <= n666_o & n667_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n669_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n670_o <= n668_o & n669_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n671 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n670_o,
    o => gen1_n2_ccnot2_o);
  n674_o <= gen1_n2_ccnot2_n671 (2);
  n675_o <= gen1_n2_ccnot2_n671 (1);
  n676_o <= gen1_n2_ccnot2_n671 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n677_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n678_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n679_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n680_o <= n678_o & n679_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n681 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n680_o,
    o => gen1_n2_cnot2_o);
  n684_o <= gen1_n2_cnot2_n681 (1);
  n685_o <= gen1_n2_cnot2_n681 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n686_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n687_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1288_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1289_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1290_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n688_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n689_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n690_o <= n688_o & n689_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n691_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n692_o <= n690_o & n691_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n693 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n692_o,
    o => gen1_n3_ccnot1_o);
  n696_o <= gen1_n3_ccnot1_n693 (2);
  n697_o <= gen1_n3_ccnot1_n693 (1);
  n698_o <= gen1_n3_ccnot1_n693 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n699_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n700_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n701_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n702_o <= n700_o & n701_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n703 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n702_o,
    o => gen1_n3_cnot1_o);
  n706_o <= gen1_n3_cnot1_n703 (1);
  n707_o <= gen1_n3_cnot1_n703 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n708_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n709_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n710_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n711_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n712_o <= n710_o & n711_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n713_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n714_o <= n712_o & n713_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n715 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n714_o,
    o => gen1_n3_ccnot2_o);
  n718_o <= gen1_n3_ccnot2_n715 (2);
  n719_o <= gen1_n3_ccnot2_n715 (1);
  n720_o <= gen1_n3_ccnot2_n715 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n721_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n722_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n723_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n724_o <= n722_o & n723_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n725 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n724_o,
    o => gen1_n3_cnot2_o);
  n728_o <= gen1_n3_cnot2_n725 (1);
  n729_o <= gen1_n3_cnot2_n725 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n730_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n731_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1291_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1292_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1293_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n732_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n733_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n734_o <= n732_o & n733_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n735_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n736_o <= n734_o & n735_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n737 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n736_o,
    o => gen1_n4_ccnot1_o);
  n740_o <= gen1_n4_ccnot1_n737 (2);
  n741_o <= gen1_n4_ccnot1_n737 (1);
  n742_o <= gen1_n4_ccnot1_n737 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n743_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n744_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n745_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n746_o <= n744_o & n745_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n747 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n746_o,
    o => gen1_n4_cnot1_o);
  n750_o <= gen1_n4_cnot1_n747 (1);
  n751_o <= gen1_n4_cnot1_n747 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n752_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n753_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n754_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n755_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n756_o <= n754_o & n755_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n757_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n758_o <= n756_o & n757_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n759 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n758_o,
    o => gen1_n4_ccnot2_o);
  n762_o <= gen1_n4_ccnot2_n759 (2);
  n763_o <= gen1_n4_ccnot2_n759 (1);
  n764_o <= gen1_n4_ccnot2_n759 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n765_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n766_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n767_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n768_o <= n766_o & n767_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n769 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n768_o,
    o => gen1_n4_cnot2_o);
  n772_o <= gen1_n4_cnot2_n769 (1);
  n773_o <= gen1_n4_cnot2_n769 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n774_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n775_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1294_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1295_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1296_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n776_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n777_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n778_o <= n776_o & n777_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n779_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n780_o <= n778_o & n779_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n781 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n780_o,
    o => gen1_n5_ccnot1_o);
  n784_o <= gen1_n5_ccnot1_n781 (2);
  n785_o <= gen1_n5_ccnot1_n781 (1);
  n786_o <= gen1_n5_ccnot1_n781 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n787_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n788_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n789_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n790_o <= n788_o & n789_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n791 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n790_o,
    o => gen1_n5_cnot1_o);
  n794_o <= gen1_n5_cnot1_n791 (1);
  n795_o <= gen1_n5_cnot1_n791 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n796_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n797_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n798_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n799_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n800_o <= n798_o & n799_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n801_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n802_o <= n800_o & n801_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n803 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n802_o,
    o => gen1_n5_ccnot2_o);
  n806_o <= gen1_n5_ccnot2_n803 (2);
  n807_o <= gen1_n5_ccnot2_n803 (1);
  n808_o <= gen1_n5_ccnot2_n803 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n809_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n810_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n811_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n812_o <= n810_o & n811_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n813 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n812_o,
    o => gen1_n5_cnot2_o);
  n816_o <= gen1_n5_cnot2_n813 (1);
  n817_o <= gen1_n5_cnot2_n813 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n818_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n819_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1297_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1298_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1299_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n820_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n821_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n822_o <= n820_o & n821_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n823_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n824_o <= n822_o & n823_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n825 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n824_o,
    o => gen1_n6_ccnot1_o);
  n828_o <= gen1_n6_ccnot1_n825 (2);
  n829_o <= gen1_n6_ccnot1_n825 (1);
  n830_o <= gen1_n6_ccnot1_n825 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n831_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n832_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n833_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n834_o <= n832_o & n833_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n835 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n834_o,
    o => gen1_n6_cnot1_o);
  n838_o <= gen1_n6_cnot1_n835 (1);
  n839_o <= gen1_n6_cnot1_n835 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n840_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n841_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n842_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n843_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n844_o <= n842_o & n843_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n845_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n846_o <= n844_o & n845_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n847 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n846_o,
    o => gen1_n6_ccnot2_o);
  n850_o <= gen1_n6_ccnot2_n847 (2);
  n851_o <= gen1_n6_ccnot2_n847 (1);
  n852_o <= gen1_n6_ccnot2_n847 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n853_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n854_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n855_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n856_o <= n854_o & n855_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n857 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n856_o,
    o => gen1_n6_cnot2_o);
  n860_o <= gen1_n6_cnot2_n857 (1);
  n861_o <= gen1_n6_cnot2_n857 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n862_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n863_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1300_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1301_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1302_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n864_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n865_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n866_o <= n864_o & n865_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n867_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n868_o <= n866_o & n867_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n869 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n868_o,
    o => gen1_n7_ccnot1_o);
  n872_o <= gen1_n7_ccnot1_n869 (2);
  n873_o <= gen1_n7_ccnot1_n869 (1);
  n874_o <= gen1_n7_ccnot1_n869 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n875_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n876_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n877_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n878_o <= n876_o & n877_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n879 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n878_o,
    o => gen1_n7_cnot1_o);
  n882_o <= gen1_n7_cnot1_n879 (1);
  n883_o <= gen1_n7_cnot1_n879 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n884_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n885_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n886_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n887_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n888_o <= n886_o & n887_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n889_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n890_o <= n888_o & n889_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n891 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n890_o,
    o => gen1_n7_ccnot2_o);
  n894_o <= gen1_n7_ccnot2_n891 (2);
  n895_o <= gen1_n7_ccnot2_n891 (1);
  n896_o <= gen1_n7_ccnot2_n891 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n897_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n898_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n899_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n900_o <= n898_o & n899_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n901 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n900_o,
    o => gen1_n7_cnot2_o);
  n904_o <= gen1_n7_cnot2_n901 (1);
  n905_o <= gen1_n7_cnot2_n901 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n906_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n907_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n1303_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n1304_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n1305_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n908_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n909_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n910_o <= n908_o & n909_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n911_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n912_o <= n910_o & n911_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n913 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n912_o,
    o => gen1_n8_ccnot1_o);
  n916_o <= gen1_n8_ccnot1_n913 (2);
  n917_o <= gen1_n8_ccnot1_n913 (1);
  n918_o <= gen1_n8_ccnot1_n913 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n919_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n920_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n921_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n922_o <= n920_o & n921_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n923 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n922_o,
    o => gen1_n8_cnot1_o);
  n926_o <= gen1_n8_cnot1_n923 (1);
  n927_o <= gen1_n8_cnot1_n923 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n928_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n929_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n930_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n931_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n932_o <= n930_o & n931_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n933_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n934_o <= n932_o & n933_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n935 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n934_o,
    o => gen1_n8_ccnot2_o);
  n938_o <= gen1_n8_ccnot2_n935 (2);
  n939_o <= gen1_n8_ccnot2_n935 (1);
  n940_o <= gen1_n8_ccnot2_n935 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n941_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n942_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n943_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n944_o <= n942_o & n943_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n945 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n944_o,
    o => gen1_n8_cnot2_o);
  n948_o <= gen1_n8_cnot2_n945 (1);
  n949_o <= gen1_n8_cnot2_n945 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n950_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n951_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n1306_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n1307_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n1308_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n952_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n953_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n954_o <= n952_o & n953_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n955_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n956_o <= n954_o & n955_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n957 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n956_o,
    o => gen1_n9_ccnot1_o);
  n960_o <= gen1_n9_ccnot1_n957 (2);
  n961_o <= gen1_n9_ccnot1_n957 (1);
  n962_o <= gen1_n9_ccnot1_n957 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n963_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n964_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n965_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n966_o <= n964_o & n965_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n967 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n966_o,
    o => gen1_n9_cnot1_o);
  n970_o <= gen1_n9_cnot1_n967 (1);
  n971_o <= gen1_n9_cnot1_n967 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n972_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n973_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n974_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n975_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n976_o <= n974_o & n975_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n977_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n978_o <= n976_o & n977_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n979 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n978_o,
    o => gen1_n9_ccnot2_o);
  n982_o <= gen1_n9_ccnot2_n979 (2);
  n983_o <= gen1_n9_ccnot2_n979 (1);
  n984_o <= gen1_n9_ccnot2_n979 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n985_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n986_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n987_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n988_o <= n986_o & n987_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n989 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n988_o,
    o => gen1_n9_cnot2_o);
  n992_o <= gen1_n9_cnot2_n989 (1);
  n993_o <= gen1_n9_cnot2_n989 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n994_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n995_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n1309_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n1310_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n1311_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n996_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n997_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n998_o <= n996_o & n997_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n999_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1000_o <= n998_o & n999_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n1001 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n1000_o,
    o => gen1_n10_ccnot1_o);
  n1004_o <= gen1_n10_ccnot1_n1001 (2);
  n1005_o <= gen1_n10_ccnot1_n1001 (1);
  n1006_o <= gen1_n10_ccnot1_n1001 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1007_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1008_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1009_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1010_o <= n1008_o & n1009_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n1011 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n1010_o,
    o => gen1_n10_cnot1_o);
  n1014_o <= gen1_n10_cnot1_n1011 (1);
  n1015_o <= gen1_n10_cnot1_n1011 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1016_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1017_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1018_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1019_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1020_o <= n1018_o & n1019_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1021_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1022_o <= n1020_o & n1021_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n1023 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n1022_o,
    o => gen1_n10_ccnot2_o);
  n1026_o <= gen1_n10_ccnot2_n1023 (2);
  n1027_o <= gen1_n10_ccnot2_n1023 (1);
  n1028_o <= gen1_n10_ccnot2_n1023 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1029_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1030_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1031_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1032_o <= n1030_o & n1031_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n1033 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n1032_o,
    o => gen1_n10_cnot2_o);
  n1036_o <= gen1_n10_cnot2_n1033 (1);
  n1037_o <= gen1_n10_cnot2_n1033 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1038_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1039_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n1312_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n1313_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n1314_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1040_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1041_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1042_o <= n1040_o & n1041_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1043_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1044_o <= n1042_o & n1043_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n1045 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n1044_o,
    o => gen1_n11_ccnot1_o);
  n1048_o <= gen1_n11_ccnot1_n1045 (2);
  n1049_o <= gen1_n11_ccnot1_n1045 (1);
  n1050_o <= gen1_n11_ccnot1_n1045 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1051_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1052_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1053_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1054_o <= n1052_o & n1053_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n1055 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n1054_o,
    o => gen1_n11_cnot1_o);
  n1058_o <= gen1_n11_cnot1_n1055 (1);
  n1059_o <= gen1_n11_cnot1_n1055 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1060_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1061_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1062_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1063_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1064_o <= n1062_o & n1063_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1065_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1066_o <= n1064_o & n1065_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n1067 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n1066_o,
    o => gen1_n11_ccnot2_o);
  n1070_o <= gen1_n11_ccnot2_n1067 (2);
  n1071_o <= gen1_n11_ccnot2_n1067 (1);
  n1072_o <= gen1_n11_ccnot2_n1067 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1073_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1074_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1075_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1076_o <= n1074_o & n1075_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n1077 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n1076_o,
    o => gen1_n11_cnot2_o);
  n1080_o <= gen1_n11_cnot2_n1077 (1);
  n1081_o <= gen1_n11_cnot2_n1077 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1082_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1083_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n1315_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n1316_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n1317_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1084_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1085_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1086_o <= n1084_o & n1085_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1087_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1088_o <= n1086_o & n1087_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n1089 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n1088_o,
    o => gen1_n12_ccnot1_o);
  n1092_o <= gen1_n12_ccnot1_n1089 (2);
  n1093_o <= gen1_n12_ccnot1_n1089 (1);
  n1094_o <= gen1_n12_ccnot1_n1089 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1095_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1096_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1097_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1098_o <= n1096_o & n1097_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n1099 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n1098_o,
    o => gen1_n12_cnot1_o);
  n1102_o <= gen1_n12_cnot1_n1099 (1);
  n1103_o <= gen1_n12_cnot1_n1099 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1104_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1105_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1106_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1107_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1108_o <= n1106_o & n1107_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1109_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1110_o <= n1108_o & n1109_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n1111 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n1110_o,
    o => gen1_n12_ccnot2_o);
  n1114_o <= gen1_n12_ccnot2_n1111 (2);
  n1115_o <= gen1_n12_ccnot2_n1111 (1);
  n1116_o <= gen1_n12_ccnot2_n1111 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1117_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1118_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1119_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1120_o <= n1118_o & n1119_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n1121 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n1120_o,
    o => gen1_n12_cnot2_o);
  n1124_o <= gen1_n12_cnot2_n1121 (1);
  n1125_o <= gen1_n12_cnot2_n1121 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1126_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1127_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n1318_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n1319_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n1320_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1128_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1129_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1130_o <= n1128_o & n1129_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1131_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1132_o <= n1130_o & n1131_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n1133 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n1132_o,
    o => gen1_n13_ccnot1_o);
  n1136_o <= gen1_n13_ccnot1_n1133 (2);
  n1137_o <= gen1_n13_ccnot1_n1133 (1);
  n1138_o <= gen1_n13_ccnot1_n1133 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1139_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1140_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1141_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1142_o <= n1140_o & n1141_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n1143 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n1142_o,
    o => gen1_n13_cnot1_o);
  n1146_o <= gen1_n13_cnot1_n1143 (1);
  n1147_o <= gen1_n13_cnot1_n1143 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1148_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1149_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1150_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1151_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1152_o <= n1150_o & n1151_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1153_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1154_o <= n1152_o & n1153_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n1155 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n1154_o,
    o => gen1_n13_ccnot2_o);
  n1158_o <= gen1_n13_ccnot2_n1155 (2);
  n1159_o <= gen1_n13_ccnot2_n1155 (1);
  n1160_o <= gen1_n13_ccnot2_n1155 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1161_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1162_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1163_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1164_o <= n1162_o & n1163_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n1165 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n1164_o,
    o => gen1_n13_cnot2_o);
  n1168_o <= gen1_n13_cnot2_n1165 (1);
  n1169_o <= gen1_n13_cnot2_n1165 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1170_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1171_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n1321_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n1322_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n1323_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1172_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1173_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1174_o <= n1172_o & n1173_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1175_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1176_o <= n1174_o & n1175_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n1177 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n1176_o,
    o => gen1_n14_ccnot1_o);
  n1180_o <= gen1_n14_ccnot1_n1177 (2);
  n1181_o <= gen1_n14_ccnot1_n1177 (1);
  n1182_o <= gen1_n14_ccnot1_n1177 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1183_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1184_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1185_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1186_o <= n1184_o & n1185_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n1187 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n1186_o,
    o => gen1_n14_cnot1_o);
  n1190_o <= gen1_n14_cnot1_n1187 (1);
  n1191_o <= gen1_n14_cnot1_n1187 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1192_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1193_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1194_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1195_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1196_o <= n1194_o & n1195_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1197_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1198_o <= n1196_o & n1197_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n1199 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n1198_o,
    o => gen1_n14_ccnot2_o);
  n1202_o <= gen1_n14_ccnot2_n1199 (2);
  n1203_o <= gen1_n14_ccnot2_n1199 (1);
  n1204_o <= gen1_n14_ccnot2_n1199 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1205_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1206_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1207_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1208_o <= n1206_o & n1207_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n1209 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n1208_o,
    o => gen1_n14_cnot2_o);
  n1212_o <= gen1_n14_cnot2_n1209 (1);
  n1213_o <= gen1_n14_cnot2_n1209 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1214_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1215_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n1324_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n1325_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n1326_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1216_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1217_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1218_o <= n1216_o & n1217_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1219_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1220_o <= n1218_o & n1219_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n1221 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n1220_o,
    o => gen1_n15_ccnot1_o);
  n1224_o <= gen1_n15_ccnot1_n1221 (2);
  n1225_o <= gen1_n15_ccnot1_n1221 (1);
  n1226_o <= gen1_n15_ccnot1_n1221 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1227_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1228_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1229_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1230_o <= n1228_o & n1229_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n1231 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n1230_o,
    o => gen1_n15_cnot1_o);
  n1234_o <= gen1_n15_cnot1_n1231 (1);
  n1235_o <= gen1_n15_cnot1_n1231 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1236_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1237_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1238_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1239_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1240_o <= n1238_o & n1239_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1241_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1242_o <= n1240_o & n1241_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n1243 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n1242_o,
    o => gen1_n15_ccnot2_o);
  n1246_o <= gen1_n15_ccnot2_n1243 (2);
  n1247_o <= gen1_n15_ccnot2_n1243 (1);
  n1248_o <= gen1_n15_ccnot2_n1243 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1249_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1250_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1251_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1252_o <= n1250_o & n1251_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n1253 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n1252_o,
    o => gen1_n15_cnot2_o);
  n1256_o <= gen1_n15_cnot2_n1253 (1);
  n1257_o <= gen1_n15_cnot2_n1253 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1258_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1259_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1260_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1261_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1262_o <= n1260_o & n1261_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1263 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1262_o,
    o => cnoteb_o);
  n1266_o <= cnoteb_n1263 (1);
  n1267_o <= cnoteb_n1263 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1268_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1269_o <= n1268_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1270 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1269_o,
    o => cnotea_o);
  n1273_o <= cnotea_n1270 (1);
  n1274_o <= cnotea_n1270 (0);
  n1275_o <= n1273_o & a_s;
  n1276_o <= n1266_o & b_s;
  n1277_o <= n1274_o & s_s;
  n1278_o <= n1256_o & n1212_o & n1168_o & n1124_o & n1080_o & n1036_o & n992_o & n948_o & n904_o & n860_o & n816_o & n772_o & n728_o & n684_o & n640_o & n597_o;
  n1279_o <= n1258_o & n1214_o & n1170_o & n1126_o & n1082_o & n1038_o & n994_o & n950_o & n906_o & n862_o & n818_o & n774_o & n730_o & n686_o & n642_o & n598_o;
  n1280_o <= n1257_o & n1213_o & n1169_o & n1125_o & n1081_o & n1037_o & n993_o & n949_o & n905_o & n861_o & n817_o & n773_o & n729_o & n685_o & n641_o & n590_o;
  n1281_o <= n1259_o & n1215_o & n1171_o & n1127_o & n1083_o & n1039_o & n995_o & n951_o & n907_o & n863_o & n819_o & n775_o & n731_o & n687_o & n643_o & n599_o;
  n1282_o <= n610_o & n609_o & n608_o & n611_o;
  n1283_o <= n621_o & n619_o & n618_o & n620_o;
  n1284_o <= n632_o & n631_o & n633_o & n630_o;
  n1285_o <= n654_o & n653_o & n652_o & n655_o;
  n1286_o <= n665_o & n663_o & n662_o & n664_o;
  n1287_o <= n676_o & n675_o & n677_o & n674_o;
  n1288_o <= n698_o & n697_o & n696_o & n699_o;
  n1289_o <= n709_o & n707_o & n706_o & n708_o;
  n1290_o <= n720_o & n719_o & n721_o & n718_o;
  n1291_o <= n742_o & n741_o & n740_o & n743_o;
  n1292_o <= n753_o & n751_o & n750_o & n752_o;
  n1293_o <= n764_o & n763_o & n765_o & n762_o;
  n1294_o <= n786_o & n785_o & n784_o & n787_o;
  n1295_o <= n797_o & n795_o & n794_o & n796_o;
  n1296_o <= n808_o & n807_o & n809_o & n806_o;
  n1297_o <= n830_o & n829_o & n828_o & n831_o;
  n1298_o <= n841_o & n839_o & n838_o & n840_o;
  n1299_o <= n852_o & n851_o & n853_o & n850_o;
  n1300_o <= n874_o & n873_o & n872_o & n875_o;
  n1301_o <= n885_o & n883_o & n882_o & n884_o;
  n1302_o <= n896_o & n895_o & n897_o & n894_o;
  n1303_o <= n918_o & n917_o & n916_o & n919_o;
  n1304_o <= n929_o & n927_o & n926_o & n928_o;
  n1305_o <= n940_o & n939_o & n941_o & n938_o;
  n1306_o <= n962_o & n961_o & n960_o & n963_o;
  n1307_o <= n973_o & n971_o & n970_o & n972_o;
  n1308_o <= n984_o & n983_o & n985_o & n982_o;
  n1309_o <= n1006_o & n1005_o & n1004_o & n1007_o;
  n1310_o <= n1017_o & n1015_o & n1014_o & n1016_o;
  n1311_o <= n1028_o & n1027_o & n1029_o & n1026_o;
  n1312_o <= n1050_o & n1049_o & n1048_o & n1051_o;
  n1313_o <= n1061_o & n1059_o & n1058_o & n1060_o;
  n1314_o <= n1072_o & n1071_o & n1073_o & n1070_o;
  n1315_o <= n1094_o & n1093_o & n1092_o & n1095_o;
  n1316_o <= n1105_o & n1103_o & n1102_o & n1104_o;
  n1317_o <= n1116_o & n1115_o & n1117_o & n1114_o;
  n1318_o <= n1138_o & n1137_o & n1136_o & n1139_o;
  n1319_o <= n1149_o & n1147_o & n1146_o & n1148_o;
  n1320_o <= n1160_o & n1159_o & n1161_o & n1158_o;
  n1321_o <= n1182_o & n1181_o & n1180_o & n1183_o;
  n1322_o <= n1193_o & n1191_o & n1190_o & n1192_o;
  n1323_o <= n1204_o & n1203_o & n1205_o & n1202_o;
  n1324_o <= n1226_o & n1225_o & n1224_o & n1227_o;
  n1325_o <= n1237_o & n1235_o & n1234_o & n1236_o;
  n1326_o <= n1248_o & n1247_o & n1249_o & n1246_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_1 is
  port (
    w : in std_logic_vector (18 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (18 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_1;

architecture rtl of cordic_stage_16_1 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n468_o : std_logic_vector (16 downto 0);
  signal add1_n469 : std_logic_vector (16 downto 0);
  signal add1_n470 : std_logic_vector (16 downto 0);
  signal add1_n471 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n478_o : std_logic;
  signal addsub_n479 : std_logic;
  signal addsub_n480 : std_logic_vector (16 downto 0);
  signal addsub_n481 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n488_o : std_logic;
  signal cnotr1_n489 : std_logic;
  signal cnotr1_n490 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n495_o : std_logic;
  signal cnotr2_n496 : std_logic;
  signal cnotr2_n497 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal gen0_cnotr3_n504 : std_logic;
  signal gen0_cnotr3_n505 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n510_o : std_logic_vector (14 downto 0);
  signal n511_o : std_logic;
  signal n512_o : std_logic;
  signal gen0_cnotr4_n513 : std_logic;
  signal gen0_cnotr4_n514 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n519_o : std_logic_vector (14 downto 0);
  signal n520_o : std_logic;
  signal n521_o : std_logic_vector (15 downto 0);
  signal n522_o : std_logic;
  signal gen0_cnotr5_n523 : std_logic;
  signal gen0_cnotr5_n524 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n529_o : std_logic_vector (14 downto 0);
  signal n530_o : std_logic;
  signal n531_o : std_logic;
  signal n532_o : std_logic_vector (13 downto 0);
  signal n533_o : std_logic_vector (14 downto 0);
  signal add2_n534 : std_logic_vector (14 downto 0);
  signal add2_n535 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n540_o : std_logic;
  signal n541_o : std_logic;
  signal n542_o : std_logic;
  signal n543_o : std_logic;
  signal n544_o : std_logic;
  signal cnotr6_n545 : std_logic;
  signal cnotr6_n546 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n551_o : std_logic;
  signal n552_o : std_logic_vector (13 downto 0);
  signal cnotr7_n553 : std_logic;
  signal cnotr7_n554 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n559_o : std_logic;
  signal alut1_n560 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n563 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n566_o : std_logic_vector (18 downto 0);
  signal n567_o : std_logic_vector (14 downto 0);
  signal n568_o : std_logic_vector (16 downto 0);
  signal n569_o : std_logic_vector (16 downto 0);
  signal n570_o : std_logic_vector (16 downto 0);
  signal n571_o : std_logic_vector (5 downto 0);
begin
  g <= n566_o;
  a_out <= add2_n535;
  c_out <= n567_o;
  x_out <= add1_n471;
  y_out <= addsub_n481;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n469; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n568_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n569_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n490; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n470; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n497; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n570_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n571_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n560; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n546; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n534; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n563; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n514; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n533_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n468_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n469 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n470 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n471 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n468_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n478_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n479 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n480 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n481 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n478_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n488_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n489 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n490 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n488_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n495_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n496 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n497 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n495_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n502_o <= y (16);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n503_o <= w (18);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n504 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n505 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n502_o,
    i => n503_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n510_o <= y (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n511_o <= y_4 (15);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n512_o <= y_4 (16);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n513 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n514 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n511_o,
    i => n512_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n519_o <= y_4 (14 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n520_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n521_o <= n519_o & n520_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n522_o <= x_1 (16);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n523 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n524 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n522_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n529_o <= x_1 (15 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n530_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n531_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n532_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n533_o <= n531_o & n532_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n534 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n535 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n540_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n541_o <= not n540_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n542_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n543_o <= not n542_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n544_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n545 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n546 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n544_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n551_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n552_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n553 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n554 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n551_o,
    i => n552_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n559_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n560 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n563 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_1 port map (
    i => c_3,
    o => alut2_o);
  n566_o <= n530_o & addsub_n480 & cnotr7_n553;
  n567_o <= cnotr7_n554 & n559_o;
  n568_o <= gen0_cnotr5_n524 & gen0_cnotr5_n523 & n529_o;
  n569_o <= gen0_cnotr3_n505 & gen0_cnotr3_n504 & n510_o;
  n570_o <= gen0_cnotr4_n513 & n521_o;
  n571_o <= n543_o & addsub_n479 & cnotr6_n545 & n541_o & cnotr2_n496 & cnotr1_n489;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_16_0 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (14 downto 0);
    c : in std_logic_vector (14 downto 0);
    x : in std_logic_vector (16 downto 0);
    y : in std_logic_vector (16 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (14 downto 0);
    c_out : out std_logic_vector (14 downto 0);
    x_out : out std_logic_vector (16 downto 0);
    y_out : out std_logic_vector (16 downto 0));
end entity cordic_stage_16_0;

architecture rtl of cordic_stage_16_0 is
  signal x_1 : std_logic_vector (16 downto 0);
  signal x_2 : std_logic_vector (16 downto 0);
  signal y_1 : std_logic_vector (16 downto 0);
  signal y_2 : std_logic_vector (16 downto 0);
  signal y_3 : std_logic_vector (16 downto 0);
  signal y_4 : std_logic_vector (16 downto 0);
  signal y_5 : std_logic_vector (16 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (14 downto 0);
  signal c_2 : std_logic_vector (14 downto 0);
  signal c_3 : std_logic_vector (14 downto 0);
  signal c_4 : std_logic_vector (14 downto 0);
  signal a_cmb : std_logic_vector (14 downto 0);
  signal n389_o : std_logic_vector (16 downto 0);
  signal add1_n390 : std_logic_vector (16 downto 0);
  signal add1_n391 : std_logic_vector (16 downto 0);
  signal add1_n392 : std_logic_vector (16 downto 0);
  signal add1_a_out : std_logic_vector (16 downto 0);
  signal add1_b_out : std_logic_vector (16 downto 0);
  signal add1_s : std_logic_vector (16 downto 0);
  signal n399_o : std_logic;
  signal addsub_n400 : std_logic;
  signal addsub_n401 : std_logic_vector (16 downto 0);
  signal addsub_n402 : std_logic_vector (16 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (16 downto 0);
  signal addsub_s : std_logic_vector (16 downto 0);
  signal n409_o : std_logic;
  signal cnotr1_n410 : std_logic;
  signal cnotr1_n411 : std_logic_vector (16 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (16 downto 0);
  signal n416_o : std_logic;
  signal cnotr2_n417 : std_logic;
  signal cnotr2_n418 : std_logic_vector (16 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (16 downto 0);
  signal n423_o : std_logic;
  signal n424_o : std_logic_vector (13 downto 0);
  signal n425_o : std_logic_vector (14 downto 0);
  signal add2_n426 : std_logic_vector (14 downto 0);
  signal add2_n427 : std_logic_vector (14 downto 0);
  signal add2_a_out : std_logic_vector (14 downto 0);
  signal add2_s : std_logic_vector (14 downto 0);
  signal n432_o : std_logic;
  signal n433_o : std_logic;
  signal n434_o : std_logic;
  signal n435_o : std_logic;
  signal n436_o : std_logic;
  signal cnotr6_n437 : std_logic;
  signal cnotr6_n438 : std_logic_vector (14 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (14 downto 0);
  signal n443_o : std_logic;
  signal n444_o : std_logic_vector (13 downto 0);
  signal cnotr7_n445 : std_logic;
  signal cnotr7_n446 : std_logic_vector (13 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (13 downto 0);
  signal n451_o : std_logic;
  signal alut1_n452 : std_logic_vector (14 downto 0);
  signal alut1_o : std_logic_vector (14 downto 0);
  signal alut2_n455 : std_logic_vector (14 downto 0);
  signal alut2_o : std_logic_vector (14 downto 0);
  signal n458_o : std_logic_vector (17 downto 0);
  signal n459_o : std_logic_vector (14 downto 0);
  signal n460_o : std_logic_vector (5 downto 0);
begin
  g <= n458_o;
  a_out <= add2_n427;
  c_out <= n459_o;
  x_out <= add1_n392;
  y_out <= addsub_n402;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n390; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n411; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n391; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n418; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n460_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n452; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n438; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n426; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n455; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n425_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n389_o <= w (17 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n390 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n391 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n392 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_17 port map (
    a => x,
    b => y_2,
    w => n389_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n399_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n400 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n401 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n402 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_17 port map (
    ctrl => n399_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n409_o <= a (14);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n410 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n411 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_17 port map (
    ctrl => n409_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n416_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n417 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n418 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_17 port map (
    ctrl => n416_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n423_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n424_o <= a (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n425_o <= n423_o & n424_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n426 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n427 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_15 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n432_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n433_o <= not n432_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n434_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n435_o <= not n434_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n436_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n437 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n438 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_15 port map (
    ctrl => n436_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n443_o <= c_4 (14);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n444_o <= c_4 (13 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n445 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n446 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_14 port map (
    ctrl => n443_o,
    i => n444_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n451_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n452 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_15_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n455 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_15_0 port map (
    i => c_3,
    o => alut2_o);
  n458_o <= addsub_n401 & cnotr7_n445;
  n459_o <= cnotr7_n446 & n451_o;
  n460_o <= n435_o & addsub_n400 & cnotr6_n437 & n433_o & cnotr2_n417 & cnotr1_n410;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n379_o : std_logic;
  signal n380_o : std_logic;
  signal n381_o : std_logic;
  signal n382_o : std_logic;
  signal n383_o : std_logic_vector (1 downto 0);
begin
  o <= n383_o;
  -- vhdl_source/cnot.vhdl:24:17
  n379_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n380_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n381_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n382_o <= n380_o xor n381_o;
  n383_o <= n379_o & n382_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n242 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n245_o : std_logic;
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n250 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n253_o : std_logic;
  signal n254_o : std_logic;
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal n257_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n258 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n261_o : std_logic;
  signal n262_o : std_logic;
  signal n263_o : std_logic;
  signal n264_o : std_logic;
  signal n265_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n266 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n269_o : std_logic;
  signal n270_o : std_logic;
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n274 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n277_o : std_logic;
  signal n278_o : std_logic;
  signal n279_o : std_logic;
  signal n280_o : std_logic;
  signal n281_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n282 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n285_o : std_logic;
  signal n286_o : std_logic;
  signal n287_o : std_logic;
  signal n288_o : std_logic;
  signal n289_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n290 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n293_o : std_logic;
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal n297_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n298 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n301_o : std_logic;
  signal n302_o : std_logic;
  signal n303_o : std_logic;
  signal n304_o : std_logic;
  signal n305_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n306 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n309_o : std_logic;
  signal n310_o : std_logic;
  signal n311_o : std_logic;
  signal n312_o : std_logic;
  signal n313_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n314 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n317_o : std_logic;
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic;
  signal n321_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n322 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n325_o : std_logic;
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal n329_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n330 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n333_o : std_logic;
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n338 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n341_o : std_logic;
  signal n342_o : std_logic;
  signal n343_o : std_logic;
  signal n344_o : std_logic;
  signal n345_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n346 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic;
  signal n353_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n354 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n362 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n365_o : std_logic;
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal n369_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n370 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n373_o : std_logic;
  signal n374_o : std_logic;
  signal n375_o : std_logic;
  signal n376_o : std_logic_vector (16 downto 0);
  signal n377_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n375_o;
  o <= n376_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n377_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n239_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n240_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n241_o <= n239_o & n240_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n242 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n241_o,
    o => gen1_n0_cnot0_o);
  n245_o <= gen1_n0_cnot0_n242 (1);
  n246_o <= gen1_n0_cnot0_n242 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n247_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n248_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n249_o <= n247_o & n248_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n250 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n249_o,
    o => gen1_n1_cnot0_o);
  n253_o <= gen1_n1_cnot0_n250 (1);
  n254_o <= gen1_n1_cnot0_n250 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n255_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n256_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n257_o <= n255_o & n256_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n258 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n257_o,
    o => gen1_n2_cnot0_o);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n261_o <= gen1_n2_cnot0_n258 (1);
  n262_o <= gen1_n2_cnot0_n258 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n263_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n264_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n265_o <= n263_o & n264_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n266 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n265_o,
    o => gen1_n3_cnot0_o);
  n269_o <= gen1_n3_cnot0_n266 (1);
  n270_o <= gen1_n3_cnot0_n266 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n271_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n272_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n273_o <= n271_o & n272_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n274 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n273_o,
    o => gen1_n4_cnot0_o);
  n277_o <= gen1_n4_cnot0_n274 (1);
  n278_o <= gen1_n4_cnot0_n274 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n279_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n280_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n281_o <= n279_o & n280_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n282 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n281_o,
    o => gen1_n5_cnot0_o);
  n285_o <= gen1_n5_cnot0_n282 (1);
  n286_o <= gen1_n5_cnot0_n282 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n287_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n288_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n289_o <= n287_o & n288_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n290 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n289_o,
    o => gen1_n6_cnot0_o);
  n293_o <= gen1_n6_cnot0_n290 (1);
  n294_o <= gen1_n6_cnot0_n290 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n295_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n296_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n297_o <= n295_o & n296_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n298 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n297_o,
    o => gen1_n7_cnot0_o);
  n301_o <= gen1_n7_cnot0_n298 (1);
  n302_o <= gen1_n7_cnot0_n298 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n303_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n304_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n305_o <= n303_o & n304_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n306 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n305_o,
    o => gen1_n8_cnot0_o);
  n309_o <= gen1_n8_cnot0_n306 (1);
  n310_o <= gen1_n8_cnot0_n306 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n311_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n312_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n313_o <= n311_o & n312_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n314 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n313_o,
    o => gen1_n9_cnot0_o);
  n317_o <= gen1_n9_cnot0_n314 (1);
  n318_o <= gen1_n9_cnot0_n314 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n319_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n320_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n321_o <= n319_o & n320_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n322 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n321_o,
    o => gen1_n10_cnot0_o);
  n325_o <= gen1_n10_cnot0_n322 (1);
  n326_o <= gen1_n10_cnot0_n322 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n327_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n328_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n329_o <= n327_o & n328_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n330 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n329_o,
    o => gen1_n11_cnot0_o);
  n333_o <= gen1_n11_cnot0_n330 (1);
  n334_o <= gen1_n11_cnot0_n330 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n335_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n336_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n337_o <= n335_o & n336_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n338 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n337_o,
    o => gen1_n12_cnot0_o);
  n341_o <= gen1_n12_cnot0_n338 (1);
  n342_o <= gen1_n12_cnot0_n338 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n343_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n344_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n345_o <= n343_o & n344_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n346 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n345_o,
    o => gen1_n13_cnot0_o);
  n349_o <= gen1_n13_cnot0_n346 (1);
  n350_o <= gen1_n13_cnot0_n346 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n351_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n352_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n353_o <= n351_o & n352_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n354 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n353_o,
    o => gen1_n14_cnot0_o);
  n357_o <= gen1_n14_cnot0_n354 (1);
  n358_o <= gen1_n14_cnot0_n354 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n359_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n360_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n361_o <= n359_o & n360_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n362 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n361_o,
    o => gen1_n15_cnot0_o);
  n365_o <= gen1_n15_cnot0_n362 (1);
  n366_o <= gen1_n15_cnot0_n362 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n367_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n368_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n369_o <= n367_o & n368_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n370 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n369_o,
    o => gen1_n16_cnot0_o);
  n373_o <= gen1_n16_cnot0_n370 (1);
  n374_o <= gen1_n16_cnot0_n370 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n375_o <= ctrl_prop (17);
  n376_o <= n374_o & n366_o & n358_o & n350_o & n342_o & n334_o & n326_o & n318_o & n310_o & n302_o & n294_o & n286_o & n278_o & n270_o & n262_o & n254_o & n246_o;
  n377_o <= n373_o & n365_o & n357_o & n349_o & n341_o & n333_o & n325_o & n317_o & n309_o & n301_o & n293_o & n285_o & n277_o & n269_o & n261_o & n253_o & n245_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n122_o : std_logic;
  signal n123_o : std_logic;
  signal n124_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n125 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n128_o : std_logic;
  signal n129_o : std_logic;
  signal n130_o : std_logic;
  signal n131_o : std_logic;
  signal n132_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n133 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n136_o : std_logic;
  signal n137_o : std_logic;
  signal n138_o : std_logic;
  signal n139_o : std_logic;
  signal n140_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n141 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n144_o : std_logic;
  signal n145_o : std_logic;
  signal n146_o : std_logic;
  signal n147_o : std_logic;
  signal n148_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n149 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n152_o : std_logic;
  signal n153_o : std_logic;
  signal n154_o : std_logic;
  signal n155_o : std_logic;
  signal n156_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n157 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n160_o : std_logic;
  signal n161_o : std_logic;
  signal n162_o : std_logic;
  signal n163_o : std_logic;
  signal n164_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n165 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n168_o : std_logic;
  signal n169_o : std_logic;
  signal n170_o : std_logic;
  signal n171_o : std_logic;
  signal n172_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n173 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n176_o : std_logic;
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal n179_o : std_logic;
  signal n180_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n181 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n184_o : std_logic;
  signal n185_o : std_logic;
  signal n186_o : std_logic;
  signal n187_o : std_logic;
  signal n188_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n189 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n192_o : std_logic;
  signal n193_o : std_logic;
  signal n194_o : std_logic;
  signal n195_o : std_logic;
  signal n196_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n197 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n200_o : std_logic;
  signal n201_o : std_logic;
  signal n202_o : std_logic;
  signal n203_o : std_logic;
  signal n204_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n205 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n208_o : std_logic;
  signal n209_o : std_logic;
  signal n210_o : std_logic;
  signal n211_o : std_logic;
  signal n212_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n213 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n216_o : std_logic;
  signal n217_o : std_logic;
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n221 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n229 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n232_o : std_logic;
  signal n233_o : std_logic;
  signal n234_o : std_logic;
  signal n235_o : std_logic_vector (13 downto 0);
  signal n236_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n234_o;
  o <= n235_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n236_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n122_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n123_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n124_o <= n122_o & n123_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n125 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n124_o,
    o => gen1_n0_cnot0_o);
  -- vhdl_source/cordic.vhdl:23:16
  n128_o <= gen1_n0_cnot0_n125 (1);
  -- vhdl_source/cordic.vhdl:22:16
  n129_o <= gen1_n0_cnot0_n125 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n130_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n131_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n132_o <= n130_o & n131_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n133 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n132_o,
    o => gen1_n1_cnot0_o);
  n136_o <= gen1_n1_cnot0_n133 (1);
  n137_o <= gen1_n1_cnot0_n133 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n138_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n139_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n140_o <= n138_o & n139_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n141 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n140_o,
    o => gen1_n2_cnot0_o);
  n144_o <= gen1_n2_cnot0_n141 (1);
  n145_o <= gen1_n2_cnot0_n141 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n146_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n147_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n148_o <= n146_o & n147_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n149 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n148_o,
    o => gen1_n3_cnot0_o);
  n152_o <= gen1_n3_cnot0_n149 (1);
  n153_o <= gen1_n3_cnot0_n149 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n154_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n155_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n156_o <= n154_o & n155_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n157 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n156_o,
    o => gen1_n4_cnot0_o);
  n160_o <= gen1_n4_cnot0_n157 (1);
  n161_o <= gen1_n4_cnot0_n157 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n162_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n163_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n164_o <= n162_o & n163_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n165 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n164_o,
    o => gen1_n5_cnot0_o);
  n168_o <= gen1_n5_cnot0_n165 (1);
  n169_o <= gen1_n5_cnot0_n165 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n170_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n171_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n172_o <= n170_o & n171_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n173 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n172_o,
    o => gen1_n6_cnot0_o);
  n176_o <= gen1_n6_cnot0_n173 (1);
  n177_o <= gen1_n6_cnot0_n173 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n178_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n179_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n180_o <= n178_o & n179_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n181 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n180_o,
    o => gen1_n7_cnot0_o);
  n184_o <= gen1_n7_cnot0_n181 (1);
  n185_o <= gen1_n7_cnot0_n181 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n186_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n187_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n188_o <= n186_o & n187_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n189 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n188_o,
    o => gen1_n8_cnot0_o);
  n192_o <= gen1_n8_cnot0_n189 (1);
  n193_o <= gen1_n8_cnot0_n189 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n194_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n195_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n196_o <= n194_o & n195_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n197 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n196_o,
    o => gen1_n9_cnot0_o);
  n200_o <= gen1_n9_cnot0_n197 (1);
  n201_o <= gen1_n9_cnot0_n197 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n202_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n203_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n204_o <= n202_o & n203_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n205 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n204_o,
    o => gen1_n10_cnot0_o);
  n208_o <= gen1_n10_cnot0_n205 (1);
  n209_o <= gen1_n10_cnot0_n205 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n210_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n211_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n212_o <= n210_o & n211_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n213 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n212_o,
    o => gen1_n11_cnot0_o);
  n216_o <= gen1_n11_cnot0_n213 (1);
  n217_o <= gen1_n11_cnot0_n213 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n218_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n219_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n220_o <= n218_o & n219_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n221 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n220_o,
    o => gen1_n12_cnot0_o);
  n224_o <= gen1_n12_cnot0_n221 (1);
  n225_o <= gen1_n12_cnot0_n221 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n226_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n227_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n228_o <= n226_o & n227_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n229 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n228_o,
    o => gen1_n13_cnot0_o);
  n232_o <= gen1_n13_cnot0_n229 (1);
  n233_o <= gen1_n13_cnot0_n229 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n234_o <= ctrl_prop (14);
  n235_o <= n233_o & n225_o & n217_o & n209_o & n201_o & n193_o & n185_o & n177_o & n169_o & n161_o & n153_o & n145_o & n137_o & n129_o;
  n236_o <= n232_o & n224_o & n216_o & n208_o & n200_o & n192_o & n184_o & n176_o & n168_o & n160_o & n152_o & n144_o & n136_o & n128_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_16_2 is
  port (
    i : in std_logic_vector (15 downto 0);
    o : out std_logic_vector (15 downto 0));
end entity init_lookup_16_2;

architecture rtl of init_lookup_16_2 is
  signal n95_o : std_logic;
  signal n96_o : std_logic;
  signal n97_o : std_logic;
  signal n98_o : std_logic;
  signal n99_o : std_logic;
  signal n100_o : std_logic;
  signal n101_o : std_logic;
  signal n102_o : std_logic;
  signal n103_o : std_logic;
  signal n104_o : std_logic;
  signal n105_o : std_logic;
  signal n106_o : std_logic;
  signal n107_o : std_logic;
  signal n108_o : std_logic;
  signal n109_o : std_logic;
  signal n110_o : std_logic;
  signal n111_o : std_logic;
  signal n112_o : std_logic;
  signal n113_o : std_logic;
  signal n114_o : std_logic;
  signal n115_o : std_logic;
  signal n116_o : std_logic;
  signal n117_o : std_logic;
  signal n118_o : std_logic;
  signal n119_o : std_logic_vector (15 downto 0);
begin
  o <= n119_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n95_o <= i (15);
  -- vhdl_source/init_lookup.vhdl:51:44
  n96_o <= not n95_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n97_o <= i (14);
  -- vhdl_source/init_lookup.vhdl:53:45
  n98_o <= i (13);
  -- vhdl_source/init_lookup.vhdl:51:49
  n99_o <= i (12);
  -- vhdl_source/init_lookup.vhdl:51:44
  n100_o <= not n99_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n101_o <= i (11);
  -- vhdl_source/init_lookup.vhdl:51:44
  n102_o <= not n101_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n103_o <= i (10);
  -- vhdl_source/init_lookup.vhdl:51:44
  n104_o <= not n103_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n105_o <= i (9);
  -- vhdl_source/init_lookup.vhdl:51:49
  n106_o <= i (8);
  -- vhdl_source/init_lookup.vhdl:51:44
  n107_o <= not n106_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n108_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:53:45
  n109_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:53:45
  n110_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:49
  n111_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n112_o <= not n111_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n113_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:53:45
  n114_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:49
  n115_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:44
  n116_o <= not n115_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n117_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n118_o <= not n117_o;
  n119_o <= n96_o & n97_o & n98_o & n100_o & n102_o & n104_o & n105_o & n107_o & n108_o & n109_o & n110_o & n112_o & n113_o & n114_o & n116_o & n118_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (37 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (14 downto 0);
  signal wrap_X: std_logic_vector (16 downto 0);
  signal wrap_Y: std_logic_vector (16 downto 0);
  signal wrap_G: std_logic_vector (37 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (14 downto 0);
  signal wrap_X_OUT: std_logic_vector (16 downto 0);
  signal wrap_Y_OUT: std_logic_vector (16 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (44 downto 0);
  signal as : std_logic_vector (44 downto 0);
  signal a_map : std_logic_vector (14 downto 0);
  signal xs : std_logic_vector (50 downto 0);
  signal ys : std_logic_vector (50 downto 0);
  signal n5_o : std_logic_vector (15 downto 0);
  signal init_n6 : std_logic_vector (15 downto 0);
  signal init_o : std_logic_vector (15 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (13 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (13 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (13 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (16 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (16 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (16 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (16 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (16 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (16 downto 0);
  signal n41_o : std_logic_vector (14 downto 0);
  signal n42_o : std_logic_vector (17 downto 0);
  signal n43_o : std_logic_vector (14 downto 0);
  signal n44_o : std_logic_vector (14 downto 0);
  signal n45_o : std_logic_vector (16 downto 0);
  signal n46_o : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (18 downto 0);
  signal n63_o : std_logic_vector (14 downto 0);
  signal n64_o : std_logic_vector (14 downto 0);
  signal n65_o : std_logic_vector (16 downto 0);
  signal n66_o : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (18 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (14 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (16 downto 0);
  signal n83_o : std_logic_vector (37 downto 0);
  signal n85_o : std_logic_vector (16 downto 0);
  constant n86_o : std_logic_vector (14 downto 0) := (14 downto 0 => 'Z');
  signal n88_o : std_logic_vector (3 downto 0);
  signal n89_o : std_logic_vector (44 downto 0);
  signal n90_o : std_logic_vector (44 downto 0);
  signal n91_o : std_logic_vector (14 downto 0);
  signal n92_o : std_logic_vector (50 downto 0);
  signal n93_o : std_logic_vector (50 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n83_o;
  wrap_A_OUT <= n85_o;
  wrap_C_OUT <= n86_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n88_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n89_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n90_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n91_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n92_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n93_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (15 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_16_2 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (16);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (14);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (13 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_14 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (16);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (15);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (50 downto 34);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_17 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (50 downto 34);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_17 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (18 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (14 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (14 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (16 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (16 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_16_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (37 downto 19);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (29 downto 15);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (29 downto 15);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (33 downto 17);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (33 downto 17);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_16_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  n83_o <= gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n85_o <= n31_o & cnotrx_n35 & (14 downto 0 => 'Z');
  n88_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n89_o <= gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n90_o <= gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n91_o <= n18_o & cnotr1_n13;
  n92_o <= gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n93_o <= gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
