{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749022495438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749022495438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 15:34:52 2025 " "Processing started: Wed Jun 04 15:34:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749022495438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749022495438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3 -c DE2_115 " "Command: quartus_sta Lab3 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749022495438 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1749022495563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1749022495782 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749022495837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1749022495837 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1749022496228 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496306 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496306 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1749022496306 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1749022496306 ""}
{ "Info" "ISTA_SDC_FOUND" "Altpll/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Altpll/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1749022496337 ""}
{ "Info" "ISTA_SDC_FOUND" "src/DE2_115/DE2_115.sdc " "Reading SDC File: 'src/DE2_115/DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1749022496337 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496337 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{pll0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{pll0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496337 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1749022496337 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Node: Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] is being clocked by Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1749022496353 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1749022496353 "|DE2_115|Top:top0|AudDSP:dsp|get_data_counter_r[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496587 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1749022496587 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1749022496603 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022496650 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022496665 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022496665 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022496665 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1749022496681 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1749022496681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.316 " "Worst-case setup slack is -6.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.316            -484.476 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -6.316            -484.476 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.914             -83.919 AUD_BCLK  " "   -2.914             -83.919 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.496               0.000 altera_reserved_tck  " "   43.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.736               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   79.736               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022496681 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022496697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.374 " "Worst-case hold slack is -0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.374              -0.738 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -0.374              -0.738 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.404               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 AUD_BCLK  " "    0.440               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022496697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.635 " "Worst-case recovery slack is 48.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.635               0.000 altera_reserved_tck  " "   48.635               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022496697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.968 " "Worst-case removal slack is 0.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.968               0.000 altera_reserved_tck  " "    0.968               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.819 " "Worst-case minimum pulse width slack is 9.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.148               0.000 AUD_BCLK  " "   41.148               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.365               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.365               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490               0.000 altera_reserved_tck  " "   49.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.708               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.708               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022496712 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022500006 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1749022500021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1749022500053 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1749022500593 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Node: Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] is being clocked by Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1749022500718 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1749022500718 "|DE2_115|Top:top0|AudDSP:dsp|get_data_counter_r[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500734 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022500765 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022500780 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1749022500780 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1749022500780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.715 " "Worst-case setup slack is -5.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.715            -438.163 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -5.715            -438.163 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.801             -80.455 AUD_BCLK  " "   -2.801             -80.455 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.181               0.000 altera_reserved_tck  " "   44.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   80.014               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   80.014               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022500780 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022500796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.354 " "Worst-case hold slack is -0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.354              -0.699 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -0.354              -0.699 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.356               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 AUD_BCLK  " "    0.387               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022500796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.867 " "Worst-case recovery slack is 48.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.867               0.000 altera_reserved_tck  " "   48.867               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022500812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.872 " "Worst-case removal slack is 0.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872               0.000 altera_reserved_tck  " "    0.872               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022500812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.799 " "Worst-case minimum pulse width slack is 9.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.227               0.000 AUD_BCLK  " "   41.227               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.357               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.357               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.401               0.000 altera_reserved_tck  " "   49.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.711               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.711               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022500827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022500827 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022504064 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1749022504080 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Node: Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\] " "Latch Top:top0\|AudDSP:dsp\|sram_data_next_w\[0\] is being clocked by Top:top0\|AudDSP:dsp\|get_data_counter_r\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1749022504392 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1749022504392 "|DE2_115|Top:top0|AudDSP:dsp|get_data_counter_r[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504408 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022504408 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022504408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1749022504423 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1749022504423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.216 " "Worst-case setup slack is -3.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.216            -251.762 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -3.216            -251.762 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.554             -46.556 AUD_BCLK  " "   -1.554             -46.556 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.062               0.000 altera_reserved_tck  " "   47.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   81.459               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "   81.459               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022504435 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "AUD_BCLK pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " "The launch and latch times for the relationship between source clock: AUD_BCLK and destination clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022504446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.176 " "Worst-case hold slack is -0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176              -0.346 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   -0.176              -0.346 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    0.183               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 AUD_BCLK  " "    0.201               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022504453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.680 " "Worst-case recovery slack is 49.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.680               0.000 altera_reserved_tck  " "   49.680               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022504467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.472 " "Worst-case removal slack is 0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 altera_reserved_tck  " "    0.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022504478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.400 " "Worst-case minimum pulse width slack is 9.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.614               0.000 AUD_BCLK  " "   40.614               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.417               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   41.417               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.286               0.000 altera_reserved_tck  " "   49.286               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.780               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\]  " " 4999.780               0.000 pll0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1749022504489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1749022504489 ""}
{ "Warning" "WSTA_LAUNCH_LATCH_OVERFLOW" "pll0\|altpll_0\|sd1\|pll7\|clk\[0\] AUD_BCLK " "The launch and latch times for the relationship between source clock: pll0\|altpll_0\|sd1\|pll7\|clk\[0\] and destination clock: AUD_BCLK are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." {  } {  } 0 332009 "The launch and latch times for the relationship between source clock: %1!s! and destination clock: %2!s! are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0." 0 0 "Quartus II" 0 -1 1749022507890 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1749022508648 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1749022508664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4992 " "Peak virtual memory: 4992 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749022508898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 15:35:08 2025 " "Processing ended: Wed Jun 04 15:35:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749022508898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749022508898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749022508898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749022508898 ""}
