
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: prog_reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_15_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.08    0.57    0.07 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net376 (net)
                  0.08    0.00    0.07 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.31 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net374 (net)
                  0.05    0.00    0.31 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.24    0.56 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net377 (net)
                  0.06    0.00    0.56 ^ input99/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.08    0.64 ^ input99/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net99 (net)
                  0.05    0.00    0.64 ^ hold5/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.16    0.81 ^ hold5/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net378 (net)
                  0.17    0.00    0.81 ^ hold2/A (sky130_fd_sc_hd__buf_12)
                  0.64    0.43    1.24 ^ hold2/X (sky130_fd_sc_hd__buf_12)
   172    0.58                           net375 (net)
                  0.65    0.02    1.26 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_15_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.26   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.24    0.61 ^ clkbuf_3_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_2__leaf_prog_clk (net)
                  0.13    0.01    0.62 ^ clkbuf_leaf_46_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.79 ^ clkbuf_leaf_46_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_46_prog_clk (net)
                  0.05    0.00    0.79 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_15_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.89   clock uncertainty
                          0.00    0.89   clock reconvergence pessimism
                          0.49    1.38   library removal time
                                  1.38   data required time
-----------------------------------------------------------------------------
                                  1.38   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                 -0.12   slack (VIOLATED)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_14_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.08    0.57    0.07 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net376 (net)
                  0.08    0.00    0.07 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.31 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net374 (net)
                  0.05    0.00    0.31 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.24    0.56 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net377 (net)
                  0.06    0.00    0.56 ^ input99/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.08    0.64 ^ input99/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net99 (net)
                  0.05    0.00    0.64 ^ hold5/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.16    0.81 ^ hold5/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net378 (net)
                  0.17    0.00    0.81 ^ hold2/A (sky130_fd_sc_hd__buf_12)
                  0.64    0.43    1.24 ^ hold2/X (sky130_fd_sc_hd__buf_12)
   172    0.58                           net375 (net)
                  0.65    0.02    1.26 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_14_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.26   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.24    0.61 ^ clkbuf_3_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_2__leaf_prog_clk (net)
                  0.13    0.01    0.62 ^ clkbuf_leaf_46_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.79 ^ clkbuf_leaf_46_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_46_prog_clk (net)
                  0.05    0.00    0.79 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_14_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.89   clock uncertainty
                          0.00    0.89   clock reconvergence pessimism
                          0.49    1.38   library removal time
                                  1.38   data required time
-----------------------------------------------------------------------------
                                  1.38   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                 -0.12   slack (VIOLATED)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_13_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.08    0.57    0.07 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net376 (net)
                  0.08    0.00    0.07 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.31 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net374 (net)
                  0.05    0.00    0.31 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.24    0.56 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net377 (net)
                  0.06    0.00    0.56 ^ input99/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.08    0.64 ^ input99/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net99 (net)
                  0.05    0.00    0.64 ^ hold5/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.16    0.81 ^ hold5/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net378 (net)
                  0.17    0.00    0.81 ^ hold2/A (sky130_fd_sc_hd__buf_12)
                  0.64    0.43    1.24 ^ hold2/X (sky130_fd_sc_hd__buf_12)
   172    0.58                           net375 (net)
                  0.65    0.03    1.26 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_13_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.26   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.24    0.61 ^ clkbuf_3_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_2__leaf_prog_clk (net)
                  0.13    0.01    0.62 ^ clkbuf_leaf_46_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.79 ^ clkbuf_leaf_46_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_46_prog_clk (net)
                  0.05    0.00    0.79 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_13_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.89   clock uncertainty
                          0.00    0.89   clock reconvergence pessimism
                          0.49    1.38   library removal time
                                  1.38   data required time
-----------------------------------------------------------------------------
                                  1.38   data required time
                                 -1.26   data arrival time
-----------------------------------------------------------------------------
                                 -0.11   slack (VIOLATED)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_12_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.08    0.57    0.07 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net376 (net)
                  0.08    0.00    0.07 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.31 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net374 (net)
                  0.05    0.00    0.31 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.24    0.56 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net377 (net)
                  0.06    0.00    0.56 ^ input99/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.08    0.64 ^ input99/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net99 (net)
                  0.05    0.00    0.64 ^ hold5/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.16    0.81 ^ hold5/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net378 (net)
                  0.17    0.00    0.81 ^ hold2/A (sky130_fd_sc_hd__buf_12)
                  0.64    0.43    1.24 ^ hold2/X (sky130_fd_sc_hd__buf_12)
   172    0.58                           net375 (net)
                  0.65    0.03    1.27 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_12_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.27   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.24    0.61 ^ clkbuf_3_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_2__leaf_prog_clk (net)
                  0.13    0.01    0.62 ^ clkbuf_leaf_46_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.79 ^ clkbuf_leaf_46_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_46_prog_clk (net)
                  0.05    0.00    0.79 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_12_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.89   clock uncertainty
                          0.00    0.89   clock reconvergence pessimism
                          0.49    1.38   library removal time
                                  1.38   data required time
-----------------------------------------------------------------------------
                                  1.38   data required time
                                 -1.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.11   slack (VIOLATED)


Startpoint: prog_reset (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_11_
          (removal check against rising-edge clock prog_clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 ^ input external delay
                  0.50    0.00   -0.50 ^ prog_reset (in)
     2    0.01                           prog_reset (net)
                  0.50    0.00   -0.50 ^ hold3/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.08    0.57    0.07 ^ hold3/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net376 (net)
                  0.08    0.00    0.07 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.24    0.31 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net374 (net)
                  0.05    0.00    0.31 ^ hold4/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.06    0.24    0.56 ^ hold4/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net377 (net)
                  0.06    0.00    0.56 ^ input99/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.08    0.64 ^ input99/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net99 (net)
                  0.05    0.00    0.64 ^ hold5/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.16    0.81 ^ hold5/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net378 (net)
                  0.17    0.00    0.81 ^ hold2/A (sky130_fd_sc_hd__buf_12)
                  0.64    0.43    1.24 ^ hold2/X (sky130_fd_sc_hd__buf_12)
   172    0.58                           net375 (net)
                  0.65    0.04    1.28 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_11_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_2__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.13    0.24    0.61 ^ clkbuf_3_2__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_2__leaf_prog_clk (net)
                  0.13    0.01    0.62 ^ clkbuf_leaf_46_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.79 ^ clkbuf_leaf_46_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_46_prog_clk (net)
                  0.05    0.00    0.79 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_11_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.89   clock uncertainty
                          0.00    0.89   clock reconvergence pessimism
                          0.49    1.38   library removal time
                                  1.38   data required time
-----------------------------------------------------------------------------
                                  1.38   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold21/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.60    0.10 v hold21/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net394 (net)
                  0.10    0.00    0.10 v input102/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.14    0.23 v input102/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net102 (net)
                  0.03    0.00    0.23 v hold22/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.16    0.39 v hold22/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net395 (net)
                  0.11    0.01    0.40 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_2)
                                  0.40   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.06    0.00    0.26 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    0.42 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.05                           clknet_1_0__leaf_clk0 (net)
                  0.06    0.00    0.42 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_7.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_2)
                          0.10    0.52   clock uncertainty
                          0.00    0.52   clock reconvergence pessimism
                         -0.23    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold21/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.60    0.10 v hold21/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net394 (net)
                  0.10    0.00    0.10 v input102/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.14    0.23 v input102/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net102 (net)
                  0.03    0.00    0.23 v hold22/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.16    0.39 v hold22/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net395 (net)
                  0.11    0.02    0.41 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.41   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.06    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.43 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.06                           clknet_1_1__leaf_clk0 (net)
                  0.08    0.00    0.43 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                         -0.24    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold21/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.60    0.10 v hold21/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net394 (net)
                  0.10    0.00    0.10 v input102/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.14    0.23 v input102/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net102 (net)
                  0.03    0.00    0.23 v hold22/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.16    0.39 v hold22/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net395 (net)
                  0.10    0.01    0.40 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.40   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.06    0.00    0.26 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    0.42 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.05                           clknet_1_0__leaf_clk0 (net)
                  0.06    0.00    0.42 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.52   clock uncertainty
                          0.00    0.52   clock reconvergence pessimism
                         -0.24    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold21/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.60    0.10 v hold21/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net394 (net)
                  0.10    0.00    0.10 v input102/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.14    0.23 v input102/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net102 (net)
                  0.03    0.00    0.23 v hold22/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.16    0.39 v hold22/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net395 (net)
                  0.10    0.01    0.40 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.40   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.06    0.00    0.26 ^ clkbuf_1_0__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    0.42 ^ clkbuf_1_0__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.05                           clknet_1_0__leaf_clk0 (net)
                  0.06    0.00    0.42 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_6.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.52   clock uncertainty
                          0.00    0.52   clock reconvergence pessimism
                         -0.24    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)


Startpoint: test_enable (input port clocked by clk0)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_
          (rising edge-triggered flip-flop clocked by clk0)
Path Group: clk0
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v test_enable (in)
     2    0.01                           test_enable (net)
                  0.50    0.00   -0.50 v hold21/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.60    0.10 v hold21/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net394 (net)
                  0.10    0.00    0.10 v input102/A (sky130_fd_sc_hd__buf_6)
                  0.03    0.14    0.23 v input102/X (sky130_fd_sc_hd__buf_6)
     1    0.01                           net102 (net)
                  0.03    0.00    0.23 v hold22/A (sky130_fd_sc_hd__buf_8)
                  0.10    0.16    0.39 v hold22/X (sky130_fd_sc_hd__buf_8)
    32    0.14                           net395 (net)
                  0.11    0.02    0.41 v grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/SCE (sky130_fd_sc_hd__sdfrtp_1)
                                  0.41   data arrival time

                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ clk0 (in)
     2    0.03                           clk0 (net)
                  0.50    0.00    0.00 ^ clkbuf_0_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.26    0.26 ^ clkbuf_0_clk0/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk0 (net)
                  0.06    0.00    0.26 ^ clkbuf_1_1__f_clk0/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    0.43 ^ clkbuf_1_1__f_clk0/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.06                           clknet_1_1__leaf_clk0 (net)
                  0.08    0.00    0.43 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0.sky130_fd_sc_hd__sdfrtp_1_0_/CLK (sky130_fd_sc_hd__sdfrtp_1)
                          0.10    0.53   clock uncertainty
                          0.00    0.53   clock reconvergence pessimism
                         -0.24    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)


Startpoint: ccff_head_1 (input port clocked by clk0)
Endpoint: cby_8__1_.grid_io_right_right_9__8_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v ccff_head_1 (in)
     2    0.01                           ccff_head_1 (net)
                  0.50    0.00   -0.50 v hold56/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.36   -0.14 v hold56/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net429 (net)
                  0.04    0.00   -0.14 v hold14/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.23    0.09 v hold14/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net387 (net)
                  0.04    0.00    0.09 v hold57/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.23    0.32 v hold57/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net430 (net)
                  0.05    0.00    0.32 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.11    0.43 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    0.43 v hold15/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.10    0.45    0.89 v hold15/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net388 (net)
                  0.10    0.00    0.89 v cby_8__1_.grid_io_right_right_9__8_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.89   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_0__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.12    0.24    0.61 ^ clkbuf_3_0__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.11                           clknet_3_0__leaf_prog_clk (net)
                  0.12    0.00    0.61 ^ clkbuf_leaf_61_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.18    0.78 ^ clkbuf_leaf_61_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.04                           clknet_leaf_61_prog_clk (net)
                  0.06    0.00    0.79 ^ cby_8__1_.grid_io_right_right_9__8_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.10    0.89   clock uncertainty
                          0.00    0.89   clock reconvergence pessimism
                         -0.06    0.82   library hold time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)


Startpoint: ccff_head_2 (input port clocked by clk0)
Endpoint: sb_8__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v ccff_head_2 (in)
     2    0.01                           ccff_head_2 (net)
                  0.50    0.00   -0.50 v hold52/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.37   -0.13 v hold52/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net425 (net)
                  0.05    0.00   -0.13 v hold6/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.14    0.48    0.34 v hold6/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     2    0.02                           net379 (net)
                  0.14    0.00    0.34 v hold53/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.28    0.62 v hold53/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net426 (net)
                  0.05    0.00    0.62 v input3/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.11    0.73 v input3/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net3 (net)
                  0.05    0.00    0.73 v hold7/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.24    0.97 v hold7/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net380 (net)
                  0.04    0.00    0.97 v sb_8__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.97   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_7__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.26    0.62 ^ clkbuf_3_7__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    20    0.14                           clknet_3_7__leaf_prog_clk (net)
                  0.15    0.01    0.63 ^ clkbuf_leaf_31_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.18    0.82 ^ clkbuf_leaf_31_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_31_prog_clk (net)
                  0.06    0.00    0.82 ^ sb_8__1_.mem_top_track_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.92   clock uncertainty
                          0.00    0.92   clock reconvergence pessimism
                         -0.04    0.87   library hold time
                                  0.87   data required time
-----------------------------------------------------------------------------
                                  0.87   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)


Startpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.33 ^ clkbuf_3_7__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.24    0.56 ^ clkbuf_3_7__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    20    0.14                           clknet_3_7__leaf_prog_clk (net)
                  0.15    0.01    0.57 ^ clkbuf_leaf_33_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.72 ^ clkbuf_leaf_33_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_33_prog_clk (net)
                  0.04    0.00    0.72 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.07    0.32    1.04 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_0_.frac_lut4_mux_0_.in[1] (net)
                  0.07    0.00    1.04 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.04   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_7__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.26    0.62 ^ clkbuf_3_7__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    20    0.14                           clknet_3_7__leaf_prog_clk (net)
                  0.15    0.01    0.63 ^ clkbuf_leaf_32_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.18    0.81 ^ clkbuf_leaf_32_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_leaf_32_prog_clk (net)
                  0.06    0.00    0.81 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_3.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.91   clock uncertainty
                         -0.06    0.85   clock reconvergence pessimism
                         -0.04    0.82   library hold time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_2_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.33 ^ clkbuf_3_7__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.24    0.56 ^ clkbuf_3_7__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    20    0.14                           clknet_3_7__leaf_prog_clk (net)
                  0.15    0.01    0.57 ^ clkbuf_leaf_33_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.72 ^ clkbuf_leaf_33_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_33_prog_clk (net)
                  0.04    0.00    0.72 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.07    0.32    1.04 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_0_.frac_lut4_mux_0_.in[1] (net)
                  0.07    0.00    1.04 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_2_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.04   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_7__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.26    0.62 ^ clkbuf_3_7__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    20    0.14                           clknet_3_7__leaf_prog_clk (net)
                  0.15    0.01    0.63 ^ clkbuf_leaf_32_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.18    0.81 ^ clkbuf_leaf_32_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.03                           clknet_leaf_32_prog_clk (net)
                  0.06    0.00    0.81 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_2_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.91   clock uncertainty
                         -0.06    0.85   clock reconvergence pessimism
                         -0.04    0.82   library hold time
                                  0.82   data required time
-----------------------------------------------------------------------------
                                  0.82   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)


Startpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_6_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_7_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.32    0.32 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.33 ^ clkbuf_3_6__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.11    0.21    0.54 ^ clkbuf_3_6__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.09                           clknet_3_6__leaf_prog_clk (net)
                  0.11    0.00    0.54 ^ clkbuf_leaf_35_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14    0.68 ^ clkbuf_leaf_35_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
     8    0.02                           clknet_leaf_35_prog_clk (net)
                  0.04    0.00    0.69 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.33    1.01 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_6_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_0_.frac_lut4_mux_0_.in[6] (net)
                  0.08    0.00    1.01 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_7_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.01   data arrival time

                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.04                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.16    0.35    0.36 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    16    0.15                           clknet_0_prog_clk (net)
                  0.16    0.01    0.36 ^ clkbuf_3_6__f_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.11    0.23    0.59 ^ clkbuf_3_6__f_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    14    0.09                           clknet_3_6__leaf_prog_clk (net)
                  0.11    0.00    0.60 ^ clkbuf_leaf_36_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.17    0.77 ^ clkbuf_leaf_36_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    12    0.04                           clknet_leaf_36_prog_clk (net)
                  0.06    0.00    0.77 ^ grid_clb_8__1_.logical_tile_clb_mode_clb__0.logical_tile_clb_mode_default__fle_4.logical_tile_clb_mode_default__fle_mode_physical__fabric_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0.logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4_0.frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_7_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.10    0.87   clock uncertainty
                         -0.06    0.81   clock reconvergence pessimism
                         -0.04    0.77   library hold time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)


