

================================================================
== Vitis HLS Report for 'scaled_fixed2ieee_63_1_Pipeline_2'
================================================================
* Date:           Wed Jul  9 04:19:50 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.813 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  40.000 ns|  40.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.81>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%out_bits_0_21 = alloca i32 1"   --->   Operation 5 'alloca' 'out_bits_0_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_bits_1_2 = alloca i32 1"   --->   Operation 6 'alloca' 'out_bits_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_bits_2_2 = alloca i32 1"   --->   Operation 7 'alloca' 'out_bits_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_val_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %in_val"   --->   Operation 8 'read' 'in_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_bits_0_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_0_1_reload"   --->   Operation 9 'read' 'out_bits_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_bits_1_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_1_1_reload"   --->   Operation 10 'read' 'out_bits_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_bits_2_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_bits_2_1_reload"   --->   Operation 11 'read' 'out_bits_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %out_bits_2_1_reload_read, i32 %out_bits_2_2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %out_bits_1_1_reload_read, i32 %out_bits_1_2"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %out_bits_0_1_reload_read, i32 %out_bits_0_21"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln401 = store i2 0, i2 %i" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401]   --->   Operation 15 'store' 'store_ln401' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401]   --->   Operation 17 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.43ns)   --->   "%icmp_ln401 = icmp_eq  i2 %i_2, i2 3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401]   --->   Operation 18 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.43ns)   --->   "%i_3 = add i2 %i_2, i2 1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401]   --->   Operation 19 'add' 'i_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln401 = br i1 %icmp_ln401, void %for.inc.split, void %for.end.exitStub" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401]   --->   Operation 20 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln401 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401]   --->   Operation 21 'specpipeline' 'specpipeline_ln401' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln401 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln401' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %i_2, i4 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%sub_ln404 = sub i6 47, i6 %shl_ln" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:404]   --->   Operation 24 'sub' 'sub_ln404' <Predicate = (!icmp_ln401)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%sub_ln403 = sub i6 62, i6 %shl_ln" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 25 'sub' 'sub_ln403' <Predicate = (!icmp_ln401)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%icmp_ln403 = icmp_ugt  i6 %sub_ln404, i6 %sub_ln403" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 26 'icmp' 'icmp_ln403' <Predicate = (!icmp_ln401)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln403)   --->   "%tmp = partselect i63 @llvm.part.select.i63, i63 %in_val_read, i32 62, i32 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%sub_ln403_1 = sub i6 %sub_ln404, i6 %sub_ln403" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 28 'sub' 'sub_ln403_1' <Predicate = (!icmp_ln401)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%sub_ln403_2 = sub i6 62, i6 %sub_ln404" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 29 'sub' 'sub_ln403_2' <Predicate = (!icmp_ln401)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%sub_ln403_3 = sub i6 %sub_ln403, i6 %sub_ln404" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 30 'sub' 'sub_ln403_3' <Predicate = (!icmp_ln401)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node sub_ln403_4)   --->   "%select_ln403 = select i1 %icmp_ln403, i6 %sub_ln403_1, i6 %sub_ln403_3" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 31 'select' 'select_ln403' <Predicate = (!icmp_ln401)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln403)   --->   "%select_ln403_1 = select i1 %icmp_ln403, i63 %tmp, i63 %in_val_read" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 32 'select' 'select_ln403_1' <Predicate = (!icmp_ln401)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln403)   --->   "%select_ln403_2 = select i1 %icmp_ln403, i6 %sub_ln403_2, i6 %sub_ln404" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 33 'select' 'select_ln403_2' <Predicate = (!icmp_ln401)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.70ns) (out node of the LUT)   --->   "%sub_ln403_4 = sub i6 62, i6 %select_ln403" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 34 'sub' 'sub_ln403_4' <Predicate = (!icmp_ln401)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln403)   --->   "%zext_ln403 = zext i6 %select_ln403_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 35 'zext' 'zext_ln403' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln403_1 = zext i6 %sub_ln403_4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 36 'zext' 'zext_ln403_1' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.09ns) (out node of the LUT)   --->   "%lshr_ln403 = lshr i63 %select_ln403_1, i63 %zext_ln403" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 37 'lshr' 'lshr_ln403' <Predicate = (!icmp_ln401)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln403 = trunc i63 %lshr_ln403" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 38 'trunc' 'trunc_ln403' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.62ns)   --->   "%lshr_ln403_1 = lshr i63 9223372036854775807, i63 %zext_ln403_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 39 'lshr' 'lshr_ln403_1' <Predicate = (!icmp_ln401)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln403_1 = trunc i63 %lshr_ln403_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 40 'trunc' 'trunc_ln403_1' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.29ns)   --->   "%and_ln403 = and i16 %trunc_ln403, i16 %trunc_ln403_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403]   --->   Operation 41 'and' 'and_ln403' <Predicate = (!icmp_ln401)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%out_bits_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %and_ln403, i16 32768" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:405]   --->   Operation 42 'bitconcatenate' 'out_bits_1' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.66ns)   --->   "%switch_ln405 = switch i2 %i_2, void %branch2, i2 0, void %for.inc.split.for.inc.split13_crit_edge, i2 1, void %for.inc.split.for.inc.split13_crit_edge12" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:405]   --->   Operation 43 'switch' 'switch_ln405' <Predicate = (!icmp_ln401)> <Delay = 0.66>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln405 = store i32 %out_bits_1, i32 %out_bits_1_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:405]   --->   Operation 44 'store' 'store_ln405' <Predicate = (!icmp_ln401 & i_2 == 1)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln405 = br void %for.inc.split13" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:405]   --->   Operation 45 'br' 'br_ln405' <Predicate = (!icmp_ln401 & i_2 == 1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln405 = store i32 %out_bits_1, i32 %out_bits_0_21" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:405]   --->   Operation 46 'store' 'store_ln405' <Predicate = (!icmp_ln401 & i_2 == 0)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln405 = br void %for.inc.split13" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:405]   --->   Operation 47 'br' 'br_ln405' <Predicate = (!icmp_ln401 & i_2 == 0)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln405 = store i32 %out_bits_1, i32 %out_bits_2_2" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:405]   --->   Operation 48 'store' 'store_ln405' <Predicate = (!icmp_ln401 & i_2 != 0 & i_2 != 1)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln405 = br void %for.inc.split13" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:405]   --->   Operation 49 'br' 'br_ln405' <Predicate = (!icmp_ln401 & i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln401 = store i2 %i_3, i2 %i" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401]   --->   Operation 50 'store' 'store_ln401' <Predicate = (!icmp_ln401)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln401 = br void %for.inc" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401]   --->   Operation 51 'br' 'br_ln401' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%out_bits_0_21_load = load i32 %out_bits_0_21"   --->   Operation 52 'load' 'out_bits_0_21_load' <Predicate = (icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%out_bits_1_2_load = load i32 %out_bits_1_2"   --->   Operation 53 'load' 'out_bits_1_2_load' <Predicate = (icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%out_bits_2_2_load = load i32 %out_bits_2_2"   --->   Operation 54 'load' 'out_bits_2_2_load' <Predicate = (icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_bits_2_2_out, i32 %out_bits_2_2_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_bits_1_2_out, i32 %out_bits_1_2_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_bits_0_21_out, i32 %out_bits_0_21_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln401)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln401)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.813ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln401', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401) of constant 0 on local variable 'i', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401 [19]  (0.387 ns)
	'load' operation 2 bit ('i', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401) on local variable 'i', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:401 [22]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln404', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:404) [30]  (0.706 ns)
	'icmp' operation 1 bit ('icmp_ln403', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403) [32]  (0.706 ns)
	'select' operation 6 bit ('select_ln403', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403) [37]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln403_4', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403) [40]  (0.706 ns)
	'lshr' operation 63 bit ('lshr_ln403_1', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403) [45]  (0.627 ns)
	'and' operation 16 bit ('and_ln403', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:403) [47]  (0.293 ns)
	'store' operation 0 bit ('store_ln405', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:405) of variable 'out_bits[1]', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_float_utils.h:405 on local variable 'out_bits_1_2' [51]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
