Element 0 : 6
Element 1 : 7
Element 2 : 26
Element 3 : 31

C:\Proton\Proton\solution1\sim\verilog>call xelab xil_defaultlib.apatb_Matrix_Multiply_top -prj Matrix_Multiply.prj --initfile "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s Matrix_Multiply -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_Matrix_Multiply_top -prj Matrix_Multiply.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Matrix_Multiply -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/AESL_autobram_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/AESL_autobram_C.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_C
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/AESL_axi_slave_CRTL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Matrix_Multiply_top
INFO: [VRFC 10-2458] undeclared symbol bramA_Rst_A, assumed default net type wire [C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.autotb.v:233]
INFO: [VRFC 10-2458] undeclared symbol bramA_Rst_B, assumed default net type wire [C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.autotb.v:240]
INFO: [VRFC 10-2458] undeclared symbol bramC_Rst_A, assumed default net type wire [C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.autotb.v:278]
INFO: [VRFC 10-2458] undeclared symbol bramC_Rst_B, assumed default net type wire [C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.autotb.v:285]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply_CRTL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Multiply_CRTL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply_mbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix_Multiply_mbkb_MulnS_0
INFO: [VRFC 10-311] analyzing module Matrix_Multiply_mbkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Matrix_Multiply_CRTL_BUS_s_axi(C...
Compiling module xil_defaultlib.Matrix_Multiply_mbkb_MulnS_0
Compiling module xil_defaultlib.Matrix_Multiply_mbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.Matrix_Multiply_default
Compiling module xil_defaultlib.AESL_autobram_A
Compiling module xil_defaultlib.AESL_autobram_C
Compiling module xil_defaultlib.AESL_axi_slave_CRTL_BUS
Compiling module xil_defaultlib.apatb_Matrix_Multiply_top
Built simulation snapshot Matrix_Multiply

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Proton/Proton/solution1/sim/verilog/xsim.dir/Matrix_Multiply/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Proton/Proton/solution1/sim/verilog/xsim.dir/Matrix_Multiply/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Oct 15 15:58:18 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 15 15:58:18 2017...

****** xsim v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/Matrix_Multiply/xsim_script.tcl
# xsim {Matrix_Multiply} -autoloadwcfg -tclbatch {Matrix_Multiply.tcl}
Vivado Simulator 2016.3
Time resolution is 1 ps
source Matrix_Multiply.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set C_group [add_wave_group C(bram) -into $coutputgroup]
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/C_Rst_A -into $C_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/C_Clk_A -into $C_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/C_Dout_A -into $C_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/C_Din_A -into $C_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/C_WEN_A -into $C_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/C_EN_A -into $C_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/C_Addr_A -into $C_group -radix hex
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/interrupt -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_BRESP -into $return_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_BREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_BVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_RRESP -into $return_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_RDATA -into $return_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_RREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_RVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_ARREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_ARVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_ARADDR -into $return_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_WSTRB -into $return_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_WDATA -into $return_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_WREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_WVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_AWREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_AWVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/s_axi_CRTL_BUS_AWADDR -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set A_group [add_wave_group A(bram) -into $cinputgroup]
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/A_Rst_A -into $A_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/A_Clk_A -into $A_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/A_Dout_A -into $A_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/A_Din_A -into $A_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/A_WEN_A -into $A_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/A_EN_A -into $A_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/A_Addr_A -into $A_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/ap_done -into $blocksiggroup
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/ap_idle -into $blocksiggroup
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/ap_ready -into $blocksiggroup
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_Matrix_Multiply_top/AESL_inst_Matrix_Multiply/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_Matrix_Multiply_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/LENGTH_C -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_C_group [add_wave_group C(bram) -into $tbcoutputgroup]
## add_wave /apatb_Matrix_Multiply_top/C_RST_A -into $tb_C_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/C_CLK_A -into $tb_C_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/C_DOUT_A -into $tb_C_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/C_DIN_A -into $tb_C_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/C_WEN_A -into $tb_C_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/C_EN_A -into $tb_C_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/C_ADDR_A -into $tb_C_group -radix hex
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_BRESP -into $tb_return_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_BREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_BVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_RRESP -into $tb_return_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_RDATA -into $tb_return_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_RREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_RVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_ARREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_ARVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_ARADDR -into $tb_return_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_WSTRB -into $tb_return_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_WDATA -into $tb_return_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_WREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_WVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_AWREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_AWVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/CRTL_BUS_AWADDR -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_A_group [add_wave_group A(bram) -into $tbcinputgroup]
## add_wave /apatb_Matrix_Multiply_top/A_RST_A -into $tb_A_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/A_CLK_A -into $tb_A_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/A_DOUT_A -into $tb_A_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/A_DIN_A -into $tb_A_group -radix hex
## add_wave /apatb_Matrix_Multiply_top/A_WEN_A -into $tb_A_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/A_EN_A -into $tb_A_group -color #ffff00 -radix hex
## add_wave /apatb_Matrix_Multiply_top/A_ADDR_A -into $tb_A_group -radix hex
## save_wave_config Matrix_Multiply.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [0.00%] @ "1505000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1545 ns : File "C:/Proton/Proton/solution1/sim/verilog/Matrix_Multiply.autotb.v" Line 392
## quit
INFO: [Common 17-206] Exiting xsim at Sun Oct 15 15:58:27 2017...
Element 0 : 6
Element 1 : 7
Element 2 : 26
Element 3 : 31
