

================================================================
== Vitis HLS Report for 'clarke_direct_float_s'
================================================================
* Date:           Wed Oct 19 22:36:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        foc-rewrite
* Solution:       foc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.01>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Ib_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ib" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:7]   --->   Operation 17 'read' 'Ib_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [3/3] (7.01ns)   --->   "%mul = fmul i32 %Ib_read, i32 2" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 18 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 19 [2/3] (7.01ns)   --->   "%mul = fmul i32 %Ib_read, i32 2" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 19 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 20 [1/3] (7.01ns)   --->   "%mul = fmul i32 %Ib_read, i32 2" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 20 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%Ia_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ia" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:7]   --->   Operation 21 'read' 'Ia_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [4/4] (6.43ns)   --->   "%Ib_temp = fadd i32 %mul, i32 %Ia_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 22 'fadd' 'Ib_temp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 23 [3/4] (6.43ns)   --->   "%Ib_temp = fadd i32 %mul, i32 %Ia_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 23 'fadd' 'Ib_temp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 24 [2/4] (6.43ns)   --->   "%Ib_temp = fadd i32 %mul, i32 %Ia_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 24 'fadd' 'Ib_temp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 25 [1/4] (6.43ns)   --->   "%Ib_temp = fadd i32 %mul, i32 %Ia_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:17]   --->   Operation 25 'fadd' 'Ib_temp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 26 [3/3] (7.01ns)   --->   "%dc = fmul i32 %Ib_temp, i32 0.57735" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:18]   --->   Operation 26 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 27 [2/3] (7.01ns)   --->   "%dc = fmul i32 %Ib_temp, i32 0.57735" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:18]   --->   Operation 27 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 28 [1/3] (7.01ns)   --->   "%dc = fmul i32 %Ib_temp, i32 0.57735" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:18]   --->   Operation 28 'fmul' 'dc' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 29 [2/2] (2.78ns)   --->   "%tmp_34 = fcmp_ogt  i32 %Ia_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 29 'fcmp' 'tmp_34' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 30 [2/2] (2.78ns)   --->   "%tmp_35 = fcmp_olt  i32 %Ia_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 30 'fcmp' 'tmp_35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 31 [2/2] (2.78ns)   --->   "%tmp_38 = fcmp_ogt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 31 'fcmp' 'tmp_38' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 32 [2/2] (2.78ns)   --->   "%tmp_39 = fcmp_olt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 32 'fcmp' 'tmp_39' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.78>
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %Ia_read" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 33 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i32 %data_V"   --->   Operation 34 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_s"   --->   Operation 35 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln354 = bitcast i32 %zext_ln368" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 36 'bitcast' 'bitcast_ln354' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 37 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %data_V" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 38 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.84ns)   --->   "%icmp_ln20 = icmp_ne  i8 %tmp, i8 255" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 39 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 40 [1/1] (1.05ns)   --->   "%icmp_ln20_1 = icmp_eq  i23 %trunc_ln20, i23 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 40 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 41 [1/1] (0.28ns)   --->   "%or_ln20 = or i1 %icmp_ln20_1, i1 %icmp_ln20" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 41 'or' 'or_ln20' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 42 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %bitcast_ln354, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 42 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 43 [1/2] (2.78ns)   --->   "%tmp_34 = fcmp_ogt  i32 %Ia_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 43 'fcmp' 'tmp_34' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 44 [1/2] (2.78ns)   --->   "%tmp_35 = fcmp_olt  i32 %Ia_read, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 44 'fcmp' 'tmp_35' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%data_V_11 = bitcast i32 %dc" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:315]   --->   Operation 45 'bitcast' 'data_V_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_12 = trunc i32 %data_V_11"   --->   Operation 46 'trunc' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln368_5 = zext i31 %p_Result_12"   --->   Operation 47 'zext' 'zext_ln368_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln354_3 = bitcast i32 %zext_ln368_5" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:354]   --->   Operation 48 'bitcast' 'bitcast_ln354_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_11, i32 23, i32 30" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 49 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %data_V_11" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 50 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.84ns)   --->   "%icmp_ln24 = icmp_ne  i8 %tmp_36, i8 255" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 51 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 52 [1/1] (1.05ns)   --->   "%icmp_ln24_1 = icmp_eq  i23 %trunc_ln24, i23 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 52 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 53 [1/1] (0.28ns)   --->   "%or_ln24 = or i1 %icmp_ln24_1, i1 %icmp_ln24" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 53 'or' 'or_ln24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 54 [2/2] (2.78ns)   --->   "%tmp_37 = fcmp_ogt  i32 %bitcast_ln354_3, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 54 'fcmp' 'tmp_37' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 55 [1/2] (2.78ns)   --->   "%tmp_38 = fcmp_ogt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 55 'fcmp' 'tmp_38' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 56 [1/2] (2.78ns)   --->   "%tmp_39 = fcmp_olt  i32 %dc, i32 0" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 56 'fcmp' 'tmp_39' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 57 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_ogt  i32 %bitcast_ln354, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 57 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12 = and i1 %or_ln20, i1 %tmp_34" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 58 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12 = zext i1 %and_ln12" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 59 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%and_ln12_12 = and i1 %or_ln20, i1 %tmp_35" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 60 'and' 'and_ln12_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12)   --->   "%zext_ln12_12 = zext i1 %and_ln12_12" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 61 'zext' 'zext_ln12_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12 = sub i2 %zext_ln12, i2 %zext_ln12_12" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 62 'sub' 'sub_ln12' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i2 %sub_ln12" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 63 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12, i15 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 64 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.86ns)   --->   "%sub_ln21 = sub i17 %shl_ln, i17 %sext_ln21" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 65 'sub' 'sub_ln21' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i17 %sub_ln21" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 66 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [4/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln21_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 67 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 68 [1/2] (2.78ns)   --->   "%tmp_37 = fcmp_ogt  i32 %bitcast_ln354_3, i32 32767" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 68 'fcmp' 'tmp_37' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_5)   --->   "%and_ln12_13 = and i1 %or_ln24, i1 %tmp_38" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 69 'and' 'and_ln12_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_5)   --->   "%zext_ln12_13 = zext i1 %and_ln12_13" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 70 'zext' 'zext_ln12_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_5)   --->   "%and_ln12_14 = and i1 %or_ln24, i1 %tmp_39" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 71 'and' 'and_ln12_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub_ln12_5)   --->   "%zext_ln12_14 = zext i1 %and_ln12_14" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 72 'zext' 'zext_ln12_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln12_5 = sub i2 %zext_ln12_13, i2 %zext_ln12_14" [foc-rewrite/apc/src/FOC/../clarke_transform/../common.hpp:12]   --->   Operation 73 'sub' 'sub_ln12_5' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i2 %sub_ln12_5" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 74 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i2.i15, i2 %sub_ln12_5, i15 0" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 75 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.86ns)   --->   "%sub_ln25 = sub i17 %shl_ln5, i17 %sext_ln25" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 76 'sub' 'sub_ln25' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln25_1 = sext i17 %sub_ln25" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 77 'sext' 'sext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 78 [4/4] (5.19ns)   --->   "%conv8 = sitofp i32 %sext_ln25_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 78 'sitofp' 'conv8' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.19>
ST_14 : Operation 79 [3/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln21_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 79 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 80 [3/4] (5.19ns)   --->   "%conv8 = sitofp i32 %sext_ln25_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 80 'sitofp' 'conv8' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.19>
ST_15 : Operation 81 [2/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln21_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 81 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 82 [2/4] (5.19ns)   --->   "%conv8 = sitofp i32 %sext_ln25_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 82 'sitofp' 'conv8' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.64>
ST_16 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%and_ln20 = and i1 %or_ln20, i1 %tmp_s" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 83 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/4] (5.19ns)   --->   "%conv = sitofp i32 %sext_ln21_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:21]   --->   Operation 84 'sitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20, i32 %conv, i32 %Ia_read" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:20]   --->   Operation 85 'select' 'select_ln20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%and_ln24 = and i1 %or_ln24, i1 %tmp_37" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 86 'and' 'and_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 87 [1/4] (5.19ns)   --->   "%conv8 = sitofp i32 %sext_ln25_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:25]   --->   Operation 87 'sitofp' 'conv8' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 88 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %and_ln24, i32 %conv8, i32 %dc" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:24]   --->   Operation 88 'select' 'select_ln24' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %select_ln20" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:28]   --->   Operation 89 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %select_ln24" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:28]   --->   Operation 90 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln28 = ret i64 %mrv_1" [foc-rewrite/apc/src/FOC/../clarke_transform/clarke_direct.hpp:28]   --->   Operation 91 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Ia]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Ib]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Ib_read         (read          ) [ 00110000000000000]
mul             (fmul          ) [ 00001111000000000]
Ia_read         (read          ) [ 00000111111111111]
Ib_temp         (fadd          ) [ 00000000111000000]
dc              (fmul          ) [ 00000000000111111]
data_V          (bitcast       ) [ 00000000000000000]
p_Result_s      (trunc         ) [ 00000000000000000]
zext_ln368      (zext          ) [ 00000000000000000]
bitcast_ln354   (bitcast       ) [ 00000000000001000]
tmp             (partselect    ) [ 00000000000000000]
trunc_ln20      (trunc         ) [ 00000000000000000]
icmp_ln20       (icmp          ) [ 00000000000000000]
icmp_ln20_1     (icmp          ) [ 00000000000000000]
or_ln20         (or            ) [ 00000000000001111]
tmp_34          (fcmp          ) [ 00000000000001000]
tmp_35          (fcmp          ) [ 00000000000001000]
data_V_11       (bitcast       ) [ 00000000000000000]
p_Result_12     (trunc         ) [ 00000000000000000]
zext_ln368_5    (zext          ) [ 00000000000000000]
bitcast_ln354_3 (bitcast       ) [ 00000000000001000]
tmp_36          (partselect    ) [ 00000000000000000]
trunc_ln24      (trunc         ) [ 00000000000000000]
icmp_ln24       (icmp          ) [ 00000000000000000]
icmp_ln24_1     (icmp          ) [ 00000000000000000]
or_ln24         (or            ) [ 00000000000001111]
tmp_38          (fcmp          ) [ 00000000000001000]
tmp_39          (fcmp          ) [ 00000000000001000]
tmp_s           (fcmp          ) [ 00000000000000111]
and_ln12        (and           ) [ 00000000000000000]
zext_ln12       (zext          ) [ 00000000000000000]
and_ln12_12     (and           ) [ 00000000000000000]
zext_ln12_12    (zext          ) [ 00000000000000000]
sub_ln12        (sub           ) [ 00000000000000000]
sext_ln21       (sext          ) [ 00000000000000000]
shl_ln          (bitconcatenate) [ 00000000000000000]
sub_ln21        (sub           ) [ 00000000000000000]
sext_ln21_1     (sext          ) [ 00000000000000111]
tmp_37          (fcmp          ) [ 00000000000000111]
and_ln12_13     (and           ) [ 00000000000000000]
zext_ln12_13    (zext          ) [ 00000000000000000]
and_ln12_14     (and           ) [ 00000000000000000]
zext_ln12_14    (zext          ) [ 00000000000000000]
sub_ln12_5      (sub           ) [ 00000000000000000]
sext_ln25       (sext          ) [ 00000000000000000]
shl_ln5         (bitconcatenate) [ 00000000000000000]
sub_ln25        (sub           ) [ 00000000000000000]
sext_ln25_1     (sext          ) [ 00000000000000111]
and_ln20        (and           ) [ 00000000000000000]
conv            (sitofp        ) [ 00000000000000000]
select_ln20     (select        ) [ 00000000000000000]
and_ln24        (and           ) [ 00000000000000000]
conv8           (sitofp        ) [ 00000000000000000]
select_ln24     (select        ) [ 00000000000000000]
mrv             (insertvalue   ) [ 00000000000000000]
mrv_1           (insertvalue   ) [ 00000000000000000]
ret_ln28        (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Ia">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ia"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Ib">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ib"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i2.i15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="Ib_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ib_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="Ia_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Ia_read/4 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="1"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="Ib_temp/4 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="0"/>
<pin id="50" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/1 dc/8 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="17" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv/13 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="17" slack="0"/>
<pin id="59" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv8/13 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_34/11 tmp_s/12 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_35/11 tmp_37/12 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_38/11 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_39/11 "/>
</bind>
</comp>

<comp id="82" class="1005" name="reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul dc "/>
</bind>
</comp>

<comp id="89" class="1004" name="data_V_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="8"/>
<pin id="91" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/12 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Result_s_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln368_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/12 "/>
</bind>
</comp>

<comp id="100" class="1004" name="bitcast_ln354_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="31" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln354/12 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="0" index="3" bw="6" slack="0"/>
<pin id="110" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln20_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/12 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln20_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/12 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln20_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="23" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/12 "/>
</bind>
</comp>

<comp id="131" class="1004" name="or_ln20_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/12 "/>
</bind>
</comp>

<comp id="137" class="1004" name="data_V_11_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="2"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_11/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_Result_12_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_12/12 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln368_5_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="31" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_5/12 "/>
</bind>
</comp>

<comp id="149" class="1004" name="bitcast_ln354_3_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln354_3/12 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_36_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="0" index="3" bw="6" slack="0"/>
<pin id="159" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/12 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln24_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/12 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln24_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/12 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln24_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="23" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/12 "/>
</bind>
</comp>

<comp id="180" class="1004" name="or_ln24_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/12 "/>
</bind>
</comp>

<comp id="186" class="1004" name="and_ln12_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="1" slack="1"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/13 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln12_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/13 "/>
</bind>
</comp>

<comp id="194" class="1004" name="and_ln12_12_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="1" slack="1"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_12/13 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln12_12_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_12/13 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sub_ln12_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln12/13 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln21_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/13 "/>
</bind>
</comp>

<comp id="212" class="1004" name="shl_ln_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="17" slack="0"/>
<pin id="214" dir="0" index="1" bw="2" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sub_ln21_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="17" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/13 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln21_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="17" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21_1/13 "/>
</bind>
</comp>

<comp id="231" class="1004" name="and_ln12_13_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="1" slack="1"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_13/13 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln12_13_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_13/13 "/>
</bind>
</comp>

<comp id="239" class="1004" name="and_ln12_14_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="1" slack="1"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_14/13 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln12_14_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_14/13 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln12_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln12_5/13 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln25_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/13 "/>
</bind>
</comp>

<comp id="257" class="1004" name="shl_ln5_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="17" slack="0"/>
<pin id="259" dir="0" index="1" bw="2" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/13 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sub_ln25_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="17" slack="0"/>
<pin id="267" dir="0" index="1" bw="2" slack="0"/>
<pin id="268" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/13 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln25_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="17" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25_1/13 "/>
</bind>
</comp>

<comp id="276" class="1004" name="and_ln20_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="4"/>
<pin id="278" dir="0" index="1" bw="1" slack="3"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/16 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln20_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="12"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/16 "/>
</bind>
</comp>

<comp id="287" class="1004" name="and_ln24_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="4"/>
<pin id="289" dir="0" index="1" bw="1" slack="3"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/16 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln24_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="0" index="2" bw="32" slack="6"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/16 "/>
</bind>
</comp>

<comp id="299" class="1004" name="mrv_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/16 "/>
</bind>
</comp>

<comp id="305" class="1004" name="mrv_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/16 "/>
</bind>
</comp>

<comp id="311" class="1005" name="Ib_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ib_read "/>
</bind>
</comp>

<comp id="316" class="1005" name="Ia_read_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ia_read "/>
</bind>
</comp>

<comp id="325" class="1005" name="Ib_temp_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ib_temp "/>
</bind>
</comp>

<comp id="330" class="1005" name="bitcast_ln354_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln354 "/>
</bind>
</comp>

<comp id="335" class="1005" name="or_ln20_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln20 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_34_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_35_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="352" class="1005" name="bitcast_ln354_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln354_3 "/>
</bind>
</comp>

<comp id="357" class="1005" name="or_ln24_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln24 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_38_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_39_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_s_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="3"/>
<pin id="376" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="379" class="1005" name="sext_ln21_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_37_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="3"/>
<pin id="386" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="389" class="1005" name="sext_ln25_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="36" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="51"><net_src comp="30" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="47" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="85"><net_src comp="47" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="87"><net_src comp="82" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="88"><net_src comp="82" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="95"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="89" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="118"><net_src comp="89" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="105" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="115" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="119" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="82" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="137" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="137" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="154" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="164" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="168" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="193"><net_src comp="186" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="194" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="190" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="202" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="208" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="238"><net_src comp="231" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="239" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="235" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="247" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="253" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="54" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="57" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="82" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="280" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="291" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="30" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="319"><net_src comp="36" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="328"><net_src comp="42" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="333"><net_src comp="100" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="338"><net_src comp="131" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="345"><net_src comp="60" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="350"><net_src comp="65" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="355"><net_src comp="149" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="360"><net_src comp="180" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="363"><net_src comp="357" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="367"><net_src comp="70" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="372"><net_src comp="75" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="377"><net_src comp="60" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="382"><net_src comp="226" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="387"><net_src comp="65" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="392"><net_src comp="271" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="57" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: clarke_direct<float> : Ia | {4 }
	Port: clarke_direct<float> : Ib | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		p_Result_s : 1
		zext_ln368 : 2
		bitcast_ln354 : 3
		tmp : 1
		trunc_ln20 : 1
		icmp_ln20 : 2
		icmp_ln20_1 : 2
		or_ln20 : 3
		tmp_s : 4
		p_Result_12 : 1
		zext_ln368_5 : 2
		bitcast_ln354_3 : 3
		tmp_36 : 1
		trunc_ln24 : 1
		icmp_ln24 : 2
		icmp_ln24_1 : 2
		or_ln24 : 3
		tmp_37 : 4
	State 13
		sub_ln12 : 1
		sext_ln21 : 2
		shl_ln : 2
		sub_ln21 : 3
		sext_ln21_1 : 4
		conv : 5
		sub_ln12_5 : 1
		sext_ln25 : 2
		shl_ln5 : 2
		sub_ln25 : 3
		sext_ln25_1 : 4
		conv8 : 5
	State 14
	State 15
	State 16
		select_ln20 : 1
		select_ln24 : 1
		mrv : 2
		mrv_1 : 3
		ret_ln28 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_42      |    2    |   227   |   214   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_47      |    3    |   128   |   135   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln12_fu_202   |    0    |    0    |    9    |
|    sub   |   sub_ln21_fu_220   |    0    |    0    |    24   |
|          |  sub_ln12_5_fu_247  |    0    |    0    |    9    |
|          |   sub_ln25_fu_265   |    0    |    0    |    24   |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln20_fu_280 |    0    |    0    |    32   |
|          |  select_ln24_fu_291 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln20_fu_119  |    0    |    0    |    11   |
|   icmp   |  icmp_ln20_1_fu_125 |    0    |    0    |    16   |
|          |   icmp_ln24_fu_168  |    0    |    0    |    11   |
|          |  icmp_ln24_1_fu_174 |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|          |   and_ln12_fu_186   |    0    |    0    |    2    |
|          |  and_ln12_12_fu_194 |    0    |    0    |    2    |
|    and   |  and_ln12_13_fu_231 |    0    |    0    |    2    |
|          |  and_ln12_14_fu_239 |    0    |    0    |    2    |
|          |   and_ln20_fu_276   |    0    |    0    |    2    |
|          |   and_ln24_fu_287   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln20_fu_131   |    0    |    0    |    2    |
|          |    or_ln24_fu_180   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|   read   |  Ib_read_read_fu_30 |    0    |    0    |    0    |
|          |  Ia_read_read_fu_36 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  sitofp  |      grp_fu_54      |    0    |    0    |    0    |
|          |      grp_fu_57      |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_60      |    0    |    0    |    0    |
|   fcmp   |      grp_fu_65      |    0    |    0    |    0    |
|          |      grp_fu_70      |    0    |    0    |    0    |
|          |      grp_fu_75      |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   p_Result_s_fu_92  |    0    |    0    |    0    |
|   trunc  |  trunc_ln20_fu_115  |    0    |    0    |    0    |
|          |  p_Result_12_fu_141 |    0    |    0    |    0    |
|          |  trunc_ln24_fu_164  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln368_fu_96  |    0    |    0    |    0    |
|          | zext_ln368_5_fu_145 |    0    |    0    |    0    |
|   zext   |   zext_ln12_fu_190  |    0    |    0    |    0    |
|          | zext_ln12_12_fu_198 |    0    |    0    |    0    |
|          | zext_ln12_13_fu_235 |    0    |    0    |    0    |
|          | zext_ln12_14_fu_243 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_105     |    0    |    0    |    0    |
|          |    tmp_36_fu_154    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln21_fu_208  |    0    |    0    |    0    |
|   sext   |  sext_ln21_1_fu_226 |    0    |    0    |    0    |
|          |   sext_ln25_fu_253  |    0    |    0    |    0    |
|          |  sext_ln25_1_fu_271 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_212    |    0    |    0    |    0    |
|          |    shl_ln5_fu_257   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|insertvalue|      mrv_fu_299     |    0    |    0    |    0    |
|          |     mrv_1_fu_305    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   355   |   549   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    Ia_read_reg_316    |   32   |
|    Ib_read_reg_311    |   32   |
|    Ib_temp_reg_325    |   32   |
|bitcast_ln354_3_reg_352|   32   |
| bitcast_ln354_reg_330 |   32   |
|    or_ln20_reg_335    |    1   |
|    or_ln24_reg_357    |    1   |
|         reg_82        |   32   |
|  sext_ln21_1_reg_379  |   32   |
|  sext_ln25_1_reg_389  |   32   |
|     tmp_34_reg_342    |    1   |
|     tmp_35_reg_347    |    1   |
|     tmp_37_reg_384    |    1   |
|     tmp_38_reg_364    |    1   |
|     tmp_39_reg_369    |    1   |
|     tmp_s_reg_374     |    1   |
+-----------------------+--------+
|         Total         |   264  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_42 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_47 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_47 |  p1  |   2  |  32  |   64   |
| grp_fu_54 |  p0  |   2  |  17  |   34   ||    9    |
| grp_fu_57 |  p0  |   2  |  17  |   34   ||    9    |
| grp_fu_60 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_60 |  p1  |   2  |  32  |   64   |
| grp_fu_65 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_65 |  p1  |   2  |  32  |   64   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   612  ||   3.99  ||    69   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   549  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   69   |
|  Register |    -   |    -   |   264  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   619  |   618  |
+-----------+--------+--------+--------+--------+
