{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "RtlSubPrefix": "myproject_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu13p",
    "Package": "-flga2577",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "y_timed_input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<12, 2, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "y_timed_input_ap_vld",
          "name": "y_timed_input_ap_vld",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "y_timed_input",
          "name": "y_timed_input",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "layer10_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<12, 2, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "layer10_out",
          "name": "layer10_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer10_out_ap_vld",
          "name": "layer10_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -complex-mul-dsp=0",
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ],
    "DirectiveTcl": ["set_directive_top myproject -name myproject"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "myproject"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "25",
    "Uncertainty": "3.125",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 25.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "2113660935",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_myproject_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/.\/firmware\/myproject.cpp",
      "..\/..\/firmware\/myproject.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config2_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config6_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config10_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config2_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config6_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config10_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config2_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config6_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config10_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config6_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config10_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config6_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config10_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_12_0_4_0_0_ap_fixed_16_6_5_3_0_config6_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_12_0_4_0_0_ap_fixed_16_6_5_3_0_config10_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_16_6_5_3_0_config6_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_16_6_5_3_0_config10_s.vhd",
      "impl\/vhdl\/myproject_linear_ap_fixed_15_5_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s.vhd",
      "impl\/vhdl\/myproject_linear_ap_fixed_15_5_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s.vhd",
      "impl\/vhdl\/myproject_linear_ap_fixed_15_5_5_3_0_ap_fixed_16_6_5_3_0_linear_config11_s.vhd",
      "impl\/vhdl\/myproject_mul_6s_5ns_11_1_1.vhd",
      "impl\/vhdl\/myproject_mul_6s_6ns_12_1_1.vhd",
      "impl\/vhdl\/myproject_mul_6s_7ns_13_1_1.vhd",
      "impl\/vhdl\/myproject_mul_6s_9ns_15_1_1.vhd",
      "impl\/vhdl\/myproject_mul_6s_10ns_15_1_1.vhd",
      "impl\/vhdl\/myproject_mul_6s_10ns_16_1_1.vhd",
      "impl\/vhdl\/myproject_mul_9ns_5s_14_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12ns_5ns_16_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12ns_5s_17_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12ns_6ns_17_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12ns_6s_18_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12s_5ns_17_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12s_5ns_17_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_5s_17_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12s_5s_17_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_6ns_17_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12s_6ns_17_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_6s_17_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12s_6s_17_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_7ns_17_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12s_7ns_17_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_7ns_18_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_7ns_19_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_7s_17_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12s_7s_17_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_8ns_17_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12s_8ns_17_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_8ns_19_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_8ns_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_8s_17_1_0.vhd",
      "impl\/vhdl\/myproject_mul_12s_8s_17_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_9ns_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_9ns_21_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_11ns_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_12ns_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_13ns_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12s_14ns_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_5ns_19_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_5ns_19_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_5ns_19_2_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_5s_20_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_5s_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_5s_20_2_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_6ns_20_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_6ns_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_6ns_20_2_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_6s_21_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_6s_21_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_6s_21_2_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_7ns_21_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_7ns_21_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_7ns_21_2_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_7s_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_7s_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_7s_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_8ns_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_8ns_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_8ns_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_8s_23_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_8s_23_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_8s_23_2_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_9ns_23_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_9ns_23_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_9ns_23_2_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_9s_24_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_9s_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15ns_9s_24_2_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_10ns_24_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15ns_10s_25_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_5ns_20_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_5s_20_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_6ns_21_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_6s_21_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_7ns_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_7s_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_8ns_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_8ns_23_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15s_8s_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_9ns_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_9ns_23_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15s_9ns_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15s_9s_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_10ns_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_10ns_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15s_10ns_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15s_10s_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_15s_11ns_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15s_12ns_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15s_13ns_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_15s_14ns_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_5ns_18_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_5ns_20_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_5ns_21_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_5ns_21_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_5ns_21_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_5s_18_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_5s_20_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_5s_21_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_5s_21_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_5s_21_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_6ns_18_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_6ns_20_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_6ns_21_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_6ns_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_6ns_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_6ns_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_6s_18_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_6s_20_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_6s_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_6s_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_6s_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_7ns_20_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_7ns_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_7ns_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_7ns_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_7ns_23_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_7ns_23_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_7s_20_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_7s_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_7s_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_7s_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_7s_23_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8ns_20_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8ns_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8ns_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_8ns_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8ns_23_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_8ns_23_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8ns_24_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8ns_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_8ns_24_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8s_20_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8s_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8s_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_8s_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_8s_24_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_9ns_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_9ns_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_9ns_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_9ns_24_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_9ns_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_9ns_24_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_9ns_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_9s_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_9s_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_9s_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_9s_24_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_10ns_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_10ns_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_10ns_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_10ns_24_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_10ns_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_10ns_25_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_10s_22_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_10s_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_10s_22_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_10s_24_1_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_11ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_11ns_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_12ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_12ns_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_13ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_13ns_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_14ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_16s_14ns_26_2_0.vhd",
      "impl\/vhdl\/myproject_mul_16s_15ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_18s_17ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_normalize_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config4_s.vhd",
      "impl\/vhdl\/myproject_normalize_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config8_s.vhd",
      "impl\/vhdl\/myproject_normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config4_s.vhd",
      "impl\/vhdl\/myproject_normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config8_s.vhd",
      "impl\/vhdl\/myproject_normalize_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config4_s.vhd",
      "impl\/vhdl\/myproject_normalize_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config8_s.vhd",
      "impl\/vhdl\/myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config13_s.vhd",
      "impl\/vhdl\/myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config14_s.vhd",
      "impl\/vhdl\/myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config15_s.vhd",
      "impl\/vhdl\/myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.vhd",
      "impl\/vhdl\/myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config5_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config9_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config5_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config9_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_relu_config5_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_relu_config9_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config5_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config9_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config5_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config9_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_12_0_4_0_0_relu_config5_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_12_0_4_0_0_relu_config9_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config5_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config9_s.vhd",
      "impl\/vhdl\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s.vhd",
      "impl\/vhdl\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_exp_table_ROM_bkb.vhd",
      "impl\/vhdl\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_invert_table_Rcud.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_dense_latency_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config2_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config6_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config10_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config2_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config6_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config10_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config2_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config6_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config10_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config6_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config10_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config6_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_9_0_4_0_0_ap_fixed_16_6_5_3_0_config10_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_12_0_4_0_0_ap_fixed_16_6_5_3_0_config6_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_12_0_4_0_0_ap_fixed_16_6_5_3_0_config10_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_16_6_5_3_0_config6_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_15_0_4_0_0_ap_fixed_16_6_5_3_0_config10_s.v",
      "impl\/verilog\/myproject_linear_ap_fixed_15_5_5_3_0_ap_fixed_16_6_5_3_0_linear_config3_s.v",
      "impl\/verilog\/myproject_linear_ap_fixed_15_5_5_3_0_ap_fixed_16_6_5_3_0_linear_config7_s.v",
      "impl\/verilog\/myproject_linear_ap_fixed_15_5_5_3_0_ap_fixed_16_6_5_3_0_linear_config11_s.v",
      "impl\/verilog\/myproject_mul_6s_5ns_11_1_1.v",
      "impl\/verilog\/myproject_mul_6s_6ns_12_1_1.v",
      "impl\/verilog\/myproject_mul_6s_7ns_13_1_1.v",
      "impl\/verilog\/myproject_mul_6s_9ns_15_1_1.v",
      "impl\/verilog\/myproject_mul_6s_10ns_15_1_1.v",
      "impl\/verilog\/myproject_mul_6s_10ns_16_1_1.v",
      "impl\/verilog\/myproject_mul_9ns_5s_14_1_0.v",
      "impl\/verilog\/myproject_mul_12ns_5ns_16_1_0.v",
      "impl\/verilog\/myproject_mul_12ns_5s_17_1_0.v",
      "impl\/verilog\/myproject_mul_12ns_6ns_17_1_0.v",
      "impl\/verilog\/myproject_mul_12ns_6s_18_1_0.v",
      "impl\/verilog\/myproject_mul_12s_5ns_17_1_0.v",
      "impl\/verilog\/myproject_mul_12s_5ns_17_1_1.v",
      "impl\/verilog\/myproject_mul_12s_5s_17_1_0.v",
      "impl\/verilog\/myproject_mul_12s_5s_17_1_1.v",
      "impl\/verilog\/myproject_mul_12s_6ns_17_1_0.v",
      "impl\/verilog\/myproject_mul_12s_6ns_17_1_1.v",
      "impl\/verilog\/myproject_mul_12s_6s_17_1_0.v",
      "impl\/verilog\/myproject_mul_12s_6s_17_1_1.v",
      "impl\/verilog\/myproject_mul_12s_7ns_17_1_0.v",
      "impl\/verilog\/myproject_mul_12s_7ns_17_1_1.v",
      "impl\/verilog\/myproject_mul_12s_7ns_18_1_1.v",
      "impl\/verilog\/myproject_mul_12s_7ns_19_1_1.v",
      "impl\/verilog\/myproject_mul_12s_7s_17_1_0.v",
      "impl\/verilog\/myproject_mul_12s_7s_17_1_1.v",
      "impl\/verilog\/myproject_mul_12s_8ns_17_1_0.v",
      "impl\/verilog\/myproject_mul_12s_8ns_17_1_1.v",
      "impl\/verilog\/myproject_mul_12s_8ns_19_1_1.v",
      "impl\/verilog\/myproject_mul_12s_8ns_20_1_1.v",
      "impl\/verilog\/myproject_mul_12s_8s_17_1_0.v",
      "impl\/verilog\/myproject_mul_12s_8s_17_1_1.v",
      "impl\/verilog\/myproject_mul_12s_9ns_20_1_1.v",
      "impl\/verilog\/myproject_mul_12s_9ns_21_1_1.v",
      "impl\/verilog\/myproject_mul_12s_11ns_22_1_1.v",
      "impl\/verilog\/myproject_mul_12s_12ns_22_1_1.v",
      "impl\/verilog\/myproject_mul_12s_13ns_22_1_1.v",
      "impl\/verilog\/myproject_mul_12s_14ns_22_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_5ns_19_1_0.v",
      "impl\/verilog\/myproject_mul_15ns_5ns_19_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_5ns_19_2_0.v",
      "impl\/verilog\/myproject_mul_15ns_5s_20_1_0.v",
      "impl\/verilog\/myproject_mul_15ns_5s_20_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_5s_20_2_0.v",
      "impl\/verilog\/myproject_mul_15ns_6ns_20_1_0.v",
      "impl\/verilog\/myproject_mul_15ns_6ns_20_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_6ns_20_2_0.v",
      "impl\/verilog\/myproject_mul_15ns_6s_21_1_0.v",
      "impl\/verilog\/myproject_mul_15ns_6s_21_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_6s_21_2_0.v",
      "impl\/verilog\/myproject_mul_15ns_7ns_21_1_0.v",
      "impl\/verilog\/myproject_mul_15ns_7ns_21_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_7ns_21_2_0.v",
      "impl\/verilog\/myproject_mul_15ns_7s_22_1_0.v",
      "impl\/verilog\/myproject_mul_15ns_7s_22_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_7s_22_2_0.v",
      "impl\/verilog\/myproject_mul_15ns_8ns_22_1_0.v",
      "impl\/verilog\/myproject_mul_15ns_8ns_22_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_8ns_22_2_0.v",
      "impl\/verilog\/myproject_mul_15ns_8s_23_1_0.v",
      "impl\/verilog\/myproject_mul_15ns_8s_23_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_8s_23_2_0.v",
      "impl\/verilog\/myproject_mul_15ns_9ns_23_1_0.v",
      "impl\/verilog\/myproject_mul_15ns_9ns_23_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_9ns_23_2_0.v",
      "impl\/verilog\/myproject_mul_15ns_9s_24_1_0.v",
      "impl\/verilog\/myproject_mul_15ns_9s_24_1_1.v",
      "impl\/verilog\/myproject_mul_15ns_9s_24_2_0.v",
      "impl\/verilog\/myproject_mul_15ns_10ns_24_1_0.v",
      "impl\/verilog\/myproject_mul_15ns_10s_25_1_0.v",
      "impl\/verilog\/myproject_mul_15s_5ns_20_1_0.v",
      "impl\/verilog\/myproject_mul_15s_5s_20_1_0.v",
      "impl\/verilog\/myproject_mul_15s_6ns_21_1_0.v",
      "impl\/verilog\/myproject_mul_15s_6s_21_1_0.v",
      "impl\/verilog\/myproject_mul_15s_7ns_22_1_0.v",
      "impl\/verilog\/myproject_mul_15s_7s_22_1_0.v",
      "impl\/verilog\/myproject_mul_15s_8ns_22_1_0.v",
      "impl\/verilog\/myproject_mul_15s_8ns_23_1_1.v",
      "impl\/verilog\/myproject_mul_15s_8s_22_1_0.v",
      "impl\/verilog\/myproject_mul_15s_9ns_22_1_0.v",
      "impl\/verilog\/myproject_mul_15s_9ns_23_1_1.v",
      "impl\/verilog\/myproject_mul_15s_9ns_24_1_1.v",
      "impl\/verilog\/myproject_mul_15s_9s_22_1_0.v",
      "impl\/verilog\/myproject_mul_15s_10ns_22_1_0.v",
      "impl\/verilog\/myproject_mul_15s_10ns_24_1_1.v",
      "impl\/verilog\/myproject_mul_15s_10ns_25_1_1.v",
      "impl\/verilog\/myproject_mul_15s_10s_22_1_0.v",
      "impl\/verilog\/myproject_mul_15s_11ns_25_1_1.v",
      "impl\/verilog\/myproject_mul_15s_12ns_25_1_1.v",
      "impl\/verilog\/myproject_mul_15s_13ns_25_1_1.v",
      "impl\/verilog\/myproject_mul_15s_14ns_25_1_1.v",
      "impl\/verilog\/myproject_mul_16s_5ns_18_1_0.v",
      "impl\/verilog\/myproject_mul_16s_5ns_20_1_0.v",
      "impl\/verilog\/myproject_mul_16s_5ns_21_1_0.v",
      "impl\/verilog\/myproject_mul_16s_5ns_21_1_1.v",
      "impl\/verilog\/myproject_mul_16s_5ns_21_2_0.v",
      "impl\/verilog\/myproject_mul_16s_5s_18_1_0.v",
      "impl\/verilog\/myproject_mul_16s_5s_20_1_0.v",
      "impl\/verilog\/myproject_mul_16s_5s_21_1_0.v",
      "impl\/verilog\/myproject_mul_16s_5s_21_1_1.v",
      "impl\/verilog\/myproject_mul_16s_5s_21_2_0.v",
      "impl\/verilog\/myproject_mul_16s_6ns_18_1_0.v",
      "impl\/verilog\/myproject_mul_16s_6ns_20_1_0.v",
      "impl\/verilog\/myproject_mul_16s_6ns_21_1_1.v",
      "impl\/verilog\/myproject_mul_16s_6ns_22_1_0.v",
      "impl\/verilog\/myproject_mul_16s_6ns_22_1_1.v",
      "impl\/verilog\/myproject_mul_16s_6ns_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_6s_18_1_0.v",
      "impl\/verilog\/myproject_mul_16s_6s_20_1_0.v",
      "impl\/verilog\/myproject_mul_16s_6s_22_1_0.v",
      "impl\/verilog\/myproject_mul_16s_6s_22_1_1.v",
      "impl\/verilog\/myproject_mul_16s_6s_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_7ns_20_1_0.v",
      "impl\/verilog\/myproject_mul_16s_7ns_22_1_0.v",
      "impl\/verilog\/myproject_mul_16s_7ns_22_1_1.v",
      "impl\/verilog\/myproject_mul_16s_7ns_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_7ns_23_1_0.v",
      "impl\/verilog\/myproject_mul_16s_7ns_23_1_1.v",
      "impl\/verilog\/myproject_mul_16s_7s_20_1_0.v",
      "impl\/verilog\/myproject_mul_16s_7s_22_1_0.v",
      "impl\/verilog\/myproject_mul_16s_7s_22_1_1.v",
      "impl\/verilog\/myproject_mul_16s_7s_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_7s_23_1_0.v",
      "impl\/verilog\/myproject_mul_16s_8ns_20_1_0.v",
      "impl\/verilog\/myproject_mul_16s_8ns_22_1_0.v",
      "impl\/verilog\/myproject_mul_16s_8ns_22_1_1.v",
      "impl\/verilog\/myproject_mul_16s_8ns_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_8ns_23_1_1.v",
      "impl\/verilog\/myproject_mul_16s_8ns_23_2_0.v",
      "impl\/verilog\/myproject_mul_16s_8ns_24_1_0.v",
      "impl\/verilog\/myproject_mul_16s_8ns_24_1_1.v",
      "impl\/verilog\/myproject_mul_16s_8ns_24_2_0.v",
      "impl\/verilog\/myproject_mul_16s_8s_20_1_0.v",
      "impl\/verilog\/myproject_mul_16s_8s_22_1_0.v",
      "impl\/verilog\/myproject_mul_16s_8s_22_1_1.v",
      "impl\/verilog\/myproject_mul_16s_8s_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_8s_24_1_0.v",
      "impl\/verilog\/myproject_mul_16s_9ns_22_1_0.v",
      "impl\/verilog\/myproject_mul_16s_9ns_22_1_1.v",
      "impl\/verilog\/myproject_mul_16s_9ns_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_9ns_24_1_0.v",
      "impl\/verilog\/myproject_mul_16s_9ns_24_1_1.v",
      "impl\/verilog\/myproject_mul_16s_9ns_24_2_0.v",
      "impl\/verilog\/myproject_mul_16s_9ns_25_1_1.v",
      "impl\/verilog\/myproject_mul_16s_9s_22_1_0.v",
      "impl\/verilog\/myproject_mul_16s_9s_22_1_1.v",
      "impl\/verilog\/myproject_mul_16s_9s_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_9s_24_1_0.v",
      "impl\/verilog\/myproject_mul_16s_10ns_22_1_0.v",
      "impl\/verilog\/myproject_mul_16s_10ns_22_1_1.v",
      "impl\/verilog\/myproject_mul_16s_10ns_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_10ns_24_1_0.v",
      "impl\/verilog\/myproject_mul_16s_10ns_25_1_1.v",
      "impl\/verilog\/myproject_mul_16s_10ns_25_2_0.v",
      "impl\/verilog\/myproject_mul_16s_10s_22_1_0.v",
      "impl\/verilog\/myproject_mul_16s_10s_22_1_1.v",
      "impl\/verilog\/myproject_mul_16s_10s_22_2_0.v",
      "impl\/verilog\/myproject_mul_16s_10s_24_1_0.v",
      "impl\/verilog\/myproject_mul_16s_11ns_26_1_1.v",
      "impl\/verilog\/myproject_mul_16s_11ns_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_12ns_26_1_1.v",
      "impl\/verilog\/myproject_mul_16s_12ns_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_13ns_26_1_1.v",
      "impl\/verilog\/myproject_mul_16s_13ns_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_14ns_26_1_1.v",
      "impl\/verilog\/myproject_mul_16s_14ns_26_2_0.v",
      "impl\/verilog\/myproject_mul_16s_15ns_26_1_1.v",
      "impl\/verilog\/myproject_mul_18s_17ns_26_1_1.v",
      "impl\/verilog\/myproject_normalize_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config4_s.v",
      "impl\/verilog\/myproject_normalize_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config8_s.v",
      "impl\/verilog\/myproject_normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config4_s.v",
      "impl\/verilog\/myproject_normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config8_s.v",
      "impl\/verilog\/myproject_normalize_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config4_s.v",
      "impl\/verilog\/myproject_normalize_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config8_s.v",
      "impl\/verilog\/myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config13_s.v",
      "impl\/verilog\/myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config14_s.v",
      "impl\/verilog\/myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_15_5_5_3_0_config15_s.v",
      "impl\/verilog\/myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.v",
      "impl\/verilog\/myproject_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config5_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config9_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config5_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config9_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_relu_config5_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_relu_config9_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config5_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config9_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config5_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config9_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_12_0_4_0_0_relu_config5_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_12_0_4_0_0_relu_config9_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config5_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_15_0_4_0_0_relu_config9_s.v",
      "impl\/verilog\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s.v",
      "impl\/verilog\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_exp_table_ROM_bkb.dat",
      "impl\/verilog\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_exp_table_ROM_bkb.v",
      "impl\/verilog\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_invert_table_Rcud.dat",
      "impl\/verilog\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_invert_table_Rcud.v",
      "impl\/verilog\/myproject.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "y_timed_input": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "636",
      "portMap": {"y_timed_input": "DATA"},
      "ports": ["y_timed_input"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "y_timed_input"
        }]
    },
    "layer10_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "12",
      "portMap": {"layer10_out": "DATA"},
      "ports": ["layer10_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer10_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "y_timed_input_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "y_timed_input": {
      "dir": "in",
      "width": "636"
    },
    "layer10_out": {
      "dir": "out",
      "width": "12"
    },
    "layer10_out_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config2_s",
          "InstanceName": "call_ret1_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config2_s_fu_53"
        },
        {
          "ModuleName": "normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config4_s",
          "InstanceName": "call_ret2_normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config4_s_fu_59"
        },
        {
          "ModuleName": "relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config5_s",
          "InstanceName": "call_ret3_relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config5_s_fu_87"
        },
        {
          "ModuleName": "dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config6_s",
          "InstanceName": "call_ret4_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config6_s_fu_115"
        },
        {
          "ModuleName": "normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config8_s",
          "InstanceName": "call_ret5_normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config8_s_fu_143"
        },
        {
          "ModuleName": "relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config9_s",
          "InstanceName": "call_ret_relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config9_s_fu_159"
        },
        {
          "ModuleName": "dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config10_s",
          "InstanceName": "call_ret6_dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config10_s_fu_175"
        }
      ]
    },
    "Info": {
      "dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "5.647"
        },
        "Area": {
          "DSP": "252",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "2",
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "36909",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config4_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "2.691"
        },
        "Area": {
          "DSP": "15",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "862",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config5_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "1.046"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "720",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config6_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "4.902"
        },
        "Area": {
          "DSP": "54",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "9236",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "normalize_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config8_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "2.729"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "401",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_relu_config9_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "1.046"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "360",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_fixed_12_2_5_3_0_ap_fixed_12_2_5_3_0_config10_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "4.134"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "425",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "3.12",
          "Estimate": "14.286"
        },
        "Area": {
          "DSP": "335",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "2",
          "FF": "783",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "48953",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-25 13:15:53 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
