// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "06/11/2018 17:40:10"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module BtoH (
	i4,
	o7);
input 	[4:0] i4;
output 	[6:0] o7;

// Design Ports Information
// o7[0]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o7[1]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o7[2]	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o7[3]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o7[4]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o7[5]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o7[6]	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i4[4]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i4[0]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i4[1]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i4[2]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i4[3]	=>  Location: PIN_138,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("name_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \o7[0]~output_o ;
wire \o7[1]~output_o ;
wire \o7[2]~output_o ;
wire \o7[3]~output_o ;
wire \o7[4]~output_o ;
wire \o7[5]~output_o ;
wire \o7[6]~output_o ;
wire \i4[4]~input_o ;
wire \i4[0]~input_o ;
wire \i4[1]~input_o ;
wire \i4[2]~input_o ;
wire \i4[3]~input_o ;
wire \WideOr6~0_combout ;
wire \WideOr6~1_combout ;
wire \WideOr5~0_combout ;
wire \WideOr5~1_combout ;
wire \WideOr4~0_combout ;
wire \WideOr4~1_combout ;
wire \WideOr3~0_combout ;
wire \WideOr3~1_combout ;
wire \WideOr2~0_combout ;
wire \WideOr2~1_combout ;
wire \WideOr1~0_combout ;
wire \WideOr1~1_combout ;
wire \WideOr0~0_combout ;
wire \WideOr0~1_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X1_Y24_N9
cycloneive_io_obuf \o7[0]~output (
	.i(\WideOr6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o7[0]~output .bus_hold = "false";
defparam \o7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \o7[1]~output (
	.i(\WideOr5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o7[1]~output .bus_hold = "false";
defparam \o7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N2
cycloneive_io_obuf \o7[2]~output (
	.i(\WideOr4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o7[2]~output .bus_hold = "false";
defparam \o7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \o7[3]~output (
	.i(\WideOr3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o7[3]~output .bus_hold = "false";
defparam \o7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \o7[4]~output (
	.i(\WideOr2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o7[4]~output .bus_hold = "false";
defparam \o7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \o7[5]~output (
	.i(\WideOr1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o7[5]~output .bus_hold = "false";
defparam \o7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \o7[6]~output (
	.i(\WideOr0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o7[6]~output .bus_hold = "false";
defparam \o7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \i4[4]~input (
	.i(i4[4]),
	.ibar(gnd),
	.o(\i4[4]~input_o ));
// synopsys translate_off
defparam \i4[4]~input .bus_hold = "false";
defparam \i4[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N22
cycloneive_io_ibuf \i4[0]~input (
	.i(i4[0]),
	.ibar(gnd),
	.o(\i4[0]~input_o ));
// synopsys translate_off
defparam \i4[0]~input .bus_hold = "false";
defparam \i4[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N1
cycloneive_io_ibuf \i4[1]~input (
	.i(i4[1]),
	.ibar(gnd),
	.o(\i4[1]~input_o ));
// synopsys translate_off
defparam \i4[1]~input .bus_hold = "false";
defparam \i4[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \i4[2]~input (
	.i(i4[2]),
	.ibar(gnd),
	.o(\i4[2]~input_o ));
// synopsys translate_off
defparam \i4[2]~input .bus_hold = "false";
defparam \i4[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N8
cycloneive_io_ibuf \i4[3]~input (
	.i(i4[3]),
	.ibar(gnd),
	.o(\i4[3]~input_o ));
// synopsys translate_off
defparam \i4[3]~input .bus_hold = "false";
defparam \i4[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N8
cycloneive_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = (\i4[1]~input_o  & (((\i4[3]~input_o )))) # (!\i4[1]~input_o  & (\i4[2]~input_o  $ (((\i4[0]~input_o  & !\i4[3]~input_o )))))

	.dataa(\i4[0]~input_o ),
	.datab(\i4[1]~input_o ),
	.datac(\i4[2]~input_o ),
	.datad(\i4[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = 16'hFC12;
defparam \WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N10
cycloneive_lcell_comb \WideOr6~1 (
// Equation(s):
// \WideOr6~1_combout  = (\i4[4]~input_o ) # (\WideOr6~0_combout )

	.dataa(gnd),
	.datab(\i4[4]~input_o ),
	.datac(\WideOr6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~1 .lut_mask = 16'hFCFC;
defparam \WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N28
cycloneive_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (\i4[2]~input_o  & ((\i4[3]~input_o ) # (\i4[0]~input_o  $ (\i4[1]~input_o )))) # (!\i4[2]~input_o  & (((\i4[1]~input_o  & \i4[3]~input_o ))))

	.dataa(\i4[0]~input_o ),
	.datab(\i4[1]~input_o ),
	.datac(\i4[2]~input_o ),
	.datad(\i4[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = 16'hFC60;
defparam \WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N14
cycloneive_lcell_comb \WideOr5~1 (
// Equation(s):
// \WideOr5~1_combout  = (\i4[4]~input_o ) # (\WideOr5~0_combout )

	.dataa(gnd),
	.datab(\i4[4]~input_o ),
	.datac(gnd),
	.datad(\WideOr5~0_combout ),
	.cin(gnd),
	.combout(\WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~1 .lut_mask = 16'hFFCC;
defparam \WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N16
cycloneive_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (\i4[2]~input_o  & (((\i4[3]~input_o )))) # (!\i4[2]~input_o  & (\i4[1]~input_o  & ((\i4[3]~input_o ) # (!\i4[0]~input_o ))))

	.dataa(\i4[0]~input_o ),
	.datab(\i4[1]~input_o ),
	.datac(\i4[2]~input_o ),
	.datad(\i4[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = 16'hFC04;
defparam \WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N18
cycloneive_lcell_comb \WideOr4~1 (
// Equation(s):
// \WideOr4~1_combout  = (\i4[4]~input_o ) # (\WideOr4~0_combout )

	.dataa(gnd),
	.datab(\i4[4]~input_o ),
	.datac(gnd),
	.datad(\WideOr4~0_combout ),
	.cin(gnd),
	.combout(\WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~1 .lut_mask = 16'hFFCC;
defparam \WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N20
cycloneive_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (\i4[1]~input_o  & ((\i4[3]~input_o ) # ((\i4[0]~input_o  & \i4[2]~input_o )))) # (!\i4[1]~input_o  & (\i4[2]~input_o  $ (((\i4[0]~input_o  & !\i4[3]~input_o )))))

	.dataa(\i4[0]~input_o ),
	.datab(\i4[1]~input_o ),
	.datac(\i4[2]~input_o ),
	.datad(\i4[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = 16'hFC92;
defparam \WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N30
cycloneive_lcell_comb \WideOr3~1 (
// Equation(s):
// \WideOr3~1_combout  = (\i4[4]~input_o ) # (\WideOr3~0_combout )

	.dataa(gnd),
	.datab(\i4[4]~input_o ),
	.datac(gnd),
	.datad(\WideOr3~0_combout ),
	.cin(gnd),
	.combout(\WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~1 .lut_mask = 16'hFFCC;
defparam \WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N24
cycloneive_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\i4[1]~input_o  & ((\i4[3]~input_o ) # ((\i4[0]~input_o  & \i4[2]~input_o )))) # (!\i4[1]~input_o  & ((\i4[0]~input_o ) # ((\i4[2]~input_o ))))

	.dataa(\i4[0]~input_o ),
	.datab(\i4[1]~input_o ),
	.datac(\i4[2]~input_o ),
	.datad(\i4[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'hFEB2;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N26
cycloneive_lcell_comb \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = (\i4[4]~input_o ) # (\WideOr2~0_combout )

	.dataa(gnd),
	.datab(\i4[4]~input_o ),
	.datac(gnd),
	.datad(\WideOr2~0_combout ),
	.cin(gnd),
	.combout(\WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~1 .lut_mask = 16'hFFCC;
defparam \WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N12
cycloneive_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\i4[0]~input_o  & ((\i4[1]~input_o ) # (\i4[2]~input_o  $ (!\i4[3]~input_o )))) # (!\i4[0]~input_o  & ((\i4[2]~input_o  & ((\i4[3]~input_o ))) # (!\i4[2]~input_o  & (\i4[1]~input_o ))))

	.dataa(\i4[0]~input_o ),
	.datab(\i4[1]~input_o ),
	.datac(\i4[2]~input_o ),
	.datad(\i4[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'hFC8E;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N6
cycloneive_lcell_comb \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = (\i4[4]~input_o ) # (\WideOr1~0_combout )

	.dataa(gnd),
	.datab(\i4[4]~input_o ),
	.datac(gnd),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~1 .lut_mask = 16'hFFCC;
defparam \WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N0
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\i4[1]~input_o  & (!\i4[3]~input_o  & ((!\i4[2]~input_o ) # (!\i4[0]~input_o )))) # (!\i4[1]~input_o  & ((\i4[2]~input_o  $ (\i4[3]~input_o ))))

	.dataa(\i4[0]~input_o ),
	.datab(\i4[1]~input_o ),
	.datac(\i4[2]~input_o ),
	.datad(\i4[3]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h037C;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y20_N2
cycloneive_lcell_comb \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = (\i4[4]~input_o ) # (!\WideOr0~0_combout )

	.dataa(gnd),
	.datab(\i4[4]~input_o ),
	.datac(gnd),
	.datad(\WideOr0~0_combout ),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = 16'hCCFF;
defparam \WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

assign o7[0] = \o7[0]~output_o ;

assign o7[1] = \o7[1]~output_o ;

assign o7[2] = \o7[2]~output_o ;

assign o7[3] = \o7[3]~output_o ;

assign o7[4] = \o7[4]~output_o ;

assign o7[5] = \o7[5]~output_o ;

assign o7[6] = \o7[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
