// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dense_1_out_0_0_V_s,
        dense_1_out_0_1_V_s,
        dense_1_out_1_0_V_s,
        dense_1_out_1_1_V_s,
        dense_1_out_2_0_V_s,
        dense_1_out_2_1_V_s,
        dense_1_out_3_0_V_s,
        dense_1_out_3_1_V_s,
        dense_1_out_4_0_V_s,
        dense_1_out_4_1_V_s,
        dense_1_out_5_0_V_s,
        dense_1_out_5_1_V_s,
        dense_1_out_6_0_V_s,
        dense_1_out_6_1_V_s,
        dense_1_out_7_0_V_s,
        dense_1_out_7_1_V_s,
        dense_1_out_8_0_V_s,
        dense_1_out_8_1_V_s,
        dense_1_out_9_0_V_s,
        dense_1_out_9_1_V_s,
        dense_1_out_10_0_V_read,
        dense_1_out_10_1_V_read,
        dense_1_out_11_0_V_read,
        dense_1_out_11_1_V_read,
        dense_1_out_12_0_V_read,
        dense_1_out_12_1_V_read,
        dense_1_out_13_0_V_read,
        dense_1_out_13_1_V_read,
        dense_1_out_14_0_V_read,
        dense_1_out_14_1_V_read,
        dense_1_out_15_0_V_read,
        dense_1_out_15_1_V_read,
        dense_1_out_16_0_V_read,
        dense_1_out_16_1_V_read,
        dense_1_out_17_0_V_read,
        dense_1_out_17_1_V_read,
        dense_1_out_18_0_V_read,
        dense_1_out_18_1_V_read,
        dense_1_out_19_0_V_read,
        dense_1_out_19_1_V_read,
        dense_1_out_20_0_V_read,
        dense_1_out_20_1_V_read,
        dense_1_out_21_0_V_read,
        dense_1_out_21_1_V_read,
        dense_1_out_22_0_V_read,
        dense_1_out_22_1_V_read,
        dense_1_out_23_0_V_read,
        dense_1_out_23_1_V_read,
        dense_1_out_24_0_V_read,
        dense_1_out_24_1_V_read,
        dense_2_out_0_V_address0,
        dense_2_out_0_V_ce0,
        dense_2_out_0_V_we0,
        dense_2_out_0_V_d0,
        dense_2_out_1_V_address0,
        dense_2_out_1_V_ce0,
        dense_2_out_1_V_we0,
        dense_2_out_1_V_d0,
        dense_2_out_2_V_address0,
        dense_2_out_2_V_ce0,
        dense_2_out_2_V_we0,
        dense_2_out_2_V_d0,
        dense_2_out_3_V_address0,
        dense_2_out_3_V_ce0,
        dense_2_out_3_V_we0,
        dense_2_out_3_V_d0,
        dense_2_out_4_V_address0,
        dense_2_out_4_V_ce0,
        dense_2_out_4_V_we0,
        dense_2_out_4_V_d0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state14 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [13:0] dense_1_out_0_0_V_s;
input  [13:0] dense_1_out_0_1_V_s;
input  [13:0] dense_1_out_1_0_V_s;
input  [13:0] dense_1_out_1_1_V_s;
input  [13:0] dense_1_out_2_0_V_s;
input  [13:0] dense_1_out_2_1_V_s;
input  [13:0] dense_1_out_3_0_V_s;
input  [13:0] dense_1_out_3_1_V_s;
input  [13:0] dense_1_out_4_0_V_s;
input  [13:0] dense_1_out_4_1_V_s;
input  [13:0] dense_1_out_5_0_V_s;
input  [13:0] dense_1_out_5_1_V_s;
input  [13:0] dense_1_out_6_0_V_s;
input  [13:0] dense_1_out_6_1_V_s;
input  [13:0] dense_1_out_7_0_V_s;
input  [13:0] dense_1_out_7_1_V_s;
input  [13:0] dense_1_out_8_0_V_s;
input  [13:0] dense_1_out_8_1_V_s;
input  [13:0] dense_1_out_9_0_V_s;
input  [13:0] dense_1_out_9_1_V_s;
input  [13:0] dense_1_out_10_0_V_read;
input  [13:0] dense_1_out_10_1_V_read;
input  [13:0] dense_1_out_11_0_V_read;
input  [13:0] dense_1_out_11_1_V_read;
input  [13:0] dense_1_out_12_0_V_read;
input  [13:0] dense_1_out_12_1_V_read;
input  [13:0] dense_1_out_13_0_V_read;
input  [13:0] dense_1_out_13_1_V_read;
input  [13:0] dense_1_out_14_0_V_read;
input  [13:0] dense_1_out_14_1_V_read;
input  [13:0] dense_1_out_15_0_V_read;
input  [13:0] dense_1_out_15_1_V_read;
input  [13:0] dense_1_out_16_0_V_read;
input  [13:0] dense_1_out_16_1_V_read;
input  [13:0] dense_1_out_17_0_V_read;
input  [13:0] dense_1_out_17_1_V_read;
input  [13:0] dense_1_out_18_0_V_read;
input  [13:0] dense_1_out_18_1_V_read;
input  [13:0] dense_1_out_19_0_V_read;
input  [13:0] dense_1_out_19_1_V_read;
input  [13:0] dense_1_out_20_0_V_read;
input  [13:0] dense_1_out_20_1_V_read;
input  [13:0] dense_1_out_21_0_V_read;
input  [13:0] dense_1_out_21_1_V_read;
input  [13:0] dense_1_out_22_0_V_read;
input  [13:0] dense_1_out_22_1_V_read;
input  [13:0] dense_1_out_23_0_V_read;
input  [13:0] dense_1_out_23_1_V_read;
input  [13:0] dense_1_out_24_0_V_read;
input  [13:0] dense_1_out_24_1_V_read;
output  [2:0] dense_2_out_0_V_address0;
output   dense_2_out_0_V_ce0;
output   dense_2_out_0_V_we0;
output  [12:0] dense_2_out_0_V_d0;
output  [2:0] dense_2_out_1_V_address0;
output   dense_2_out_1_V_ce0;
output   dense_2_out_1_V_we0;
output  [12:0] dense_2_out_1_V_d0;
output  [2:0] dense_2_out_2_V_address0;
output   dense_2_out_2_V_ce0;
output   dense_2_out_2_V_we0;
output  [12:0] dense_2_out_2_V_d0;
output  [2:0] dense_2_out_3_V_address0;
output   dense_2_out_3_V_ce0;
output   dense_2_out_3_V_we0;
output  [12:0] dense_2_out_3_V_d0;
output  [2:0] dense_2_out_4_V_address0;
output   dense_2_out_4_V_ce0;
output   dense_2_out_4_V_we0;
output  [12:0] dense_2_out_4_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dense_2_out_0_V_ce0;
reg dense_2_out_0_V_we0;
reg dense_2_out_1_V_ce0;
reg dense_2_out_1_V_we0;
reg dense_2_out_2_V_ce0;
reg dense_2_out_2_V_we0;
reg dense_2_out_3_V_ce0;
reg dense_2_out_3_V_we0;
reg dense_2_out_4_V_ce0;
reg dense_2_out_4_V_we0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] dense_2_weights_V_0_address0;
reg    dense_2_weights_V_0_ce0;
wire  signed [7:0] dense_2_weights_V_0_q0;
wire   [4:0] dense_2_weights_V_1_address0;
reg    dense_2_weights_V_1_ce0;
wire  signed [8:0] dense_2_weights_V_1_q0;
wire   [4:0] dense_2_weights_V_2_address0;
reg    dense_2_weights_V_2_ce0;
wire  signed [7:0] dense_2_weights_V_2_q0;
wire   [4:0] dense_2_weights_V_3_address0;
reg    dense_2_weights_V_3_ce0;
wire   [7:0] dense_2_weights_V_3_q0;
wire   [4:0] dense_2_weights_V_4_address0;
reg    dense_2_weights_V_4_ce0;
wire   [8:0] dense_2_weights_V_4_q0;
wire   [4:0] dense_2_weights_V_5_address0;
reg    dense_2_weights_V_5_ce0;
wire  signed [8:0] dense_2_weights_V_5_q0;
wire   [4:0] dense_2_weights_V_6_address0;
reg    dense_2_weights_V_6_ce0;
wire  signed [8:0] dense_2_weights_V_6_q0;
wire   [4:0] dense_2_weights_V_7_address0;
reg    dense_2_weights_V_7_ce0;
wire  signed [8:0] dense_2_weights_V_7_q0;
wire   [4:0] dense_2_weights_V_8_address0;
reg    dense_2_weights_V_8_ce0;
wire   [8:0] dense_2_weights_V_8_q0;
wire   [4:0] dense_2_weights_V_9_address0;
reg    dense_2_weights_V_9_ce0;
wire   [8:0] dense_2_weights_V_9_q0;
wire   [4:0] dense_2_weights_V_10_address0;
reg    dense_2_weights_V_10_ce0;
wire  signed [7:0] dense_2_weights_V_10_q0;
wire   [4:0] dense_2_weights_V_11_address0;
reg    dense_2_weights_V_11_ce0;
wire  signed [8:0] dense_2_weights_V_11_q0;
wire   [4:0] dense_2_weights_V_12_address0;
reg    dense_2_weights_V_12_ce0;
wire  signed [7:0] dense_2_weights_V_12_q0;
wire   [4:0] dense_2_weights_V_13_address0;
reg    dense_2_weights_V_13_ce0;
wire   [7:0] dense_2_weights_V_13_q0;
wire   [4:0] dense_2_weights_V_14_address0;
reg    dense_2_weights_V_14_ce0;
wire   [8:0] dense_2_weights_V_14_q0;
wire   [4:0] dense_2_weights_V_15_address0;
reg    dense_2_weights_V_15_ce0;
wire  signed [7:0] dense_2_weights_V_15_q0;
wire   [4:0] dense_2_weights_V_16_address0;
reg    dense_2_weights_V_16_ce0;
wire  signed [8:0] dense_2_weights_V_16_q0;
wire   [4:0] dense_2_weights_V_17_address0;
reg    dense_2_weights_V_17_ce0;
wire  signed [7:0] dense_2_weights_V_17_q0;
wire   [4:0] dense_2_weights_V_18_address0;
reg    dense_2_weights_V_18_ce0;
wire   [8:0] dense_2_weights_V_18_q0;
wire   [4:0] dense_2_weights_V_19_address0;
reg    dense_2_weights_V_19_ce0;
wire   [8:0] dense_2_weights_V_19_q0;
wire   [4:0] dense_2_weights_V_20_address0;
reg    dense_2_weights_V_20_ce0;
wire  signed [8:0] dense_2_weights_V_20_q0;
wire   [4:0] dense_2_weights_V_21_address0;
reg    dense_2_weights_V_21_ce0;
wire  signed [8:0] dense_2_weights_V_21_q0;
wire   [4:0] dense_2_weights_V_22_address0;
reg    dense_2_weights_V_22_ce0;
wire  signed [7:0] dense_2_weights_V_22_q0;
wire   [4:0] dense_2_weights_V_23_address0;
reg    dense_2_weights_V_23_ce0;
wire   [7:0] dense_2_weights_V_23_q0;
wire   [4:0] dense_2_weights_V_24_address0;
reg    dense_2_weights_V_24_ce0;
wire   [8:0] dense_2_weights_V_24_q0;
wire   [4:0] dense_2_weights_V_25_address0;
reg    dense_2_weights_V_25_ce0;
wire  signed [8:0] dense_2_weights_V_25_q0;
wire   [4:0] dense_2_weights_V_26_address0;
reg    dense_2_weights_V_26_ce0;
wire  signed [8:0] dense_2_weights_V_26_q0;
wire   [4:0] dense_2_weights_V_27_address0;
reg    dense_2_weights_V_27_ce0;
wire  signed [8:0] dense_2_weights_V_27_q0;
wire   [4:0] dense_2_weights_V_28_address0;
reg    dense_2_weights_V_28_ce0;
wire   [8:0] dense_2_weights_V_28_q0;
wire   [4:0] dense_2_weights_V_29_address0;
reg    dense_2_weights_V_29_ce0;
wire   [7:0] dense_2_weights_V_29_q0;
wire   [4:0] dense_2_weights_V_30_address0;
reg    dense_2_weights_V_30_ce0;
wire  signed [7:0] dense_2_weights_V_30_q0;
wire   [4:0] dense_2_weights_V_31_address0;
reg    dense_2_weights_V_31_ce0;
wire  signed [7:0] dense_2_weights_V_31_q0;
wire   [4:0] dense_2_weights_V_32_address0;
reg    dense_2_weights_V_32_ce0;
wire  signed [8:0] dense_2_weights_V_32_q0;
wire   [4:0] dense_2_weights_V_33_address0;
reg    dense_2_weights_V_33_ce0;
wire   [8:0] dense_2_weights_V_33_q0;
wire   [4:0] dense_2_weights_V_34_address0;
reg    dense_2_weights_V_34_ce0;
wire   [8:0] dense_2_weights_V_34_q0;
wire   [4:0] dense_2_weights_V_35_address0;
reg    dense_2_weights_V_35_ce0;
wire  signed [8:0] dense_2_weights_V_35_q0;
wire   [4:0] dense_2_weights_V_36_address0;
reg    dense_2_weights_V_36_ce0;
wire  signed [8:0] dense_2_weights_V_36_q0;
wire   [4:0] dense_2_weights_V_37_address0;
reg    dense_2_weights_V_37_ce0;
wire  signed [7:0] dense_2_weights_V_37_q0;
wire   [4:0] dense_2_weights_V_38_address0;
reg    dense_2_weights_V_38_ce0;
wire   [8:0] dense_2_weights_V_38_q0;
wire   [4:0] dense_2_weights_V_39_address0;
reg    dense_2_weights_V_39_ce0;
wire   [7:0] dense_2_weights_V_39_q0;
wire   [4:0] dense_2_weights_V_40_address0;
reg    dense_2_weights_V_40_ce0;
wire  signed [8:0] dense_2_weights_V_40_q0;
wire   [4:0] dense_2_weights_V_41_address0;
reg    dense_2_weights_V_41_ce0;
wire  signed [8:0] dense_2_weights_V_41_q0;
wire   [4:0] dense_2_weights_V_42_address0;
reg    dense_2_weights_V_42_ce0;
wire  signed [8:0] dense_2_weights_V_42_q0;
wire   [4:0] dense_2_weights_V_43_address0;
reg    dense_2_weights_V_43_ce0;
wire   [8:0] dense_2_weights_V_43_q0;
wire   [4:0] dense_2_weights_V_44_address0;
reg    dense_2_weights_V_44_ce0;
wire   [8:0] dense_2_weights_V_44_q0;
wire   [4:0] dense_2_weights_V_45_address0;
reg    dense_2_weights_V_45_ce0;
wire   [8:0] dense_2_weights_V_45_q0;
wire   [4:0] dense_2_weights_V_46_address0;
reg    dense_2_weights_V_46_ce0;
wire   [8:0] dense_2_weights_V_46_q0;
wire   [4:0] dense_2_weights_V_47_address0;
reg    dense_2_weights_V_47_ce0;
wire   [8:0] dense_2_weights_V_47_q0;
wire   [4:0] dense_2_weights_V_48_address0;
reg    dense_2_weights_V_48_ce0;
wire   [8:0] dense_2_weights_V_48_q0;
wire   [4:0] dense_2_weights_V_49_address0;
reg    dense_2_weights_V_49_ce0;
wire   [7:0] dense_2_weights_V_49_q0;
wire   [4:0] dense_2_bias_V_address0;
reg    dense_2_bias_V_ce0;
wire   [8:0] dense_2_bias_V_q0;
reg   [4:0] i_0_reg_1310;
reg   [10:0] phi_mul_reg_1321;
reg   [4:0] phi_urem_reg_1332;
wire  signed [21:0] sext_ln708_fu_1343_p1;
reg  signed [21:0] sext_ln708_reg_3068;
wire  signed [21:0] sext_ln1192_fu_1347_p1;
reg  signed [21:0] sext_ln1192_reg_3073;
wire  signed [21:0] sext_ln1192_10_fu_1351_p1;
reg  signed [21:0] sext_ln1192_10_reg_3078;
wire  signed [21:0] sext_ln1192_11_fu_1355_p1;
reg  signed [21:0] sext_ln1192_11_reg_3083;
wire  signed [21:0] sext_ln1192_12_fu_1359_p1;
reg  signed [21:0] sext_ln1192_12_reg_3088;
wire  signed [21:0] sext_ln1192_13_fu_1363_p1;
reg  signed [21:0] sext_ln1192_13_reg_3093;
wire  signed [21:0] sext_ln1192_14_fu_1367_p1;
reg  signed [21:0] sext_ln1192_14_reg_3098;
wire  signed [21:0] sext_ln1192_15_fu_1371_p1;
reg  signed [21:0] sext_ln1192_15_reg_3103;
wire  signed [21:0] sext_ln1192_16_fu_1375_p1;
reg  signed [21:0] sext_ln1192_16_reg_3108;
wire  signed [21:0] sext_ln1192_17_fu_1379_p1;
reg  signed [21:0] sext_ln1192_17_reg_3113;
wire  signed [21:0] sext_ln1192_18_fu_1383_p1;
reg  signed [21:0] sext_ln1192_18_reg_3118;
wire  signed [21:0] sext_ln1192_19_fu_1387_p1;
reg  signed [21:0] sext_ln1192_19_reg_3123;
wire  signed [21:0] sext_ln1192_20_fu_1391_p1;
reg  signed [21:0] sext_ln1192_20_reg_3128;
wire  signed [21:0] sext_ln1192_21_fu_1395_p1;
reg  signed [21:0] sext_ln1192_21_reg_3133;
wire  signed [21:0] sext_ln1192_22_fu_1399_p1;
reg  signed [21:0] sext_ln1192_22_reg_3138;
wire  signed [21:0] sext_ln1192_23_fu_1403_p1;
reg  signed [21:0] sext_ln1192_23_reg_3143;
wire  signed [21:0] sext_ln1192_24_fu_1407_p1;
reg  signed [21:0] sext_ln1192_24_reg_3148;
wire  signed [21:0] sext_ln1192_25_fu_1411_p1;
reg  signed [21:0] sext_ln1192_25_reg_3153;
wire  signed [21:0] sext_ln1192_26_fu_1415_p1;
reg  signed [21:0] sext_ln1192_26_reg_3158;
wire  signed [21:0] sext_ln1192_27_fu_1419_p1;
reg  signed [21:0] sext_ln1192_27_reg_3163;
wire  signed [21:0] sext_ln1192_28_fu_1423_p1;
reg  signed [21:0] sext_ln1192_28_reg_3168;
wire  signed [21:0] sext_ln1192_29_fu_1427_p1;
reg  signed [21:0] sext_ln1192_29_reg_3173;
wire  signed [21:0] sext_ln1192_30_fu_1431_p1;
reg  signed [21:0] sext_ln1192_30_reg_3178;
wire  signed [21:0] sext_ln1192_31_fu_1435_p1;
reg  signed [21:0] sext_ln1192_31_reg_3183;
wire  signed [21:0] sext_ln1192_32_fu_1439_p1;
reg  signed [21:0] sext_ln1192_32_reg_3188;
wire  signed [21:0] sext_ln1192_33_fu_1443_p1;
reg  signed [21:0] sext_ln1192_33_reg_3193;
wire  signed [21:0] sext_ln1192_34_fu_1447_p1;
reg  signed [21:0] sext_ln1192_34_reg_3198;
wire  signed [21:0] sext_ln1192_35_fu_1451_p1;
reg  signed [21:0] sext_ln1192_35_reg_3203;
wire  signed [21:0] sext_ln1192_36_fu_1455_p1;
reg  signed [21:0] sext_ln1192_36_reg_3208;
wire  signed [21:0] sext_ln1192_37_fu_1459_p1;
reg  signed [21:0] sext_ln1192_37_reg_3213;
wire  signed [21:0] sext_ln1192_38_fu_1463_p1;
reg  signed [21:0] sext_ln1192_38_reg_3218;
wire  signed [21:0] sext_ln1192_39_fu_1467_p1;
reg  signed [21:0] sext_ln1192_39_reg_3223;
wire  signed [21:0] sext_ln1192_40_fu_1471_p1;
reg  signed [21:0] sext_ln1192_40_reg_3228;
wire  signed [21:0] sext_ln1192_41_fu_1475_p1;
reg  signed [21:0] sext_ln1192_41_reg_3233;
wire  signed [21:0] sext_ln1192_42_fu_1479_p1;
reg  signed [21:0] sext_ln1192_42_reg_3238;
wire  signed [21:0] sext_ln1192_43_fu_1483_p1;
reg  signed [21:0] sext_ln1192_43_reg_3243;
wire  signed [21:0] sext_ln1192_44_fu_1487_p1;
reg  signed [21:0] sext_ln1192_44_reg_3248;
wire  signed [21:0] sext_ln1192_45_fu_1491_p1;
reg  signed [21:0] sext_ln1192_45_reg_3253;
wire  signed [21:0] sext_ln1192_46_fu_1495_p1;
reg  signed [21:0] sext_ln1192_46_reg_3258;
wire  signed [21:0] sext_ln1192_47_fu_1499_p1;
reg  signed [21:0] sext_ln1192_47_reg_3263;
wire  signed [21:0] sext_ln1192_48_fu_1503_p1;
reg  signed [21:0] sext_ln1192_48_reg_3268;
wire  signed [21:0] sext_ln1192_49_fu_1507_p1;
reg  signed [21:0] sext_ln1192_49_reg_3273;
wire  signed [21:0] sext_ln1192_50_fu_1511_p1;
reg  signed [21:0] sext_ln1192_50_reg_3278;
wire  signed [21:0] sext_ln1192_51_fu_1515_p1;
reg  signed [21:0] sext_ln1192_51_reg_3283;
wire  signed [21:0] sext_ln1192_52_fu_1519_p1;
reg  signed [21:0] sext_ln1192_52_reg_3288;
wire  signed [21:0] sext_ln1192_53_fu_1523_p1;
reg  signed [21:0] sext_ln1192_53_reg_3293;
wire  signed [21:0] sext_ln1192_54_fu_1527_p1;
reg  signed [21:0] sext_ln1192_54_reg_3298;
wire  signed [21:0] sext_ln1192_55_fu_1531_p1;
reg  signed [21:0] sext_ln1192_55_reg_3303;
wire  signed [21:0] sext_ln1192_56_fu_1535_p1;
reg  signed [21:0] sext_ln1192_56_reg_3308;
wire  signed [21:0] sext_ln1192_57_fu_1539_p1;
reg  signed [21:0] sext_ln1192_57_reg_3313;
wire   [0:0] icmp_ln9_fu_1543_p2;
reg   [0:0] icmp_ln9_reg_3318;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln9_reg_3318_pp0_iter1_reg;
reg   [0:0] icmp_ln9_reg_3318_pp0_iter2_reg;
reg   [0:0] icmp_ln9_reg_3318_pp0_iter3_reg;
reg   [0:0] icmp_ln9_reg_3318_pp0_iter4_reg;
reg   [0:0] icmp_ln9_reg_3318_pp0_iter5_reg;
reg   [0:0] icmp_ln9_reg_3318_pp0_iter6_reg;
reg   [0:0] icmp_ln9_reg_3318_pp0_iter7_reg;
reg   [0:0] icmp_ln9_reg_3318_pp0_iter8_reg;
reg   [0:0] icmp_ln9_reg_3318_pp0_iter9_reg;
reg   [0:0] icmp_ln9_reg_3318_pp0_iter10_reg;
wire   [4:0] i_fu_1549_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] zext_ln14_fu_1555_p1;
reg   [63:0] zext_ln14_reg_3327;
reg   [63:0] zext_ln14_reg_3327_pp0_iter1_reg;
reg   [63:0] zext_ln14_reg_3327_pp0_iter2_reg;
reg   [63:0] zext_ln14_reg_3327_pp0_iter3_reg;
reg   [63:0] zext_ln14_reg_3327_pp0_iter4_reg;
reg   [63:0] zext_ln14_reg_3327_pp0_iter5_reg;
reg   [63:0] zext_ln14_reg_3327_pp0_iter6_reg;
reg   [63:0] zext_ln14_reg_3327_pp0_iter7_reg;
wire   [3:0] trunc_ln203_fu_1564_p1;
reg   [3:0] trunc_ln203_reg_3402;
reg   [3:0] trunc_ln203_reg_3402_pp0_iter1_reg;
reg   [3:0] trunc_ln203_reg_3402_pp0_iter2_reg;
reg   [3:0] trunc_ln203_reg_3402_pp0_iter3_reg;
reg   [3:0] trunc_ln203_reg_3402_pp0_iter4_reg;
reg   [3:0] trunc_ln203_reg_3402_pp0_iter5_reg;
reg   [3:0] trunc_ln203_reg_3402_pp0_iter6_reg;
reg   [3:0] trunc_ln203_reg_3402_pp0_iter7_reg;
reg   [3:0] trunc_ln203_reg_3402_pp0_iter8_reg;
reg   [3:0] trunc_ln203_reg_3402_pp0_iter9_reg;
reg   [3:0] trunc_ln203_reg_3402_pp0_iter10_reg;
wire   [10:0] add_ln203_5_fu_1568_p2;
reg   [2:0] tmp_4_reg_3411;
reg   [2:0] tmp_4_reg_3411_pp0_iter1_reg;
reg   [2:0] tmp_4_reg_3411_pp0_iter2_reg;
reg   [2:0] tmp_4_reg_3411_pp0_iter3_reg;
reg   [2:0] tmp_4_reg_3411_pp0_iter4_reg;
reg   [2:0] tmp_4_reg_3411_pp0_iter5_reg;
reg   [2:0] tmp_4_reg_3411_pp0_iter6_reg;
reg   [2:0] tmp_4_reg_3411_pp0_iter7_reg;
reg   [2:0] tmp_4_reg_3411_pp0_iter8_reg;
reg   [2:0] tmp_4_reg_3411_pp0_iter9_reg;
reg   [2:0] tmp_4_reg_3411_pp0_iter10_reg;
wire   [4:0] select_ln22_fu_1596_p3;
reg  signed [7:0] dense_2_weights_V_3_1_reg_3421;
reg   [13:0] tmp_87_reg_3426;
reg  signed [8:0] dense_2_weights_V_4_1_reg_3431;
reg  signed [8:0] dense_2_weights_V_8_1_reg_3461;
reg   [13:0] tmp_92_reg_3466;
reg  signed [8:0] dense_2_weights_V_9_1_reg_3471;
reg  signed [7:0] dense_2_weights_V_13_2_reg_3501;
reg   [13:0] tmp_97_reg_3506;
reg  signed [8:0] dense_2_weights_V_14_2_reg_3511;
reg  signed [8:0] dense_2_weights_V_18_2_reg_3541;
reg   [13:0] tmp_102_reg_3546;
reg  signed [8:0] dense_2_weights_V_19_2_reg_3551;
reg  signed [7:0] dense_2_weights_V_23_2_reg_3581;
reg   [13:0] tmp_107_reg_3586;
reg  signed [8:0] dense_2_weights_V_24_2_reg_3591;
reg  signed [8:0] dense_2_weights_V_28_2_reg_3621;
reg   [13:0] tmp_112_reg_3626;
reg  signed [7:0] dense_2_weights_V_29_2_reg_3631;
reg  signed [8:0] dense_2_weights_V_33_2_reg_3661;
reg   [13:0] tmp_117_reg_3666;
reg  signed [8:0] dense_2_weights_V_34_2_reg_3671;
reg  signed [8:0] dense_2_weights_V_38_2_reg_3701;
reg   [13:0] tmp_122_reg_3706;
reg  signed [7:0] dense_2_weights_V_39_2_reg_3711;
reg  signed [8:0] dense_2_weights_V_43_2_reg_3771;
reg   [13:0] tmp_127_reg_3776;
reg  signed [8:0] dense_2_weights_V_44_2_reg_3781;
reg  signed [8:0] dense_2_weights_V_45_2_reg_3786;
reg  signed [8:0] dense_2_weights_V_46_2_reg_3791;
reg  signed [8:0] dense_2_weights_V_47_2_reg_3796;
reg   [8:0] dense_2_weights_V_48_2_reg_3801;
reg  signed [8:0] dense_2_weights_V_48_2_reg_3801_pp0_iter10_reg;
reg   [7:0] dense_2_weights_V_49_2_reg_3806;
reg  signed [7:0] dense_2_weights_V_49_2_reg_3806_pp0_iter10_reg;
reg  signed [8:0] p_Val2_s_reg_3811;
reg  signed [8:0] p_Val2_s_reg_3811_pp0_iter10_reg;
reg   [13:0] tmp_132_reg_3817;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln203_fu_2640_p1;
wire   [12:0] select_ln19_fu_2656_p3;
wire   [4:0] add_ln22_fu_1584_p2;
wire   [0:0] icmp_ln22_fu_1590_p2;
wire  signed [21:0] mul_ln708_fu_2669_p2;
wire   [13:0] tmp_s_fu_1612_p4;
wire  signed [21:0] grp_fu_2675_p3;
wire   [13:0] tmp_86_fu_1633_p4;
wire  signed [21:0] grp_fu_2683_p3;
wire  signed [21:0] grp_fu_2691_p3;
wire   [13:0] tmp_88_fu_1672_p4;
wire  signed [21:0] grp_fu_2699_p3;
wire   [13:0] tmp_89_fu_1693_p4;
wire  signed [21:0] grp_fu_2707_p3;
wire   [13:0] tmp_90_fu_1714_p4;
wire  signed [21:0] grp_fu_2715_p3;
wire   [13:0] tmp_91_fu_1735_p4;
wire  signed [21:0] grp_fu_2723_p3;
wire  signed [21:0] grp_fu_2731_p3;
wire   [13:0] tmp_93_fu_1774_p4;
wire  signed [21:0] grp_fu_2739_p3;
wire   [13:0] tmp_94_fu_1795_p4;
wire  signed [21:0] grp_fu_2747_p3;
wire   [13:0] tmp_95_fu_1816_p4;
wire  signed [21:0] grp_fu_2755_p3;
wire   [13:0] tmp_96_fu_1837_p4;
wire  signed [21:0] grp_fu_2763_p3;
wire  signed [21:0] grp_fu_2771_p3;
wire   [13:0] tmp_98_fu_1876_p4;
wire  signed [21:0] grp_fu_2779_p3;
wire   [13:0] tmp_99_fu_1897_p4;
wire  signed [21:0] grp_fu_2787_p3;
wire   [13:0] tmp_100_fu_1918_p4;
wire  signed [21:0] grp_fu_2795_p3;
wire   [13:0] tmp_101_fu_1939_p4;
wire  signed [21:0] grp_fu_2803_p3;
wire  signed [21:0] grp_fu_2811_p3;
wire   [13:0] tmp_103_fu_1978_p4;
wire  signed [21:0] grp_fu_2819_p3;
wire   [13:0] tmp_104_fu_1999_p4;
wire  signed [21:0] grp_fu_2827_p3;
wire   [13:0] tmp_105_fu_2020_p4;
wire  signed [21:0] grp_fu_2835_p3;
wire   [13:0] tmp_106_fu_2041_p4;
wire  signed [21:0] grp_fu_2843_p3;
wire  signed [21:0] grp_fu_2851_p3;
wire   [13:0] tmp_108_fu_2080_p4;
wire  signed [21:0] grp_fu_2859_p3;
wire   [13:0] tmp_109_fu_2101_p4;
wire  signed [21:0] grp_fu_2867_p3;
wire   [13:0] tmp_110_fu_2122_p4;
wire  signed [21:0] grp_fu_2875_p3;
wire   [13:0] tmp_111_fu_2143_p4;
wire  signed [21:0] grp_fu_2883_p3;
wire  signed [21:0] grp_fu_2891_p3;
wire   [13:0] tmp_113_fu_2182_p4;
wire  signed [21:0] grp_fu_2899_p3;
wire   [13:0] tmp_114_fu_2203_p4;
wire  signed [21:0] grp_fu_2907_p3;
wire   [13:0] tmp_115_fu_2224_p4;
wire  signed [21:0] grp_fu_2915_p3;
wire   [13:0] tmp_116_fu_2245_p4;
wire  signed [21:0] grp_fu_2923_p3;
wire  signed [21:0] grp_fu_2931_p3;
wire   [13:0] tmp_118_fu_2284_p4;
wire  signed [21:0] grp_fu_2939_p3;
wire   [13:0] tmp_119_fu_2305_p4;
wire  signed [21:0] grp_fu_2947_p3;
wire   [13:0] tmp_120_fu_2326_p4;
wire  signed [21:0] grp_fu_2955_p3;
wire   [13:0] tmp_121_fu_2347_p4;
wire  signed [21:0] grp_fu_2963_p3;
wire  signed [21:0] grp_fu_2971_p3;
wire   [13:0] tmp_123_fu_2386_p4;
wire  signed [21:0] grp_fu_2979_p3;
wire   [13:0] tmp_124_fu_2407_p4;
wire  signed [21:0] grp_fu_2987_p3;
wire   [13:0] tmp_125_fu_2428_p4;
wire  signed [21:0] grp_fu_2995_p3;
wire   [13:0] tmp_126_fu_2449_p4;
wire  signed [21:0] grp_fu_3003_p3;
wire  signed [21:0] grp_fu_3011_p3;
wire   [13:0] tmp_128_fu_2488_p4;
wire  signed [21:0] grp_fu_3019_p3;
wire   [13:0] tmp_129_fu_2508_p4;
wire  signed [21:0] grp_fu_3027_p3;
wire   [13:0] tmp_130_fu_2528_p4;
wire  signed [21:0] grp_fu_3035_p3;
wire   [13:0] tmp_131_fu_2548_p4;
wire  signed [21:0] grp_fu_3043_p3;
wire  signed [21:0] grp_fu_3051_p3;
wire   [13:0] tmp_133_fu_2587_p4;
wire  signed [21:0] grp_fu_3059_p3;
wire   [13:0] trunc_ln708_s_fu_2604_p4;
wire  signed [13:0] sext_ln1265_fu_2613_p1;
wire  signed [12:0] sext_ln703_fu_2625_p1;
wire   [12:0] trunc_ln_fu_2616_p4;
wire   [13:0] add_ln703_fu_2628_p2;
wire   [0:0] tmp_5_fu_2648_p3;
wire   [12:0] add_ln203_fu_2634_p2;
wire  signed [13:0] mul_ln708_fu_2669_p1;
wire  signed [13:0] grp_fu_2675_p1;
wire   [21:0] grp_fu_2675_p2;
wire  signed [13:0] grp_fu_2683_p1;
wire   [21:0] grp_fu_2683_p2;
wire  signed [13:0] grp_fu_2691_p1;
wire   [21:0] grp_fu_2691_p2;
wire  signed [13:0] grp_fu_2699_p1;
wire   [21:0] grp_fu_2699_p2;
wire  signed [13:0] grp_fu_2707_p1;
wire   [21:0] grp_fu_2707_p2;
wire  signed [13:0] grp_fu_2715_p1;
wire   [21:0] grp_fu_2715_p2;
wire  signed [13:0] grp_fu_2723_p1;
wire   [21:0] grp_fu_2723_p2;
wire  signed [13:0] grp_fu_2731_p1;
wire   [21:0] grp_fu_2731_p2;
wire  signed [13:0] grp_fu_2739_p1;
wire   [21:0] grp_fu_2739_p2;
wire  signed [13:0] grp_fu_2747_p1;
wire   [21:0] grp_fu_2747_p2;
wire  signed [13:0] grp_fu_2755_p1;
wire   [21:0] grp_fu_2755_p2;
wire  signed [13:0] grp_fu_2763_p1;
wire   [21:0] grp_fu_2763_p2;
wire  signed [13:0] grp_fu_2771_p1;
wire   [21:0] grp_fu_2771_p2;
wire  signed [13:0] grp_fu_2779_p1;
wire   [21:0] grp_fu_2779_p2;
wire  signed [13:0] grp_fu_2787_p1;
wire   [21:0] grp_fu_2787_p2;
wire  signed [13:0] grp_fu_2795_p1;
wire   [21:0] grp_fu_2795_p2;
wire  signed [13:0] grp_fu_2803_p1;
wire   [21:0] grp_fu_2803_p2;
wire  signed [13:0] grp_fu_2811_p1;
wire   [21:0] grp_fu_2811_p2;
wire  signed [13:0] grp_fu_2819_p1;
wire   [21:0] grp_fu_2819_p2;
wire  signed [13:0] grp_fu_2827_p1;
wire   [21:0] grp_fu_2827_p2;
wire  signed [13:0] grp_fu_2835_p1;
wire   [21:0] grp_fu_2835_p2;
wire  signed [13:0] grp_fu_2843_p1;
wire   [21:0] grp_fu_2843_p2;
wire  signed [13:0] grp_fu_2851_p1;
wire   [21:0] grp_fu_2851_p2;
wire  signed [13:0] grp_fu_2859_p1;
wire   [21:0] grp_fu_2859_p2;
wire  signed [13:0] grp_fu_2867_p1;
wire   [21:0] grp_fu_2867_p2;
wire  signed [13:0] grp_fu_2875_p1;
wire   [21:0] grp_fu_2875_p2;
wire  signed [13:0] grp_fu_2883_p1;
wire   [21:0] grp_fu_2883_p2;
wire  signed [13:0] grp_fu_2891_p1;
wire   [21:0] grp_fu_2891_p2;
wire  signed [13:0] grp_fu_2899_p1;
wire   [21:0] grp_fu_2899_p2;
wire  signed [13:0] grp_fu_2907_p1;
wire   [21:0] grp_fu_2907_p2;
wire  signed [13:0] grp_fu_2915_p1;
wire   [21:0] grp_fu_2915_p2;
wire  signed [13:0] grp_fu_2923_p1;
wire   [21:0] grp_fu_2923_p2;
wire  signed [13:0] grp_fu_2931_p1;
wire   [21:0] grp_fu_2931_p2;
wire  signed [13:0] grp_fu_2939_p1;
wire   [21:0] grp_fu_2939_p2;
wire  signed [13:0] grp_fu_2947_p1;
wire   [21:0] grp_fu_2947_p2;
wire  signed [13:0] grp_fu_2955_p1;
wire   [21:0] grp_fu_2955_p2;
wire  signed [13:0] grp_fu_2963_p1;
wire   [21:0] grp_fu_2963_p2;
wire  signed [13:0] grp_fu_2971_p1;
wire   [21:0] grp_fu_2971_p2;
wire  signed [13:0] grp_fu_2979_p1;
wire   [21:0] grp_fu_2979_p2;
wire  signed [13:0] grp_fu_2987_p1;
wire   [21:0] grp_fu_2987_p2;
wire  signed [13:0] grp_fu_2995_p1;
wire   [21:0] grp_fu_2995_p2;
wire  signed [13:0] grp_fu_3003_p1;
wire   [21:0] grp_fu_3003_p2;
wire  signed [13:0] grp_fu_3011_p1;
wire   [21:0] grp_fu_3011_p2;
wire  signed [13:0] grp_fu_3019_p1;
wire   [21:0] grp_fu_3019_p2;
wire  signed [13:0] grp_fu_3027_p1;
wire   [21:0] grp_fu_3027_p2;
wire  signed [13:0] grp_fu_3035_p1;
wire   [21:0] grp_fu_3035_p2;
wire  signed [13:0] grp_fu_3043_p1;
wire   [21:0] grp_fu_3043_p2;
wire  signed [13:0] grp_fu_3051_p1;
wire   [21:0] grp_fu_3051_p2;
wire  signed [13:0] grp_fu_3059_p1;
wire   [21:0] grp_fu_3059_p2;
wire    ap_CS_fsm_state14;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
end

dense_2_dense_2_wbnm #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_0_address0),
    .ce0(dense_2_weights_V_0_ce0),
    .q0(dense_2_weights_V_0_q0)
);

dense_2_dense_2_wbom #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_1_address0),
    .ce0(dense_2_weights_V_1_ce0),
    .q0(dense_2_weights_V_1_q0)
);

dense_2_dense_2_wbpm #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_2_address0),
    .ce0(dense_2_weights_V_2_ce0),
    .q0(dense_2_weights_V_2_q0)
);

dense_2_dense_2_wbqm #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_3_address0),
    .ce0(dense_2_weights_V_3_ce0),
    .q0(dense_2_weights_V_3_q0)
);

dense_2_dense_2_wbrm #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_4_address0),
    .ce0(dense_2_weights_V_4_ce0),
    .q0(dense_2_weights_V_4_q0)
);

dense_2_dense_2_wbsm #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_5_address0),
    .ce0(dense_2_weights_V_5_ce0),
    .q0(dense_2_weights_V_5_q0)
);

dense_2_dense_2_wbtn #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_6_address0),
    .ce0(dense_2_weights_V_6_ce0),
    .q0(dense_2_weights_V_6_q0)
);

dense_2_dense_2_wbun #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_7_address0),
    .ce0(dense_2_weights_V_7_ce0),
    .q0(dense_2_weights_V_7_q0)
);

dense_2_dense_2_wbvn #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_8_address0),
    .ce0(dense_2_weights_V_8_ce0),
    .q0(dense_2_weights_V_8_q0)
);

dense_2_dense_2_wbwn #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_9_address0),
    .ce0(dense_2_weights_V_9_ce0),
    .q0(dense_2_weights_V_9_q0)
);

dense_2_dense_2_wbxn #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_10_address0),
    .ce0(dense_2_weights_V_10_ce0),
    .q0(dense_2_weights_V_10_q0)
);

dense_2_dense_2_wbyn #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_11_address0),
    .ce0(dense_2_weights_V_11_ce0),
    .q0(dense_2_weights_V_11_q0)
);

dense_2_dense_2_wbzo #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_12_address0),
    .ce0(dense_2_weights_V_12_ce0),
    .q0(dense_2_weights_V_12_q0)
);

dense_2_dense_2_wbAo #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_13_address0),
    .ce0(dense_2_weights_V_13_ce0),
    .q0(dense_2_weights_V_13_q0)
);

dense_2_dense_2_wbBo #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_14_address0),
    .ce0(dense_2_weights_V_14_ce0),
    .q0(dense_2_weights_V_14_q0)
);

dense_2_dense_2_wbCo #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_15_address0),
    .ce0(dense_2_weights_V_15_ce0),
    .q0(dense_2_weights_V_15_q0)
);

dense_2_dense_2_wbDo #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_16_address0),
    .ce0(dense_2_weights_V_16_ce0),
    .q0(dense_2_weights_V_16_q0)
);

dense_2_dense_2_wbEo #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_17_address0),
    .ce0(dense_2_weights_V_17_ce0),
    .q0(dense_2_weights_V_17_q0)
);

dense_2_dense_2_wbFp #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_18_address0),
    .ce0(dense_2_weights_V_18_ce0),
    .q0(dense_2_weights_V_18_q0)
);

dense_2_dense_2_wbGp #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_19_address0),
    .ce0(dense_2_weights_V_19_ce0),
    .q0(dense_2_weights_V_19_q0)
);

dense_2_dense_2_wbHp #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_20_address0),
    .ce0(dense_2_weights_V_20_ce0),
    .q0(dense_2_weights_V_20_q0)
);

dense_2_dense_2_wbIp #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_21_address0),
    .ce0(dense_2_weights_V_21_ce0),
    .q0(dense_2_weights_V_21_q0)
);

dense_2_dense_2_wbJp #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_22_address0),
    .ce0(dense_2_weights_V_22_ce0),
    .q0(dense_2_weights_V_22_q0)
);

dense_2_dense_2_wbKp #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_23_address0),
    .ce0(dense_2_weights_V_23_ce0),
    .q0(dense_2_weights_V_23_q0)
);

dense_2_dense_2_wbLp #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_24_address0),
    .ce0(dense_2_weights_V_24_ce0),
    .q0(dense_2_weights_V_24_q0)
);

dense_2_dense_2_wbMq #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_25_address0),
    .ce0(dense_2_weights_V_25_ce0),
    .q0(dense_2_weights_V_25_q0)
);

dense_2_dense_2_wbNq #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_26_address0),
    .ce0(dense_2_weights_V_26_ce0),
    .q0(dense_2_weights_V_26_q0)
);

dense_2_dense_2_wbOq #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_27_address0),
    .ce0(dense_2_weights_V_27_ce0),
    .q0(dense_2_weights_V_27_q0)
);

dense_2_dense_2_wbPq #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_28_address0),
    .ce0(dense_2_weights_V_28_ce0),
    .q0(dense_2_weights_V_28_q0)
);

dense_2_dense_2_wbQq #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_29_address0),
    .ce0(dense_2_weights_V_29_ce0),
    .q0(dense_2_weights_V_29_q0)
);

dense_2_dense_2_wbRq #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_30_address0),
    .ce0(dense_2_weights_V_30_ce0),
    .q0(dense_2_weights_V_30_q0)
);

dense_2_dense_2_wbSr #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_31_address0),
    .ce0(dense_2_weights_V_31_ce0),
    .q0(dense_2_weights_V_31_q0)
);

dense_2_dense_2_wbTr #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_32_address0),
    .ce0(dense_2_weights_V_32_ce0),
    .q0(dense_2_weights_V_32_q0)
);

dense_2_dense_2_wbUr #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_33_address0),
    .ce0(dense_2_weights_V_33_ce0),
    .q0(dense_2_weights_V_33_q0)
);

dense_2_dense_2_wbVr #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_34_address0),
    .ce0(dense_2_weights_V_34_ce0),
    .q0(dense_2_weights_V_34_q0)
);

dense_2_dense_2_wbWr #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_35_address0),
    .ce0(dense_2_weights_V_35_ce0),
    .q0(dense_2_weights_V_35_q0)
);

dense_2_dense_2_wbXr #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_36_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_36_address0),
    .ce0(dense_2_weights_V_36_ce0),
    .q0(dense_2_weights_V_36_q0)
);

dense_2_dense_2_wbYs #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_37_address0),
    .ce0(dense_2_weights_V_37_ce0),
    .q0(dense_2_weights_V_37_q0)
);

dense_2_dense_2_wbZs #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_38_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_38_address0),
    .ce0(dense_2_weights_V_38_ce0),
    .q0(dense_2_weights_V_38_q0)
);

dense_2_dense_2_wb0s #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_39_address0),
    .ce0(dense_2_weights_V_39_ce0),
    .q0(dense_2_weights_V_39_q0)
);

dense_2_dense_2_wb1s #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_40_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_40_address0),
    .ce0(dense_2_weights_V_40_ce0),
    .q0(dense_2_weights_V_40_q0)
);

dense_2_dense_2_wb2s #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_41_address0),
    .ce0(dense_2_weights_V_41_ce0),
    .q0(dense_2_weights_V_41_q0)
);

dense_2_dense_2_wb3s #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_42_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_42_address0),
    .ce0(dense_2_weights_V_42_ce0),
    .q0(dense_2_weights_V_42_q0)
);

dense_2_dense_2_wb4t #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_43_address0),
    .ce0(dense_2_weights_V_43_ce0),
    .q0(dense_2_weights_V_43_q0)
);

dense_2_dense_2_wb5t #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_44_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_44_address0),
    .ce0(dense_2_weights_V_44_ce0),
    .q0(dense_2_weights_V_44_q0)
);

dense_2_dense_2_wb6t #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_45_address0),
    .ce0(dense_2_weights_V_45_ce0),
    .q0(dense_2_weights_V_45_q0)
);

dense_2_dense_2_wb7t #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_46_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_46_address0),
    .ce0(dense_2_weights_V_46_ce0),
    .q0(dense_2_weights_V_46_q0)
);

dense_2_dense_2_wb8t #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_47_address0),
    .ce0(dense_2_weights_V_47_ce0),
    .q0(dense_2_weights_V_47_q0)
);

dense_2_dense_2_wb9t #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_48_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_48_address0),
    .ce0(dense_2_weights_V_48_ce0),
    .q0(dense_2_weights_V_48_q0)
);

dense_2_dense_2_wcau #(
    .DataWidth( 8 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_weights_V_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_weights_V_49_address0),
    .ce0(dense_2_weights_V_49_ce0),
    .q0(dense_2_weights_V_49_q0)
);

dense_2_dense_2_bcbu #(
    .DataWidth( 9 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_2_bias_V_address0),
    .ce0(dense_2_bias_V_ce0),
    .q0(dense_2_bias_V_q0)
);

cnn_mul_mul_8s_14bek #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
cnn_mul_mul_8s_14bek_U2181(
    .din0(dense_2_weights_V_0_q0),
    .din1(mul_ln708_fu_2669_p1),
    .dout(mul_ln708_fu_2669_p2)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2182(
    .din0(dense_2_weights_V_1_q0),
    .din1(grp_fu_2675_p1),
    .din2(grp_fu_2675_p2),
    .dout(grp_fu_2675_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2183(
    .din0(dense_2_weights_V_2_q0),
    .din1(grp_fu_2683_p1),
    .din2(grp_fu_2683_p2),
    .dout(grp_fu_2683_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2184(
    .din0(dense_2_weights_V_3_1_reg_3421),
    .din1(grp_fu_2691_p1),
    .din2(grp_fu_2691_p2),
    .dout(grp_fu_2691_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2185(
    .din0(dense_2_weights_V_4_1_reg_3431),
    .din1(grp_fu_2699_p1),
    .din2(grp_fu_2699_p2),
    .dout(grp_fu_2699_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2186(
    .din0(dense_2_weights_V_5_q0),
    .din1(grp_fu_2707_p1),
    .din2(grp_fu_2707_p2),
    .dout(grp_fu_2707_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2187(
    .din0(dense_2_weights_V_6_q0),
    .din1(grp_fu_2715_p1),
    .din2(grp_fu_2715_p2),
    .dout(grp_fu_2715_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2188(
    .din0(dense_2_weights_V_7_q0),
    .din1(grp_fu_2723_p1),
    .din2(grp_fu_2723_p2),
    .dout(grp_fu_2723_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2189(
    .din0(dense_2_weights_V_8_1_reg_3461),
    .din1(grp_fu_2731_p1),
    .din2(grp_fu_2731_p2),
    .dout(grp_fu_2731_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2190(
    .din0(dense_2_weights_V_9_1_reg_3471),
    .din1(grp_fu_2739_p1),
    .din2(grp_fu_2739_p2),
    .dout(grp_fu_2739_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2191(
    .din0(dense_2_weights_V_10_q0),
    .din1(grp_fu_2747_p1),
    .din2(grp_fu_2747_p2),
    .dout(grp_fu_2747_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2192(
    .din0(dense_2_weights_V_11_q0),
    .din1(grp_fu_2755_p1),
    .din2(grp_fu_2755_p2),
    .dout(grp_fu_2755_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2193(
    .din0(dense_2_weights_V_12_q0),
    .din1(grp_fu_2763_p1),
    .din2(grp_fu_2763_p2),
    .dout(grp_fu_2763_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2194(
    .din0(dense_2_weights_V_13_2_reg_3501),
    .din1(grp_fu_2771_p1),
    .din2(grp_fu_2771_p2),
    .dout(grp_fu_2771_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2195(
    .din0(dense_2_weights_V_14_2_reg_3511),
    .din1(grp_fu_2779_p1),
    .din2(grp_fu_2779_p2),
    .dout(grp_fu_2779_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2196(
    .din0(dense_2_weights_V_15_q0),
    .din1(grp_fu_2787_p1),
    .din2(grp_fu_2787_p2),
    .dout(grp_fu_2787_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2197(
    .din0(dense_2_weights_V_16_q0),
    .din1(grp_fu_2795_p1),
    .din2(grp_fu_2795_p2),
    .dout(grp_fu_2795_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2198(
    .din0(dense_2_weights_V_17_q0),
    .din1(grp_fu_2803_p1),
    .din2(grp_fu_2803_p2),
    .dout(grp_fu_2803_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2199(
    .din0(dense_2_weights_V_18_2_reg_3541),
    .din1(grp_fu_2811_p1),
    .din2(grp_fu_2811_p2),
    .dout(grp_fu_2811_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2200(
    .din0(dense_2_weights_V_19_2_reg_3551),
    .din1(grp_fu_2819_p1),
    .din2(grp_fu_2819_p2),
    .dout(grp_fu_2819_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2201(
    .din0(dense_2_weights_V_20_q0),
    .din1(grp_fu_2827_p1),
    .din2(grp_fu_2827_p2),
    .dout(grp_fu_2827_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2202(
    .din0(dense_2_weights_V_21_q0),
    .din1(grp_fu_2835_p1),
    .din2(grp_fu_2835_p2),
    .dout(grp_fu_2835_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2203(
    .din0(dense_2_weights_V_22_q0),
    .din1(grp_fu_2843_p1),
    .din2(grp_fu_2843_p2),
    .dout(grp_fu_2843_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2204(
    .din0(dense_2_weights_V_23_2_reg_3581),
    .din1(grp_fu_2851_p1),
    .din2(grp_fu_2851_p2),
    .dout(grp_fu_2851_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2205(
    .din0(dense_2_weights_V_24_2_reg_3591),
    .din1(grp_fu_2859_p1),
    .din2(grp_fu_2859_p2),
    .dout(grp_fu_2859_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2206(
    .din0(dense_2_weights_V_25_q0),
    .din1(grp_fu_2867_p1),
    .din2(grp_fu_2867_p2),
    .dout(grp_fu_2867_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2207(
    .din0(dense_2_weights_V_26_q0),
    .din1(grp_fu_2875_p1),
    .din2(grp_fu_2875_p2),
    .dout(grp_fu_2875_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2208(
    .din0(dense_2_weights_V_27_q0),
    .din1(grp_fu_2883_p1),
    .din2(grp_fu_2883_p2),
    .dout(grp_fu_2883_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2209(
    .din0(dense_2_weights_V_28_2_reg_3621),
    .din1(grp_fu_2891_p1),
    .din2(grp_fu_2891_p2),
    .dout(grp_fu_2891_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2210(
    .din0(dense_2_weights_V_29_2_reg_3631),
    .din1(grp_fu_2899_p1),
    .din2(grp_fu_2899_p2),
    .dout(grp_fu_2899_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2211(
    .din0(dense_2_weights_V_30_q0),
    .din1(grp_fu_2907_p1),
    .din2(grp_fu_2907_p2),
    .dout(grp_fu_2907_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2212(
    .din0(dense_2_weights_V_31_q0),
    .din1(grp_fu_2915_p1),
    .din2(grp_fu_2915_p2),
    .dout(grp_fu_2915_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2213(
    .din0(dense_2_weights_V_32_q0),
    .din1(grp_fu_2923_p1),
    .din2(grp_fu_2923_p2),
    .dout(grp_fu_2923_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2214(
    .din0(dense_2_weights_V_33_2_reg_3661),
    .din1(grp_fu_2931_p1),
    .din2(grp_fu_2931_p2),
    .dout(grp_fu_2931_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2215(
    .din0(dense_2_weights_V_34_2_reg_3671),
    .din1(grp_fu_2939_p1),
    .din2(grp_fu_2939_p2),
    .dout(grp_fu_2939_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2216(
    .din0(dense_2_weights_V_35_q0),
    .din1(grp_fu_2947_p1),
    .din2(grp_fu_2947_p2),
    .dout(grp_fu_2947_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2217(
    .din0(dense_2_weights_V_36_q0),
    .din1(grp_fu_2955_p1),
    .din2(grp_fu_2955_p2),
    .dout(grp_fu_2955_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2218(
    .din0(dense_2_weights_V_37_q0),
    .din1(grp_fu_2963_p1),
    .din2(grp_fu_2963_p2),
    .dout(grp_fu_2963_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2219(
    .din0(dense_2_weights_V_38_2_reg_3701),
    .din1(grp_fu_2971_p1),
    .din2(grp_fu_2971_p2),
    .dout(grp_fu_2971_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2220(
    .din0(dense_2_weights_V_39_2_reg_3711),
    .din1(grp_fu_2979_p1),
    .din2(grp_fu_2979_p2),
    .dout(grp_fu_2979_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2221(
    .din0(dense_2_weights_V_40_q0),
    .din1(grp_fu_2987_p1),
    .din2(grp_fu_2987_p2),
    .dout(grp_fu_2987_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2222(
    .din0(dense_2_weights_V_41_q0),
    .din1(grp_fu_2995_p1),
    .din2(grp_fu_2995_p2),
    .dout(grp_fu_2995_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2223(
    .din0(dense_2_weights_V_42_q0),
    .din1(grp_fu_3003_p1),
    .din2(grp_fu_3003_p2),
    .dout(grp_fu_3003_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2224(
    .din0(dense_2_weights_V_43_2_reg_3771),
    .din1(grp_fu_3011_p1),
    .din2(grp_fu_3011_p2),
    .dout(grp_fu_3011_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2225(
    .din0(dense_2_weights_V_44_2_reg_3781),
    .din1(grp_fu_3019_p1),
    .din2(grp_fu_3019_p2),
    .dout(grp_fu_3019_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2226(
    .din0(dense_2_weights_V_45_2_reg_3786),
    .din1(grp_fu_3027_p1),
    .din2(grp_fu_3027_p2),
    .dout(grp_fu_3027_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2227(
    .din0(dense_2_weights_V_46_2_reg_3791),
    .din1(grp_fu_3035_p1),
    .din2(grp_fu_3035_p2),
    .dout(grp_fu_3035_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2228(
    .din0(dense_2_weights_V_47_2_reg_3796),
    .din1(grp_fu_3043_p1),
    .din2(grp_fu_3043_p2),
    .dout(grp_fu_3043_p3)
);

cnn_mac_muladd_9sbml #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_9sbml_U2229(
    .din0(dense_2_weights_V_48_2_reg_3801_pp0_iter10_reg),
    .din1(grp_fu_3051_p1),
    .din2(grp_fu_3051_p2),
    .dout(grp_fu_3051_p3)
);

cnn_mac_muladd_8sccu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
cnn_mac_muladd_8sccu_U2230(
    .din0(dense_2_weights_V_49_2_reg_3806_pp0_iter10_reg),
    .din1(grp_fu_3059_p1),
    .din2(grp_fu_3059_p2),
    .dout(grp_fu_3059_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_fu_1543_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_0_reg_1310 <= i_fu_1549_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1310 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_fu_1543_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_mul_reg_1321 <= add_ln203_5_fu_1568_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_1321 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_fu_1543_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        phi_urem_reg_1332 <= select_ln22_fu_1596_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_urem_reg_1332 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3318_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_13_2_reg_3501 <= dense_2_weights_V_13_q0;
        dense_2_weights_V_14_2_reg_3511 <= dense_2_weights_V_14_q0;
        tmp_97_reg_3506 <= {{grp_fu_2763_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3318_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_18_2_reg_3541 <= dense_2_weights_V_18_q0;
        dense_2_weights_V_19_2_reg_3551 <= dense_2_weights_V_19_q0;
        tmp_102_reg_3546 <= {{grp_fu_2803_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3318_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_23_2_reg_3581 <= dense_2_weights_V_23_q0;
        dense_2_weights_V_24_2_reg_3591 <= dense_2_weights_V_24_q0;
        tmp_107_reg_3586 <= {{grp_fu_2843_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3318_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_28_2_reg_3621 <= dense_2_weights_V_28_q0;
        dense_2_weights_V_29_2_reg_3631 <= dense_2_weights_V_29_q0;
        tmp_112_reg_3626 <= {{grp_fu_2883_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3318_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_33_2_reg_3661 <= dense_2_weights_V_33_q0;
        dense_2_weights_V_34_2_reg_3671 <= dense_2_weights_V_34_q0;
        tmp_117_reg_3666 <= {{grp_fu_2923_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3318_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_38_2_reg_3701 <= dense_2_weights_V_38_q0;
        dense_2_weights_V_39_2_reg_3711 <= dense_2_weights_V_39_q0;
        tmp_122_reg_3706 <= {{grp_fu_2963_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_reg_3318 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_3_1_reg_3421 <= dense_2_weights_V_3_q0;
        dense_2_weights_V_4_1_reg_3431 <= dense_2_weights_V_4_q0;
        tmp_87_reg_3426 <= {{grp_fu_2683_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3318_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_43_2_reg_3771 <= dense_2_weights_V_43_q0;
        dense_2_weights_V_44_2_reg_3781 <= dense_2_weights_V_44_q0;
        dense_2_weights_V_45_2_reg_3786 <= dense_2_weights_V_45_q0;
        dense_2_weights_V_46_2_reg_3791 <= dense_2_weights_V_46_q0;
        dense_2_weights_V_47_2_reg_3796 <= dense_2_weights_V_47_q0;
        dense_2_weights_V_48_2_reg_3801 <= dense_2_weights_V_48_q0;
        dense_2_weights_V_49_2_reg_3806 <= dense_2_weights_V_49_q0;
        p_Val2_s_reg_3811 <= dense_2_bias_V_q0;
        tmp_127_reg_3776 <= {{grp_fu_3003_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        dense_2_weights_V_48_2_reg_3801_pp0_iter10_reg <= dense_2_weights_V_48_2_reg_3801;
        dense_2_weights_V_49_2_reg_3806_pp0_iter10_reg <= dense_2_weights_V_49_2_reg_3806;
        icmp_ln9_reg_3318_pp0_iter10_reg <= icmp_ln9_reg_3318_pp0_iter9_reg;
        icmp_ln9_reg_3318_pp0_iter2_reg <= icmp_ln9_reg_3318_pp0_iter1_reg;
        icmp_ln9_reg_3318_pp0_iter3_reg <= icmp_ln9_reg_3318_pp0_iter2_reg;
        icmp_ln9_reg_3318_pp0_iter4_reg <= icmp_ln9_reg_3318_pp0_iter3_reg;
        icmp_ln9_reg_3318_pp0_iter5_reg <= icmp_ln9_reg_3318_pp0_iter4_reg;
        icmp_ln9_reg_3318_pp0_iter6_reg <= icmp_ln9_reg_3318_pp0_iter5_reg;
        icmp_ln9_reg_3318_pp0_iter7_reg <= icmp_ln9_reg_3318_pp0_iter6_reg;
        icmp_ln9_reg_3318_pp0_iter8_reg <= icmp_ln9_reg_3318_pp0_iter7_reg;
        icmp_ln9_reg_3318_pp0_iter9_reg <= icmp_ln9_reg_3318_pp0_iter8_reg;
        p_Val2_s_reg_3811_pp0_iter10_reg <= p_Val2_s_reg_3811;
        tmp_4_reg_3411_pp0_iter10_reg <= tmp_4_reg_3411_pp0_iter9_reg;
        tmp_4_reg_3411_pp0_iter2_reg <= tmp_4_reg_3411_pp0_iter1_reg;
        tmp_4_reg_3411_pp0_iter3_reg <= tmp_4_reg_3411_pp0_iter2_reg;
        tmp_4_reg_3411_pp0_iter4_reg <= tmp_4_reg_3411_pp0_iter3_reg;
        tmp_4_reg_3411_pp0_iter5_reg <= tmp_4_reg_3411_pp0_iter4_reg;
        tmp_4_reg_3411_pp0_iter6_reg <= tmp_4_reg_3411_pp0_iter5_reg;
        tmp_4_reg_3411_pp0_iter7_reg <= tmp_4_reg_3411_pp0_iter6_reg;
        tmp_4_reg_3411_pp0_iter8_reg <= tmp_4_reg_3411_pp0_iter7_reg;
        tmp_4_reg_3411_pp0_iter9_reg <= tmp_4_reg_3411_pp0_iter8_reg;
        trunc_ln203_reg_3402_pp0_iter10_reg <= trunc_ln203_reg_3402_pp0_iter9_reg;
        trunc_ln203_reg_3402_pp0_iter2_reg <= trunc_ln203_reg_3402_pp0_iter1_reg;
        trunc_ln203_reg_3402_pp0_iter3_reg <= trunc_ln203_reg_3402_pp0_iter2_reg;
        trunc_ln203_reg_3402_pp0_iter4_reg <= trunc_ln203_reg_3402_pp0_iter3_reg;
        trunc_ln203_reg_3402_pp0_iter5_reg <= trunc_ln203_reg_3402_pp0_iter4_reg;
        trunc_ln203_reg_3402_pp0_iter6_reg <= trunc_ln203_reg_3402_pp0_iter5_reg;
        trunc_ln203_reg_3402_pp0_iter7_reg <= trunc_ln203_reg_3402_pp0_iter6_reg;
        trunc_ln203_reg_3402_pp0_iter8_reg <= trunc_ln203_reg_3402_pp0_iter7_reg;
        trunc_ln203_reg_3402_pp0_iter9_reg <= trunc_ln203_reg_3402_pp0_iter8_reg;
        zext_ln14_reg_3327_pp0_iter2_reg[4 : 0] <= zext_ln14_reg_3327_pp0_iter1_reg[4 : 0];
        zext_ln14_reg_3327_pp0_iter3_reg[4 : 0] <= zext_ln14_reg_3327_pp0_iter2_reg[4 : 0];
        zext_ln14_reg_3327_pp0_iter4_reg[4 : 0] <= zext_ln14_reg_3327_pp0_iter3_reg[4 : 0];
        zext_ln14_reg_3327_pp0_iter5_reg[4 : 0] <= zext_ln14_reg_3327_pp0_iter4_reg[4 : 0];
        zext_ln14_reg_3327_pp0_iter6_reg[4 : 0] <= zext_ln14_reg_3327_pp0_iter5_reg[4 : 0];
        zext_ln14_reg_3327_pp0_iter7_reg[4 : 0] <= zext_ln14_reg_3327_pp0_iter6_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3318_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        dense_2_weights_V_8_1_reg_3461 <= dense_2_weights_V_8_q0;
        dense_2_weights_V_9_1_reg_3471 <= dense_2_weights_V_9_q0;
        tmp_92_reg_3466 <= {{grp_fu_2723_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln9_reg_3318 <= icmp_ln9_fu_1543_p2;
        icmp_ln9_reg_3318_pp0_iter1_reg <= icmp_ln9_reg_3318;
        tmp_4_reg_3411_pp0_iter1_reg <= tmp_4_reg_3411;
        trunc_ln203_reg_3402_pp0_iter1_reg <= trunc_ln203_reg_3402;
        zext_ln14_reg_3327_pp0_iter1_reg[4 : 0] <= zext_ln14_reg_3327[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        sext_ln1192_10_reg_3078 <= sext_ln1192_10_fu_1351_p1;
        sext_ln1192_11_reg_3083 <= sext_ln1192_11_fu_1355_p1;
        sext_ln1192_12_reg_3088 <= sext_ln1192_12_fu_1359_p1;
        sext_ln1192_13_reg_3093 <= sext_ln1192_13_fu_1363_p1;
        sext_ln1192_14_reg_3098 <= sext_ln1192_14_fu_1367_p1;
        sext_ln1192_15_reg_3103 <= sext_ln1192_15_fu_1371_p1;
        sext_ln1192_16_reg_3108 <= sext_ln1192_16_fu_1375_p1;
        sext_ln1192_17_reg_3113 <= sext_ln1192_17_fu_1379_p1;
        sext_ln1192_18_reg_3118 <= sext_ln1192_18_fu_1383_p1;
        sext_ln1192_19_reg_3123 <= sext_ln1192_19_fu_1387_p1;
        sext_ln1192_20_reg_3128 <= sext_ln1192_20_fu_1391_p1;
        sext_ln1192_21_reg_3133 <= sext_ln1192_21_fu_1395_p1;
        sext_ln1192_22_reg_3138 <= sext_ln1192_22_fu_1399_p1;
        sext_ln1192_23_reg_3143 <= sext_ln1192_23_fu_1403_p1;
        sext_ln1192_24_reg_3148 <= sext_ln1192_24_fu_1407_p1;
        sext_ln1192_25_reg_3153 <= sext_ln1192_25_fu_1411_p1;
        sext_ln1192_26_reg_3158 <= sext_ln1192_26_fu_1415_p1;
        sext_ln1192_27_reg_3163 <= sext_ln1192_27_fu_1419_p1;
        sext_ln1192_28_reg_3168 <= sext_ln1192_28_fu_1423_p1;
        sext_ln1192_29_reg_3173 <= sext_ln1192_29_fu_1427_p1;
        sext_ln1192_30_reg_3178 <= sext_ln1192_30_fu_1431_p1;
        sext_ln1192_31_reg_3183 <= sext_ln1192_31_fu_1435_p1;
        sext_ln1192_32_reg_3188 <= sext_ln1192_32_fu_1439_p1;
        sext_ln1192_33_reg_3193 <= sext_ln1192_33_fu_1443_p1;
        sext_ln1192_34_reg_3198 <= sext_ln1192_34_fu_1447_p1;
        sext_ln1192_35_reg_3203 <= sext_ln1192_35_fu_1451_p1;
        sext_ln1192_36_reg_3208 <= sext_ln1192_36_fu_1455_p1;
        sext_ln1192_37_reg_3213 <= sext_ln1192_37_fu_1459_p1;
        sext_ln1192_38_reg_3218 <= sext_ln1192_38_fu_1463_p1;
        sext_ln1192_39_reg_3223 <= sext_ln1192_39_fu_1467_p1;
        sext_ln1192_40_reg_3228 <= sext_ln1192_40_fu_1471_p1;
        sext_ln1192_41_reg_3233 <= sext_ln1192_41_fu_1475_p1;
        sext_ln1192_42_reg_3238 <= sext_ln1192_42_fu_1479_p1;
        sext_ln1192_43_reg_3243 <= sext_ln1192_43_fu_1483_p1;
        sext_ln1192_44_reg_3248 <= sext_ln1192_44_fu_1487_p1;
        sext_ln1192_45_reg_3253 <= sext_ln1192_45_fu_1491_p1;
        sext_ln1192_46_reg_3258 <= sext_ln1192_46_fu_1495_p1;
        sext_ln1192_47_reg_3263 <= sext_ln1192_47_fu_1499_p1;
        sext_ln1192_48_reg_3268 <= sext_ln1192_48_fu_1503_p1;
        sext_ln1192_49_reg_3273 <= sext_ln1192_49_fu_1507_p1;
        sext_ln1192_50_reg_3278 <= sext_ln1192_50_fu_1511_p1;
        sext_ln1192_51_reg_3283 <= sext_ln1192_51_fu_1515_p1;
        sext_ln1192_52_reg_3288 <= sext_ln1192_52_fu_1519_p1;
        sext_ln1192_53_reg_3293 <= sext_ln1192_53_fu_1523_p1;
        sext_ln1192_54_reg_3298 <= sext_ln1192_54_fu_1527_p1;
        sext_ln1192_55_reg_3303 <= sext_ln1192_55_fu_1531_p1;
        sext_ln1192_56_reg_3308 <= sext_ln1192_56_fu_1535_p1;
        sext_ln1192_57_reg_3313 <= sext_ln1192_57_fu_1539_p1;
        sext_ln1192_reg_3073 <= sext_ln1192_fu_1347_p1;
        sext_ln708_reg_3068 <= sext_ln708_fu_1343_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_3318_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_132_reg_3817 <= {{grp_fu_3043_p3[21:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln9_fu_1543_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_4_reg_3411 <= {{phi_mul_reg_1321[10:8]}};
        trunc_ln203_reg_3402 <= trunc_ln203_fu_1564_p1;
        zext_ln14_reg_3327[4 : 0] <= zext_ln14_fu_1555_p1[4 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln9_fu_1543_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_bias_V_ce0 = 1'b1;
    end else begin
        dense_2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        dense_2_out_0_V_ce0 = 1'b1;
    end else begin
        dense_2_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_reg_3402_pp0_iter10_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        dense_2_out_0_V_we0 = 1'b1;
    end else begin
        dense_2_out_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        dense_2_out_1_V_ce0 = 1'b1;
    end else begin
        dense_2_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_reg_3402_pp0_iter10_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        dense_2_out_1_V_we0 = 1'b1;
    end else begin
        dense_2_out_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        dense_2_out_2_V_ce0 = 1'b1;
    end else begin
        dense_2_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_reg_3402_pp0_iter10_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        dense_2_out_2_V_we0 = 1'b1;
    end else begin
        dense_2_out_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        dense_2_out_3_V_ce0 = 1'b1;
    end else begin
        dense_2_out_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln203_reg_3402_pp0_iter10_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        dense_2_out_3_V_we0 = 1'b1;
    end else begin
        dense_2_out_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        dense_2_out_4_V_ce0 = 1'b1;
    end else begin
        dense_2_out_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln203_reg_3402_pp0_iter10_reg == 4'd0) & ~(trunc_ln203_reg_3402_pp0_iter10_reg == 4'd1) & ~(trunc_ln203_reg_3402_pp0_iter10_reg == 4'd2) & ~(trunc_ln203_reg_3402_pp0_iter10_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        dense_2_out_4_V_we0 = 1'b1;
    end else begin
        dense_2_out_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_0_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dense_2_weights_V_10_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dense_2_weights_V_11_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dense_2_weights_V_12_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dense_2_weights_V_13_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dense_2_weights_V_14_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dense_2_weights_V_15_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dense_2_weights_V_16_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dense_2_weights_V_17_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dense_2_weights_V_18_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        dense_2_weights_V_19_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_1_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        dense_2_weights_V_20_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        dense_2_weights_V_21_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        dense_2_weights_V_22_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        dense_2_weights_V_23_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        dense_2_weights_V_24_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        dense_2_weights_V_25_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        dense_2_weights_V_26_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        dense_2_weights_V_27_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        dense_2_weights_V_28_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        dense_2_weights_V_29_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_2_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        dense_2_weights_V_30_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        dense_2_weights_V_31_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        dense_2_weights_V_32_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        dense_2_weights_V_33_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        dense_2_weights_V_34_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        dense_2_weights_V_35_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        dense_2_weights_V_36_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        dense_2_weights_V_37_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        dense_2_weights_V_38_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        dense_2_weights_V_39_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_3_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_40_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_41_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_42_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_43_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_44_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_45_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_46_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_47_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_48_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        dense_2_weights_V_49_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_4_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_5_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_6_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_7_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_8_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dense_2_weights_V_9_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln9_fu_1543_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter10 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter10 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln9_fu_1543_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln203_5_fu_1568_p2 = (11'd52 + phi_mul_reg_1321);

assign add_ln203_fu_2634_p2 = ($signed(sext_ln703_fu_2625_p1) + $signed(trunc_ln_fu_2616_p4));

assign add_ln22_fu_1584_p2 = (phi_urem_reg_1332 + 5'd1);

assign add_ln703_fu_2628_p2 = ($signed(trunc_ln708_s_fu_2604_p4) + $signed(sext_ln1265_fu_2613_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign dense_2_bias_V_address0 = zext_ln14_reg_3327_pp0_iter7_reg;

assign dense_2_out_0_V_address0 = zext_ln203_fu_2640_p1;

assign dense_2_out_0_V_d0 = select_ln19_fu_2656_p3;

assign dense_2_out_1_V_address0 = zext_ln203_fu_2640_p1;

assign dense_2_out_1_V_d0 = select_ln19_fu_2656_p3;

assign dense_2_out_2_V_address0 = zext_ln203_fu_2640_p1;

assign dense_2_out_2_V_d0 = select_ln19_fu_2656_p3;

assign dense_2_out_3_V_address0 = zext_ln203_fu_2640_p1;

assign dense_2_out_3_V_d0 = select_ln19_fu_2656_p3;

assign dense_2_out_4_V_address0 = zext_ln203_fu_2640_p1;

assign dense_2_out_4_V_d0 = select_ln19_fu_2656_p3;

assign dense_2_weights_V_0_address0 = zext_ln14_fu_1555_p1;

assign dense_2_weights_V_10_address0 = zext_ln14_reg_3327_pp0_iter1_reg;

assign dense_2_weights_V_11_address0 = zext_ln14_reg_3327_pp0_iter1_reg;

assign dense_2_weights_V_12_address0 = zext_ln14_reg_3327_pp0_iter1_reg;

assign dense_2_weights_V_13_address0 = zext_ln14_reg_3327_pp0_iter1_reg;

assign dense_2_weights_V_14_address0 = zext_ln14_reg_3327_pp0_iter1_reg;

assign dense_2_weights_V_15_address0 = zext_ln14_reg_3327_pp0_iter2_reg;

assign dense_2_weights_V_16_address0 = zext_ln14_reg_3327_pp0_iter2_reg;

assign dense_2_weights_V_17_address0 = zext_ln14_reg_3327_pp0_iter2_reg;

assign dense_2_weights_V_18_address0 = zext_ln14_reg_3327_pp0_iter2_reg;

assign dense_2_weights_V_19_address0 = zext_ln14_reg_3327_pp0_iter2_reg;

assign dense_2_weights_V_1_address0 = zext_ln14_fu_1555_p1;

assign dense_2_weights_V_20_address0 = zext_ln14_reg_3327_pp0_iter3_reg;

assign dense_2_weights_V_21_address0 = zext_ln14_reg_3327_pp0_iter3_reg;

assign dense_2_weights_V_22_address0 = zext_ln14_reg_3327_pp0_iter3_reg;

assign dense_2_weights_V_23_address0 = zext_ln14_reg_3327_pp0_iter3_reg;

assign dense_2_weights_V_24_address0 = zext_ln14_reg_3327_pp0_iter3_reg;

assign dense_2_weights_V_25_address0 = zext_ln14_reg_3327_pp0_iter4_reg;

assign dense_2_weights_V_26_address0 = zext_ln14_reg_3327_pp0_iter4_reg;

assign dense_2_weights_V_27_address0 = zext_ln14_reg_3327_pp0_iter4_reg;

assign dense_2_weights_V_28_address0 = zext_ln14_reg_3327_pp0_iter4_reg;

assign dense_2_weights_V_29_address0 = zext_ln14_reg_3327_pp0_iter4_reg;

assign dense_2_weights_V_2_address0 = zext_ln14_fu_1555_p1;

assign dense_2_weights_V_30_address0 = zext_ln14_reg_3327_pp0_iter5_reg;

assign dense_2_weights_V_31_address0 = zext_ln14_reg_3327_pp0_iter5_reg;

assign dense_2_weights_V_32_address0 = zext_ln14_reg_3327_pp0_iter5_reg;

assign dense_2_weights_V_33_address0 = zext_ln14_reg_3327_pp0_iter5_reg;

assign dense_2_weights_V_34_address0 = zext_ln14_reg_3327_pp0_iter5_reg;

assign dense_2_weights_V_35_address0 = zext_ln14_reg_3327_pp0_iter6_reg;

assign dense_2_weights_V_36_address0 = zext_ln14_reg_3327_pp0_iter6_reg;

assign dense_2_weights_V_37_address0 = zext_ln14_reg_3327_pp0_iter6_reg;

assign dense_2_weights_V_38_address0 = zext_ln14_reg_3327_pp0_iter6_reg;

assign dense_2_weights_V_39_address0 = zext_ln14_reg_3327_pp0_iter6_reg;

assign dense_2_weights_V_3_address0 = zext_ln14_fu_1555_p1;

assign dense_2_weights_V_40_address0 = zext_ln14_reg_3327_pp0_iter7_reg;

assign dense_2_weights_V_41_address0 = zext_ln14_reg_3327_pp0_iter7_reg;

assign dense_2_weights_V_42_address0 = zext_ln14_reg_3327_pp0_iter7_reg;

assign dense_2_weights_V_43_address0 = zext_ln14_reg_3327_pp0_iter7_reg;

assign dense_2_weights_V_44_address0 = zext_ln14_reg_3327_pp0_iter7_reg;

assign dense_2_weights_V_45_address0 = zext_ln14_reg_3327_pp0_iter7_reg;

assign dense_2_weights_V_46_address0 = zext_ln14_reg_3327_pp0_iter7_reg;

assign dense_2_weights_V_47_address0 = zext_ln14_reg_3327_pp0_iter7_reg;

assign dense_2_weights_V_48_address0 = zext_ln14_reg_3327_pp0_iter7_reg;

assign dense_2_weights_V_49_address0 = zext_ln14_reg_3327_pp0_iter7_reg;

assign dense_2_weights_V_4_address0 = zext_ln14_fu_1555_p1;

assign dense_2_weights_V_5_address0 = zext_ln14_reg_3327;

assign dense_2_weights_V_6_address0 = zext_ln14_reg_3327;

assign dense_2_weights_V_7_address0 = zext_ln14_reg_3327;

assign dense_2_weights_V_8_address0 = zext_ln14_reg_3327;

assign dense_2_weights_V_9_address0 = zext_ln14_reg_3327;

assign grp_fu_2675_p1 = sext_ln1192_reg_3073;

assign grp_fu_2675_p2 = {{tmp_s_fu_1612_p4}, {8'd0}};

assign grp_fu_2683_p1 = sext_ln1192_10_reg_3078;

assign grp_fu_2683_p2 = {{tmp_86_fu_1633_p4}, {8'd0}};

assign grp_fu_2691_p1 = sext_ln1192_11_reg_3083;

assign grp_fu_2691_p2 = {{tmp_87_reg_3426}, {8'd0}};

assign grp_fu_2699_p1 = sext_ln1192_12_reg_3088;

assign grp_fu_2699_p2 = {{tmp_88_fu_1672_p4}, {8'd0}};

assign grp_fu_2707_p1 = sext_ln1192_13_reg_3093;

assign grp_fu_2707_p2 = {{tmp_89_fu_1693_p4}, {8'd0}};

assign grp_fu_2715_p1 = sext_ln1192_14_reg_3098;

assign grp_fu_2715_p2 = {{tmp_90_fu_1714_p4}, {8'd0}};

assign grp_fu_2723_p1 = sext_ln1192_15_reg_3103;

assign grp_fu_2723_p2 = {{tmp_91_fu_1735_p4}, {8'd0}};

assign grp_fu_2731_p1 = sext_ln1192_16_reg_3108;

assign grp_fu_2731_p2 = {{tmp_92_reg_3466}, {8'd0}};

assign grp_fu_2739_p1 = sext_ln1192_17_reg_3113;

assign grp_fu_2739_p2 = {{tmp_93_fu_1774_p4}, {8'd0}};

assign grp_fu_2747_p1 = sext_ln1192_18_reg_3118;

assign grp_fu_2747_p2 = {{tmp_94_fu_1795_p4}, {8'd0}};

assign grp_fu_2755_p1 = sext_ln1192_19_reg_3123;

assign grp_fu_2755_p2 = {{tmp_95_fu_1816_p4}, {8'd0}};

assign grp_fu_2763_p1 = sext_ln1192_20_reg_3128;

assign grp_fu_2763_p2 = {{tmp_96_fu_1837_p4}, {8'd0}};

assign grp_fu_2771_p1 = sext_ln1192_21_reg_3133;

assign grp_fu_2771_p2 = {{tmp_97_reg_3506}, {8'd0}};

assign grp_fu_2779_p1 = sext_ln1192_22_reg_3138;

assign grp_fu_2779_p2 = {{tmp_98_fu_1876_p4}, {8'd0}};

assign grp_fu_2787_p1 = sext_ln1192_23_reg_3143;

assign grp_fu_2787_p2 = {{tmp_99_fu_1897_p4}, {8'd0}};

assign grp_fu_2795_p1 = sext_ln1192_24_reg_3148;

assign grp_fu_2795_p2 = {{tmp_100_fu_1918_p4}, {8'd0}};

assign grp_fu_2803_p1 = sext_ln1192_25_reg_3153;

assign grp_fu_2803_p2 = {{tmp_101_fu_1939_p4}, {8'd0}};

assign grp_fu_2811_p1 = sext_ln1192_26_reg_3158;

assign grp_fu_2811_p2 = {{tmp_102_reg_3546}, {8'd0}};

assign grp_fu_2819_p1 = sext_ln1192_27_reg_3163;

assign grp_fu_2819_p2 = {{tmp_103_fu_1978_p4}, {8'd0}};

assign grp_fu_2827_p1 = sext_ln1192_28_reg_3168;

assign grp_fu_2827_p2 = {{tmp_104_fu_1999_p4}, {8'd0}};

assign grp_fu_2835_p1 = sext_ln1192_29_reg_3173;

assign grp_fu_2835_p2 = {{tmp_105_fu_2020_p4}, {8'd0}};

assign grp_fu_2843_p1 = sext_ln1192_30_reg_3178;

assign grp_fu_2843_p2 = {{tmp_106_fu_2041_p4}, {8'd0}};

assign grp_fu_2851_p1 = sext_ln1192_31_reg_3183;

assign grp_fu_2851_p2 = {{tmp_107_reg_3586}, {8'd0}};

assign grp_fu_2859_p1 = sext_ln1192_32_reg_3188;

assign grp_fu_2859_p2 = {{tmp_108_fu_2080_p4}, {8'd0}};

assign grp_fu_2867_p1 = sext_ln1192_33_reg_3193;

assign grp_fu_2867_p2 = {{tmp_109_fu_2101_p4}, {8'd0}};

assign grp_fu_2875_p1 = sext_ln1192_34_reg_3198;

assign grp_fu_2875_p2 = {{tmp_110_fu_2122_p4}, {8'd0}};

assign grp_fu_2883_p1 = sext_ln1192_35_reg_3203;

assign grp_fu_2883_p2 = {{tmp_111_fu_2143_p4}, {8'd0}};

assign grp_fu_2891_p1 = sext_ln1192_36_reg_3208;

assign grp_fu_2891_p2 = {{tmp_112_reg_3626}, {8'd0}};

assign grp_fu_2899_p1 = sext_ln1192_37_reg_3213;

assign grp_fu_2899_p2 = {{tmp_113_fu_2182_p4}, {8'd0}};

assign grp_fu_2907_p1 = sext_ln1192_38_reg_3218;

assign grp_fu_2907_p2 = {{tmp_114_fu_2203_p4}, {8'd0}};

assign grp_fu_2915_p1 = sext_ln1192_39_reg_3223;

assign grp_fu_2915_p2 = {{tmp_115_fu_2224_p4}, {8'd0}};

assign grp_fu_2923_p1 = sext_ln1192_40_reg_3228;

assign grp_fu_2923_p2 = {{tmp_116_fu_2245_p4}, {8'd0}};

assign grp_fu_2931_p1 = sext_ln1192_41_reg_3233;

assign grp_fu_2931_p2 = {{tmp_117_reg_3666}, {8'd0}};

assign grp_fu_2939_p1 = sext_ln1192_42_reg_3238;

assign grp_fu_2939_p2 = {{tmp_118_fu_2284_p4}, {8'd0}};

assign grp_fu_2947_p1 = sext_ln1192_43_reg_3243;

assign grp_fu_2947_p2 = {{tmp_119_fu_2305_p4}, {8'd0}};

assign grp_fu_2955_p1 = sext_ln1192_44_reg_3248;

assign grp_fu_2955_p2 = {{tmp_120_fu_2326_p4}, {8'd0}};

assign grp_fu_2963_p1 = sext_ln1192_45_reg_3253;

assign grp_fu_2963_p2 = {{tmp_121_fu_2347_p4}, {8'd0}};

assign grp_fu_2971_p1 = sext_ln1192_46_reg_3258;

assign grp_fu_2971_p2 = {{tmp_122_reg_3706}, {8'd0}};

assign grp_fu_2979_p1 = sext_ln1192_47_reg_3263;

assign grp_fu_2979_p2 = {{tmp_123_fu_2386_p4}, {8'd0}};

assign grp_fu_2987_p1 = sext_ln1192_48_reg_3268;

assign grp_fu_2987_p2 = {{tmp_124_fu_2407_p4}, {8'd0}};

assign grp_fu_2995_p1 = sext_ln1192_49_reg_3273;

assign grp_fu_2995_p2 = {{tmp_125_fu_2428_p4}, {8'd0}};

assign grp_fu_3003_p1 = sext_ln1192_50_reg_3278;

assign grp_fu_3003_p2 = {{tmp_126_fu_2449_p4}, {8'd0}};

assign grp_fu_3011_p1 = sext_ln1192_51_reg_3283;

assign grp_fu_3011_p2 = {{tmp_127_reg_3776}, {8'd0}};

assign grp_fu_3019_p1 = sext_ln1192_52_reg_3288;

assign grp_fu_3019_p2 = {{tmp_128_fu_2488_p4}, {8'd0}};

assign grp_fu_3027_p1 = sext_ln1192_53_reg_3293;

assign grp_fu_3027_p2 = {{tmp_129_fu_2508_p4}, {8'd0}};

assign grp_fu_3035_p1 = sext_ln1192_54_reg_3298;

assign grp_fu_3035_p2 = {{tmp_130_fu_2528_p4}, {8'd0}};

assign grp_fu_3043_p1 = sext_ln1192_55_reg_3303;

assign grp_fu_3043_p2 = {{tmp_131_fu_2548_p4}, {8'd0}};

assign grp_fu_3051_p1 = sext_ln1192_56_reg_3308;

assign grp_fu_3051_p2 = {{tmp_132_reg_3817}, {8'd0}};

assign grp_fu_3059_p1 = sext_ln1192_57_reg_3313;

assign grp_fu_3059_p2 = {{tmp_133_fu_2587_p4}, {8'd0}};

assign i_fu_1549_p2 = (i_0_reg_1310 + 5'd1);

assign icmp_ln22_fu_1590_p2 = ((add_ln22_fu_1584_p2 < 5'd5) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_1543_p2 = ((i_0_reg_1310 == 5'd30) ? 1'b1 : 1'b0);

assign mul_ln708_fu_2669_p1 = sext_ln708_reg_3068;

assign select_ln19_fu_2656_p3 = ((tmp_5_fu_2648_p3[0:0] === 1'b1) ? 13'd0 : add_ln203_fu_2634_p2);

assign select_ln22_fu_1596_p3 = ((icmp_ln22_fu_1590_p2[0:0] === 1'b1) ? add_ln22_fu_1584_p2 : 5'd0);

assign sext_ln1192_10_fu_1351_p1 = $signed(dense_1_out_2_0_V_s);

assign sext_ln1192_11_fu_1355_p1 = $signed(dense_1_out_3_0_V_s);

assign sext_ln1192_12_fu_1359_p1 = $signed(dense_1_out_4_0_V_s);

assign sext_ln1192_13_fu_1363_p1 = $signed(dense_1_out_5_0_V_s);

assign sext_ln1192_14_fu_1367_p1 = $signed(dense_1_out_6_0_V_s);

assign sext_ln1192_15_fu_1371_p1 = $signed(dense_1_out_7_0_V_s);

assign sext_ln1192_16_fu_1375_p1 = $signed(dense_1_out_8_0_V_s);

assign sext_ln1192_17_fu_1379_p1 = $signed(dense_1_out_9_0_V_s);

assign sext_ln1192_18_fu_1383_p1 = $signed(dense_1_out_10_0_V_read);

assign sext_ln1192_19_fu_1387_p1 = $signed(dense_1_out_11_0_V_read);

assign sext_ln1192_20_fu_1391_p1 = $signed(dense_1_out_12_0_V_read);

assign sext_ln1192_21_fu_1395_p1 = $signed(dense_1_out_13_0_V_read);

assign sext_ln1192_22_fu_1399_p1 = $signed(dense_1_out_14_0_V_read);

assign sext_ln1192_23_fu_1403_p1 = $signed(dense_1_out_15_0_V_read);

assign sext_ln1192_24_fu_1407_p1 = $signed(dense_1_out_16_0_V_read);

assign sext_ln1192_25_fu_1411_p1 = $signed(dense_1_out_17_0_V_read);

assign sext_ln1192_26_fu_1415_p1 = $signed(dense_1_out_18_0_V_read);

assign sext_ln1192_27_fu_1419_p1 = $signed(dense_1_out_19_0_V_read);

assign sext_ln1192_28_fu_1423_p1 = $signed(dense_1_out_20_0_V_read);

assign sext_ln1192_29_fu_1427_p1 = $signed(dense_1_out_21_0_V_read);

assign sext_ln1192_30_fu_1431_p1 = $signed(dense_1_out_22_0_V_read);

assign sext_ln1192_31_fu_1435_p1 = $signed(dense_1_out_23_0_V_read);

assign sext_ln1192_32_fu_1439_p1 = $signed(dense_1_out_24_0_V_read);

assign sext_ln1192_33_fu_1443_p1 = $signed(dense_1_out_0_1_V_s);

assign sext_ln1192_34_fu_1447_p1 = $signed(dense_1_out_1_1_V_s);

assign sext_ln1192_35_fu_1451_p1 = $signed(dense_1_out_2_1_V_s);

assign sext_ln1192_36_fu_1455_p1 = $signed(dense_1_out_3_1_V_s);

assign sext_ln1192_37_fu_1459_p1 = $signed(dense_1_out_4_1_V_s);

assign sext_ln1192_38_fu_1463_p1 = $signed(dense_1_out_5_1_V_s);

assign sext_ln1192_39_fu_1467_p1 = $signed(dense_1_out_6_1_V_s);

assign sext_ln1192_40_fu_1471_p1 = $signed(dense_1_out_7_1_V_s);

assign sext_ln1192_41_fu_1475_p1 = $signed(dense_1_out_8_1_V_s);

assign sext_ln1192_42_fu_1479_p1 = $signed(dense_1_out_9_1_V_s);

assign sext_ln1192_43_fu_1483_p1 = $signed(dense_1_out_10_1_V_read);

assign sext_ln1192_44_fu_1487_p1 = $signed(dense_1_out_11_1_V_read);

assign sext_ln1192_45_fu_1491_p1 = $signed(dense_1_out_12_1_V_read);

assign sext_ln1192_46_fu_1495_p1 = $signed(dense_1_out_13_1_V_read);

assign sext_ln1192_47_fu_1499_p1 = $signed(dense_1_out_14_1_V_read);

assign sext_ln1192_48_fu_1503_p1 = $signed(dense_1_out_15_1_V_read);

assign sext_ln1192_49_fu_1507_p1 = $signed(dense_1_out_16_1_V_read);

assign sext_ln1192_50_fu_1511_p1 = $signed(dense_1_out_17_1_V_read);

assign sext_ln1192_51_fu_1515_p1 = $signed(dense_1_out_18_1_V_read);

assign sext_ln1192_52_fu_1519_p1 = $signed(dense_1_out_19_1_V_read);

assign sext_ln1192_53_fu_1523_p1 = $signed(dense_1_out_20_1_V_read);

assign sext_ln1192_54_fu_1527_p1 = $signed(dense_1_out_21_1_V_read);

assign sext_ln1192_55_fu_1531_p1 = $signed(dense_1_out_22_1_V_read);

assign sext_ln1192_56_fu_1535_p1 = $signed(dense_1_out_23_1_V_read);

assign sext_ln1192_57_fu_1539_p1 = $signed(dense_1_out_24_1_V_read);

assign sext_ln1192_fu_1347_p1 = $signed(dense_1_out_1_0_V_s);

assign sext_ln1265_fu_2613_p1 = p_Val2_s_reg_3811_pp0_iter10_reg;

assign sext_ln703_fu_2625_p1 = p_Val2_s_reg_3811_pp0_iter10_reg;

assign sext_ln708_fu_1343_p1 = $signed(dense_1_out_0_0_V_s);

assign tmp_100_fu_1918_p4 = {{grp_fu_2787_p3[21:8]}};

assign tmp_101_fu_1939_p4 = {{grp_fu_2795_p3[21:8]}};

assign tmp_103_fu_1978_p4 = {{grp_fu_2811_p3[21:8]}};

assign tmp_104_fu_1999_p4 = {{grp_fu_2819_p3[21:8]}};

assign tmp_105_fu_2020_p4 = {{grp_fu_2827_p3[21:8]}};

assign tmp_106_fu_2041_p4 = {{grp_fu_2835_p3[21:8]}};

assign tmp_108_fu_2080_p4 = {{grp_fu_2851_p3[21:8]}};

assign tmp_109_fu_2101_p4 = {{grp_fu_2859_p3[21:8]}};

assign tmp_110_fu_2122_p4 = {{grp_fu_2867_p3[21:8]}};

assign tmp_111_fu_2143_p4 = {{grp_fu_2875_p3[21:8]}};

assign tmp_113_fu_2182_p4 = {{grp_fu_2891_p3[21:8]}};

assign tmp_114_fu_2203_p4 = {{grp_fu_2899_p3[21:8]}};

assign tmp_115_fu_2224_p4 = {{grp_fu_2907_p3[21:8]}};

assign tmp_116_fu_2245_p4 = {{grp_fu_2915_p3[21:8]}};

assign tmp_118_fu_2284_p4 = {{grp_fu_2931_p3[21:8]}};

assign tmp_119_fu_2305_p4 = {{grp_fu_2939_p3[21:8]}};

assign tmp_120_fu_2326_p4 = {{grp_fu_2947_p3[21:8]}};

assign tmp_121_fu_2347_p4 = {{grp_fu_2955_p3[21:8]}};

assign tmp_123_fu_2386_p4 = {{grp_fu_2971_p3[21:8]}};

assign tmp_124_fu_2407_p4 = {{grp_fu_2979_p3[21:8]}};

assign tmp_125_fu_2428_p4 = {{grp_fu_2987_p3[21:8]}};

assign tmp_126_fu_2449_p4 = {{grp_fu_2995_p3[21:8]}};

assign tmp_128_fu_2488_p4 = {{grp_fu_3011_p3[21:8]}};

assign tmp_129_fu_2508_p4 = {{grp_fu_3019_p3[21:8]}};

assign tmp_130_fu_2528_p4 = {{grp_fu_3027_p3[21:8]}};

assign tmp_131_fu_2548_p4 = {{grp_fu_3035_p3[21:8]}};

assign tmp_133_fu_2587_p4 = {{grp_fu_3051_p3[21:8]}};

assign tmp_5_fu_2648_p3 = add_ln703_fu_2628_p2[32'd13];

assign tmp_86_fu_1633_p4 = {{grp_fu_2675_p3[21:8]}};

assign tmp_88_fu_1672_p4 = {{grp_fu_2691_p3[21:8]}};

assign tmp_89_fu_1693_p4 = {{grp_fu_2699_p3[21:8]}};

assign tmp_90_fu_1714_p4 = {{grp_fu_2707_p3[21:8]}};

assign tmp_91_fu_1735_p4 = {{grp_fu_2715_p3[21:8]}};

assign tmp_93_fu_1774_p4 = {{grp_fu_2731_p3[21:8]}};

assign tmp_94_fu_1795_p4 = {{grp_fu_2739_p3[21:8]}};

assign tmp_95_fu_1816_p4 = {{grp_fu_2747_p3[21:8]}};

assign tmp_96_fu_1837_p4 = {{grp_fu_2755_p3[21:8]}};

assign tmp_98_fu_1876_p4 = {{grp_fu_2771_p3[21:8]}};

assign tmp_99_fu_1897_p4 = {{grp_fu_2779_p3[21:8]}};

assign tmp_s_fu_1612_p4 = {{mul_ln708_fu_2669_p2[21:8]}};

assign trunc_ln203_fu_1564_p1 = phi_urem_reg_1332[3:0];

assign trunc_ln708_s_fu_2604_p4 = {{grp_fu_3059_p3[21:8]}};

assign trunc_ln_fu_2616_p4 = {{grp_fu_3059_p3[20:8]}};

assign zext_ln14_fu_1555_p1 = i_0_reg_1310;

assign zext_ln203_fu_2640_p1 = tmp_4_reg_3411_pp0_iter10_reg;

always @ (posedge ap_clk) begin
    zext_ln14_reg_3327[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3327_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3327_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3327_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3327_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3327_pp0_iter5_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3327_pp0_iter6_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln14_reg_3327_pp0_iter7_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //dense_2
