<!-- ========================== -->
<!--  Author : Baptiste Durand  -->
<!-- ========================== -->

# Project_0

List of goals :
1. Code a x bit adder in VHDL
    1.1. code a half adder
    1.2. code a full adder
    1.3. put it together and get the x bit adder
2. Using python, generate a VHDL file containing all the HDL in one file in a result folder
3. Implement an AES in VHDL (-> or python ?)
    3.1 Do the same as 2. if it does not fit in one file
4. Using python, obfuscate the code

TODO : choisir la valeur de ADDER_LENGTH de mani√®re dynamique pour que le design et le tb soient en accord