/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [22:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_45z;
  wire [2:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [6:0] celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  reg [5:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = !(celloutsig_0_4z ? celloutsig_0_3z : celloutsig_0_2z);
  assign celloutsig_0_18z = !(celloutsig_0_9z[6] ? celloutsig_0_0z[0] : celloutsig_0_0z[0]);
  assign celloutsig_0_2z = !(in_data[91] ? celloutsig_0_0z[2] : celloutsig_0_0z[1]);
  assign celloutsig_0_19z = ~((celloutsig_0_9z[6] | celloutsig_0_18z) & celloutsig_0_9z[3]);
  assign celloutsig_1_5z = celloutsig_1_0z[4] | celloutsig_1_1z[2];
  assign celloutsig_1_13z = celloutsig_1_9z | celloutsig_1_3z[3];
  assign celloutsig_0_10z = celloutsig_0_6z | celloutsig_0_0z[0];
  assign celloutsig_0_15z = celloutsig_0_4z | celloutsig_0_1z[1];
  assign celloutsig_0_4z = { in_data[62:58], celloutsig_0_3z } <= celloutsig_0_0z;
  assign celloutsig_1_4z = { celloutsig_1_1z[8:5], celloutsig_1_3z } <= { celloutsig_1_3z[4:1], celloutsig_1_3z };
  assign celloutsig_1_6z = celloutsig_1_1z[3:1] <= in_data[166:164];
  assign celloutsig_1_18z = { celloutsig_1_17z[7:3], celloutsig_1_3z } <= { celloutsig_1_10z[5:2], celloutsig_1_10z };
  assign celloutsig_0_0z = in_data[53:48] * in_data[61:56];
  assign celloutsig_0_46z = { celloutsig_0_1z[0], celloutsig_0_15z, celloutsig_0_2z } * celloutsig_0_11z[2:0];
  assign celloutsig_1_3z = { celloutsig_1_1z[15:14], celloutsig_1_2z } * celloutsig_1_1z[9:5];
  assign celloutsig_1_11z = celloutsig_1_1z[9:5] * in_data[187:183];
  assign celloutsig_0_12z = celloutsig_0_11z[10] ? { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z } : { 1'h0, celloutsig_0_11z[9:3], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_14z = celloutsig_0_1z[1] ? { celloutsig_0_1z[4:2], celloutsig_0_7z } : { celloutsig_0_0z[3:1], celloutsig_0_6z };
  assign celloutsig_0_20z = celloutsig_0_10z ? { celloutsig_0_9z[5:1], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_8z } : { in_data[21:16], celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_3z = celloutsig_0_0z[3:0] != in_data[28:25];
  assign celloutsig_0_33z = { celloutsig_0_20z[12:11], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_19z } != { celloutsig_0_12z[7:4], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_8z = celloutsig_1_1z[9:7] != celloutsig_1_0z[7:5];
  assign celloutsig_1_9z = celloutsig_1_0z[11:1] != celloutsig_1_1z[19:9];
  assign celloutsig_0_6z = celloutsig_0_1z[2:0] != celloutsig_0_0z[4:2];
  assign celloutsig_1_19z = celloutsig_1_10z[4:2] != celloutsig_1_11z[2:0];
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z[2:0] } != celloutsig_0_1z[7:2];
  assign celloutsig_0_45z = ~ { celloutsig_0_33z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_1_2z = ~ in_data[183:181];
  assign celloutsig_1_15z = ~ { celloutsig_1_14z[4:1], celloutsig_1_3z };
  assign celloutsig_1_16z = & { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_10z[3:1], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_1z = { celloutsig_1_0z[10:2], celloutsig_1_0z } >> in_data[133:113];
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z } >> { in_data[53:50], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[187:176] ~^ in_data[162:151];
  assign celloutsig_1_10z = { celloutsig_1_3z[4:3], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z } ~^ { celloutsig_1_0z[10:6], celloutsig_1_9z };
  assign celloutsig_0_1z = { celloutsig_0_0z[5:4], celloutsig_0_0z } ~^ in_data[84:77];
  assign celloutsig_0_17z = { celloutsig_0_12z[10:1], celloutsig_0_2z } ~^ { celloutsig_0_11z[6:4], celloutsig_0_15z, celloutsig_0_9z };
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_14z = { celloutsig_1_2z[2], celloutsig_1_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_9z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_9z = { in_data[82:77], celloutsig_0_7z };
  assign { celloutsig_1_17z[9], celloutsig_1_17z[12:11], celloutsig_1_17z[8:3], celloutsig_1_17z[0], celloutsig_1_17z[2], celloutsig_1_17z[10] } = ~ { celloutsig_1_16z, celloutsig_1_11z[1:0], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_17z[1] = celloutsig_1_17z[2];
  assign { out_data[128], out_data[96], out_data[37:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
