<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MAX3263X API: mxc_clkman_regs_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX3263X API
   &#160;<span id="projectnumber">2.6</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structmxc__clkman__regs__t.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">mxc_clkman_regs_t Struct Reference<div class="ingroups"><a class="el" href="group__syscfg.html">System Configuration</a> &raquo; <a class="el" href="group__clkman.html">Clock Management</a> &raquo; <a class="el" href="group__clkman__registers.html">Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type for the Clock Management module registers allowing direct 32-bit access to each register.  
</p>

<p><code>#include &lt;<a class="el" href="clkman__regs_8h_source.html">clkman_regs.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5455ebef0fd28033b14b5415ecbedace"><td class="memItemLeft" align="right" valign="top"><a id="a5455ebef0fd28033b14b5415ecbedace"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a5455ebef0fd28033b14b5415ecbedace">clk_config</a></td></tr>
<tr class="memdesc:a5455ebef0fd28033b14b5415ecbedace"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0000: </code></b> CLKMAN_CLK_CONFIG Register - System Clock Configuration <br /></td></tr>
<tr class="separator:a5455ebef0fd28033b14b5415ecbedace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f94c0b0cb63343d94f9069671507cd"><td class="memItemLeft" align="right" valign="top"><a id="a42f94c0b0cb63343d94f9069671507cd"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a42f94c0b0cb63343d94f9069671507cd">clk_ctrl</a></td></tr>
<tr class="memdesc:a42f94c0b0cb63343d94f9069671507cd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0004: </code></b> CLKMAN_CLK_CTRL Register - System Clock Controls <br /></td></tr>
<tr class="separator:a42f94c0b0cb63343d94f9069671507cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2d1059e355752e00db2a2c7f8c55afe"><td class="memItemLeft" align="right" valign="top"><a id="ad2d1059e355752e00db2a2c7f8c55afe"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#ad2d1059e355752e00db2a2c7f8c55afe">intfl</a></td></tr>
<tr class="memdesc:ad2d1059e355752e00db2a2c7f8c55afe"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0008: </code></b> CLKMAN_INTFL Register - Interrupt Flags <br /></td></tr>
<tr class="separator:ad2d1059e355752e00db2a2c7f8c55afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf46686773e816f047064591c8ade3b"><td class="memItemLeft" align="right" valign="top"><a id="acdf46686773e816f047064591c8ade3b"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#acdf46686773e816f047064591c8ade3b">inten</a></td></tr>
<tr class="memdesc:acdf46686773e816f047064591c8ade3b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x000C: </code></b> CLKMAN_INTEN Register - Interrupt Enable/Disable Controls <br /></td></tr>
<tr class="separator:acdf46686773e816f047064591c8ade3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad90b2237ca361172af75223b72f41d5a"><td class="memItemLeft" align="right" valign="top"><a id="ad90b2237ca361172af75223b72f41d5a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#ad90b2237ca361172af75223b72f41d5a">trim_calc</a></td></tr>
<tr class="memdesc:ad90b2237ca361172af75223b72f41d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0010: </code></b> CLKMAN_TRIM_CALC Register - Trim Calculation Controls <br /></td></tr>
<tr class="separator:ad90b2237ca361172af75223b72f41d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06bea7c14ff108b7ccc162668c640a43"><td class="memItemLeft" align="right" valign="top"><a id="a06bea7c14ff108b7ccc162668c640a43"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a06bea7c14ff108b7ccc162668c640a43">i2c_timer_ctrl</a></td></tr>
<tr class="memdesc:a06bea7c14ff108b7ccc162668c640a43"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0014: </code></b> CLKMAN_I2C_TIMER_CTRL Register - I2C Timer Control <br /></td></tr>
<tr class="separator:a06bea7c14ff108b7ccc162668c640a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50480e84d087d181149d4ced2aa8b354"><td class="memItemLeft" align="right" valign="top"><a id="a50480e84d087d181149d4ced2aa8b354"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a50480e84d087d181149d4ced2aa8b354">cm4_start_clk_en0</a></td></tr>
<tr class="memdesc:a50480e84d087d181149d4ced2aa8b354"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0018: </code></b> CLKMAN_CM4_START_CLK_EN0 Register - CM4 Start Clock on Interrupt Enable 0 <br /></td></tr>
<tr class="separator:a50480e84d087d181149d4ced2aa8b354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa29dfe917ca10cc79bcb84162b216e"><td class="memItemLeft" align="right" valign="top"><a id="abaa29dfe917ca10cc79bcb84162b216e"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#abaa29dfe917ca10cc79bcb84162b216e">cm4_start_clk_en1</a></td></tr>
<tr class="memdesc:abaa29dfe917ca10cc79bcb84162b216e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x001C: </code></b> CLKMAN_CM4_START_CLK_EN1 Register - CM4 Start Clock on Interrupt Enable 1 <br /></td></tr>
<tr class="separator:abaa29dfe917ca10cc79bcb84162b216e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9631f90c8d336048d325b2c4ff3b93cd"><td class="memItemLeft" align="right" valign="top"><a id="a9631f90c8d336048d325b2c4ff3b93cd"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a9631f90c8d336048d325b2c4ff3b93cd">cm4_start_clk_en2</a></td></tr>
<tr class="memdesc:a9631f90c8d336048d325b2c4ff3b93cd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0020: </code></b> CLKMAN_CM4_START_CLK_EN2 Register - CM4 Start Clock on Interrupt Enable 2 <br /></td></tr>
<tr class="separator:a9631f90c8d336048d325b2c4ff3b93cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a259989087823ec751081bb93e38f93e7"><td class="memItemLeft" align="right" valign="top"><a id="a259989087823ec751081bb93e38f93e7"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a259989087823ec751081bb93e38f93e7">rsv024</a> [7]</td></tr>
<tr class="memdesc:a259989087823ec751081bb93e38f93e7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0024-0x003C:</code></b> RESERVED <br /></td></tr>
<tr class="separator:a259989087823ec751081bb93e38f93e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd6da3a6f0d7e960b91a2635becbeb0"><td class="memItemLeft" align="right" valign="top"><a id="a6fd6da3a6f0d7e960b91a2635becbeb0"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a6fd6da3a6f0d7e960b91a2635becbeb0">sys_clk_ctrl_0_cm4</a></td></tr>
<tr class="memdesc:a6fd6da3a6f0d7e960b91a2635becbeb0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0040: </code></b> CLKMAN_SYS_CLK_CTRL_0_CM4 Register - Cortex M4 Clock <br /></td></tr>
<tr class="separator:a6fd6da3a6f0d7e960b91a2635becbeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2203aea7b6340f87668c8a6689e01e05"><td class="memItemLeft" align="right" valign="top"><a id="a2203aea7b6340f87668c8a6689e01e05"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a2203aea7b6340f87668c8a6689e01e05">sys_clk_ctrl_1_sync</a></td></tr>
<tr class="memdesc:a2203aea7b6340f87668c8a6689e01e05"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0044: </code></b> CLKMAN_SYS_CLK_CTRL_1_SYNC Register - Synchronizer Clock <br /></td></tr>
<tr class="separator:a2203aea7b6340f87668c8a6689e01e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff6ae4974c03ca3741fef2634ca1536"><td class="memItemLeft" align="right" valign="top"><a id="a2ff6ae4974c03ca3741fef2634ca1536"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a2ff6ae4974c03ca3741fef2634ca1536">sys_clk_ctrl_2_spix</a></td></tr>
<tr class="memdesc:a2ff6ae4974c03ca3741fef2634ca1536"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0048: </code></b> CLKMAN_SYS_CLK_CTRL_2_SPIX Register - SPI XIP Clock <br /></td></tr>
<tr class="separator:a2ff6ae4974c03ca3741fef2634ca1536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8283bbb0010d8ce31f980298fd674aae"><td class="memItemLeft" align="right" valign="top"><a id="a8283bbb0010d8ce31f980298fd674aae"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a8283bbb0010d8ce31f980298fd674aae">sys_clk_ctrl_3_prng</a></td></tr>
<tr class="memdesc:a8283bbb0010d8ce31f980298fd674aae"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x004C: </code></b> CLKMAN_SYS_CLK_CTRL_3_PRNG Register - PRNG Clock <br /></td></tr>
<tr class="separator:a8283bbb0010d8ce31f980298fd674aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504e5d7acdc0313015eed44d310079f5"><td class="memItemLeft" align="right" valign="top"><a id="a504e5d7acdc0313015eed44d310079f5"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a504e5d7acdc0313015eed44d310079f5">sys_clk_ctrl_4_wdt0</a></td></tr>
<tr class="memdesc:a504e5d7acdc0313015eed44d310079f5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0050: </code></b> CLKMAN_SYS_CLK_CTRL_4_WDT0 Register - Watchdog Timer 0 <br /></td></tr>
<tr class="separator:a504e5d7acdc0313015eed44d310079f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3894e73f78c1db6a98dbcd7fb6279e96"><td class="memItemLeft" align="right" valign="top"><a id="a3894e73f78c1db6a98dbcd7fb6279e96"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a3894e73f78c1db6a98dbcd7fb6279e96">sys_clk_ctrl_5_wdt1</a></td></tr>
<tr class="memdesc:a3894e73f78c1db6a98dbcd7fb6279e96"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0054: </code></b> CLKMAN_SYS_CLK_CTRL_5_WDT1 Register - Watchdog Timer 1 <br /></td></tr>
<tr class="separator:a3894e73f78c1db6a98dbcd7fb6279e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18248bbb855a0af8c91122bb4aecd6b"><td class="memItemLeft" align="right" valign="top"><a id="ab18248bbb855a0af8c91122bb4aecd6b"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#ab18248bbb855a0af8c91122bb4aecd6b">sys_clk_ctrl_6_gpio</a></td></tr>
<tr class="memdesc:ab18248bbb855a0af8c91122bb4aecd6b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0058: </code></b> CLKMAN_SYS_CLK_CTRL_6_GPIO Register - Clock for GPIO Ports <br /></td></tr>
<tr class="separator:ab18248bbb855a0af8c91122bb4aecd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91ce877c63a0548877fd32ed00ab6e4"><td class="memItemLeft" align="right" valign="top"><a id="ad91ce877c63a0548877fd32ed00ab6e4"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#ad91ce877c63a0548877fd32ed00ab6e4">sys_clk_ctrl_7_pt</a></td></tr>
<tr class="memdesc:ad91ce877c63a0548877fd32ed00ab6e4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x005C: </code></b> CLKMAN_SYS_CLK_CTRL_7_PT Register - Source Clock for All Pulse Trains <br /></td></tr>
<tr class="separator:ad91ce877c63a0548877fd32ed00ab6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5857fc4b3141d819d36881981c1c23"><td class="memItemLeft" align="right" valign="top"><a id="add5857fc4b3141d819d36881981c1c23"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#add5857fc4b3141d819d36881981c1c23">sys_clk_ctrl_8_uart</a></td></tr>
<tr class="memdesc:add5857fc4b3141d819d36881981c1c23"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0060: </code></b> CLKMAN_SYS_CLK_CTRL_8_UART Register - Source Clock for All UARTs <br /></td></tr>
<tr class="separator:add5857fc4b3141d819d36881981c1c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad328b5956b25ee6a201ad997846cf6bd"><td class="memItemLeft" align="right" valign="top"><a id="ad328b5956b25ee6a201ad997846cf6bd"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#ad328b5956b25ee6a201ad997846cf6bd">sys_clk_ctrl_9_i2cm</a></td></tr>
<tr class="memdesc:ad328b5956b25ee6a201ad997846cf6bd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0064: </code></b> CLKMAN_SYS_CLK_CTRL_9_I2CM Register - Source Clock for All I2C Masters <br /></td></tr>
<tr class="separator:ad328b5956b25ee6a201ad997846cf6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec6feb5f8953b731c622b07da95e7e7"><td class="memItemLeft" align="right" valign="top"><a id="a9ec6feb5f8953b731c622b07da95e7e7"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a9ec6feb5f8953b731c622b07da95e7e7">sys_clk_ctrl_10_i2cs</a></td></tr>
<tr class="memdesc:a9ec6feb5f8953b731c622b07da95e7e7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0068: </code></b> CLKMAN_SYS_CLK_CTRL_10_I2CS Register - Source Clock for I2C Slave <br /></td></tr>
<tr class="separator:a9ec6feb5f8953b731c622b07da95e7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89aa64bee0a0ac6395646a9ec928269"><td class="memItemLeft" align="right" valign="top"><a id="ab89aa64bee0a0ac6395646a9ec928269"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#ab89aa64bee0a0ac6395646a9ec928269">sys_clk_ctrl_11_spi0</a></td></tr>
<tr class="memdesc:ab89aa64bee0a0ac6395646a9ec928269"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x006C: </code></b> CLKMAN_SYS_CLK_CTRL_11_SPI0 Register - SPI Master 0 <br /></td></tr>
<tr class="separator:ab89aa64bee0a0ac6395646a9ec928269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1809f9905e41736971e84a13893ce505"><td class="memItemLeft" align="right" valign="top"><a id="a1809f9905e41736971e84a13893ce505"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a1809f9905e41736971e84a13893ce505">sys_clk_ctrl_12_spi1</a></td></tr>
<tr class="memdesc:a1809f9905e41736971e84a13893ce505"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0070: </code></b> CLKMAN_SYS_CLK_CTRL_12_SPI1 Register - SPI Master 1 <br /></td></tr>
<tr class="separator:a1809f9905e41736971e84a13893ce505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25599988132eb46a2fc94ec2c06d4094"><td class="memItemLeft" align="right" valign="top"><a id="a25599988132eb46a2fc94ec2c06d4094"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a25599988132eb46a2fc94ec2c06d4094">sys_clk_ctrl_13_spi2</a></td></tr>
<tr class="memdesc:a25599988132eb46a2fc94ec2c06d4094"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0074: </code></b> CLKMAN_SYS_CLK_CTRL_13_SPI2 Register - SPI Master 2 <br /></td></tr>
<tr class="separator:a25599988132eb46a2fc94ec2c06d4094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061207fae40d2fcf2b385709feae4079"><td class="memItemLeft" align="right" valign="top"><a id="a061207fae40d2fcf2b385709feae4079"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a061207fae40d2fcf2b385709feae4079">sys_clk_ctrl_14_spib</a></td></tr>
<tr class="memdesc:a061207fae40d2fcf2b385709feae4079"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0078: </code></b> CLKMAN_SYS_CLK_CTRL_14_SPIB Register - SPI Bridge Clock <br /></td></tr>
<tr class="separator:a061207fae40d2fcf2b385709feae4079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c1f681984dfdb2ab2c702098fe3e353"><td class="memItemLeft" align="right" valign="top"><a id="a3c1f681984dfdb2ab2c702098fe3e353"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a3c1f681984dfdb2ab2c702098fe3e353">sys_clk_ctrl_15_owm</a></td></tr>
<tr class="memdesc:a3c1f681984dfdb2ab2c702098fe3e353"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x007C: </code></b> CLKMAN_SYS_CLK_CTRL_15_OWM Register - 1-Wire Master Clock <br /></td></tr>
<tr class="separator:a3c1f681984dfdb2ab2c702098fe3e353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385e68221ef7488ffe4c1533d2969de4"><td class="memItemLeft" align="right" valign="top"><a id="a385e68221ef7488ffe4c1533d2969de4"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a385e68221ef7488ffe4c1533d2969de4">sys_clk_ctrl_16_spis</a></td></tr>
<tr class="memdesc:a385e68221ef7488ffe4c1533d2969de4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0080: </code></b> CLKMAN_SYS_CLK_CTRL_16_SPIS Register - SPI Slave Clock <br /></td></tr>
<tr class="separator:a385e68221ef7488ffe4c1533d2969de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1236abcd310d119dde622062a6ae3f68"><td class="memItemLeft" align="right" valign="top"><a id="a1236abcd310d119dde622062a6ae3f68"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a1236abcd310d119dde622062a6ae3f68">rsv084</a> [31]</td></tr>
<tr class="memdesc:a1236abcd310d119dde622062a6ae3f68"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0084-0x00FC:</code></b> RESERVED: <br /></td></tr>
<tr class="separator:a1236abcd310d119dde622062a6ae3f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ea4c51a7e9374ef661f7da5ca0600f"><td class="memItemLeft" align="right" valign="top"><a id="ad2ea4c51a7e9374ef661f7da5ca0600f"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#ad2ea4c51a7e9374ef661f7da5ca0600f">crypt_clk_ctrl_0_aes</a></td></tr>
<tr class="memdesc:ad2ea4c51a7e9374ef661f7da5ca0600f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0100: </code></b> CLKMAN_CRYPT_CLK_CTRL_0_AES Register - AES <br /></td></tr>
<tr class="separator:ad2ea4c51a7e9374ef661f7da5ca0600f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82955c67b2e167554716a44aed1e855"><td class="memItemLeft" align="right" valign="top"><a id="ab82955c67b2e167554716a44aed1e855"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#ab82955c67b2e167554716a44aed1e855">crypt_clk_ctrl_1_maa</a></td></tr>
<tr class="memdesc:ab82955c67b2e167554716a44aed1e855"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0104: </code></b> CLKMAN_CRYPT_CLK_CTRL_1_MAA Register - MAA <br /></td></tr>
<tr class="separator:ab82955c67b2e167554716a44aed1e855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695c8bd2ceb03e3fe11525296b48d959"><td class="memItemLeft" align="right" valign="top"><a id="a695c8bd2ceb03e3fe11525296b48d959"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a695c8bd2ceb03e3fe11525296b48d959">crypt_clk_ctrl_2_prng</a></td></tr>
<tr class="memdesc:a695c8bd2ceb03e3fe11525296b48d959"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0108: </code></b> CLKMAN_CRYPT_CLK_CTRL_2_PRNG Register - PRNG <br /></td></tr>
<tr class="separator:a695c8bd2ceb03e3fe11525296b48d959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac319c867614ad234aa35877aa48929e8"><td class="memItemLeft" align="right" valign="top"><a id="ac319c867614ad234aa35877aa48929e8"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#ac319c867614ad234aa35877aa48929e8">rsv10C</a> [13]</td></tr>
<tr class="memdesc:ac319c867614ad234aa35877aa48929e8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x010C-0x013C:</code></b> RESERVED <br /></td></tr>
<tr class="separator:ac319c867614ad234aa35877aa48929e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4fc0f4e5874578d0efcb81e98dd865a"><td class="memItemLeft" align="right" valign="top"><a id="ad4fc0f4e5874578d0efcb81e98dd865a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#ad4fc0f4e5874578d0efcb81e98dd865a">clk_gate_ctrl0</a></td></tr>
<tr class="memdesc:ad4fc0f4e5874578d0efcb81e98dd865a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0140: </code></b> CLKMAN_CLK_GATE_CTRL0 Register - Dynamic Clock Gating Control Register 0 <br /></td></tr>
<tr class="separator:ad4fc0f4e5874578d0efcb81e98dd865a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10b35d89145ec4dd068b7c43c5a9a35"><td class="memItemLeft" align="right" valign="top"><a id="aa10b35d89145ec4dd068b7c43c5a9a35"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#aa10b35d89145ec4dd068b7c43c5a9a35">clk_gate_ctrl1</a></td></tr>
<tr class="memdesc:aa10b35d89145ec4dd068b7c43c5a9a35"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0144: </code></b> CLKMAN_CLK_GATE_CTRL1 Register - Dynamic Clock Gating Control Register 1 <br /></td></tr>
<tr class="separator:aa10b35d89145ec4dd068b7c43c5a9a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b5139d7021999538be866439efce1c"><td class="memItemLeft" align="right" valign="top"><a id="a07b5139d7021999538be866439efce1c"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__clkman__regs__t.html#a07b5139d7021999538be866439efce1c">clk_gate_ctrl2</a></td></tr>
<tr class="memdesc:a07b5139d7021999538be866439efce1c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><b><code>0x0148: </code></b> CLKMAN_CLK_GATE_CTRL2 Register - Dynamic Clock Gating Control Register 2 <br /></td></tr>
<tr class="separator:a07b5139d7021999538be866439efce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="clkman__regs_8h_source.html">clkman_regs.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structmxc__clkman__regs__t.html">mxc_clkman_regs_t</a></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.6 </li>
  </ul>
</div>
</body>
</html>
