{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749542134268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749542134271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 15:55:33 2025 " "Processing started: Tue Jun 10 15:55:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749542134271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1749542134271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ballplayer -c ballplayer " "Command: quartus_sta ballplayer -c ballplayer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1749542134271 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1749542134393 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1749542134724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749542134749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749542134749 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1749542134894 ""}
{ "Info" "ISTA_SDC_FOUND" "ballplayer_multi_image.sdc " "Reading SDC File: 'ballplayer_multi_image.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1749542134962 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ballplayer_multi_image.sdc 15 led_status\[*\] port " "Ignored filter at ballplayer_multi_image.sdc(15): led_status\[*\] could not be matched with a port" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134970 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ballplayer_multi_image.sdc 15 Argument <targets> is an empty collection " "Ignored set_output_delay at ballplayer_multi_image.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"clk\" -max 2.0 \[get_ports \{led_status\[*\]\}\] " "set_output_delay -clock \"clk\" -max 2.0 \[get_ports \{led_status\[*\]\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749542134971 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134971 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ballplayer_multi_image.sdc 16 Argument <targets> is an empty collection " "Ignored set_output_delay at ballplayer_multi_image.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \"clk\" -min 0.5 \[get_ports \{led_status\[*\]\}\] " "set_output_delay -clock \"clk\" -min 0.5 \[get_ports \{led_status\[*\]\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749542134971 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134971 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ballplayer_multi_image.sdc 22 *rom* cell " "Ignored filter at ballplayer_multi_image.sdc(22): *rom* could not be matched with a cell" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134971 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 22 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end 2 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\] " "set_multicycle_path -setup -end 2 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749542134971 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134971 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 23 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end 1 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\] " "set_multicycle_path -hold -end 1 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749542134971 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134971 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ballplayer_multi_image.sdc 26 *image_timer* cell " "Ignored filter at ballplayer_multi_image.sdc(26): *image_timer* could not be matched with a cell" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134972 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ballplayer_multi_image.sdc 26 *current_image* cell " "Ignored filter at ballplayer_multi_image.sdc(26): *current_image* could not be matched with a cell" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 26 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end 5 -from \[get_cells \{*image_timer*\}\] -to \[get_cells \{*current_image*\}\] " "set_multicycle_path -setup -end 5 -from \[get_cells \{*image_timer*\}\] -to \[get_cells \{*current_image*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749542134972 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 26 Argument <to> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(26): Argument <to> is an empty collection" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 27 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end 4 -from \[get_cells \{*image_timer*\}\] -to \[get_cells \{*current_image*\}\] " "set_multicycle_path -hold -end 4 -from \[get_cells \{*image_timer*\}\] -to \[get_cells \{*current_image*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749542134972 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 27 Argument <to> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(27): Argument <to> is an empty collection" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134972 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 36 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -end 3 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\] " "set_multicycle_path -setup -end 3 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749542134973 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134973 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path ballplayer_multi_image.sdc 37 Argument <from> is an empty collection " "Ignored set_multicycle_path at ballplayer_multi_image.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -end 2 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\] " "set_multicycle_path -hold -end 2 -from \[get_cells \{*rom*\}\] -to \[get_cells \{*lcd*\}\]" {  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1749542134973 ""}  } { { "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" "" { Text "D:/Quartus_Project/ballplayer/ballplayer_multi_image.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1749542134973 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|pixel_counter\[10\] " "Node: lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|pixel_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|image_y\[5\] lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|pixel_counter\[10\] " "Latch lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|image_y\[5\] is being clocked by lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|pixel_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749542134981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749542134981 "|ballplayer_multi_image_portrait|lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst|pixel_counter[10]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1749542134990 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749542134990 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25mhz (Rise) clk_25mhz (Rise) setup and hold " "From clk_25mhz (Rise) to clk_25mhz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749542134990 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1749542134990 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1749542134991 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1749542134995 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1749542135015 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1749542135022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -48.660 " "Worst-case setup slack is -48.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542135023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542135023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -48.660           -1111.639 clk_25mhz  " "  -48.660           -1111.639 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542135023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749542135023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542135033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542135033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clk_25mhz  " "    0.362               0.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542135033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749542135033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749542135034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749542135036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.318 " "Worst-case minimum pulse width slack is 9.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542135036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542135036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.318               0.000 clk_25mhz  " "    9.318               0.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542135036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.860               0.000 clk  " "   19.860               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542135036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749542135036 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1749542135049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1749542135072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1749542137499 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|pixel_counter\[10\] " "Node: lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|pixel_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|image_y\[5\] lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|pixel_counter\[10\] " "Latch lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|image_y\[5\] is being clocked by lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|pixel_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749542137658 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749542137658 "|ballplayer_multi_image_portrait|lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst|pixel_counter[10]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1749542137659 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749542137659 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25mhz (Rise) clk_25mhz (Rise) setup and hold " "From clk_25mhz (Rise) to clk_25mhz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749542137659 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1749542137659 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1749542137684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.533 " "Worst-case setup slack is -44.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.533           -1008.680 clk_25mhz  " "  -44.533           -1008.680 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749542137686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clk_25mhz  " "    0.325               0.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749542137695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749542137696 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749542137698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.290 " "Worst-case minimum pulse width slack is 9.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.290               0.000 clk_25mhz  " "    9.290               0.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.856               0.000 clk  " "   19.856               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749542137700 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1749542137706 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|pixel_counter\[10\] " "Node: lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|pixel_counter\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|image_y\[5\] lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|pixel_counter\[10\] " "Latch lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|image_y\[5\] is being clocked by lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst\|pixel_counter\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1749542137853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1749542137853 "|ballplayer_multi_image_portrait|lcd_multi_image_display_160x240_portrait:lcd_portrait_display_inst|pixel_counter[10]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: clk_25mhz with master clock period: 40.000 found on PLL node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1749542137853 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1749542137853 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk_25mhz (Rise) clk_25mhz (Rise) setup and hold " "From clk_25mhz (Rise) to clk_25mhz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1749542137853 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1749542137853 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1749542137861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.203 " "Worst-case setup slack is -7.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.203            -147.106 clk_25mhz  " "   -7.203            -147.106 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749542137862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk_25mhz  " "    0.152               0.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749542137871 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749542137872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1749542137873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.355 " "Worst-case minimum pulse width slack is 9.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.355               0.000 clk_25mhz  " "    9.355               0.000 clk_25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.512               0.000 clk  " "   19.512               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1749542137874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1749542137874 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1749542138329 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1749542138331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 33 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749542138376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 15:55:38 2025 " "Processing ended: Tue Jun 10 15:55:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749542138376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749542138376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749542138376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1749542138376 ""}
