-DesignTarget: cache

-CacheAccessMode: Normal
-Associativity (for cache only): 16

-ProcessNode: 7

-Capacity (MB): 128MB
//-WordWidth (bit): 64
-WordWidth (bit): 512

-DeviceRoadmap: LOP

-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedOpt
-GlobalWireUseLowSwing: No

-Routing: H-tree
//-Routing: Non-H-tree

-InternalSensing: true

-MemoryCellInputFile: SIMD_Benchmarker/gcDRAM_cell_7nm.cell

-Temperature (K): 350

//-OptimizationTarget: WriteEDP
//-OptimizationTarget: Full
-OptimizationTarget: ReadLatency
//-OptimizationTarget: ReadDynamicEnergy
-EnablePruning: Yes

-BufferDesignOptimization: latency

//-ForceBank3D (Total AxBxC, Active DxE): 1x1, 1x1
//-ForceBank (Total AxB, Active CxD): 16x8, 1x1
//-ForceMat (Total AxB, Active CxD): 1x1, 1x1
//-ForceMuxSenseAmp: 128
//-ForceMuxOutputLev1: 1 
//-ForceMuxOutputLev2: 1
-ForceBankA (Total AxB): 32x64
//-ForceMatA (Total AxB): 2x2

-StackedDieCount: 1
-PartitionGranularity: 0
-LocalTSVProjection: 0
-GlobalTSVProjection: 0
-TSVRedundancy: 1.0
