async_mem.v,verilog,xil_defaultlib,../../../../pipeline_CPU.srcs/sources_1/ip/async_mem/sim/async_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
