$date
	Sat Oct 22 22:03:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#881539
b11101 !
1"
#881542
b11101 &
b11101 %
1$
#881543
0"
#881546
b1011000 &
b1011000 %
#881550
b101100 &
b101100 %
#881554
b10110 &
b10110 %
#881558
b1011 &
b1011 %
#881562
b100010 &
b100010 %
#881566
b10001 &
b10001 %
#881570
b110100 &
b110100 %
#881574
b11010 &
b11010 %
#881578
b1101 &
b1101 %
#881582
b101000 &
b101000 %
#881586
b10100 &
b10100 %
#881590
b1010 &
b1010 %
#881594
b101 &
b101 %
#881598
b10000 &
b10000 %
#881602
b1000 &
b1000 %
#881606
b100 &
b100 %
#881610
b10 &
b10 %
#881614
b1 &
1#
b1 %
#881618
b0 &
b0 %
0#
0$
#1804584
b1100 !
1"
#1804586
b1100 &
b1100 %
1$
#1804587
0"
#1804590
b110 &
b110 %
#1804594
b11 &
b11 %
#1804598
b1010 &
b1010 %
#1804602
b101 &
b101 %
#1804606
b10000 &
b10000 %
#1804610
b1000 &
b1000 %
#1804614
b100 &
b100 %
#1804618
b10 &
b10 %
#1804622
b1 &
1#
b1 %
#1804626
b0 &
b0 %
0#
0$
#2828611
b1000 !
1"
#2828614
b1000 &
b1000 %
1$
#2828615
0"
#2828618
b100 &
b100 %
#2828622
b10 &
b10 %
#2828626
b1 &
b1 %
1#
#2828630
b0 &
0#
b0 %
0$
#4500012
