# **Low Cost, Low Power,** **-** **True RMS to-DC Converter** **Data Sheet AD8436**



**FEATURES**


**Delivers true rms or average rectified value of ac waveform**
**Fast settling at all input levels**
**Accuracy: ±10 μV ± 0.25% of reading (B grade)**
**Wide dynamic input range**
**100 μV rms to 3 V rms (8.5 V p-p) full-scale input range**
**Larger inputs with external scaling**

**Wide bandwidth:**

**1 MHz for −3 dB (300 mV)**

**65 kHz for additional 1% error**

**Zero converter dc output offset**
**No residual switching products**
**Specified at 300 mV rms input**
**Accurate conversion with crest factors up to 10**
**Low power: 300** **µ** **A typical at ±2.4 V**
**High-Z FET separately powered input buffer**
**R** **IN** **≥ 10** **[12]** **Ω, C** **IN** **≤ 2 pF**
**Precision dc output buffer**
**Wide power supply voltage range**
**Dual: ±2.4 V to ±18 V; single: 4.8 V to 36 V**
**4 mm × 4 mm LFCSP and 8 mm × 6 mm QSOP packages**
**ESD protected**


**GENERAL DESCRIPTION**


[The AD8436 is a new generation, translinear precision, low](http://www.analog.com/AD8436?doc=AD8436.pdf)
power, true rms-to-dc converter loaded with options. It computes a
precise dc equivalent of the rms value of ac waveforms, including
complex patterns such as those generated by switch mode power
supplies and triacs. Its accuracy spans a wide range of input levels
(see Figure 2) and temperatures. The ensured accuracy of ≤±0.5%
and ≤10 μV output offset result from the latest Analog Devices,
Inc., technology. The crest factor error is <0.5% for CF values
between 1 and 10.


[The AD8436 delivers true rms results at less cost than misleading](http://www.analog.com/AD8436?doc=AD8436.pdf)
peak, averaging, or digital solutions. There is no programming
expense or processor overhead to consider, and the 4 mm  4 mm
package easily fits into tight applications. On-board buffer
amplifiers enable the widest range of options for any rms-to-dc
converter available, regardless of cost. For minimal applications,
only a single external averaging capacitor is required. The built-in
high impedance FET buffer provides an interface for external
attenuators, frequency compensation, or driving low impedance
loads. A matched pair of internal resistors enables an easily
configurable gain-of-two or more, extending the usable input
range even lower. The low power, precision input buffer makes
[the AD8436 attractive for use in portable multi-meters and](http://www.analog.com/AD8436?doc=AD8436.pdf)
other battery-powered applications.


**Rev. E** **[Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=AD8436.pdf&product=AD8436&rev=E)**
**Information furnished by Analog Devices is believed to be accurate and reliable. However, no**
**responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other**
**rights of third parties that may result from its use. Specifications subject to change without notice. No**
**license is granted by implication or otherwise under any patent or patent rights of Analog Devices.**
**Trademarks and registered trademarks are the property of their respective owners.**



**FUNCTIONAL BLOCK DIAGRAM**



**CAVG**



**CCF**







**SUM**


**RMS**


**IBUFGN**


**IBUFIN–**









**IGND**


**OGND**


**OUT**







**IBUFOUT**







**OBUFOUT**









**OBUFIN–**





_Figure 1._


The precision dc output buffer minimizes errors when driving
low impedance loads with extremely low offset voltages, thanks
to internal bias current cancellation. Unlike digital solutions, the
[AD8436 has no switching circuitry limiting performance at high or](http://www.analog.com/AD8436?doc=AD8436.pdf)
low amplitudes (see Figure 2). A usable response of <100 μV
and >3 V extends the dynamic range with no external scaling,
accommodating demanding low level signal conditions and
allowing ample overrange without clipping.


|GRE|ATER INP|UT DYNAMI|C RANGE|Col5|
|---|---|---|---|---|
|**GRE**||**AD8436**|**AD8436**|**AD8436**|
|**GRE**|||||
|**GRE**||**∆Σ SOLUTION**|**∆Σ SOLUTION**|**∆Σ SOLUTION**|
|**GRE**|||||



**100µV** **1mV** **10mV** **100mV** **1V** **3V**



_[Figure 2. Usable Dynamic Range of the AD8436 vs. ΔΣ](http://www.analog.com/AD8436?doc=AD8436.pdf)_


[The AD8436 operates from single or dual supplies of ±2.4 V](http://www.analog.com/AD8436?doc=AD8436.pdf)
(4.8 V) to ±18 V (36 V). A and J grades are available in a compact
4 mm × 4 mm, 20-lead chip-scale package; A and B grades are
available in a 20-lead QSOP package. The operating temperature
ranges are −40°C to 125°C for A and B grades and 0°C to 70°C
for J grade.


**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.**
**Tel: 781.329.4700** **©2011–2017 Analog Devices, Inc. All rights reserved.**
**[Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html)** **[www.analog.com](http://www.analog.com/)**


## **AD8436 Data Sheet**


## **TABLE OF CONTENTS**

Features .............................................................................................. 1


Functional Block Diagram .............................................................. 1


General Description ......................................................................... 1


Revision History ............................................................................... 2


Specifications ..................................................................................... 3


Absolute Maximum Ratings ............................................................ 4


ESD Caution .................................................................................. 4


Pin Configurations and Function Descriptions ........................... 5


Typical Performance Characteristics ............................................. 6


Test Circuits ....................................................................................... 9


**REVISION HISTORY**


**3/2017—Rev. D to Rev. E**

Changed CP-20-10 to CP-20-8 .................................... Throughout
Changes to Outline Dimensions ................................................... 21
Changes to Ordering Guide .......................................................... 22

**10/2015—Rev. C to Rev. D**

Changes to Figure 5 to Figure 8 ...................................................... 6

**7/2015—Rev. B to Rev. C**

Changes to Table 2 ............................................................................ 4
Changes to Figure 5 to Figure 7 ...................................................... 6
Changes to Figure 21 ........................................................................ 9
Changes to Using the FET Input Buffer Section ........................ 14
Changes to Single-Supply Section and Figure 39 ....................... 15
Added Additional Information Section ....................................... 15

Changes to AD8436 Evaluation Board Section and A Word
About Using the AD8436 Evaluation Board Section ................... 17
Added Single-Supply Operation Section ..................................... 17
Changes to Ordering Guide .......................................................... 21

**1/2013—Rev. A to Rev. B**

Added B Grade Throughout ............................................. Universal
Changes to Figure 1 and changes to General Description .......... 1
Changes to Table 1 ............................................................................ 3
Changes to Figure 3 ......................................................................... 5
Changes to Figure 9 and Figure 10 ................................................. 6
Changes to FET Input Buffer Section .......................................... 11
Changes to Averaging Capacitor Considerations—RMS
Accuracy Section and changes to Figure 28 ................................ 12
Deleted Capacitor Construction Section; added CAVG
Capacitor Styles Section ................................................................. 13
Added Converting to Average Rectified Value Section ............. 15
Changes to Figure 41 ...................................................................... 16
Changes to Evaluation Board Section .......................................... 17
Changes to Figure 48 ...................................................................... 19
Changes to Outline Dimensions ................................................... 20
Changes to Ordering Guide .......................................................... 21



Theory of Operation ...................................................................... 10


Overview ..................................................................................... 10


Applications Information .............................................................. 12


Using the AD8436 ...................................................................... 12


Additional Information ............................................................. 15


AD8436 Evaluation Board ............................................................ 17


Outline Dimensions ....................................................................... 20


Ordering Guide .......................................................................... 21


**7/2012—Rev. 0 to Rev. A**

Added 20-Lead QSOP ....................................................... Universal
Changes to Features Section and General Description Section .. 1
Changes to Table 1 ............................................................................. 3
Changes to Table 2 ............................................................................. 4
Changes to Table 3 and added Figure 4 and added Table 4;
Renumbered Sequentially ................................................................ 5
Changes to Equation 1 and change to Column One Heading
in Table 5 .......................................................................................... 10

Changes to Averaging Capacitor Considerations—RMS
Accuracy and to Post Conversion Ripple Reduction Filter
and changes to Figure 27 Caption ................................................ 12
Changes to Figure 30 to Figure 32 ................................................ 13
Changes to Using the FET Input Buffer Section and Using the
Output Buffer Section .................................................................... 14
Changes to Figure 38 and Figure 41 and added Converting
to Rectified Average Value Section .............................................. 15
Changes to Figure 41 ...................................................................... 16
Changes to Figure 42 to Figure 46 ................................................ 17
Changes to Figure 47 and Figure 48............................................. 18
Updated Outline Dimensions ....................................................... 19
Changes to Ordering Guide .......................................................... 20

**7/2011—Revision 0: Initial Version**



Rev. E | Page 2 of 21


## **Data Sheet AD8436** **SPECIFICATIONS**

e IN = 300 mV (rms), frequency = 1 kHz sinusoidal, ac-coupled, ±V S = ±5 V, T A = 25°C, C AVG = 10 μF, unless otherwise specified.

|Table 1.|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
|<br>**Parameter**|<br>**Test Conditions/Comments**|**AD8436A, AD8436J **<br>**Min**<br>**Typ**<br>**Max**|**AD8436B **<br>**Min**<br>**Typ**<br>**Max**|<br>**Unit**|
|RMS CORE<br>Conversion Error<br>Vs. Temperature<br>Vs. Rail Voltage<br>Input VOS <br>Output VOS <br>Vs. Temperature<br>DC Reversal Error<br>Nonlinearity<br>Crest Factor Error<br>1 < CF < 10<br>Peak Input Voltage<br>Input Resistance<br>Response<br>1% Error<br>3 dB Bandwidth<br>Settling Time<br>0.1%<br>0.01%<br>Output Resistance<br>Supply Current|<br>Default conditions<br>−40°C < T < 125 C<br>±2.4 V to ±18 V<br>DC-coupled<br>AC-coupled input<br>−40 C < T < 125°C<br>DC-coupled, VIN = ±300 mV<br>eIN = 2 mV to 500 mV ac<br>(Additional)<br>CCF = 0.1 μF<br> <br> <br>VIN = 300 mV rms<br>(Additional)<br> <br> <br>Rising/falling<br>Rising/falling<br> <br>No input|<br> <br> <br>±10 − 0.5<br>±0 ± 0<br>±10 + 0.5<br> <br>0.006<br> <br> <br>±0.013<br> <br>−500<br>0 <br>+500<br> <br>0 <br> <br> <br>0.3<br> <br>−1.5<br>0 <br>+1.5<br> <br>±0.2<br> <br> <br> <br> <br>−0.5<br> <br>+0.5<br>−VS − 0.7<br> <br>+VS + 0.7<br>7.92<br>8 <br>8.08<br> <br> <br> <br> <br>65<br> <br> <br>1 <br> <br> <br> <br> <br> <br>148/341<br> <br> <br>158/350<br> <br>15.68<br>16<br>16.32<br> <br>325<br>365|<br> <br> <br>±10 − 0.25<br>±0 ± 0<br>±10 + 0.25<br> <br>0.006<br> <br> <br>±0.013<br> <br>−250<br>0 <br>+250<br> <br>0 <br> <br> <br>0.3<br> <br>−1.0<br>0 <br>+1.0<br> <br>±0.2<br> <br> <br> <br> <br>−0.5<br> <br>+0.5<br>−VS − 0.7<br> <br>+VS + 0.7<br>7.92<br>8 <br>8.08<br> <br> <br> <br> <br>65<br> <br> <br>1 <br> <br> <br> <br> <br> <br>148/341<br> <br> <br>158/350<br> <br>15.68<br>16<br>16.32<br> <br>325<br>365|<br>μV/% rdg<br>%/°C<br>±%/V<br>μV<br>V <br>μV/°C<br>% <br>% <br> <br>% <br>V <br>kΩ<br> <br>kHz<br>MHz<br> <br>ms<br>ms<br>kΩ<br>μA|
|INPUT BUFFER<br>Voltage Swing<br>Input<br>Output<br>Offset Voltage<br>Input Bias Current<br>Input Resistance<br>Response<br>0.1 dB<br>3 dB Bandwidth<br>Supply Current<br>Optional Gain Resistor<br>Gain Error|<br>G = 1<br>AC- or dc-coupled<br>AC-coupled to Pin RMS<br> <br> <br> <br>(Frequency)<br> <br> <br> <br> <br>G = ×1|<br> <br> <br> <br> <br> <br>−VS <br> <br>+VS <br>−VS + 0.2<br> <br>+VS − 0.2<br>−1<br>0 <br>+1<br> <br> <br>50<br> <br>1012 <br> <br> <br> <br> <br> <br>950<br> <br> <br>2.1<br> <br>100<br>160<br>200<br>−9.9<br>+10<br>+10.1<br> <br> <br>0.05|<br> <br> <br> <br> <br> <br>−VS <br> <br>+VS <br>−VS + 0.2<br> <br>+VS − 0.2<br>−0.5<br>0 <br>+0.5<br> <br> <br>50<br> <br>1012 <br> <br> <br> <br> <br> <br>950<br> <br> <br>2.1<br> <br>100<br>160<br>200<br>−9.9<br>+10<br>+10.1<br> <br> <br>0.05|<br> <br>V <br>mV<br>mV<br>pA<br>Ω <br> <br>kHz<br>MHz<br>μA<br>kΩ<br>%|
|OUTPUT BUFFER<br>Offset Voltage<br>Input Current (IB) <br>Output Swing<br>Output Drive Current<br>Gain Error<br>Supply Current|RL = <br>Connected to Pin OUT<br> <br>(Voltage)<br> <br> <br>|<br> <br> <br>−200<br>0 <br>+200<br> <br>2 <br>51 <br>−VS + 50e−6 <br> <br>+VS − 1<br>−0.5 (sink)<br> <br>+15 (source)<br>0.003<br>0.01<br> <br> <br>40<br>70|<br> <br> <br>−150<br>0 <br>+150<br> <br>2 <br>51 <br>−VS + 50e−6 <br> <br>+VS − 1<br>−0.5 (sink)<br> <br>+15 (source)<br>0.003<br>0.01<br> <br> <br>40<br>70|<br>μV<br>nA<br>V <br>mA<br>% <br>μA|
|SUPPLY VOLTAGE<br>Dual<br>Single|<br> <br>|<br> <br> <br>±2.4<br> <br>±18<br>4.8<br> <br>36|<br> <br> <br>±2.4<br> <br>±18<br>4.8<br> <br>36|<br>V <br>V|



1 I B max measured at power up. Settles to typical value in <15 seconds.


Rev. E | Page 3 of 21


## **AD8436 Data Sheet** **ABSOLUTE MAXIMUM RATINGS**



**Table 2.**

|Parameter|Rating|
|---|---|
|Voltage<br>Supply Voltage<br>Input Voltage Range1 <br>Differential Input<br>Current<br>Input Current1 <br>Output Short-Circuit Duration<br>Power Dissipation<br>CP-20-8 LFCSP Without Thermal Pad<br>CP-20-8 LFCSP With Thermal Pad<br>RQ Package<br>Temperature<br>Operating Range<br>Storage Range<br>Lead Soldering (60 sec)<br>θJA2 <br>CP-20-8 LFCSP Without Thermal Pad<br>CP-20-8 LFCSP With Thermal Pad<br>RQ-20 Package<br>ESD Rating|<br>±18 V<br>VEE − 0.3 V to VCC + 0.3 V<br>VCC and VEE<br> <br>±10 mA<br>Indefinite<br> <br>1.2 W<br>2.1 W<br>1.1 W<br> <br>−40°C to +125°C<br>−65°C to +125°C<br>300°C<br> <br>86°C/W<br>48°C/W<br>95°C/W<br>2 kV|



1 Input pins have clamp diodes to the power supply pins. Limit input current
to 10 mA or less whenever input signals exceed the power supply rail by 0.3 V.
2 θ JA is specified for the worst-case conditions, that is, a device soldered in a circuit
board for surface-mount packages.



Stresses at or above those listed under Absolute Maximum

Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.


**ESD CAUTION**



Rev. E | Page 4 of 21


## **Data Sheet AD8436** **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**



**CAVG** **CCF** **VCC**



**CCF**



**SUM** **CAVG** **CCF** **VCC** **IBUFV+**



**CAVG**


**CCF**


**VCC**


**IBUFV+**


**OBUFV+**


**OBUFOUT**


**OBUFIN–**


**OBUFIN+**


**IGND**


**VEE**







**SUM**


**DNC**


**RMS**


**IBUFOUT**


**IBUFIN–**


**IBUFIN+**


**IBUFGN**


**DNC**


**OGND**


**OUT**





**DNC**


**RMS**


**IBUFOUT**


**IBUFIN–**


**IBUFIN+**











**OBUFV+**


**OBUFOUT**


**OBUFIN–**


**OBUFIN+**


**IGND**


|1 20<br>2 19<br>3 18<br>AD8436<br>4 17<br>TOP VIEW<br>5 (Not to Scale) 16<br>6 15<br>7 14<br>8 13<br>9 12<br>10 11|Col2|
|---|---|
|**1**|**20**|
|||
|**2**|**19**|
|||
|**3**|**18**|
|||
|**4**|**17**|
|||
|**5**|**16**|
|||
|**6**|**15**|
|||
|**7**|**14**|
|||
|**8**|**13**|
|||
|**9**|**12**|
|||
|**10**|**11**|



**IBUFGN**



**DNC** **OGND** **OUT**



**VEE**



**NOTES**

**1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.**

**2. THE EXPOSED PAD CONNECTION IS OPTIONAL.**


_Figure 3. Pin Configuration, Top View, CP-20-8_


**Table 3. Pin Function Descriptions, CP-20-8**



**NOTES**
**1. DNC = DO NOT CONNECT.**
**DO NOT CONNECT TO THIS PIN.**


_Figure 4. Pin Configuration, RQ-20_


**Table 4. Pin Function Descriptions, RQ-20**


|Pin No.|Mnemonic|Description|
|---|---|---|
|1 <br>2 <br>3 <br>4 <br>5 <br>6 <br>7 <br>8 <br>9 <br>10<br>11<br>12<br>13<br>14<br>15<br>16<br>17<br>18<br>19<br>20|SUM<br>DNC<br>RMS<br>IBUFOUT<br>IBUFIN−<br>IBUFIN+<br>IBUFGN<br>DNC<br>OGND<br>OUT<br>VEE<br>IGND<br>OBUFIN+<br>OBUFIN−<br>OBUFOUT<br>OBUFV+<br>IBUFV+<br>VCC<br>CCF<br>CAVG|Summing Amplifier Input Pin.<br>Do Not Connect. Used for factory test.<br>AC Input to the RMS Core.<br>FET Input Buffer Output Pin.<br>FET Input Buffer Inverting Input Pin.<br>FET Input Buffer Noninverting Input Pin.<br>Optional 10 kΩ Precision Gain Resistor.<br>Do Not Connect. Used for factory test.<br>Internal 16 kΩ I-to-V Resistor.<br>RMS Core Voltage or Current Output.<br>Negative Supply Rail.<br>Half Supply Node.<br>Output Buffer Noninverting Input Pin.<br>Output Buffer Inverting Input Pin.<br>Output Buffer Output Pin.<br>Power Pin for the Output Buffer.<br>Power Pin for the Input Buffer.<br>Positive Supply Rail for the RMS Core.<br>Connection for Crest Factor Capacitor.<br>Connection for Averaging Capacitor.|


|Pin No.|Mnemonic|Description|
|---|---|---|
|1 <br>2 <br>3 <br>4 <br>5 <br>6 <br>7 <br>8 <br>9 <br>10<br>11<br>12<br>13<br>14<br>15<br>16<br>17<br>18<br>19<br>20<br>EP|DNC<br>RMS<br>IBUFOUT<br>IBUFIN−<br>IBUFIN+<br>IBUFGN<br>DNC<br>OGND<br>OUT<br>VEE<br>IGND<br>OBUFIN+<br>OBUFIN−<br>OBUFOUT<br>OBUFV+<br>IBUFV+<br>VCC<br>CCF<br>CAVG<br>SUM<br>DNC|Do Not Connect. Used for factory test.<br>AC Input to the RMS Core.<br>FET Input Buffer Output Pin.<br>FET Input Buffer Inverting Input Pin.<br>FET Input Buffer Noninverting Input Pin.<br>Optional 10 kΩ Precision Gain Resistor.<br>Do Not Connect. Used for factory test.<br>Internal 16 kΩ I-to-V Resistor.<br>RMS Core Voltage or Current Output.<br>Negative Supply Rail.<br>Half Supply Node.<br>Output Buffer Noninverting Input Pin.<br>Output Buffer Inverting Input Pin.<br>Output Buffer Output Pin.<br>Power Pin for the Output Buffer.<br>Power Pin for the Input Buffer.<br>Positive Supply Rail for the RMS Core.<br>Connection for Crest Factor Capacitor.<br>Connection for Averaging Capacitor.<br>Summing Amplifier Input Pin.<br>Exposed Pad Connection to Ground<br>Pad Optional.|



Rev. E | Page 5 of 21


## **AD8436 Data Sheet** **TYPICAL PERFORMANCE CHARACTERISTICS**

T A = 25°C, ±V S = ±5 V, C AVG = 10 μF, 1 kHz sine wave, unless otherwise indicated.



**5V**


**1V**


**100mV**


**10mV**


**1mV**


**100µV**







**5V**


**1V**


**100mV**


**10mV**


**1mV**


**100µV**




|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
|~~**VS =**~~|~~**±**~~|~~**V**~~|||||||
||||||||||
||||||||||
||||||||||
||||||||||
||||||||||
||||||||||
||||||||~~**±1**~~|~~**% ERROR**~~|
||||||||~~**±1**~~<br>~~**–3**~~|~~**0% ERROR**~~<br>~~**dB ERROR**~~|


|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|
|---|---|---|---|---|---|---|---|---|---|---|---|---|
||||||||||||||
||||||||||||||
||||||||||||||
||||||||||||||
||||||||||||||
|||||||||~~**−3d**~~|~~**B ERR**~~|~~**O**~~|~~**R**~~||
||||||||||||||
||||||||||||||
|||||||||~~**VS**~~|~~** = 4.8V**~~||||



**50µV**
**50** **100** **1k** **10k** **100k** **1M** **5M**


**FREQUENCY (Hz)**



**50µV**
**50** **100** **1k** **10k** **100k** **1M** **5M**


**FREQUENCY (Hz)**



_Figure 5. RMS Core Frequency Response (See Figure 21)_


**5V**


**1V**


**100mV**


**10mV**



_Figure 8. RMS Core Frequency Response with V_ _S_ _= +4.8 V (See Figure 22)_





**15**


**12**


**9**


**6**


**3**


**0**


**–3**


**–6**


**–9**


**–12**



**1mV**


**100µV**




|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||||||||||
||||||||||
||||||||||
||||||||||
||||||||||
||||||||||
||||||||**±1**<br>~~**±10**~~|** ERROR**<br>~~**% ERROR**~~|
||||||||~~**–3d**~~|~~**B ERROR**~~|
||||||||||
||||||||~~**VS**~~|~~**= ±2.4V**~~|


|e<br>IN|=|3.5m|V rms|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||||||||||||||||
||||**GA**|**IN**|** = 6d**|**B**||||||||||
||||**GA**|**IN**|** = 0d**|**B**||||||||||
|||||||||||||||||
|||||||||||||||||
|||||||||||||||||
|||||||||||||||||
|||||||||||||||||



**50µV**
**50** **100** **1k** **10k** **100k** **1M** **5M**


**FREQUENCY (Hz)**



**–15**

**100** **1k** **10k** **100k** **1M** **5M**



**100** **1k**



**10k** **100k**



_Figure 6. RMS Core Frequency Response with V_ _S_ _= ±2.4 V (See Figure 21)_


**5V**


**1V**


**100mV**


**10mV**



**FREQUENCY (Hz)**


_Figure 9. Input Buffer, Small Signal Bandwidth at 0 dB and 6 dB Gain_



**15**


**12**


**9**


**6**


**3**


**0**


**–3**


**–6**


**–9**


**–12**





**1mV**


**100µV**




|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|
|---|---|---|---|---|---|---|---|---|
||||||||||
||||||||||
||||||||||
||||||||||
||||||||||
||||||||||
||||||||||
||||||||||
||||||||||
||||||||~~**±1**~~<br>~~**±1**~~|~~**% ERROR**~~<br>~~**% ERROR**~~|
||||||||~~**VS**~~<br><br>~~**–3**~~|~~** = ±15V**~~<br><br>~~**dB ERROR**~~|


|e<br>IN|=|300m|V rms|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||||||||||||||||
||||**GA**|**IN**|** = 6d**|**B**||||||||||
|||||||||||||||||
||||**GA**||** = 0**|**B**||||||||||
|||||||||||||||||
|||||||||||||||||
|||||||||||||||||
|||||||||||||||||



**50µV**
**50** **100** **1k** **10k** **100k** **1M** **5M**


**FREQUENCY (Hz)**



**–15**

**100** **1k** **10k** **100k** **1M** **5M**



**100** **1k**



**10k** **100k**



_Figure 7. RMS Core Frequency Response with V_ _S_ _= ±15 V (See Figure 21)_



**FREQUENCY (Hz)**


_Figure 10. Input Buffer, Large Signal Bandwidth at 0 dB and 6 dB Gain_



Rev. E | Page 6 of 21


## **Data Sheet AD8436**



**15**


**12**


**9**


**6**


**3**


**0**


**–3**


**–6**


**–9**


**–12**







**–15**

|e<br>IN|=|3.|5mV|rms|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||


**100** **1k** **10k** **100k** **1M** **5M**



**10**


**5**


**0**


**−5**


**−10**


|PW = 100µs|Col2|Col3|Col4|Col5|
|---|---|---|---|---|
||||**CAVG =**<br>**CCF = 0.**|**10µF**<br>**1µF**|
||||**CA**|**VG = 10µF**|
||||||



**0** **2** **4** **6**

**CREST FACTOR RATIO**



**100** **1k**



**10k** **100k**



**8** **10**



_Figure 14. Crest Factor Error vs. Crest Factor for CAVG and CAVG and CCF_
_Capacitor Combinations_


**1.00**


**0.75**


**0.50**


**0.25**


**0**


**−0.25**


**−0.50**


**−0.75**


**−1.00**



**0.5**


**0.4**


**0.3**


**0.2**


**0.1**


**0**


**–0.1**


**–0.2**


**–0.3**


**–0.4**



**FREQUENCY (Hz)**


_Figure 11. Output Buffer, Small Signal Bandwidth_



**–0.5**

|CAV|G = 1|0µF|Col4|Col5|Col6|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|~~**8 S**~~|~~**MPL**~~|~~**S**~~||||||||
|||||||||||
|||||||||||
|||||||||||
|||||||||||
|||||||||||
|||||||||||
|||||||||||
|||||||||||



**0** **2** **4** **6** **8** **10** **12** **14** **16** **18**



**0** **25** **50** **75**

**TEMPERATURE (°C)**



**100** **125**



**0**



**2** **4** **6** **8** **10** **12** **14** **16** **18** **20**

**SUPPLY VOLTAGE (±V)**



**–50** **–25**



_Figure 12. Additional Error vs. Supply Voltage_



_Figure 15. Additional Conversion Error vs. Temperature_



|Col1|Col2|Col3|Col4|
|---|---|---|---|
|||**VS = ±1**|**5V**|
||**VS = ±5**|**V**|**VS = ±2.4V**|
|||||
|||||


**0.5** **1.0** **1.5** **2.0**

**INPUT VOLTAGE (V rms)**



**2.0**


**1.6**


**1.2**


**0.8**


**0.4**



**0**
**0** **2** **4** **6** **8** **10** **12** **14** **16** **18**


**SUPPLY VOLTAGE (±V)**



**2.5**


**2.0**


**1.5**


**1.0**


**0.5**


**0**

**0**



_Figure 13. Core Input Voltage for 1% Error vs. Supply Voltage_



_Figure 16. RMS Core Supply Current vs. Input for V_ _S_ _= ±2.4 V, ±5 V, and ±15 V_


Rev. E | Page 7 of 21


## **AD8436 Data Sheet**



**0** **25** **50** **75**

**TEMPERATURE (°C)**



**90**


**80**


**70**


**60**


**50**


**40**


**30**


**20**


**10**


**0**


**−10**


**−50** **−25**



**0** **25** **50** **75**

**TEMPERATURE (°C)**



**100** **125**



**100** **125**



**250**


**200**


**150**


**100**


**50**


**0**


**−50**


**−100**


**−150**


**−200**


**−250**


**−50** **−25**



_Figure 17. FET Input Buffer Bias Current vs. Temperature_



_Figure 19. Output Buffer V_ _OS_ _vs. Temperature_



**1000**


**750**


**500**


**250**


**0**


**−250**


**−500**


**−750**


**−1000**

**−50** **−25**



**0** **25** **50** **75**

**TEMPERATURE (°C)**







**100** **125**



|Col1|Col2|1kH|z 300m|V rms|BURST|INPUT|CA|VG = 10|µF|
|---|---|---|---|---|---|---|---|---|---|
|||||||||||
||||||||||**0V**|
|||||||||||
|||||||||||
|||~~**3**~~|~~**00mV D**~~|~~**C OUT**~~||||||
|||||||||||
||||||||||**0V**|
|||**1kHz**|** 1mV r**|**ms BUR**|**ST INP**|**UT**|||**0V**|
|||||||||||
|||||||||||
|||||||||||
|||~~**1**~~|~~**V DC**~~|~~**UT**~~|||||**0V**|


**TIME (50ms/DIV)**


_Figure 20. Transition Times with 1 kHz Burst at Two Input Levels_
_(See Theory of Operation Section)_



_Figure 18. Input Offset Voltage of FET Buffer vs. Temperature_



Rev. E | Page 8 of 21


## **Data Sheet AD8436** **TEST CIRCUITS**



**CALIBRATOR**
**(50Hz<f<500kHz)**



**ATTENUATOR**



**10µF** **+5V**












|VCC|Col2|
|---|---|
|**VCC**|**100kΩ**|
|**VCC**|**100kΩ**|









_Figure 21. Core Response Test Circuit Using Dual Supplies_


**SIGNAL SOURCE**










|RMS|CORE|
|---|---|
|||







**4.7µF**













_Figure 22. Core Response Test Circuit Using a Single Supply_


**10µF** **+5V**














|RMS|CORE|
|---|---|
|||

















_Figure 23. Crest Factor Test Circuit_


Rev. E | Page 9 of 21


## **AD8436 Data Sheet**


## **THEORY OF OPERATION**

**OVERVIEW**


[The AD8436 is an implicit function rms-to-dc converter that](http://www.analog.com/AD8436?doc=AD8436.pdf)
renders a dc voltage dependent on the rms (heating value) of an
ac voltage. In addition to the basic converter, this highly integrated
functional circuit block includes two fully independent, optional
amplifiers, a standalone FET input buffer amplifier, and a precision
dc output buffer amplifier (see Figure 1). The rms core includes
a precision current responding full-wave rectifier and a logantilog transistor array for current squaring and square rooting
to implement the classic expression for rms (see Equation 1).
For basic applications, the converter requires only an external
capacitor, for averaging (see Figure 31). The optional on-board
amplifiers offer utility and flexibility in a variety of applications
without incurring additional circuit board footprint. For lowest
power, the amplifier supply pins are left unconnected.


_**Why RMS?**_


The rms value of an ac voltage waveform is equal to the dc
voltage providing the same heating power to a load. A common
measurement technique for ac waveforms is to rectify the signal
in a straightforward way using a diode array of some sort, resulting
in the average value. The average value of various waveforms (sine,
square, and triangular, for example) varies widely; true rms is the
only metric that achieves equivalency for all ac waveforms. See
Table 5 for non-rms-responding circuit errors.


The acronym rms means “root-mean-square” and reads as follows:
“the square root of the average of the sum of the squares _”_ of the
peak values of any waveform. RMS is shown in the following
equation:



_**RMS Core**_


The core consists of a voltage-to-current converter (precision
resistor), absolute value, and translinear sections. The translinear
section exploits the properties of the bipolar transistor junctions
for squaring and root extraction (see Figure 24). The external
capacitor (CAVG) provides for averaging the product. Figure 20
shows that there is no effect of signal input on the transition times,
as seen in the dc output. Although the rms core responds to input
voltages, the conversion process is current sensitive. If the rms
input is ac-coupled, as recommended, there is no output offset
voltage, as reflected in Table 1. If the rms input is dc-coupled, the
input offset voltage is reflected in the output and can be calibrated
as with any fixed error.


**V+**



|Col1|5kΩ|Col3|
|---|---|---|
||**5kΩ**|**V+**<br>**+**<br>**–**<br>**CAVG**|
||||


**V–**


_Figure 24. RMS Core Block Diagram_











_rms_



  _V_  _t_ _dt_ (1)





For additional information, select Section I of the second edition of
the _[Analog Devices RMS-to-DC Applications Guide](http://www.analog.com/rms-dc-conversion?doc=AD8436.pdf)_ .


**Table 5. General AC Parameters**

|Waveform Type (1 V Peak)|Crest Factor|RMS Value|Reading of an Average Value Circuit<br>Calibrated to an RMS Sine Wave|Error (%)|
|---|---|---|---|---|
|Sine<br>Square<br>Triangle<br>Noise<br>Rectangular<br>Pulse<br>SCR<br>DC = 50%<br>DC = 25%|1.414<br>1.00<br>1.73<br>3 <br>2 <br>10<br> <br>2 <br>4.7|0.707<br>1.00<br>0.577<br>0.333<br>0.5<br>0.1<br> <br>0.495<br>0.212|0.707<br>1.11<br>0.555<br>0.295<br>0.278<br>0.011<br> <br>0.354<br>0.150|0 <br>11.0<br>−3.8<br> <br>−11.4<br>−44<br>−89<br>−28<br>−30|



Rev. E | Page 10 of 21


## **Data Sheet AD8436**



The 16 kΩ resistor in the output converts the output current to
a dc voltage that can connect to the output buffer or to the
circuit that follows. The output appears as a voltage source in
series with 16 kΩ. If a current output is desired, the resistor
connection to ground is left open and the output current is
applied to a subsequent circuit, such as the summing node of
a current summing amplifier. Thus, the core has both current
and voltage outputs, depending on the configuration. For a
voltage output with 0 Ω source impedance, use the output
buffer. The offset voltage of the buffer is 25 μV or 50 μV,
depending on the grade.


_**FET Input Buffer**_


[Because the V-to-I input resistor value of the AD8436 rms core](http://www.analog.com/AD8436?doc=AD8436.pdf)
is 8 kΩ, a high input impedance buffer is often used between
rms-to-dc converters and finite impedance sources. The optional
JFET input op amp minimizes attenuation and uncouples common
input amenities, such as resistive voltage dividers or resistors used
to terminate current transformers. The wide bandwidth of the

FET buffer is well matched to the rms core bandwidth so that

no information is lost due to serial bandwidth effects. Although
the input buffer consumes little current, the buffer supply is
independently accessible and can disconnect to reduce power.


Optional matched 10 kΩ input and feedback resistors are provided
on chip. Consult the Applications Information section to learn
how to use these resistors. The 3 dB bandwidth of the input
buffer is 2.7 MHz at 10 mV rms input and approximately 1.5 MHz
at 1 V rms. The amplifier gain and bandwidth are sufficient for
applications requiring modest gain or response enhancement to
a few hundred kilohertz (kHz), if desired. Configurations of the
input buffer are discussed in the Applications Information section.


_**Precision Output Buffer**_


The precision output buffer is a bipolar input amplifier, laser
trimmed to cancel input offset voltage errors. As with the input
buffer, the supply current is very low (<50 μA, typically), and
the power can be disconnected for power savings if the buffer is
not needed. Be sure that the noninverting input is also
disconnected from the core output (OUT) if the buffer supply
pin is disconnected. Although the input current of the buffer is
very low, a laser-trimmed 16 kΩ resistor, connected in series
with the inverting input, offsets any self-bias offset voltage.



The output buffer can be configured as a single or two-pole lowpass filter using circuits shown in the Applications Information
section. Residual output ripple is reduced, without affecting the
converted dc output. As the response approaches the low frequency
end of the bandwidth, the ripple rises, dependent on the value
of the averaging capacitor. Figure 27 shows the effects of four
combinations of averaging and filter capacitors. Although the
filter capacitor reduces the ripple for any given frequency, the dc
error is unaffected. Of course, a larger value averaging capacitor can
be selected, at a larger cost. The advantage of using a low-pass filter
is that a small value of filter capacitor, in conjunction with the
16 kΩ output resistor, reduces ripple and permits a smaller
averaging capacitor, effecting a cost savings. The recommended
capacitor values for operation to 40 Hz are 10 μF for averaging
and 3.3 μF for filter.


_**Dynamic Range**_


[The AD8436 is a translinear rms-to-dc converter with exceptional](http://www.analog.com/AD8436?doc=AD8436.pdf)
dynamic range. Although accuracy varies slightly more at the
extreme input values, the device still converts with no spurious
noise or dropout. Figure 25 is a plot of the rms/dc transfer function
near zero voltage. Unlike processor or other solutions, residual
errors at very low input levels can be disregarded for most
applications.


**30**



**20**


**10**





**0**

|Col1|Col2|∆Σ OR OTH<br>SOLUTION|ER DIGITAL<br>S CANNOT|Col5|Col6|
|---|---|---|---|---|---|
|||**WORK A**<br>**VO**|**T ZERO**<br>**LTS**|||
||**AD8436**<br>**SOLUTION**|||||



**–30** **–20** **–10** **0** **10** **20** **30**


**INPUT VOLTAGE (mV DC)**


_Figure 25. DC Transfer Function near Zero_



Rev. E | Page 11 of 21


## **AD8436 Data Sheet**


## **APPLICATIONS INFORMATION**

**[USING THE AD8436](http://www.analog.com/AD8436?doc=AD8436.pdf)**


This section describes the power supply and feature options,
as well as the function and selection of averaging and filter
capacitor values. Averaging and filtering options are shown
graphically and apply to all circuit configurations.


_**Averaging Capacitor Considerations—RMS Accuracy**_


[Typical AD8436 applications require only a single external](http://www.analog.com/AD8436?doc=AD8436.pdf)
capacitor (CAVG) connected to the CAVG pin (see Figure 31).
The function of the averaging capacitor is to compute the mean
(that is, average value) of the sum of the squares. Averaging
(that is, integration) follows the rms core, where the input
current is squared. The mean value is the average value of the
squared input voltage over several input waveform periods. The
rms error is directly affected by the number of periods averaged, as
is the resultant peak-to-peak ripple.


The result of the conversion process is a dc component and a
ripple component whose frequency is twice that of the input. The
rms conversion accuracy depends on the value of CAVG, so the
value selected need only be large enough to average enough periods
at the lowest frequency of interest to yield the required rms

accuracy.


Figure 28 is a plot of rms error vs. frequency for various averaging
capacitor values. To use Figure 28, simply locate the frequency
of interest and acceptable rms error on the horizontal and vertical
scales, respectively. Then choose or estimate the next highest
capacitor value adjacent to where the frequency and error lines
intersect (for an example, see the orange circle in Figure 28).


_**Post Conversion Ripple Reduction Filter**_


[Input rectification included in the AD8436 introduces a residual](http://www.analog.com/AD8436?doc=AD8436.pdf)
ripple component that is dependent on the value of CAVG and
twice the input signal frequency for symmetrical input waveforms.
For sampling applications such as a high resolution ADC, the ripple
component may cause one or more LSBs to cycle, and low value
display numerals to flash.


**0**


**–0.5**


**–1.0**


**–1.5**



Ripple is reduced by increasing the value of the averaging
capacitor, or by postconversion filtering. Ripple reduction
following conversion is far more efficient because the ripple
average value has converted to its rms value. Capacitor values for
post-conversion filtering are significantly less than the equivalent
averaging capacitor value for the same level of ripple reduction.
This approach requires only a single capacitor connected to the
OUT pin (see Figure 26). The capacitor value correlates to the
simple frequency relation of ½ π R-C, where R is fixed at 16 kΩ.













_Figure 26. Simple One-Pole Post Conversion Filter_


As seen in Figure 27, CAVG alone determines the rms error, and
CLPF serves purely to reduce ripple. Figure 27 shows a constant
rms error for CLPF values of 0.33 μF and 3.3 μF; only the ripple
is affected.


**1**



**0**


**–1**


**–2**


**–3**


**–4**


**–5**


**–6**


**–7**


**–8**


**–9**


**–10**


|C<br>C|AVG =<br>LPF =|10µ<br>0.33|F<br>µF|OR|3.|3µ|F|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||**CAV**<br>|**G =**<br>|** 1µ**<br>|**F**<br>|||||||||||||
|||~~**LP**~~|~~** =**~~|~~**0.3**~~|~~**µ**~~||||~~**.3µF**~~|||||||||
|||||||||||||||||||
|||||||||||||||||||



**10**



**100** **1k**





**FREQUENCY (Hz)**


_Figure 27. RMS Error vs. Frequency for Two Values of CAVG and CLPF_
_(Note that only CAVG value affects rms error; CLPF has no effect.)_



**–2.0**

|50µ|F|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|Col11|Col12|Col13|Col14|Col15|Col16|Col17|Col18|Col19|Col20|Col21|Col22|Col23|Col24|Col25|Col26|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
||**22µF**|||**1**|**0µF**|||**4.7µF**||**2.2µF**|**SE**<br>**TE**|**E**<br>**XT**||**1µF**|||**0.47µF**|||||||||
||||||||||||||||||||**CAV**|**G =**|**0.2**|**2µ**|**F**|||
|||||||||||||||||||||||||||



**2** **10** **100** **1k**


**FREQUENCY (Hz)**


_Figure 28. Conversion Error vs. Frequency for Various Values of CAVG_


Rev. E | Page 12 of 21


## **Data Sheet AD8436**



For simplicity, Figure 29 shows ripple vs. frequency for four
combinations of CAVG and CLPF.


**1**



**0.1**





**0.01**


**0.001**


**0.0001**

|Col1|Col2|Col3|Col4|Col5|Col6|Col7|Col8|A|C INPUT<br>CAVG =|= 300<br>1µF,|mV r<br>CLP|ms<br>F =|0.|33|µF|Col17|Col18|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
||||||||||**CAVG =**|**1µF,**|**LP**|** =**|**3.**|**3**|**F**|||
||||||||||~~**CAVG =**~~<br>**CAVG =**<br>|~~**10µF,**~~<br>**10µF,**<br>|~~** CLP**~~<br>** CLP**<br>|~~**F**~~<br>**F**<br>|~~**= 3**~~<br>**= 0**<br>|~~**.3**~~<br>**.3**<br>|~~**µF**~~<br>**3µ**<br>|**F**||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||
|||||||||||||||||||

**10** **100** **1k**


**INPUT FREQUENCY (Hz)**


_Figure 29. Residual Ripple Voltage for Various Filter Configurations_


Figure 30 shows the effects of averaging and post-rms filter
capacitors on transition and settling times using a 10-cycle,
50 Hz, 1 second period burst signal input to demonstrate timedomain behavior. In this instance, the averaging capacitor value
was 10 μF, yielding a ripple value of 6 mV rms. A postconversion
capacitor (CLPF) of 0.68 μF reduced the ripple to 1 mV rms. An
averaging capacitor value of 82 μF reduced the ripple to 1 mV
but extended the transition time (and cost) significantly.

|Col1|Col2|INP|UT|Col5|Col6|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|||**50H**<br>**400**|**z 10 C**<br>**mv/DI**|**YCLE**<br>**V**|**BURS**|**T**||||
|||||||||||
|||~~**C**~~<br>**B**<br>**G**<br>|~~**AVG =**~~<br>**UT RE**<br>**REEN**<br>|~~** 10µF**~~<br>**D PLO**<br>** PLOT**<br>|~~**FOR B**~~<br>**T HAS**<br>**HAS C**|~~**OTH P**~~<br>** NO L**<br>**LPF =**|~~**LOTS,**~~<br>**OW-PA**<br>** 0.68µ**|**SS FI**<br>**F**|**LTER,**|
|||~~**1**~~|~~**mV/D**~~|~~**IV**~~||||||
|||||||**CA**|**VG = 8**|**2µF**||
|||||||||||
|||||||||||



**TIME (100ms/DIV)**


_Figure 30. Effects of Various Filter Options on Transition Times_


_**CAVG Capacitor Styles**_


When selecting a capacitor style for CAVG there are certain
tradeoffs.


For general usage, such as most DMM or power measurement
applications where input amplitudes are typically greater than
1 mV, surface mount tantalums are the best overall choice for
space, performance, and economy.


For input amplitudes less than around a millivolt, low dc leakage
capacitors, such as film or X8L MLCs, maintain rms conversion
accuracy. Metalized polyester or similar film styles are best, as
long as the temperature range is appropriate.



X8L grade MLCs are rated for high temperatures (125°C or 150°C),
but are available only up to 10 μF. Never use electrolytic capacitors,
or X7R or lower grade ceramics.


_**Basic Core Connections**_


Many applications require only a single external capacitor for
averaging. A 10 μF capacitor is more than adequate for acceptable
rms errors at line frequencies and below.


The signal source sees the input 8 kΩ voltage-to-current conversion
resistor at Pin RMS; thus, the ideal source impedance is a voltage
source (0 Ω source impedance). If a non-zero signal source
impedance cannot be avoided, be sure to account for any series
connected voltage drop.


An input coupling capacitor must be used to realize the near-zero
[output offset voltage feature of the AD8436. Select a coupling](http://www.analog.com/AD8436?doc=AD8436.pdf)
capacitor value that is appropriate for the lowest expected operating
frequency of interest. As a rule of thumb, the input coupling
capacitor can be the same as or half the value of the averaging
capacitor because the time constants are similar. For a 10 μF
averaging capacitor, a 4.7 μF or 10 μF tantalum capacitor is a
good choice (see Figure 31).


**+5V**



**–5V**


***FOR POLARIZED CAPACITOR STYLES.**

_Figure 32. Connection for Additional Crest Factor Performance_





















**–5V**


***FOR POLARIZED CAPACITOR STYLES.**

_Figure 31. Basic Applications Circuit_


_**Using a Capacitor for High Crest Factor Applications**_


[The AD8436 contains a unique feature to reduce large crest](http://www.analog.com/AD8436?doc=AD8436.pdf)
factor errors. Crest factor is often overlooked when considering
the requirements of rms-to-dc converters, but it is very important
when working with signals with spikes or high peaks. The crest
factor is defined as the ratio of peak voltage to rms. See Table 5
for crest factors for some common waveforms.





**+5V**























Rev. E | Page 13 of 21


## **AD8436 Data Sheet**



Crest factor performance is mostly applicable for unexpected
waveforms such as switching transients in switchmode power
supplies. In such applications, most of the energy is in these peaks
and can be destructive to the circuitry involved, although the
average ac value can be quite low.


Figure 14 shows the effects of an additional crest factor capacitor of
0.1 μF and an averaging capacitor of 10 μF. The larger capacitor
serves to average the energy over long spaces between pulses,
while the CCF capacitor charges and holds the energy within
the relatively narrow pulse.


_**Using the FET Input Buffer**_


The on-chip FET input buffer is an uncommitted FET input
op amp used for driving the 8 kΩ I-to-V input resistor of the
rms core. Pin IBUFOUT, Pin IBUFIN−, and Pin IBUFIN+ are
the input/output; Pin IBUFINGN is an optional connection for
gain in the input buffer; and Pin IBUFV+ connects power to the
buffer. Connecting Pin IBUFV+ to the positive rail is the only
power connection required because the negative rail is internally
connected. Because the input stage is a FET and the input
impedance must be very high to prevent loading of the source, a
large value (10 MΩ) resistor connects from midsupply at Pin IGND
to Pin IBUFIN+ to prevent the input gate from floating high.


For unity gain, connect the IBUFOUT pin to the IBUFIN− pin.
For a gain of 2×, connect the IBUFGN pin to ground. See Figure 9
and Figure 10 for large and small signal responses at the two
built-in gain options.


The offset voltage of the input buffer is ≤500 μV, depending on
grade. A capacitor connected between the buffer output pin
(IBUFOUT) and the RMS pin is recommended so that the
input buffer offset voltage does not contribute to the overall
error. Select the capacitor value for least minimum error at the
lowest operating frequency. Figure 33 is a schematic showing
internal components and pin connections.



Because the 10 kΩ resistors are closely matched and trimmed to
a high tolerance, the input buffer gain can increase to several
hundred with an external resistor connected to Pin IBUFIN−.


The bandwidth diminishes at the typical rate of a decade per 20 dB
of gain, and the output voltage range is constrained. The smallsignal response, shown in Figure 9, serves as a guide. For example,
if detecting small input signals at power line frequencies, an
external 100 Ω resistor connected from IBUFIN− to ground sets
the gain to 101 and the 3 dB bandwidth to ~15 kHz, which is
adequate for amplifying power line frequencies.


_**Using the Output Buffer**_


[The AD8436 output buffer is a precision op amp optimized for](http://www.analog.com/AD8436?doc=AD8436.pdf)
high dc accuracy. Figure 34 shows a block diagram of the basic
amplifier and input/output pins. The amplifier often configures
as a unity gain follower but easily configures for gain, as a
Sallen-Key, low-pass filter (in conjunction with the built-in 16 kΩ
I-to-V resistor). Note that an additional 16 kΩ on-chip precision
resistor in series with the inverting input of the amplifier balances
output offset voltages resulting from the bias current from the
noninverting amplifier. The output buffer disconnects from
Pin OUT for precision core measurements.


As with the input FET buffer, the amplifier positive supply
disconnects when not needed. In normal circumstances, the
buffers connect to the same supply as the core. Figure 35 shows
the signal connections to the output buffer. Note that the input
offset voltage contribution by the bias currents are balanced by
equal value series resistors, resulting in near zero offset voltage.


**OUTPUT BUFFER**



**OBUFOUT**







**OBUFIN–**




|Col1|+<br>–|
|---|---|
|**16kΩ**|**16kΩ**|
|||



_Figure 34. Output Buffer Block Diagram_











**OBUFOUT**














|1|Col2|
|---|---|
||**16kΩ**<br><br>|
|~~**1**~~|~~**1**~~|















|16|Col2|16|Col4|
|---|---|---|---|
|**IBUFOUT**<br>**IBUFIN+**<br>**IBUFIN–**<br>**–**<br>**+**<br>**10kΩ**<br>**10kΩ**<br>**10pF**<br>**6**<br>**5**<br>~~**4**~~<br>~~**3**~~<br>~~**2**~~** RMS**<br>**10µF**<br>**0.47µF**<br>**10MΩ**<br>~~**11**~~** IGND**<br><br>**IBUFV+**|**IBUFOUT**<br>**IBUFIN+**<br>**IBUFIN–**<br>**–**<br>**+**<br>**10kΩ**<br>**10kΩ**<br>**10pF**<br>**6**<br>**5**<br>~~**4**~~<br>~~**3**~~<br>~~**2**~~** RMS**<br>**10µF**<br>**0.47µF**<br>**10MΩ**<br>~~**11**~~** IGND**<br><br>**IBUFV+**|**IBUFOUT**<br>**IBUFIN+**<br>**IBUFIN–**<br>**–**<br>**+**<br>**10kΩ**<br>**10kΩ**<br>**10pF**<br>**6**<br><br><br><br>** RMS**<br>~~**1**~~** IGND**<br><br>**IBUFV+**|**IBUFOUT**<br>**IBUFIN+**<br>**IBUFIN–**<br>**–**<br>**+**<br>**10kΩ**<br>**10kΩ**<br>**10pF**<br>**6**<br><br><br><br>** RMS**<br>~~**1**~~** IGND**<br><br>**IBUFV+**|
|**IBUFOUT**<br>**IBUFIN+**<br>**IBUFIN–**<br>**–**<br>**+**<br>**10kΩ**<br>**10kΩ**<br>**10pF**<br>**6**<br>**5**<br>~~**4**~~<br>~~**3**~~<br>~~**2**~~** RMS**<br>**10µF**<br>**0.47µF**<br>**10MΩ**<br>~~**11**~~** IGND**<br><br>**IBUFV+**||||
|**IBUFOUT**<br>**IBUFIN+**<br>**IBUFIN–**<br>**–**<br>**+**<br>**10kΩ**<br>**10kΩ**<br>**10pF**<br>**6**<br>**5**<br>~~**4**~~<br>~~**3**~~<br>~~**2**~~** RMS**<br>**10µF**<br>**0.47µF**<br>**10MΩ**<br>~~**11**~~** IGND**<br><br>**IBUFV+**|~~**4**~~<br>|~~**4**~~<br>|~~**4**~~<br>|
|**IBUFOUT**<br>**IBUFIN+**<br>**IBUFIN–**<br>**–**<br>**+**<br>**10kΩ**<br>**10kΩ**<br>**10pF**<br>**6**<br>**5**<br>~~**4**~~<br>~~**3**~~<br>~~**2**~~** RMS**<br>**10µF**<br>**0.47µF**<br>**10MΩ**<br>~~**11**~~** IGND**<br><br>**IBUFV+**|~~**4**~~<br>|**IBUFIN+**<br><br>||
|**IBUFOUT**<br>**IBUFIN+**<br>**IBUFIN–**<br>**–**<br>**+**<br>**10kΩ**<br>**10kΩ**<br>**10pF**<br>**6**<br>**5**<br>~~**4**~~<br>~~**3**~~<br>~~**2**~~** RMS**<br>**10µF**<br>**0.47µF**<br>**10MΩ**<br>~~**11**~~** IGND**<br><br>**IBUFV+**||~~**1**~~** IGND**|~~**1**~~** IGND**|
|**IBUFOUT**<br>**IBUFIN+**<br>**IBUFIN–**<br>**–**<br>**+**<br>**10kΩ**<br>**10kΩ**<br>**10pF**<br>**6**<br>**5**<br>~~**4**~~<br>~~**3**~~<br>~~**2**~~** RMS**<br>**10µF**<br>**0.47µF**<br>**10MΩ**<br>~~**11**~~** IGND**<br><br>**IBUFV+**||~~**1**~~** IGND**||


**IBUFGN**


_Figure 33. Connecting the FET Input Buffer_


Capacitor coupling at the input and output of the FET buffer is
recommended to avoid transferring the buffer offset voltage to
the output. Although the FET input impedance is extremely high,
the 10 MΩ centering resistor connected to IGND must be taken
into account when selecting an input capacitor value. This is simply
an impedance calculation using the lowest desired frequency, and
finding a capacitor value based on the least attenuation desired.



_Figure 35. Basic Output Buffer Connections_


For applications requiring ripple suppression in addition to the
single-pole output filter described previously, the output buffer
is configurable as a two-pole Sallen-Key filter using two external
resistors and two capacitors. At just over 100 kHz, the amplifier
has enough bandwidth to function as an active filter for low
frequencies such as power line ripple. For a modest savings in
cost and complexity, the external 16 kΩ feedback resistor can be
omitted, resulting in slightly higher V OS (80 μV).



Rev. E | Page 14 of 21


## **Data Sheet AD8436**

**10µF**









































|2C<br>OUT 16kΩ OBUFIN+<br>CORE 9 12 +<br>C 16kΩ 14<br>16kΩ 13 – OBUFOUT<br>OGND OBUFIN–<br>8<br>16kΩ|Col2|
|---|---|
|**16kΩ**<br>**16kΩ**<br>**16kΩ**<br>**16kΩ**<br>**OGND**<br>**OBUFOUT**<br>**OBUFIN+**<br>**OBUFIN–**<br>**–**<br>~~**+**~~<br>**CORE**<br>**C**<br>**8**<br>~~**14**~~<br>~~**13**~~<br>~~**12**~~<br>~~**9**~~<br>**OUT**<br>**2C**||


_Figure 36. Output Buffer Amplifier Configured as a Two-Pole, Sallen-Key_
_Low-Pass Filter_


Configure the output buffer (see Figure 37) to invert dc output.













**OPTIONAL**

**AMBIENT**

**NOISE**

**FILTER**

**CAPACITOR**





























_Figure 37. Inverting Output Configuration_


_**Current Output Option**_


If a current output is required, connect the current output,
OUT, to the destination load. To maximize precision, provide a
means for external calibration to replace the internal trimmed
resistor, which is bypassed. This configuration is useful for
[convenient summing of the AD8436 result with another](http://www.analog.com/AD8436?doc=AD8436.pdf)
voltage, or for polarity inversion.



_Figure 39. Connections for Single-Supply Operation_


_**Recommended Application**_


Figure 40 shows a circuit for a typical application for frequencies
as low as power line, and above. The recommended averaging,
crest factor and LPF capacitor values are 10 μF, 0.1 μF and 3.3 μF.
Refer to the Using the Output Buffer section if additional lowpass filtering is required.


**VCC**



















**DC**
**OUT**







**CAVG**



**CCF**

































**AC IN**



















_Figure 38. Connections for Current Output Showing Voltage Inversion_


_**Single-Supply**_


Connections for single-supply operation are shown in Figure 39
and are similar to those for dual power supply when the device
is ac-coupled. The analog core and buffer inputs are biased at
half the supply voltage, but the output of the OBUFOUT pin
(Pin 14) remains referred to ground because the output of the
[AD8436 is a current source. An additional bypass capacitor can](http://www.analog.com/AD8436?doc=AD8436.pdf)
be helpful at Pin 11 (IGND) to suppress potential common-mode
noise. The capacitor value is most likely determined empirically,
but ranges between 0.1 μF and 4.7 μF. The source resistance for the
capacitor is 50 kΩ, the equivalent parallel resistance of the two
internal 100 kΩ resistors (see Figure 1).



_Figure 40. Typical Application Circuit_


_**Converting to Average Rectified Value**_


[To configure the AD8436 for rectified average instead of rms](http://www.analog.com/AD8436?doc=AD8436.pdf)
conversion, simply reduce the value of CAVG to 470 pF (see
Figure 41). To enable both modes of operation, insert a switch
between capacitor CAVG and Pin CAVG.


**ADDITIONAL INFORMATION**


The following reference materials provide additional rms-to-dc
[converter information relative to the AD8436:](http://www.analog.com/AD8436?doc=AD8436.pdf)


- _[RMS to DC Conversion Application Guide](http://www.analog.com/rms-dc-conversion?doc=AD8436.pdf)_

- [AN-268 Application Note,](http://www.analog.com/an-268?doc=AD8436.pdf) _RMS-to-DC Converters Ease_
_Measurement Tasks_

- [AN-1341 Application Note,](http://www.analog.com/an-1341?doc=AD8436.pdf) _Using the AD8436 True RMS to_

_DC Converter_



Rev. E | Page 15 of 21


## **AD8436 Data Sheet**

**DISCONNECTING CAVG DEFAULTS THE**
**COMPUTED RESULT TO AVERAGE-VALUE.**
**A MINIMUM OF 470pF CAPACITANCE IS**
**REQUIRED TO MAINTAIN STABILITY**



**CAPACITOR CAVG COMPUTES THE**
**MEAN IN THE IMPLICIT RMS**
**EXPRESSION. FOR SMALL VALUES**
**OF CAVG, THE AC INPUT WAVEFORM**
**WILL STILL BE FULLY RECTIFIED AND**
**APPEAR AT THE OUTPUT.**





















**DC**
**OUT**





















**AC IN**









**FILTERS THE RECTIFIED OUTPUT, YIELDING**
**THE AVERAGE-RECTIFIED VALUE.**







_Figure 41. Configuration for Average Rectified Value_


Rev. E | Page 16 of 21


## **Data Sheet AD8436**


## **AD8436 EVALUATION BOARD**

[The AD8436-EVALZ provides a platform to evaluate AD8436](http://www.analog.com/EVAL-AD8436?doc=AD8436.pdf)
performance. The board is fully assembled, tested, and ready to
use after connecting the power and signal sources. Figure 47
is a photograph of the board and Figure 48 is the schematic.
Signal connections are located on the primary and secondary
sides, with power and ground on the inner layers. Figure 42 to
Figure 46 illustrate the various design details of the board,
including basic layout and copper patterns. These figures are
useful references for application designs.


_**[A Word About Using the AD8436 Evaluation Board](http://www.analog.com/AD8436?doc=AD8436.pdf)**_


[The AD8436-EVALZ offers many options, without sacrificing](http://www.analog.com/EVAL-AD8436?doc=AD8436.pdf)
simplicity. The board is tested and shipped with a 10 μF averaging
capacitor (CAVG), a 3.3 μF low-pass filter capacitor (CLPF), and a
0.1 μF capacitor to optimize crest factor (CCF) performance. To
evaluate minimum cost applications, remove both capacitors. The
functions of the five switches are listed in Table 6.



**Table 6.**

|Switch|Function|
|---|---|
|CORE_BUFFER<br>INCOUP<br>SDCOUT<br>IBUF_VCC<br>OBUF_VCC|Selects core or input buffer for the input<br>signal<br>Selects ac or dc coupling to the core<br>Selects the output buffer or the core<br>output at the DCOUT BNC<br>Enables or disables the input buffer<br>Enables or disables the output buffer|



Ample test points provide easy monitoring of inputs and
outputs using standard test equipment. Unity is the input buffer
default gain; for 2× gain, simply install a 0 Ω 0603 resistor (jumper)
at Position R5. For higher IBUF gains, remove the 0 Ω resistor
at Position RFBH (there is an internal 10 kΩ resistor from the
OBUF_OUT to IBUFIN−) and install a smaller value resistor in
Position RFBL. A 100 Ω resistor establishes a gain of 100×.


_**Single-Supply Operation**_


Referring to Figure 48, single-supply operation requires the
removal of Resistor R6. If needed, an optional capacitor in the
range 0.1 μF to 4.7 μF may be installed in the R6 position for
ambient noise decoupling (this is rarely required, however).
Connect the negative supply pin (VEE) to ground (GND);
otherwise, the negative supply rails remain open.



Rev. E | Page 17 of 21


## **AD8436 Data Sheet**



_[Figure 42. Assembly of the AD8436-EVALZ](http://www.analog.com/EVAL-AD8436?doc=AD8436.pdf)_


_[Figure 43. AD8436-EVALZ Primary Side Copper](http://www.analog.com/EVAL-AD8436?doc=AD8436.pdf)_


_[Figure 44. AD8436-EVALZ Secondary Side Copper](http://www.analog.com/EVAL-AD8436?doc=AD8436.pdf)_



_[Figure 45. AD8436-EVALZ Power Plane](http://www.analog.com/EVAL-AD8436?doc=AD8436.pdf)_


_[Figure 46. AD8436-EVALZ Ground Plane](http://www.analog.com/EVAL-AD8436?doc=AD8436.pdf)_



Rev. E | Page 18 of 21


## **Data Sheet AD8436**

_[Figure 47. Photograph of the AD8436-EVALZ](http://www.analog.com/EVAL-AD8436?doc=AD8436.pdf)_


**+V** **–V** **[3]**
**(RED)** **(GRN)**
















































































|CORE|Col2|Col3|
|---|---|---|
||||
|**TIBUFOUT**<br>**TIBFIN+**<br>**4**<br>**3**<br>**5**<br>**BUF**<br>**TIBFIN–**<br>**+**<br>**RFBL5**<br>**DNI**<br>**RFBH4**<br>**0Ω**|**TIBUFOUT**<br>**3**<br>**+**|**TIBUFOUT**<br>**3**<br>**+**|
|**TIBUFOUT**<br>**TIBFIN+**<br>**4**<br>**3**<br>**5**<br>**BUF**<br>**TIBFIN–**<br>**+**<br>**RFBL5**<br>**DNI**<br>**RFBH4**<br>**0Ω**|**TIBUFOUT**<br>**3**<br>**+**|**4**<br>**TIBFIN–**|

















**DC**
**OUT**





















**1** **OPTIONAL COMPONENTS TO CONFIGURE IBUFOUT AS A FILTER.**
**2** **REMOVE R7 FOR CORE-ONLY TESTS.**
**3** **FOR SINGLE SUPPLY OPERATION, REMOVE R6, SHORT OR REPLACE C3 WITH A 0Ω RESISTOR AND CONNECT THE SUPPLY GROUND OR RETURN TO**
**THE GREEN TEST LOOP –V.**
**4** **TO CONFIGURE THE FET INPUT BUFFER FOR GAIN OF 2, INSTALL 0Ω RESISTOR AT R5 AND REMOVE RFBH.**
**5** **RFBL IS USED TO CONFIGURE THE INPUT BUFFER FOR GAIN VALUES >2×.**

_Figure 48. Evaluation Board Schematic_


Rev. E | Page 19 of 21


## **AD8436 Data Sheet** **OUTLINE DIMENSIONS**

**DETAIL A**
**(JEDEC 95)**



**0.30**



**PIN 1**
**INDICATOR**



**4.10**











**INDIC ATOR AREA OPTIONS**


**0.25 MIN**











**0.80**

**0.05 MAX**

**0.02 NOM**



**FOR PROPER CONNECTION OF**
**THE EXPOSED PAD, REFER TO**
**THE PIN CONFIGURATION AND**
**FUNCTION DESCRIPTIONS**
**SECTION OF THIS DATA SHEET.**



**SEATING**
**PLANE**


**0.065 (1.65)**



**COPLANARITY**
**0.08**



**COMPLIANT** **TO** **JEDEC STANDARDS MO-220-WGGD-11.**


_Figure 49. 20-Lead Lead Frame Chip Scale Package [LFCSP]_
_4 mm × 4 mm Body and 0.75 mm Package Height_
_(CP-20-8)_
_Dimensions shown in millimeters_





**0.150 (3.81)** **0.244 (6.20)**
**0.236 (5.99)**
**0.228 (5.79)**


**0.069 (1.75)**
**0.053 (1.35)**


|0.345 (8.76)|Col2|Col3|Col4|Col5|Col6|Col7|Col8|Col9|Col10|
|---|---|---|---|---|---|---|---|---|---|
|**0.341 (8.66)**<br>**0.337 (8.55)**|**0.341 (8.66)**<br>**0.337 (8.55)**|**0.341 (8.66)**<br>**0.337 (8.55)**|**0.341 (8.66)**<br>**0.337 (8.55)**|**0.341 (8.66)**<br>**0.337 (8.55)**|**0.341 (8.66)**<br>**0.337 (8.55)**|**0.341 (8.66)**<br>**0.337 (8.55)**|**0.341 (8.66)**<br>**0.337 (8.55)**|**0.341 (8.66)**<br>**0.337 (8.55)**|**0.341 (8.66)**<br>**0.337 (8.55)**|
|**20**<br>**1**|**20**<br>**1**|**20**<br>**1**|**20**<br>**1**|**20**<br>**1**|**20**<br>**1**|**11**<br>**10**|**11**<br>**10**|**11**<br>**10**|**11**<br>**10**|
|||||||||||
|||||||||||





**BSC**



**COPLANARITY0.004 (0.10)** **0.025 (0.64)BSC** **0.012 (0.30)** **PLANE** **8°0°**
**0.004 (0.10)**



**0.010 (0.25)**


**0.016 (0.41)**



**0.020 (0.51)**



**0.012 (0.30)**
**0.008 (0.20)**



**SEATING**
**PLANE**



**COMPLIANT TO JEDEC STANDARDS MO-137-AD**


**CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS**
**(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR**
**REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.**


_Figure 50. 20-Lead Shrink Small Outline Package [QSOP]_
_(RQ-20)_
_Dimensions shown in inches and (millimeters)_


Rev. E | Page 20 of 21


## **Data Sheet AD8436**

**ORDERING GUIDE**

|Model1|Temperature Range|Package Description|Package Option|
|---|---|---|---|
|AD8436ACPZ-R7<br>AD8436ACPZ-RL<br>AD8436ACPZ-WP<br>AD8436JCPZ-R7<br>AD8436JCPZ-RL<br>AD8436JCPZ-WP<br>AD8436ARQZ-R7<br>AD8436ARQZ-RL<br>AD8436ARQZ<br>AD8436BRQZ-R7<br>AD8436BRQZ-RL<br>AD8436BRQZ<br>AD8436-EVALZ|−40°C to +125°C<br>−40°C to +125°C<br>−40°C to +125°C<br>0°C to +70°C<br>0°C to +70°C<br>0°C to +70°C<br>−40°C to +125°C<br>−40°C to +125°C<br>−40°C to +125°C<br>−40°C to +125°C<br>−40°C to +125°C<br>−40°C to +125°C<br>|20-Lead Lead Frame Chip Scale [LFCSP]<br>20-Lead Lead Frame Chip Scale [LFCSP]<br>20-Lead Lead Frame Chip Scale [LFCSP]<br>20-Lead Lead Frame Chip Scale [LFCSP]<br>20-Lead Lead Frame Chip Scale [LFCSP]<br>20-Lead Lead Frame Chip Scale [LFCSP]<br>20-Lead Shrink Small Outline Package [QSOP]<br>20-Lead Shrink Small Outline Package [QSOP]<br>20-Lead Shrink Small Outline Package [QSOP]<br>20-Lead Shrink Small Outline Package [QSOP]<br>20-Lead Shrink Small Outline Package [QSOP]<br>20-Lead Shrink Small Outline Package [QSOP]<br>Evaluation Board|CP-20-8<br>CP-20-8<br>CP-20-8<br>CP-20-8<br>CP-20-8<br>CP-20-8<br>RQ-20<br>RQ-20<br>RQ-20<br>RQ-20<br>RQ-20<br>RQ-20<br>|



1 Z = RoHS Compliant Part.


**©2011–2017 Analog Devices, Inc. All rights reserved. Trademarks and**
**registered trademarks are the property of their respective owners.**
**D10033-0-3/17(E)**


Rev. E | Page 21 of 21


