{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698419070861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698419070861 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 12:04:30 2023 " "Processing started: Fri Oct 27 12:04:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698419070861 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698419070861 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parcial2 -c parcial2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parcial2 -c parcial2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698419070861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698419071549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698419071549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INport inport arm.sv(7) " "Verilog HDL Declaration information at arm.sv(7): object \"INport\" differs only in case from object \"inport\" in the same scope" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698419083506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUTport outport arm.sv(8) " "Verilog HDL Declaration information at arm.sv(8): object \"OUTport\" differs only in case from object \"outport\" in the same scope" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698419083506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arm.sv(127) " "Verilog HDL warning at arm.sv(127): extended using \"x\" or \"z\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698419083506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arm.sv(141) " "Verilog HDL warning at arm.sv(141): extended using \"x\" or \"z\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698419083506 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "arm.sv(283) " "Verilog HDL warning at arm.sv(283): extended using \"x\" or \"z\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 283 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698419083506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 18 18 " "Found 18 design units, including 18 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top1 " "Found entity 1: top1" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "2 dmem " "Found entity 2: dmem" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "3 imem " "Found entity 3: imem" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "4 arm " "Found entity 4: arm" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "5 controller " "Found entity 5: controller" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "6 decode " "Found entity 6: decode" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "7 condlogic " "Found entity 7: condlogic" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "8 condcheck " "Found entity 8: condcheck" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "9 datapath " "Found entity 9: datapath" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "10 regfile " "Found entity 10: regfile" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "11 extend " "Found entity 11: extend" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "12 alu " "Found entity 12: alu" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "13 adder " "Found entity 13: adder" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "14 flopenr " "Found entity 14: flopenr" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "15 flopr " "Found entity 15: flopr" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "16 mux2 " "Found entity 16: mux2" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "17 cmp2 " "Found entity 17: cmp2" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""} { "Info" "ISGN_ENTITY_NAME" "18 port " "Found entity 18: port" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698419083506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698419083506 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top1 " "Elaborating entity \"top1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698419083568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "arm.sv" "arm" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode arm:arm\|controller:c\|decode:dec " "Elaborating entity \"decode\" for hierarchy \"arm:arm\|controller:c\|decode:dec\"" {  } { { "arm.sv" "dec" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "arm.sv" "cl" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "arm.sv" "flagreg1" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "arm.sv" "cc" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "arm.sv" "pcmux" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "arm.sv" "pcreg" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "arm.sv" "pcadd1" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "arm.sv" "ra1mux" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "arm.sv" "rf" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "arm.sv" "ext" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\"" {  } { { "arm.sv" "alu" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "arm.sv" "imem" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083787 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 255 arm.sv(50) " "Verilog HDL warning at arm.sv(50): number of words (2) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 50 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1698419083787 "|top1|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 arm.sv(47) " "Net \"RAM.data_a\" at arm.sv(47) has no driver or initial value, using a default initial value '0'" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698419083802 "|top1|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 arm.sv(47) " "Net \"RAM.waddr_a\" at arm.sv(47) has no driver or initial value, using a default initial value '0'" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698419083802 "|top1|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 arm.sv(47) " "Net \"RAM.we_a\" at arm.sv(47) has no driver or initial value, using a default initial value '0'" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1698419083802 "|top1|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "arm.sv" "dmem" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083802 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "29 0 63 arm.sv(36) " "Verilog HDL warning at arm.sv(36): number of words (29) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 36 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1698419083818 "|top1|dmem:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp2 cmp2:compare " "Elaborating entity \"cmp2\" for hierarchy \"cmp2:compare\"" {  } { { "arm.sv" "compare" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port port:inport " "Elaborating entity \"port\" for hierarchy \"port:inport\"" {  } { { "arm.sv" "inport" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419083833 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "arm:arm\|datapath:dp\|regfile:rf\|rf " "RAM logic \"arm:arm\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "arm.sv" "rf" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 257 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698419084396 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem:dmem\|RAM " "RAM logic \"dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "arm.sv" "RAM" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1698419084396 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1698419084396 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/db/parcial2.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/db/parcial2.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1698419084412 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OUTport\[0\] GND " "Pin \"OUTport\[0\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698419084662 "|top1|OUTport[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTport\[1\] GND " "Pin \"OUTport\[1\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698419084662 "|top1|OUTport[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTport\[2\] GND " "Pin \"OUTport\[2\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698419084662 "|top1|OUTport[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTport\[3\] GND " "Pin \"OUTport\[3\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698419084662 "|top1|OUTport[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTport\[4\] GND " "Pin \"OUTport\[4\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698419084662 "|top1|OUTport[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTport\[5\] GND " "Pin \"OUTport\[5\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698419084662 "|top1|OUTport[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTport\[6\] GND " "Pin \"OUTport\[6\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698419084662 "|top1|OUTport[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OUTport\[7\] GND " "Pin \"OUTport\[7\]\" is stuck at GND" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698419084662 "|top1|OUTport[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698419084662 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698419084662 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/output_files/parcial2.map.smsg " "Generated suppressed messages file C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/output_files/parcial2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698419084725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698419084881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698419084881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698419084943 "|top1|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetE " "No output dependent on input pin \"resetE\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698419084943 "|top1|resetE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INport\[0\] " "No output dependent on input pin \"INport\[0\]\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698419084943 "|top1|INport[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INport\[1\] " "No output dependent on input pin \"INport\[1\]\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698419084943 "|top1|INport[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INport\[2\] " "No output dependent on input pin \"INport\[2\]\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698419084943 "|top1|INport[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INport\[3\] " "No output dependent on input pin \"INport\[3\]\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698419084943 "|top1|INport[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INport\[4\] " "No output dependent on input pin \"INport\[4\]\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698419084943 "|top1|INport[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INport\[5\] " "No output dependent on input pin \"INport\[5\]\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698419084943 "|top1|INport[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INport\[6\] " "No output dependent on input pin \"INport\[6\]\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698419084943 "|top1|INport[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INport\[7\] " "No output dependent on input pin \"INport\[7\]\"" {  } { { "arm.sv" "" { Text "C:/Users/edufr/OneDrive/Escritorio/Facultad/Proyecto Arqui/proyectoArqui/arm.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698419084943 "|top1|INport[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698419084943 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698419084943 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698419084943 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698419084943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698419084990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 12:04:44 2023 " "Processing ended: Fri Oct 27 12:04:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698419084990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698419084990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698419084990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698419084990 ""}
