Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Mon Apr 21 15:32:33 2025
| Host             : Burt running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.451        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.377        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 82.8         |
| Junction Temperature (C) | 27.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.014 |       11 |       --- |             --- |
| Slice Logic              |     0.007 |     8158 |       --- |             --- |
|   LUT as Logic           |     0.006 |     3209 |     32600 |            9.84 |
|   LUT as Distributed RAM |    <0.001 |       64 |      9600 |            0.67 |
|   CARRY4                 |    <0.001 |      175 |      8150 |            2.15 |
|   Register               |    <0.001 |     2955 |     65200 |            4.53 |
|   F7/F8 Muxes            |    <0.001 |       24 |     32600 |            0.07 |
|   LUT as Shift Register  |    <0.001 |       55 |      9600 |            0.57 |
|   Others                 |     0.000 |      718 |       --- |             --- |
| Signals                  |     0.010 |     5811 |       --- |             --- |
| Block RAM                |     0.002 |       32 |        75 |           42.67 |
| MMCM                     |     0.212 |        2 |         5 |           40.00 |
| I/O                      |     0.132 |       24 |       210 |           11.43 |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.451 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.046 |       0.035 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.130 |       0.117 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                           | Domain                                                                                                                               | Constraint (ns) |
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_100MHz                                                                                      | clk_100MHz                                                                                                                           |            10.0 |
| clk_125_design_6_clk_wiz_0_0                                                                    | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_125_design_6_clk_wiz_0_0  |             8.0 |
| clk_25_design_6_clk_wiz_0_0                                                                     | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clk_25_design_6_clk_wiz_0_0   |            40.0 |
| clk_out1_design_1_clk_wiz_1_0                                                                   | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0                                                                              |            10.0 |
| clkfbout_design_1_clk_wiz_1_0                                                                   | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0                                                                              |            10.0 |
| clkfbout_design_6_clk_wiz_0_0                                                                   | design_1_i/myip_pong2_0/U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst/clkfbout_design_6_clk_wiz_0_0 |            10.0 |
| design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0                                      |            66.7 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/tck                                                                                               |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                      | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9                                                                              |            33.3 |
+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| design_1_wrapper                    |     0.377 |
|   design_1_i                        |     0.377 |
|     axi_smc                         |     0.005 |
|       inst                          |     0.005 |
|     axi_timer_0                     |     0.004 |
|       U0                            |     0.004 |
|     clk_wiz_1                       |     0.106 |
|       inst                          |     0.106 |
|     microblaze_riscv_0              |     0.017 |
|       U0                            |     0.017 |
|     microblaze_riscv_0_local_memory |     0.002 |
|       lmb_bram                      |     0.002 |
|     myip_pong2_0                    |     0.240 |
|       U0                            |     0.240 |
+-------------------------------------+-----------+


