Version 3.2 HI-TECH Software Intermediate Code
[p mainexit ]
"1510 C:\Program Files\Microchip\xc8\v1.12\include\pic18f452.h
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"2406
[v _TRISE `Vuc ~T0 @X0 0 e@3990 ]
"1707
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"2185
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"1946
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"4763
[v _RCON `Vuc ~T0 @X0 0 e@4048 ]
"5501
[v _INTCON `Vuc ~T0 @X0 0 e@4082 ]
"5008
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"5077
[v _TMR0 `Vus ~T0 @X0 0 e@4054 ]
"37 C:\Program Files\Microchip\xc8\v1.12\include\plib\EEP.h
[v _Read_b_eep `(uc ~T0 @X0 0 ef1`ui ]
"144 C:\Program Files\Microchip\xc8\v1.12\include\pic18.h
[v __delay `(v ~T0 @X0 0 ef1`ul ]
[p i __delay ]
[t ~ __deprecated__ ]
[t T8 __deprecated__ ]
"6548 C:\Program Files\Microchip\xc8\v1.12\include\pic18f452.h
[v _RB0 `Vb ~T8 @X0 0 e@31752 ]
"6550
[v _RB1 `Vb ~T8 @X0 0 e@31753 ]
"6582
[v _RC2 `Vb ~T8 @X0 0 e@31762 ]
"6584
[v _RC3 `Vb ~T8 @X0 0 e@31763 ]
"6572
[v _RC0 `Vb ~T8 @X0 0 e@31760 ]
"6592
[v _RC7 `Vb ~T8 @X0 0 e@31767 ]
"6552
[v _RB2 `Vb ~T8 @X0 0 e@31754 ]
"6574
[v _RC1 `Vb ~T8 @X0 0 e@31761 ]
"6540
[v _RA4 `Vb ~T8 @X0 0 e@31748 ]
"2033 C:\Program Files\Microchip\xc8\v1.12\include\plib\adc.h
[v _OpenADC `(v ~T0 @X0 0 ef2`uc`uc ]
"2084
[v _SetChanADC `(v ~T0 @X0 0 ef1`uc ]
"2016
[v _ConvertADC `(v ~T0 @X0 0 ef ]
"2014
[v _BusyADC `(uc ~T0 @X0 0 ef ]
"2026
[v _ReadADC `(i ~T0 @X0 0 ef ]
"499 C:\Program Files\Microchip\xc8\v1.12\include\pic18f452.h
[v _PORTD `Vuc ~T0 @X0 0 e@3971 ]
"38 C:\Program Files\Microchip\xc8\v1.12\include\plib\EEP.h
[v _Write_b_eep `(v ~T0 @X0 0 ef2`ui`Buc ]
"619 C:\Program Files\Microchip\xc8\v1.12\include\pic18f452.h
[v _PORTE `Vuc ~T0 @X0 0 e@3972 ]
"206
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"6764
[v _T0IF `Vb ~T0 @X0 0 e@32658 ]
[; ;pic18f452.h: 44: extern volatile unsigned char PORTA @ 0xF80;
"46 C:\Program Files\Microchip\xc8\v1.12\include\pic18f452.h
[; ;pic18f452.h: 46: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f452.h: 49: typedef union {
[; ;pic18f452.h: 50: struct {
[; ;pic18f452.h: 51: unsigned RA0 :1;
[; ;pic18f452.h: 52: unsigned RA1 :1;
[; ;pic18f452.h: 53: unsigned RA2 :1;
[; ;pic18f452.h: 54: unsigned RA3 :1;
[; ;pic18f452.h: 55: unsigned RA4 :1;
[; ;pic18f452.h: 56: unsigned RA5 :1;
[; ;pic18f452.h: 57: unsigned RA6 :1;
[; ;pic18f452.h: 58: };
[; ;pic18f452.h: 59: struct {
[; ;pic18f452.h: 60: unsigned AN0 :1;
[; ;pic18f452.h: 61: unsigned AN1 :1;
[; ;pic18f452.h: 62: unsigned AN2 :1;
[; ;pic18f452.h: 63: unsigned AN3 :1;
[; ;pic18f452.h: 64: unsigned :1;
[; ;pic18f452.h: 65: unsigned AN4 :1;
[; ;pic18f452.h: 66: unsigned OSC2 :1;
[; ;pic18f452.h: 67: };
[; ;pic18f452.h: 68: struct {
[; ;pic18f452.h: 69: unsigned :2;
[; ;pic18f452.h: 70: unsigned VREFM :1;
[; ;pic18f452.h: 71: unsigned VREFP :1;
[; ;pic18f452.h: 72: unsigned T0CKI :1;
[; ;pic18f452.h: 73: unsigned SS :1;
[; ;pic18f452.h: 74: unsigned CLKO :1;
[; ;pic18f452.h: 75: };
[; ;pic18f452.h: 76: struct {
[; ;pic18f452.h: 77: unsigned :5;
[; ;pic18f452.h: 78: unsigned LVDIN :1;
[; ;pic18f452.h: 79: };
[; ;pic18f452.h: 80: struct {
[; ;pic18f452.h: 81: unsigned :7;
[; ;pic18f452.h: 82: unsigned RA7 :1;
[; ;pic18f452.h: 83: };
[; ;pic18f452.h: 84: struct {
[; ;pic18f452.h: 85: unsigned :7;
[; ;pic18f452.h: 86: unsigned RJPU :1;
[; ;pic18f452.h: 87: };
[; ;pic18f452.h: 88: struct {
[; ;pic18f452.h: 89: unsigned ULPWUIN :1;
[; ;pic18f452.h: 90: };
[; ;pic18f452.h: 91: } PORTAbits_t;
[; ;pic18f452.h: 92: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f452.h: 206: extern volatile unsigned char PORTB @ 0xF81;
"208
[; ;pic18f452.h: 208: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f452.h: 211: typedef union {
[; ;pic18f452.h: 212: struct {
[; ;pic18f452.h: 213: unsigned RB0 :1;
[; ;pic18f452.h: 214: unsigned RB1 :1;
[; ;pic18f452.h: 215: unsigned RB2 :1;
[; ;pic18f452.h: 216: unsigned RB3 :1;
[; ;pic18f452.h: 217: unsigned RB4 :1;
[; ;pic18f452.h: 218: unsigned RB5 :1;
[; ;pic18f452.h: 219: unsigned RB6 :1;
[; ;pic18f452.h: 220: unsigned RB7 :1;
[; ;pic18f452.h: 221: };
[; ;pic18f452.h: 222: struct {
[; ;pic18f452.h: 223: unsigned INT0 :1;
[; ;pic18f452.h: 224: unsigned INT1 :1;
[; ;pic18f452.h: 225: unsigned INT2 :1;
[; ;pic18f452.h: 226: unsigned CCP2 :1;
[; ;pic18f452.h: 227: unsigned :1;
[; ;pic18f452.h: 228: unsigned PGM :1;
[; ;pic18f452.h: 229: unsigned PGC :1;
[; ;pic18f452.h: 230: unsigned PGD :1;
[; ;pic18f452.h: 231: };
[; ;pic18f452.h: 232: struct {
[; ;pic18f452.h: 233: unsigned :3;
[; ;pic18f452.h: 234: unsigned CCP2A :1;
[; ;pic18f452.h: 235: };
[; ;pic18f452.h: 236: struct {
[; ;pic18f452.h: 237: unsigned :3;
[; ;pic18f452.h: 238: unsigned CCP2_PA2 :1;
[; ;pic18f452.h: 239: };
[; ;pic18f452.h: 240: } PORTBbits_t;
[; ;pic18f452.h: 241: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f452.h: 330: extern volatile unsigned char PORTC @ 0xF82;
"332
[; ;pic18f452.h: 332: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f452.h: 335: typedef union {
[; ;pic18f452.h: 336: struct {
[; ;pic18f452.h: 337: unsigned RC0 :1;
[; ;pic18f452.h: 338: unsigned RC1 :1;
[; ;pic18f452.h: 339: unsigned RC2 :1;
[; ;pic18f452.h: 340: unsigned RC3 :1;
[; ;pic18f452.h: 341: unsigned RC4 :1;
[; ;pic18f452.h: 342: unsigned RC5 :1;
[; ;pic18f452.h: 343: unsigned RC6 :1;
[; ;pic18f452.h: 344: unsigned RC7 :1;
[; ;pic18f452.h: 345: };
[; ;pic18f452.h: 346: struct {
[; ;pic18f452.h: 347: unsigned T1OSO :1;
[; ;pic18f452.h: 348: unsigned T1OSI :1;
[; ;pic18f452.h: 349: unsigned :1;
[; ;pic18f452.h: 350: unsigned SCK :1;
[; ;pic18f452.h: 351: unsigned SDI :1;
[; ;pic18f452.h: 352: unsigned SDO :1;
[; ;pic18f452.h: 353: unsigned TX :1;
[; ;pic18f452.h: 354: unsigned RX :1;
[; ;pic18f452.h: 355: };
[; ;pic18f452.h: 356: struct {
[; ;pic18f452.h: 357: unsigned T1CKI :1;
[; ;pic18f452.h: 358: unsigned CCP2 :1;
[; ;pic18f452.h: 359: unsigned CCP1 :1;
[; ;pic18f452.h: 360: unsigned SCL :1;
[; ;pic18f452.h: 361: unsigned SDA :1;
[; ;pic18f452.h: 362: unsigned :1;
[; ;pic18f452.h: 363: unsigned CK :1;
[; ;pic18f452.h: 364: unsigned DT :1;
[; ;pic18f452.h: 365: };
[; ;pic18f452.h: 366: struct {
[; ;pic18f452.h: 367: unsigned :2;
[; ;pic18f452.h: 368: unsigned PA1 :1;
[; ;pic18f452.h: 369: };
[; ;pic18f452.h: 370: struct {
[; ;pic18f452.h: 371: unsigned :1;
[; ;pic18f452.h: 372: unsigned PA2 :1;
[; ;pic18f452.h: 373: };
[; ;pic18f452.h: 374: } PORTCbits_t;
[; ;pic18f452.h: 375: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f452.h: 499: extern volatile unsigned char PORTD @ 0xF83;
"501
[; ;pic18f452.h: 501: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f452.h: 504: typedef union {
[; ;pic18f452.h: 505: struct {
[; ;pic18f452.h: 506: unsigned RD0 :1;
[; ;pic18f452.h: 507: unsigned RD1 :1;
[; ;pic18f452.h: 508: unsigned RD2 :1;
[; ;pic18f452.h: 509: unsigned RD3 :1;
[; ;pic18f452.h: 510: unsigned RD4 :1;
[; ;pic18f452.h: 511: unsigned RD5 :1;
[; ;pic18f452.h: 512: unsigned RD6 :1;
[; ;pic18f452.h: 513: unsigned RD7 :1;
[; ;pic18f452.h: 514: };
[; ;pic18f452.h: 515: struct {
[; ;pic18f452.h: 516: unsigned PSP0 :1;
[; ;pic18f452.h: 517: unsigned PSP1 :1;
[; ;pic18f452.h: 518: unsigned PSP2 :1;
[; ;pic18f452.h: 519: unsigned PSP3 :1;
[; ;pic18f452.h: 520: unsigned PSP4 :1;
[; ;pic18f452.h: 521: unsigned PSP5 :1;
[; ;pic18f452.h: 522: unsigned PSP6 :1;
[; ;pic18f452.h: 523: unsigned PSP7 :1;
[; ;pic18f452.h: 524: };
[; ;pic18f452.h: 525: struct {
[; ;pic18f452.h: 526: unsigned :7;
[; ;pic18f452.h: 527: unsigned SS2 :1;
[; ;pic18f452.h: 528: };
[; ;pic18f452.h: 529: } PORTDbits_t;
[; ;pic18f452.h: 530: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f452.h: 619: extern volatile unsigned char PORTE @ 0xF84;
"621
[; ;pic18f452.h: 621: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f452.h: 624: typedef union {
[; ;pic18f452.h: 625: struct {
[; ;pic18f452.h: 626: unsigned RE0 :1;
[; ;pic18f452.h: 627: unsigned RE1 :1;
[; ;pic18f452.h: 628: unsigned RE2 :1;
[; ;pic18f452.h: 629: };
[; ;pic18f452.h: 630: struct {
[; ;pic18f452.h: 631: unsigned AN5 :1;
[; ;pic18f452.h: 632: unsigned AN6 :1;
[; ;pic18f452.h: 633: unsigned AN7 :1;
[; ;pic18f452.h: 634: };
[; ;pic18f452.h: 635: struct {
[; ;pic18f452.h: 636: unsigned RD :1;
[; ;pic18f452.h: 637: unsigned WR :1;
[; ;pic18f452.h: 638: unsigned CS :1;
[; ;pic18f452.h: 639: };
[; ;pic18f452.h: 640: struct {
[; ;pic18f452.h: 641: unsigned :2;
[; ;pic18f452.h: 642: unsigned CCP10 :1;
[; ;pic18f452.h: 643: };
[; ;pic18f452.h: 644: struct {
[; ;pic18f452.h: 645: unsigned :7;
[; ;pic18f452.h: 646: unsigned CCP2E :1;
[; ;pic18f452.h: 647: };
[; ;pic18f452.h: 648: struct {
[; ;pic18f452.h: 649: unsigned :6;
[; ;pic18f452.h: 650: unsigned CCP6E :1;
[; ;pic18f452.h: 651: };
[; ;pic18f452.h: 652: struct {
[; ;pic18f452.h: 653: unsigned :5;
[; ;pic18f452.h: 654: unsigned CCP7E :1;
[; ;pic18f452.h: 655: };
[; ;pic18f452.h: 656: struct {
[; ;pic18f452.h: 657: unsigned :4;
[; ;pic18f452.h: 658: unsigned CCP8E :1;
[; ;pic18f452.h: 659: };
[; ;pic18f452.h: 660: struct {
[; ;pic18f452.h: 661: unsigned :3;
[; ;pic18f452.h: 662: unsigned CCP9E :1;
[; ;pic18f452.h: 663: };
[; ;pic18f452.h: 664: struct {
[; ;pic18f452.h: 665: unsigned :7;
[; ;pic18f452.h: 666: unsigned PA2E :1;
[; ;pic18f452.h: 667: };
[; ;pic18f452.h: 668: struct {
[; ;pic18f452.h: 669: unsigned :6;
[; ;pic18f452.h: 670: unsigned PB1E :1;
[; ;pic18f452.h: 671: };
[; ;pic18f452.h: 672: struct {
[; ;pic18f452.h: 673: unsigned :2;
[; ;pic18f452.h: 674: unsigned PB2 :1;
[; ;pic18f452.h: 675: };
[; ;pic18f452.h: 676: struct {
[; ;pic18f452.h: 677: unsigned :4;
[; ;pic18f452.h: 678: unsigned PB3E :1;
[; ;pic18f452.h: 679: };
[; ;pic18f452.h: 680: struct {
[; ;pic18f452.h: 681: unsigned :5;
[; ;pic18f452.h: 682: unsigned PC1E :1;
[; ;pic18f452.h: 683: };
[; ;pic18f452.h: 684: struct {
[; ;pic18f452.h: 685: unsigned :1;
[; ;pic18f452.h: 686: unsigned PC2 :1;
[; ;pic18f452.h: 687: };
[; ;pic18f452.h: 688: struct {
[; ;pic18f452.h: 689: unsigned :3;
[; ;pic18f452.h: 690: unsigned PC3E :1;
[; ;pic18f452.h: 691: };
[; ;pic18f452.h: 692: struct {
[; ;pic18f452.h: 693: unsigned PD2 :1;
[; ;pic18f452.h: 694: };
[; ;pic18f452.h: 695: struct {
[; ;pic18f452.h: 696: unsigned RDE :1;
[; ;pic18f452.h: 697: };
[; ;pic18f452.h: 698: struct {
[; ;pic18f452.h: 699: unsigned :3;
[; ;pic18f452.h: 700: unsigned RE3 :1;
[; ;pic18f452.h: 701: };
[; ;pic18f452.h: 702: struct {
[; ;pic18f452.h: 703: unsigned :4;
[; ;pic18f452.h: 704: unsigned RE4 :1;
[; ;pic18f452.h: 705: };
[; ;pic18f452.h: 706: struct {
[; ;pic18f452.h: 707: unsigned :5;
[; ;pic18f452.h: 708: unsigned RE5 :1;
[; ;pic18f452.h: 709: };
[; ;pic18f452.h: 710: struct {
[; ;pic18f452.h: 711: unsigned :6;
[; ;pic18f452.h: 712: unsigned RE6 :1;
[; ;pic18f452.h: 713: };
[; ;pic18f452.h: 714: struct {
[; ;pic18f452.h: 715: unsigned :7;
[; ;pic18f452.h: 716: unsigned RE7 :1;
[; ;pic18f452.h: 717: };
[; ;pic18f452.h: 718: struct {
[; ;pic18f452.h: 719: unsigned :1;
[; ;pic18f452.h: 720: unsigned WRE :1;
[; ;pic18f452.h: 721: };
[; ;pic18f452.h: 722: } PORTEbits_t;
[; ;pic18f452.h: 723: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f452.h: 877: extern volatile unsigned char LATA @ 0xF89;
"879
[; ;pic18f452.h: 879: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f452.h: 882: typedef union {
[; ;pic18f452.h: 883: struct {
[; ;pic18f452.h: 884: unsigned LATA0 :1;
[; ;pic18f452.h: 885: unsigned LATA1 :1;
[; ;pic18f452.h: 886: unsigned LATA2 :1;
[; ;pic18f452.h: 887: unsigned LATA3 :1;
[; ;pic18f452.h: 888: unsigned LATA4 :1;
[; ;pic18f452.h: 889: unsigned LATA5 :1;
[; ;pic18f452.h: 890: unsigned LATA6 :1;
[; ;pic18f452.h: 891: };
[; ;pic18f452.h: 892: struct {
[; ;pic18f452.h: 893: unsigned LA0 :1;
[; ;pic18f452.h: 894: };
[; ;pic18f452.h: 895: struct {
[; ;pic18f452.h: 896: unsigned :1;
[; ;pic18f452.h: 897: unsigned LA1 :1;
[; ;pic18f452.h: 898: };
[; ;pic18f452.h: 899: struct {
[; ;pic18f452.h: 900: unsigned :2;
[; ;pic18f452.h: 901: unsigned LA2 :1;
[; ;pic18f452.h: 902: };
[; ;pic18f452.h: 903: struct {
[; ;pic18f452.h: 904: unsigned :3;
[; ;pic18f452.h: 905: unsigned LA3 :1;
[; ;pic18f452.h: 906: };
[; ;pic18f452.h: 907: struct {
[; ;pic18f452.h: 908: unsigned :4;
[; ;pic18f452.h: 909: unsigned LA4 :1;
[; ;pic18f452.h: 910: };
[; ;pic18f452.h: 911: struct {
[; ;pic18f452.h: 912: unsigned :5;
[; ;pic18f452.h: 913: unsigned LA5 :1;
[; ;pic18f452.h: 914: };
[; ;pic18f452.h: 915: struct {
[; ;pic18f452.h: 916: unsigned :6;
[; ;pic18f452.h: 917: unsigned LA6 :1;
[; ;pic18f452.h: 918: };
[; ;pic18f452.h: 919: struct {
[; ;pic18f452.h: 920: unsigned :7;
[; ;pic18f452.h: 921: unsigned LA7 :1;
[; ;pic18f452.h: 922: };
[; ;pic18f452.h: 923: struct {
[; ;pic18f452.h: 924: unsigned :7;
[; ;pic18f452.h: 925: unsigned LATA7 :1;
[; ;pic18f452.h: 926: };
[; ;pic18f452.h: 927: } LATAbits_t;
[; ;pic18f452.h: 928: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f452.h: 1012: extern volatile unsigned char LATB @ 0xF8A;
"1014
[; ;pic18f452.h: 1014: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f452.h: 1017: typedef union {
[; ;pic18f452.h: 1018: struct {
[; ;pic18f452.h: 1019: unsigned LATB0 :1;
[; ;pic18f452.h: 1020: unsigned LATB1 :1;
[; ;pic18f452.h: 1021: unsigned LATB2 :1;
[; ;pic18f452.h: 1022: unsigned LATB3 :1;
[; ;pic18f452.h: 1023: unsigned LATB4 :1;
[; ;pic18f452.h: 1024: unsigned LATB5 :1;
[; ;pic18f452.h: 1025: unsigned LATB6 :1;
[; ;pic18f452.h: 1026: unsigned LATB7 :1;
[; ;pic18f452.h: 1027: };
[; ;pic18f452.h: 1028: struct {
[; ;pic18f452.h: 1029: unsigned LB0 :1;
[; ;pic18f452.h: 1030: };
[; ;pic18f452.h: 1031: struct {
[; ;pic18f452.h: 1032: unsigned :1;
[; ;pic18f452.h: 1033: unsigned LB1 :1;
[; ;pic18f452.h: 1034: };
[; ;pic18f452.h: 1035: struct {
[; ;pic18f452.h: 1036: unsigned :2;
[; ;pic18f452.h: 1037: unsigned LB2 :1;
[; ;pic18f452.h: 1038: };
[; ;pic18f452.h: 1039: struct {
[; ;pic18f452.h: 1040: unsigned :3;
[; ;pic18f452.h: 1041: unsigned LB3 :1;
[; ;pic18f452.h: 1042: };
[; ;pic18f452.h: 1043: struct {
[; ;pic18f452.h: 1044: unsigned :4;
[; ;pic18f452.h: 1045: unsigned LB4 :1;
[; ;pic18f452.h: 1046: };
[; ;pic18f452.h: 1047: struct {
[; ;pic18f452.h: 1048: unsigned :5;
[; ;pic18f452.h: 1049: unsigned LB5 :1;
[; ;pic18f452.h: 1050: };
[; ;pic18f452.h: 1051: struct {
[; ;pic18f452.h: 1052: unsigned :6;
[; ;pic18f452.h: 1053: unsigned LB6 :1;
[; ;pic18f452.h: 1054: };
[; ;pic18f452.h: 1055: struct {
[; ;pic18f452.h: 1056: unsigned :7;
[; ;pic18f452.h: 1057: unsigned LB7 :1;
[; ;pic18f452.h: 1058: };
[; ;pic18f452.h: 1059: } LATBbits_t;
[; ;pic18f452.h: 1060: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f452.h: 1144: extern volatile unsigned char LATC @ 0xF8B;
"1146
[; ;pic18f452.h: 1146: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f452.h: 1149: typedef union {
[; ;pic18f452.h: 1150: struct {
[; ;pic18f452.h: 1151: unsigned LATC0 :1;
[; ;pic18f452.h: 1152: unsigned LATC1 :1;
[; ;pic18f452.h: 1153: unsigned LATC2 :1;
[; ;pic18f452.h: 1154: unsigned LATC3 :1;
[; ;pic18f452.h: 1155: unsigned LATC4 :1;
[; ;pic18f452.h: 1156: unsigned LATC5 :1;
[; ;pic18f452.h: 1157: unsigned LATC6 :1;
[; ;pic18f452.h: 1158: unsigned LATC7 :1;
[; ;pic18f452.h: 1159: };
[; ;pic18f452.h: 1160: struct {
[; ;pic18f452.h: 1161: unsigned LC0 :1;
[; ;pic18f452.h: 1162: };
[; ;pic18f452.h: 1163: struct {
[; ;pic18f452.h: 1164: unsigned :1;
[; ;pic18f452.h: 1165: unsigned LC1 :1;
[; ;pic18f452.h: 1166: };
[; ;pic18f452.h: 1167: struct {
[; ;pic18f452.h: 1168: unsigned :2;
[; ;pic18f452.h: 1169: unsigned LC2 :1;
[; ;pic18f452.h: 1170: };
[; ;pic18f452.h: 1171: struct {
[; ;pic18f452.h: 1172: unsigned :3;
[; ;pic18f452.h: 1173: unsigned LC3 :1;
[; ;pic18f452.h: 1174: };
[; ;pic18f452.h: 1175: struct {
[; ;pic18f452.h: 1176: unsigned :4;
[; ;pic18f452.h: 1177: unsigned LC4 :1;
[; ;pic18f452.h: 1178: };
[; ;pic18f452.h: 1179: struct {
[; ;pic18f452.h: 1180: unsigned :5;
[; ;pic18f452.h: 1181: unsigned LC5 :1;
[; ;pic18f452.h: 1182: };
[; ;pic18f452.h: 1183: struct {
[; ;pic18f452.h: 1184: unsigned :6;
[; ;pic18f452.h: 1185: unsigned LC6 :1;
[; ;pic18f452.h: 1186: };
[; ;pic18f452.h: 1187: struct {
[; ;pic18f452.h: 1188: unsigned :7;
[; ;pic18f452.h: 1189: unsigned LC7 :1;
[; ;pic18f452.h: 1190: };
[; ;pic18f452.h: 1191: } LATCbits_t;
[; ;pic18f452.h: 1192: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f452.h: 1276: extern volatile unsigned char LATD @ 0xF8C;
"1278
[; ;pic18f452.h: 1278: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f452.h: 1281: typedef union {
[; ;pic18f452.h: 1282: struct {
[; ;pic18f452.h: 1283: unsigned LATD0 :1;
[; ;pic18f452.h: 1284: unsigned LATD1 :1;
[; ;pic18f452.h: 1285: unsigned LATD2 :1;
[; ;pic18f452.h: 1286: unsigned LATD3 :1;
[; ;pic18f452.h: 1287: unsigned LATD4 :1;
[; ;pic18f452.h: 1288: unsigned LATD5 :1;
[; ;pic18f452.h: 1289: unsigned LATD6 :1;
[; ;pic18f452.h: 1290: unsigned LATD7 :1;
[; ;pic18f452.h: 1291: };
[; ;pic18f452.h: 1292: struct {
[; ;pic18f452.h: 1293: unsigned LD0 :1;
[; ;pic18f452.h: 1294: };
[; ;pic18f452.h: 1295: struct {
[; ;pic18f452.h: 1296: unsigned :1;
[; ;pic18f452.h: 1297: unsigned LD1 :1;
[; ;pic18f452.h: 1298: };
[; ;pic18f452.h: 1299: struct {
[; ;pic18f452.h: 1300: unsigned :2;
[; ;pic18f452.h: 1301: unsigned LD2 :1;
[; ;pic18f452.h: 1302: };
[; ;pic18f452.h: 1303: struct {
[; ;pic18f452.h: 1304: unsigned :3;
[; ;pic18f452.h: 1305: unsigned LD3 :1;
[; ;pic18f452.h: 1306: };
[; ;pic18f452.h: 1307: struct {
[; ;pic18f452.h: 1308: unsigned :4;
[; ;pic18f452.h: 1309: unsigned LD4 :1;
[; ;pic18f452.h: 1310: };
[; ;pic18f452.h: 1311: struct {
[; ;pic18f452.h: 1312: unsigned :5;
[; ;pic18f452.h: 1313: unsigned LD5 :1;
[; ;pic18f452.h: 1314: };
[; ;pic18f452.h: 1315: struct {
[; ;pic18f452.h: 1316: unsigned :6;
[; ;pic18f452.h: 1317: unsigned LD6 :1;
[; ;pic18f452.h: 1318: };
[; ;pic18f452.h: 1319: struct {
[; ;pic18f452.h: 1320: unsigned :7;
[; ;pic18f452.h: 1321: unsigned LD7 :1;
[; ;pic18f452.h: 1322: };
[; ;pic18f452.h: 1323: } LATDbits_t;
[; ;pic18f452.h: 1324: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f452.h: 1408: extern volatile unsigned char LATE @ 0xF8D;
"1410
[; ;pic18f452.h: 1410: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f452.h: 1413: typedef union {
[; ;pic18f452.h: 1414: struct {
[; ;pic18f452.h: 1415: unsigned LATE0 :1;
[; ;pic18f452.h: 1416: unsigned LATE1 :1;
[; ;pic18f452.h: 1417: unsigned LATE2 :1;
[; ;pic18f452.h: 1418: };
[; ;pic18f452.h: 1419: struct {
[; ;pic18f452.h: 1420: unsigned LE0 :1;
[; ;pic18f452.h: 1421: };
[; ;pic18f452.h: 1422: struct {
[; ;pic18f452.h: 1423: unsigned :1;
[; ;pic18f452.h: 1424: unsigned LE1 :1;
[; ;pic18f452.h: 1425: };
[; ;pic18f452.h: 1426: struct {
[; ;pic18f452.h: 1427: unsigned :2;
[; ;pic18f452.h: 1428: unsigned LE2 :1;
[; ;pic18f452.h: 1429: };
[; ;pic18f452.h: 1430: struct {
[; ;pic18f452.h: 1431: unsigned :3;
[; ;pic18f452.h: 1432: unsigned LE3 :1;
[; ;pic18f452.h: 1433: };
[; ;pic18f452.h: 1434: struct {
[; ;pic18f452.h: 1435: unsigned :4;
[; ;pic18f452.h: 1436: unsigned LE4 :1;
[; ;pic18f452.h: 1437: };
[; ;pic18f452.h: 1438: struct {
[; ;pic18f452.h: 1439: unsigned :5;
[; ;pic18f452.h: 1440: unsigned LE5 :1;
[; ;pic18f452.h: 1441: };
[; ;pic18f452.h: 1442: struct {
[; ;pic18f452.h: 1443: unsigned :6;
[; ;pic18f452.h: 1444: unsigned LE6 :1;
[; ;pic18f452.h: 1445: };
[; ;pic18f452.h: 1446: struct {
[; ;pic18f452.h: 1447: unsigned :7;
[; ;pic18f452.h: 1448: unsigned LE7 :1;
[; ;pic18f452.h: 1449: };
[; ;pic18f452.h: 1450: } LATEbits_t;
[; ;pic18f452.h: 1451: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f452.h: 1510: extern volatile unsigned char TRISA @ 0xF92;
"1512
[; ;pic18f452.h: 1512: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f452.h: 1515: extern volatile unsigned char DDRA @ 0xF92;
"1517
[; ;pic18f452.h: 1517: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f452.h: 1520: typedef union {
[; ;pic18f452.h: 1521: struct {
[; ;pic18f452.h: 1522: unsigned TRISA0 :1;
[; ;pic18f452.h: 1523: unsigned TRISA1 :1;
[; ;pic18f452.h: 1524: unsigned TRISA2 :1;
[; ;pic18f452.h: 1525: unsigned TRISA3 :1;
[; ;pic18f452.h: 1526: unsigned TRISA4 :1;
[; ;pic18f452.h: 1527: unsigned TRISA5 :1;
[; ;pic18f452.h: 1528: unsigned TRISA6 :1;
[; ;pic18f452.h: 1529: };
[; ;pic18f452.h: 1530: struct {
[; ;pic18f452.h: 1531: unsigned RA0 :1;
[; ;pic18f452.h: 1532: unsigned RA1 :1;
[; ;pic18f452.h: 1533: unsigned RA2 :1;
[; ;pic18f452.h: 1534: unsigned RA3 :1;
[; ;pic18f452.h: 1535: unsigned RA4 :1;
[; ;pic18f452.h: 1536: unsigned RA5 :1;
[; ;pic18f452.h: 1537: unsigned RA6 :1;
[; ;pic18f452.h: 1538: };
[; ;pic18f452.h: 1539: } TRISAbits_t;
[; ;pic18f452.h: 1540: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f452.h: 1613: typedef union {
[; ;pic18f452.h: 1614: struct {
[; ;pic18f452.h: 1615: unsigned TRISA0 :1;
[; ;pic18f452.h: 1616: unsigned TRISA1 :1;
[; ;pic18f452.h: 1617: unsigned TRISA2 :1;
[; ;pic18f452.h: 1618: unsigned TRISA3 :1;
[; ;pic18f452.h: 1619: unsigned TRISA4 :1;
[; ;pic18f452.h: 1620: unsigned TRISA5 :1;
[; ;pic18f452.h: 1621: unsigned TRISA6 :1;
[; ;pic18f452.h: 1622: };
[; ;pic18f452.h: 1623: struct {
[; ;pic18f452.h: 1624: unsigned RA0 :1;
[; ;pic18f452.h: 1625: unsigned RA1 :1;
[; ;pic18f452.h: 1626: unsigned RA2 :1;
[; ;pic18f452.h: 1627: unsigned RA3 :1;
[; ;pic18f452.h: 1628: unsigned RA4 :1;
[; ;pic18f452.h: 1629: unsigned RA5 :1;
[; ;pic18f452.h: 1630: unsigned RA6 :1;
[; ;pic18f452.h: 1631: };
[; ;pic18f452.h: 1632: } DDRAbits_t;
[; ;pic18f452.h: 1633: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f452.h: 1707: extern volatile unsigned char TRISB @ 0xF93;
"1709
[; ;pic18f452.h: 1709: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f452.h: 1712: extern volatile unsigned char DDRB @ 0xF93;
"1714
[; ;pic18f452.h: 1714: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f452.h: 1717: typedef union {
[; ;pic18f452.h: 1718: struct {
[; ;pic18f452.h: 1719: unsigned TRISB0 :1;
[; ;pic18f452.h: 1720: unsigned TRISB1 :1;
[; ;pic18f452.h: 1721: unsigned TRISB2 :1;
[; ;pic18f452.h: 1722: unsigned TRISB3 :1;
[; ;pic18f452.h: 1723: unsigned TRISB4 :1;
[; ;pic18f452.h: 1724: unsigned TRISB5 :1;
[; ;pic18f452.h: 1725: unsigned TRISB6 :1;
[; ;pic18f452.h: 1726: unsigned TRISB7 :1;
[; ;pic18f452.h: 1727: };
[; ;pic18f452.h: 1728: struct {
[; ;pic18f452.h: 1729: unsigned RB0 :1;
[; ;pic18f452.h: 1730: unsigned RB1 :1;
[; ;pic18f452.h: 1731: unsigned RB2 :1;
[; ;pic18f452.h: 1732: unsigned RB3 :1;
[; ;pic18f452.h: 1733: unsigned RB4 :1;
[; ;pic18f452.h: 1734: unsigned RB5 :1;
[; ;pic18f452.h: 1735: unsigned RB6 :1;
[; ;pic18f452.h: 1736: unsigned RB7 :1;
[; ;pic18f452.h: 1737: };
[; ;pic18f452.h: 1738: struct {
[; ;pic18f452.h: 1739: unsigned :3;
[; ;pic18f452.h: 1740: unsigned CCP2 :1;
[; ;pic18f452.h: 1741: };
[; ;pic18f452.h: 1742: } TRISBbits_t;
[; ;pic18f452.h: 1743: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f452.h: 1831: typedef union {
[; ;pic18f452.h: 1832: struct {
[; ;pic18f452.h: 1833: unsigned TRISB0 :1;
[; ;pic18f452.h: 1834: unsigned TRISB1 :1;
[; ;pic18f452.h: 1835: unsigned TRISB2 :1;
[; ;pic18f452.h: 1836: unsigned TRISB3 :1;
[; ;pic18f452.h: 1837: unsigned TRISB4 :1;
[; ;pic18f452.h: 1838: unsigned TRISB5 :1;
[; ;pic18f452.h: 1839: unsigned TRISB6 :1;
[; ;pic18f452.h: 1840: unsigned TRISB7 :1;
[; ;pic18f452.h: 1841: };
[; ;pic18f452.h: 1842: struct {
[; ;pic18f452.h: 1843: unsigned RB0 :1;
[; ;pic18f452.h: 1844: unsigned RB1 :1;
[; ;pic18f452.h: 1845: unsigned RB2 :1;
[; ;pic18f452.h: 1846: unsigned RB3 :1;
[; ;pic18f452.h: 1847: unsigned RB4 :1;
[; ;pic18f452.h: 1848: unsigned RB5 :1;
[; ;pic18f452.h: 1849: unsigned RB6 :1;
[; ;pic18f452.h: 1850: unsigned RB7 :1;
[; ;pic18f452.h: 1851: };
[; ;pic18f452.h: 1852: struct {
[; ;pic18f452.h: 1853: unsigned :3;
[; ;pic18f452.h: 1854: unsigned CCP2 :1;
[; ;pic18f452.h: 1855: };
[; ;pic18f452.h: 1856: } DDRBbits_t;
[; ;pic18f452.h: 1857: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f452.h: 1946: extern volatile unsigned char TRISC @ 0xF94;
"1948
[; ;pic18f452.h: 1948: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f452.h: 1951: extern volatile unsigned char DDRC @ 0xF94;
"1953
[; ;pic18f452.h: 1953: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f452.h: 1956: typedef union {
[; ;pic18f452.h: 1957: struct {
[; ;pic18f452.h: 1958: unsigned TRISC0 :1;
[; ;pic18f452.h: 1959: unsigned TRISC1 :1;
[; ;pic18f452.h: 1960: unsigned TRISC2 :1;
[; ;pic18f452.h: 1961: unsigned TRISC3 :1;
[; ;pic18f452.h: 1962: unsigned TRISC4 :1;
[; ;pic18f452.h: 1963: unsigned TRISC5 :1;
[; ;pic18f452.h: 1964: unsigned TRISC6 :1;
[; ;pic18f452.h: 1965: unsigned TRISC7 :1;
[; ;pic18f452.h: 1966: };
[; ;pic18f452.h: 1967: struct {
[; ;pic18f452.h: 1968: unsigned RC0 :1;
[; ;pic18f452.h: 1969: unsigned RC1 :1;
[; ;pic18f452.h: 1970: unsigned RC2 :1;
[; ;pic18f452.h: 1971: unsigned RC3 :1;
[; ;pic18f452.h: 1972: unsigned RC4 :1;
[; ;pic18f452.h: 1973: unsigned RC5 :1;
[; ;pic18f452.h: 1974: unsigned RC6 :1;
[; ;pic18f452.h: 1975: unsigned RC7 :1;
[; ;pic18f452.h: 1976: };
[; ;pic18f452.h: 1977: struct {
[; ;pic18f452.h: 1978: unsigned :1;
[; ;pic18f452.h: 1979: unsigned CCP2 :1;
[; ;pic18f452.h: 1980: };
[; ;pic18f452.h: 1981: } TRISCbits_t;
[; ;pic18f452.h: 1982: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f452.h: 2070: typedef union {
[; ;pic18f452.h: 2071: struct {
[; ;pic18f452.h: 2072: unsigned TRISC0 :1;
[; ;pic18f452.h: 2073: unsigned TRISC1 :1;
[; ;pic18f452.h: 2074: unsigned TRISC2 :1;
[; ;pic18f452.h: 2075: unsigned TRISC3 :1;
[; ;pic18f452.h: 2076: unsigned TRISC4 :1;
[; ;pic18f452.h: 2077: unsigned TRISC5 :1;
[; ;pic18f452.h: 2078: unsigned TRISC6 :1;
[; ;pic18f452.h: 2079: unsigned TRISC7 :1;
[; ;pic18f452.h: 2080: };
[; ;pic18f452.h: 2081: struct {
[; ;pic18f452.h: 2082: unsigned RC0 :1;
[; ;pic18f452.h: 2083: unsigned RC1 :1;
[; ;pic18f452.h: 2084: unsigned RC2 :1;
[; ;pic18f452.h: 2085: unsigned RC3 :1;
[; ;pic18f452.h: 2086: unsigned RC4 :1;
[; ;pic18f452.h: 2087: unsigned RC5 :1;
[; ;pic18f452.h: 2088: unsigned RC6 :1;
[; ;pic18f452.h: 2089: unsigned RC7 :1;
[; ;pic18f452.h: 2090: };
[; ;pic18f452.h: 2091: struct {
[; ;pic18f452.h: 2092: unsigned :1;
[; ;pic18f452.h: 2093: unsigned CCP2 :1;
[; ;pic18f452.h: 2094: };
[; ;pic18f452.h: 2095: } DDRCbits_t;
[; ;pic18f452.h: 2096: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f452.h: 2185: extern volatile unsigned char TRISD @ 0xF95;
"2187
[; ;pic18f452.h: 2187: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f452.h: 2190: extern volatile unsigned char DDRD @ 0xF95;
"2192
[; ;pic18f452.h: 2192: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f452.h: 2195: typedef union {
[; ;pic18f452.h: 2196: struct {
[; ;pic18f452.h: 2197: unsigned TRISD0 :1;
[; ;pic18f452.h: 2198: unsigned TRISD1 :1;
[; ;pic18f452.h: 2199: unsigned TRISD2 :1;
[; ;pic18f452.h: 2200: unsigned TRISD3 :1;
[; ;pic18f452.h: 2201: unsigned TRISD4 :1;
[; ;pic18f452.h: 2202: unsigned TRISD5 :1;
[; ;pic18f452.h: 2203: unsigned TRISD6 :1;
[; ;pic18f452.h: 2204: unsigned TRISD7 :1;
[; ;pic18f452.h: 2205: };
[; ;pic18f452.h: 2206: struct {
[; ;pic18f452.h: 2207: unsigned RD0 :1;
[; ;pic18f452.h: 2208: unsigned RD1 :1;
[; ;pic18f452.h: 2209: unsigned RD2 :1;
[; ;pic18f452.h: 2210: unsigned RD3 :1;
[; ;pic18f452.h: 2211: unsigned RD4 :1;
[; ;pic18f452.h: 2212: unsigned RD5 :1;
[; ;pic18f452.h: 2213: unsigned RD6 :1;
[; ;pic18f452.h: 2214: unsigned RD7 :1;
[; ;pic18f452.h: 2215: };
[; ;pic18f452.h: 2216: } TRISDbits_t;
[; ;pic18f452.h: 2217: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f452.h: 2300: typedef union {
[; ;pic18f452.h: 2301: struct {
[; ;pic18f452.h: 2302: unsigned TRISD0 :1;
[; ;pic18f452.h: 2303: unsigned TRISD1 :1;
[; ;pic18f452.h: 2304: unsigned TRISD2 :1;
[; ;pic18f452.h: 2305: unsigned TRISD3 :1;
[; ;pic18f452.h: 2306: unsigned TRISD4 :1;
[; ;pic18f452.h: 2307: unsigned TRISD5 :1;
[; ;pic18f452.h: 2308: unsigned TRISD6 :1;
[; ;pic18f452.h: 2309: unsigned TRISD7 :1;
[; ;pic18f452.h: 2310: };
[; ;pic18f452.h: 2311: struct {
[; ;pic18f452.h: 2312: unsigned RD0 :1;
[; ;pic18f452.h: 2313: unsigned RD1 :1;
[; ;pic18f452.h: 2314: unsigned RD2 :1;
[; ;pic18f452.h: 2315: unsigned RD3 :1;
[; ;pic18f452.h: 2316: unsigned RD4 :1;
[; ;pic18f452.h: 2317: unsigned RD5 :1;
[; ;pic18f452.h: 2318: unsigned RD6 :1;
[; ;pic18f452.h: 2319: unsigned RD7 :1;
[; ;pic18f452.h: 2320: };
[; ;pic18f452.h: 2321: } DDRDbits_t;
[; ;pic18f452.h: 2322: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f452.h: 2406: extern volatile unsigned char TRISE @ 0xF96;
"2408
[; ;pic18f452.h: 2408: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f452.h: 2411: extern volatile unsigned char DDRE @ 0xF96;
"2413
[; ;pic18f452.h: 2413: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f452.h: 2416: typedef union {
[; ;pic18f452.h: 2417: struct {
[; ;pic18f452.h: 2418: unsigned TRISE0 :1;
[; ;pic18f452.h: 2419: unsigned TRISE1 :1;
[; ;pic18f452.h: 2420: unsigned TRISE2 :1;
[; ;pic18f452.h: 2421: unsigned :1;
[; ;pic18f452.h: 2422: unsigned PSPMODE :1;
[; ;pic18f452.h: 2423: unsigned IBOV :1;
[; ;pic18f452.h: 2424: unsigned OBF :1;
[; ;pic18f452.h: 2425: unsigned IBF :1;
[; ;pic18f452.h: 2426: };
[; ;pic18f452.h: 2427: struct {
[; ;pic18f452.h: 2428: unsigned RE0 :1;
[; ;pic18f452.h: 2429: unsigned RE1 :1;
[; ;pic18f452.h: 2430: unsigned RE2 :1;
[; ;pic18f452.h: 2431: };
[; ;pic18f452.h: 2432: } TRISEbits_t;
[; ;pic18f452.h: 2433: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f452.h: 2486: typedef union {
[; ;pic18f452.h: 2487: struct {
[; ;pic18f452.h: 2488: unsigned TRISE0 :1;
[; ;pic18f452.h: 2489: unsigned TRISE1 :1;
[; ;pic18f452.h: 2490: unsigned TRISE2 :1;
[; ;pic18f452.h: 2491: unsigned :1;
[; ;pic18f452.h: 2492: unsigned PSPMODE :1;
[; ;pic18f452.h: 2493: unsigned IBOV :1;
[; ;pic18f452.h: 2494: unsigned OBF :1;
[; ;pic18f452.h: 2495: unsigned IBF :1;
[; ;pic18f452.h: 2496: };
[; ;pic18f452.h: 2497: struct {
[; ;pic18f452.h: 2498: unsigned RE0 :1;
[; ;pic18f452.h: 2499: unsigned RE1 :1;
[; ;pic18f452.h: 2500: unsigned RE2 :1;
[; ;pic18f452.h: 2501: };
[; ;pic18f452.h: 2502: } DDREbits_t;
[; ;pic18f452.h: 2503: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f452.h: 2557: extern volatile unsigned char PIE1 @ 0xF9D;
"2559
[; ;pic18f452.h: 2559: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f452.h: 2562: typedef union {
[; ;pic18f452.h: 2563: struct {
[; ;pic18f452.h: 2564: unsigned TMR1IE :1;
[; ;pic18f452.h: 2565: unsigned TMR2IE :1;
[; ;pic18f452.h: 2566: unsigned CCP1IE :1;
[; ;pic18f452.h: 2567: unsigned SSPIE :1;
[; ;pic18f452.h: 2568: unsigned TXIE :1;
[; ;pic18f452.h: 2569: unsigned RCIE :1;
[; ;pic18f452.h: 2570: unsigned ADIE :1;
[; ;pic18f452.h: 2571: unsigned PSPIE :1;
[; ;pic18f452.h: 2572: };
[; ;pic18f452.h: 2573: struct {
[; ;pic18f452.h: 2574: unsigned :5;
[; ;pic18f452.h: 2575: unsigned RC1IE :1;
[; ;pic18f452.h: 2576: };
[; ;pic18f452.h: 2577: struct {
[; ;pic18f452.h: 2578: unsigned :4;
[; ;pic18f452.h: 2579: unsigned TX1IE :1;
[; ;pic18f452.h: 2580: };
[; ;pic18f452.h: 2581: } PIE1bits_t;
[; ;pic18f452.h: 2582: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f452.h: 2636: extern volatile unsigned char PIR1 @ 0xF9E;
"2638
[; ;pic18f452.h: 2638: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f452.h: 2641: typedef union {
[; ;pic18f452.h: 2642: struct {
[; ;pic18f452.h: 2643: unsigned TMR1IF :1;
[; ;pic18f452.h: 2644: unsigned TMR2IF :1;
[; ;pic18f452.h: 2645: unsigned CCP1IF :1;
[; ;pic18f452.h: 2646: unsigned SSPIF :1;
[; ;pic18f452.h: 2647: unsigned TXIF :1;
[; ;pic18f452.h: 2648: unsigned RCIF :1;
[; ;pic18f452.h: 2649: unsigned ADIF :1;
[; ;pic18f452.h: 2650: unsigned PSPIF :1;
[; ;pic18f452.h: 2651: };
[; ;pic18f452.h: 2652: struct {
[; ;pic18f452.h: 2653: unsigned :5;
[; ;pic18f452.h: 2654: unsigned RC1IF :1;
[; ;pic18f452.h: 2655: };
[; ;pic18f452.h: 2656: struct {
[; ;pic18f452.h: 2657: unsigned :4;
[; ;pic18f452.h: 2658: unsigned TX1IF :1;
[; ;pic18f452.h: 2659: };
[; ;pic18f452.h: 2660: } PIR1bits_t;
[; ;pic18f452.h: 2661: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f452.h: 2715: extern volatile unsigned char IPR1 @ 0xF9F;
"2717
[; ;pic18f452.h: 2717: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f452.h: 2720: typedef union {
[; ;pic18f452.h: 2721: struct {
[; ;pic18f452.h: 2722: unsigned TMR1IP :1;
[; ;pic18f452.h: 2723: unsigned TMR2IP :1;
[; ;pic18f452.h: 2724: unsigned CCP1IP :1;
[; ;pic18f452.h: 2725: unsigned SSPIP :1;
[; ;pic18f452.h: 2726: unsigned TXIP :1;
[; ;pic18f452.h: 2727: unsigned RCIP :1;
[; ;pic18f452.h: 2728: unsigned ADIP :1;
[; ;pic18f452.h: 2729: unsigned PSPIP :1;
[; ;pic18f452.h: 2730: };
[; ;pic18f452.h: 2731: struct {
[; ;pic18f452.h: 2732: unsigned :5;
[; ;pic18f452.h: 2733: unsigned RC1IP :1;
[; ;pic18f452.h: 2734: };
[; ;pic18f452.h: 2735: struct {
[; ;pic18f452.h: 2736: unsigned :4;
[; ;pic18f452.h: 2737: unsigned TX1IP :1;
[; ;pic18f452.h: 2738: };
[; ;pic18f452.h: 2739: } IPR1bits_t;
[; ;pic18f452.h: 2740: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f452.h: 2794: extern volatile unsigned char PIE2 @ 0xFA0;
"2796
[; ;pic18f452.h: 2796: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f452.h: 2799: typedef union {
[; ;pic18f452.h: 2800: struct {
[; ;pic18f452.h: 2801: unsigned CCP2IE :1;
[; ;pic18f452.h: 2802: unsigned TMR3IE :1;
[; ;pic18f452.h: 2803: unsigned LVDIE :1;
[; ;pic18f452.h: 2804: unsigned BCLIE :1;
[; ;pic18f452.h: 2805: unsigned EEIE :1;
[; ;pic18f452.h: 2806: };
[; ;pic18f452.h: 2807: } PIE2bits_t;
[; ;pic18f452.h: 2808: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f452.h: 2837: extern volatile unsigned char PIR2 @ 0xFA1;
"2839
[; ;pic18f452.h: 2839: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f452.h: 2842: typedef union {
[; ;pic18f452.h: 2843: struct {
[; ;pic18f452.h: 2844: unsigned CCP2IF :1;
[; ;pic18f452.h: 2845: unsigned TMR3IF :1;
[; ;pic18f452.h: 2846: unsigned LVDIF :1;
[; ;pic18f452.h: 2847: unsigned BCLIF :1;
[; ;pic18f452.h: 2848: unsigned EEIF :1;
[; ;pic18f452.h: 2849: };
[; ;pic18f452.h: 2850: } PIR2bits_t;
[; ;pic18f452.h: 2851: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f452.h: 2880: extern volatile unsigned char IPR2 @ 0xFA2;
"2882
[; ;pic18f452.h: 2882: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f452.h: 2885: typedef union {
[; ;pic18f452.h: 2886: struct {
[; ;pic18f452.h: 2887: unsigned CCP2IP :1;
[; ;pic18f452.h: 2888: unsigned TMR3IP :1;
[; ;pic18f452.h: 2889: unsigned LVDIP :1;
[; ;pic18f452.h: 2890: unsigned BCLIP :1;
[; ;pic18f452.h: 2891: unsigned EEIP :1;
[; ;pic18f452.h: 2892: };
[; ;pic18f452.h: 2893: } IPR2bits_t;
[; ;pic18f452.h: 2894: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f452.h: 2923: extern volatile unsigned char EECON1 @ 0xFA6;
"2925
[; ;pic18f452.h: 2925: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f452.h: 2928: typedef union {
[; ;pic18f452.h: 2929: struct {
[; ;pic18f452.h: 2930: unsigned RD :1;
[; ;pic18f452.h: 2931: unsigned WR :1;
[; ;pic18f452.h: 2932: unsigned WREN :1;
[; ;pic18f452.h: 2933: unsigned WRERR :1;
[; ;pic18f452.h: 2934: unsigned FREE :1;
[; ;pic18f452.h: 2935: unsigned :1;
[; ;pic18f452.h: 2936: unsigned CFGS :1;
[; ;pic18f452.h: 2937: unsigned EEPGD :1;
[; ;pic18f452.h: 2938: };
[; ;pic18f452.h: 2939: struct {
[; ;pic18f452.h: 2940: unsigned :6;
[; ;pic18f452.h: 2941: unsigned EEFS :1;
[; ;pic18f452.h: 2942: };
[; ;pic18f452.h: 2943: } EECON1bits_t;
[; ;pic18f452.h: 2944: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f452.h: 2988: extern volatile unsigned char EECON2 @ 0xFA7;
"2990
[; ;pic18f452.h: 2990: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f452.h: 2994: extern volatile unsigned char EEDATA @ 0xFA8;
"2996
[; ;pic18f452.h: 2996: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f452.h: 3000: extern volatile unsigned char EEADR @ 0xFA9;
"3002
[; ;pic18f452.h: 3002: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f452.h: 3006: extern volatile unsigned char RCSTA @ 0xFAB;
"3008
[; ;pic18f452.h: 3008: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f452.h: 3011: extern volatile unsigned char RCSTA1 @ 0xFAB;
"3013
[; ;pic18f452.h: 3013: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f452.h: 3016: typedef union {
[; ;pic18f452.h: 3017: struct {
[; ;pic18f452.h: 3018: unsigned RX9D :1;
[; ;pic18f452.h: 3019: unsigned OERR :1;
[; ;pic18f452.h: 3020: unsigned FERR :1;
[; ;pic18f452.h: 3021: unsigned ADDEN :1;
[; ;pic18f452.h: 3022: unsigned CREN :1;
[; ;pic18f452.h: 3023: unsigned SREN :1;
[; ;pic18f452.h: 3024: unsigned RX9 :1;
[; ;pic18f452.h: 3025: unsigned SPEN :1;
[; ;pic18f452.h: 3026: };
[; ;pic18f452.h: 3027: struct {
[; ;pic18f452.h: 3028: unsigned RCD8 :1;
[; ;pic18f452.h: 3029: unsigned :5;
[; ;pic18f452.h: 3030: unsigned RC8_9 :1;
[; ;pic18f452.h: 3031: };
[; ;pic18f452.h: 3032: struct {
[; ;pic18f452.h: 3033: unsigned :6;
[; ;pic18f452.h: 3034: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 3035: };
[; ;pic18f452.h: 3036: struct {
[; ;pic18f452.h: 3037: unsigned :6;
[; ;pic18f452.h: 3038: unsigned nRC8 :1;
[; ;pic18f452.h: 3039: };
[; ;pic18f452.h: 3040: struct {
[; ;pic18f452.h: 3041: unsigned :6;
[; ;pic18f452.h: 3042: unsigned RC9 :1;
[; ;pic18f452.h: 3043: };
[; ;pic18f452.h: 3044: struct {
[; ;pic18f452.h: 3045: unsigned :5;
[; ;pic18f452.h: 3046: unsigned SRENA :1;
[; ;pic18f452.h: 3047: };
[; ;pic18f452.h: 3048: } RCSTAbits_t;
[; ;pic18f452.h: 3049: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f452.h: 3122: typedef union {
[; ;pic18f452.h: 3123: struct {
[; ;pic18f452.h: 3124: unsigned RX9D :1;
[; ;pic18f452.h: 3125: unsigned OERR :1;
[; ;pic18f452.h: 3126: unsigned FERR :1;
[; ;pic18f452.h: 3127: unsigned ADDEN :1;
[; ;pic18f452.h: 3128: unsigned CREN :1;
[; ;pic18f452.h: 3129: unsigned SREN :1;
[; ;pic18f452.h: 3130: unsigned RX9 :1;
[; ;pic18f452.h: 3131: unsigned SPEN :1;
[; ;pic18f452.h: 3132: };
[; ;pic18f452.h: 3133: struct {
[; ;pic18f452.h: 3134: unsigned RCD8 :1;
[; ;pic18f452.h: 3135: unsigned :5;
[; ;pic18f452.h: 3136: unsigned RC8_9 :1;
[; ;pic18f452.h: 3137: };
[; ;pic18f452.h: 3138: struct {
[; ;pic18f452.h: 3139: unsigned :6;
[; ;pic18f452.h: 3140: unsigned NOT_RC8 :1;
[; ;pic18f452.h: 3141: };
[; ;pic18f452.h: 3142: struct {
[; ;pic18f452.h: 3143: unsigned :6;
[; ;pic18f452.h: 3144: unsigned nRC8 :1;
[; ;pic18f452.h: 3145: };
[; ;pic18f452.h: 3146: struct {
[; ;pic18f452.h: 3147: unsigned :6;
[; ;pic18f452.h: 3148: unsigned RC9 :1;
[; ;pic18f452.h: 3149: };
[; ;pic18f452.h: 3150: struct {
[; ;pic18f452.h: 3151: unsigned :5;
[; ;pic18f452.h: 3152: unsigned SRENA :1;
[; ;pic18f452.h: 3153: };
[; ;pic18f452.h: 3154: } RCSTA1bits_t;
[; ;pic18f452.h: 3155: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f452.h: 3229: extern volatile unsigned char TXSTA @ 0xFAC;
"3231
[; ;pic18f452.h: 3231: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f452.h: 3234: extern volatile unsigned char TXSTA1 @ 0xFAC;
"3236
[; ;pic18f452.h: 3236: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f452.h: 3239: typedef union {
[; ;pic18f452.h: 3240: struct {
[; ;pic18f452.h: 3241: unsigned TX9D :1;
[; ;pic18f452.h: 3242: unsigned TRMT :1;
[; ;pic18f452.h: 3243: unsigned BRGH :1;
[; ;pic18f452.h: 3244: unsigned :1;
[; ;pic18f452.h: 3245: unsigned SYNC :1;
[; ;pic18f452.h: 3246: unsigned TXEN :1;
[; ;pic18f452.h: 3247: unsigned TX9 :1;
[; ;pic18f452.h: 3248: unsigned CSRC :1;
[; ;pic18f452.h: 3249: };
[; ;pic18f452.h: 3250: struct {
[; ;pic18f452.h: 3251: unsigned TXD8 :1;
[; ;pic18f452.h: 3252: unsigned :5;
[; ;pic18f452.h: 3253: unsigned TX8_9 :1;
[; ;pic18f452.h: 3254: };
[; ;pic18f452.h: 3255: struct {
[; ;pic18f452.h: 3256: unsigned :6;
[; ;pic18f452.h: 3257: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 3258: };
[; ;pic18f452.h: 3259: struct {
[; ;pic18f452.h: 3260: unsigned :6;
[; ;pic18f452.h: 3261: unsigned nTX8 :1;
[; ;pic18f452.h: 3262: };
[; ;pic18f452.h: 3263: struct {
[; ;pic18f452.h: 3264: unsigned :2;
[; ;pic18f452.h: 3265: unsigned BRGH1 :1;
[; ;pic18f452.h: 3266: };
[; ;pic18f452.h: 3267: struct {
[; ;pic18f452.h: 3268: unsigned :7;
[; ;pic18f452.h: 3269: unsigned CSRC1 :1;
[; ;pic18f452.h: 3270: };
[; ;pic18f452.h: 3271: struct {
[; ;pic18f452.h: 3272: unsigned :4;
[; ;pic18f452.h: 3273: unsigned SYNC1 :1;
[; ;pic18f452.h: 3274: };
[; ;pic18f452.h: 3275: struct {
[; ;pic18f452.h: 3276: unsigned :1;
[; ;pic18f452.h: 3277: unsigned TRMT1 :1;
[; ;pic18f452.h: 3278: };
[; ;pic18f452.h: 3279: struct {
[; ;pic18f452.h: 3280: unsigned :6;
[; ;pic18f452.h: 3281: unsigned TX91 :1;
[; ;pic18f452.h: 3282: };
[; ;pic18f452.h: 3283: struct {
[; ;pic18f452.h: 3284: unsigned TX9D1 :1;
[; ;pic18f452.h: 3285: };
[; ;pic18f452.h: 3286: struct {
[; ;pic18f452.h: 3287: unsigned :5;
[; ;pic18f452.h: 3288: unsigned TXEN1 :1;
[; ;pic18f452.h: 3289: };
[; ;pic18f452.h: 3290: } TXSTAbits_t;
[; ;pic18f452.h: 3291: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f452.h: 3384: typedef union {
[; ;pic18f452.h: 3385: struct {
[; ;pic18f452.h: 3386: unsigned TX9D :1;
[; ;pic18f452.h: 3387: unsigned TRMT :1;
[; ;pic18f452.h: 3388: unsigned BRGH :1;
[; ;pic18f452.h: 3389: unsigned :1;
[; ;pic18f452.h: 3390: unsigned SYNC :1;
[; ;pic18f452.h: 3391: unsigned TXEN :1;
[; ;pic18f452.h: 3392: unsigned TX9 :1;
[; ;pic18f452.h: 3393: unsigned CSRC :1;
[; ;pic18f452.h: 3394: };
[; ;pic18f452.h: 3395: struct {
[; ;pic18f452.h: 3396: unsigned TXD8 :1;
[; ;pic18f452.h: 3397: unsigned :5;
[; ;pic18f452.h: 3398: unsigned TX8_9 :1;
[; ;pic18f452.h: 3399: };
[; ;pic18f452.h: 3400: struct {
[; ;pic18f452.h: 3401: unsigned :6;
[; ;pic18f452.h: 3402: unsigned NOT_TX8 :1;
[; ;pic18f452.h: 3403: };
[; ;pic18f452.h: 3404: struct {
[; ;pic18f452.h: 3405: unsigned :6;
[; ;pic18f452.h: 3406: unsigned nTX8 :1;
[; ;pic18f452.h: 3407: };
[; ;pic18f452.h: 3408: struct {
[; ;pic18f452.h: 3409: unsigned :2;
[; ;pic18f452.h: 3410: unsigned BRGH1 :1;
[; ;pic18f452.h: 3411: };
[; ;pic18f452.h: 3412: struct {
[; ;pic18f452.h: 3413: unsigned :7;
[; ;pic18f452.h: 3414: unsigned CSRC1 :1;
[; ;pic18f452.h: 3415: };
[; ;pic18f452.h: 3416: struct {
[; ;pic18f452.h: 3417: unsigned :4;
[; ;pic18f452.h: 3418: unsigned SYNC1 :1;
[; ;pic18f452.h: 3419: };
[; ;pic18f452.h: 3420: struct {
[; ;pic18f452.h: 3421: unsigned :1;
[; ;pic18f452.h: 3422: unsigned TRMT1 :1;
[; ;pic18f452.h: 3423: };
[; ;pic18f452.h: 3424: struct {
[; ;pic18f452.h: 3425: unsigned :6;
[; ;pic18f452.h: 3426: unsigned TX91 :1;
[; ;pic18f452.h: 3427: };
[; ;pic18f452.h: 3428: struct {
[; ;pic18f452.h: 3429: unsigned TX9D1 :1;
[; ;pic18f452.h: 3430: };
[; ;pic18f452.h: 3431: struct {
[; ;pic18f452.h: 3432: unsigned :5;
[; ;pic18f452.h: 3433: unsigned TXEN1 :1;
[; ;pic18f452.h: 3434: };
[; ;pic18f452.h: 3435: } TXSTA1bits_t;
[; ;pic18f452.h: 3436: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f452.h: 3530: extern volatile unsigned char TXREG @ 0xFAD;
"3532
[; ;pic18f452.h: 3532: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f452.h: 3535: extern volatile unsigned char TXREG1 @ 0xFAD;
"3537
[; ;pic18f452.h: 3537: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f452.h: 3541: extern volatile unsigned char RCREG @ 0xFAE;
"3543
[; ;pic18f452.h: 3543: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f452.h: 3546: extern volatile unsigned char RCREG1 @ 0xFAE;
"3548
[; ;pic18f452.h: 3548: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f452.h: 3552: extern volatile unsigned char SPBRG @ 0xFAF;
"3554
[; ;pic18f452.h: 3554: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f452.h: 3557: extern volatile unsigned char SPBRG1 @ 0xFAF;
"3559
[; ;pic18f452.h: 3559: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f452.h: 3563: extern volatile unsigned char T3CON @ 0xFB1;
"3565
[; ;pic18f452.h: 3565: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f452.h: 3568: typedef union {
[; ;pic18f452.h: 3569: struct {
[; ;pic18f452.h: 3570: unsigned :2;
[; ;pic18f452.h: 3571: unsigned NOT_T3SYNC :1;
[; ;pic18f452.h: 3572: };
[; ;pic18f452.h: 3573: struct {
[; ;pic18f452.h: 3574: unsigned TMR3ON :1;
[; ;pic18f452.h: 3575: unsigned TMR3CS :1;
[; ;pic18f452.h: 3576: unsigned nT3SYNC :1;
[; ;pic18f452.h: 3577: unsigned T3CCP1 :1;
[; ;pic18f452.h: 3578: unsigned T3CKPS :2;
[; ;pic18f452.h: 3579: unsigned T3CCP2 :1;
[; ;pic18f452.h: 3580: unsigned RD16 :1;
[; ;pic18f452.h: 3581: };
[; ;pic18f452.h: 3582: struct {
[; ;pic18f452.h: 3583: unsigned :2;
[; ;pic18f452.h: 3584: unsigned T3SYNC :1;
[; ;pic18f452.h: 3585: unsigned :1;
[; ;pic18f452.h: 3586: unsigned T3CKPS0 :1;
[; ;pic18f452.h: 3587: unsigned T3CKPS1 :1;
[; ;pic18f452.h: 3588: };
[; ;pic18f452.h: 3589: struct {
[; ;pic18f452.h: 3590: unsigned :2;
[; ;pic18f452.h: 3591: unsigned T3INSYNC :1;
[; ;pic18f452.h: 3592: };
[; ;pic18f452.h: 3593: struct {
[; ;pic18f452.h: 3594: unsigned :7;
[; ;pic18f452.h: 3595: unsigned RD163 :1;
[; ;pic18f452.h: 3596: };
[; ;pic18f452.h: 3597: struct {
[; ;pic18f452.h: 3598: unsigned :3;
[; ;pic18f452.h: 3599: unsigned SOSCEN3 :1;
[; ;pic18f452.h: 3600: };
[; ;pic18f452.h: 3601: struct {
[; ;pic18f452.h: 3602: unsigned :7;
[; ;pic18f452.h: 3603: unsigned T3RD16 :1;
[; ;pic18f452.h: 3604: };
[; ;pic18f452.h: 3605: } T3CONbits_t;
[; ;pic18f452.h: 3606: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f452.h: 3685: extern volatile unsigned short TMR3 @ 0xFB2;
"3687
[; ;pic18f452.h: 3687: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f452.h: 3691: extern volatile unsigned char TMR3L @ 0xFB2;
"3693
[; ;pic18f452.h: 3693: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f452.h: 3697: extern volatile unsigned char TMR3H @ 0xFB3;
"3699
[; ;pic18f452.h: 3699: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f452.h: 3703: extern volatile unsigned char CCP2CON @ 0xFBA;
"3705
[; ;pic18f452.h: 3705: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f452.h: 3708: typedef union {
[; ;pic18f452.h: 3709: struct {
[; ;pic18f452.h: 3710: unsigned CCP2M :4;
[; ;pic18f452.h: 3711: unsigned DC2B :2;
[; ;pic18f452.h: 3712: };
[; ;pic18f452.h: 3713: struct {
[; ;pic18f452.h: 3714: unsigned CCP2M0 :1;
[; ;pic18f452.h: 3715: unsigned CCP2M1 :1;
[; ;pic18f452.h: 3716: unsigned CCP2M2 :1;
[; ;pic18f452.h: 3717: unsigned CCP2M3 :1;
[; ;pic18f452.h: 3718: unsigned DC2B0 :1;
[; ;pic18f452.h: 3719: unsigned DC2B1 :1;
[; ;pic18f452.h: 3720: };
[; ;pic18f452.h: 3721: struct {
[; ;pic18f452.h: 3722: unsigned :4;
[; ;pic18f452.h: 3723: unsigned CCP2Y :1;
[; ;pic18f452.h: 3724: unsigned CCP2X :1;
[; ;pic18f452.h: 3725: };
[; ;pic18f452.h: 3726: struct {
[; ;pic18f452.h: 3727: unsigned :5;
[; ;pic18f452.h: 3728: unsigned DCCPX :1;
[; ;pic18f452.h: 3729: };
[; ;pic18f452.h: 3730: } CCP2CONbits_t;
[; ;pic18f452.h: 3731: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f452.h: 3790: extern volatile unsigned short CCPR2 @ 0xFBB;
"3792
[; ;pic18f452.h: 3792: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f452.h: 3796: extern volatile unsigned char CCPR2L @ 0xFBB;
"3798
[; ;pic18f452.h: 3798: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f452.h: 3802: extern volatile unsigned char CCPR2H @ 0xFBC;
"3804
[; ;pic18f452.h: 3804: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f452.h: 3808: extern volatile unsigned char CCP1CON @ 0xFBD;
"3810
[; ;pic18f452.h: 3810: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f452.h: 3813: typedef union {
[; ;pic18f452.h: 3814: struct {
[; ;pic18f452.h: 3815: unsigned CCP1M :4;
[; ;pic18f452.h: 3816: unsigned DC1B :2;
[; ;pic18f452.h: 3817: };
[; ;pic18f452.h: 3818: struct {
[; ;pic18f452.h: 3819: unsigned CCP1M0 :1;
[; ;pic18f452.h: 3820: unsigned CCP1M1 :1;
[; ;pic18f452.h: 3821: unsigned CCP1M2 :1;
[; ;pic18f452.h: 3822: unsigned CCP1M3 :1;
[; ;pic18f452.h: 3823: unsigned DC1B0 :1;
[; ;pic18f452.h: 3824: unsigned DC1B1 :1;
[; ;pic18f452.h: 3825: };
[; ;pic18f452.h: 3826: struct {
[; ;pic18f452.h: 3827: unsigned :4;
[; ;pic18f452.h: 3828: unsigned CCP1Y :1;
[; ;pic18f452.h: 3829: unsigned CCP1X :1;
[; ;pic18f452.h: 3830: };
[; ;pic18f452.h: 3831: } CCP1CONbits_t;
[; ;pic18f452.h: 3832: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f452.h: 3886: extern volatile unsigned short CCPR1 @ 0xFBE;
"3888
[; ;pic18f452.h: 3888: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f452.h: 3892: extern volatile unsigned char CCPR1L @ 0xFBE;
"3894
[; ;pic18f452.h: 3894: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f452.h: 3898: extern volatile unsigned char CCPR1H @ 0xFBF;
"3900
[; ;pic18f452.h: 3900: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f452.h: 3904: extern volatile unsigned char ADCON1 @ 0xFC1;
"3906
[; ;pic18f452.h: 3906: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f452.h: 3909: typedef union {
[; ;pic18f452.h: 3910: struct {
[; ;pic18f452.h: 3911: unsigned PCFG :4;
[; ;pic18f452.h: 3912: unsigned :2;
[; ;pic18f452.h: 3913: unsigned ADCS2 :1;
[; ;pic18f452.h: 3914: unsigned ADFM :1;
[; ;pic18f452.h: 3915: };
[; ;pic18f452.h: 3916: struct {
[; ;pic18f452.h: 3917: unsigned PCFG0 :1;
[; ;pic18f452.h: 3918: unsigned PCFG1 :1;
[; ;pic18f452.h: 3919: unsigned PCFG2 :1;
[; ;pic18f452.h: 3920: unsigned PCFG3 :1;
[; ;pic18f452.h: 3921: };
[; ;pic18f452.h: 3922: struct {
[; ;pic18f452.h: 3923: unsigned :3;
[; ;pic18f452.h: 3924: unsigned CHSN3 :1;
[; ;pic18f452.h: 3925: };
[; ;pic18f452.h: 3926: } ADCON1bits_t;
[; ;pic18f452.h: 3927: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f452.h: 3971: extern volatile unsigned char ADCON0 @ 0xFC2;
"3973
[; ;pic18f452.h: 3973: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f452.h: 3976: typedef union {
[; ;pic18f452.h: 3977: struct {
[; ;pic18f452.h: 3978: unsigned :2;
[; ;pic18f452.h: 3979: unsigned GO_NOT_DONE :1;
[; ;pic18f452.h: 3980: };
[; ;pic18f452.h: 3981: struct {
[; ;pic18f452.h: 3982: unsigned ADON :1;
[; ;pic18f452.h: 3983: unsigned :1;
[; ;pic18f452.h: 3984: unsigned GO_nDONE :1;
[; ;pic18f452.h: 3985: unsigned CHS :3;
[; ;pic18f452.h: 3986: unsigned ADCS :2;
[; ;pic18f452.h: 3987: };
[; ;pic18f452.h: 3988: struct {
[; ;pic18f452.h: 3989: unsigned :2;
[; ;pic18f452.h: 3990: unsigned GO_NOT_DONE :1;
[; ;pic18f452.h: 3991: };
[; ;pic18f452.h: 3992: struct {
[; ;pic18f452.h: 3993: unsigned :2;
[; ;pic18f452.h: 3994: unsigned GO :1;
[; ;pic18f452.h: 3995: unsigned CHS0 :1;
[; ;pic18f452.h: 3996: unsigned CHS1 :1;
[; ;pic18f452.h: 3997: unsigned CHS2 :1;
[; ;pic18f452.h: 3998: unsigned ADCS0 :1;
[; ;pic18f452.h: 3999: unsigned ADCS1 :1;
[; ;pic18f452.h: 4000: };
[; ;pic18f452.h: 4001: struct {
[; ;pic18f452.h: 4002: unsigned :2;
[; ;pic18f452.h: 4003: unsigned NOT_DONE :1;
[; ;pic18f452.h: 4004: };
[; ;pic18f452.h: 4005: struct {
[; ;pic18f452.h: 4006: unsigned :2;
[; ;pic18f452.h: 4007: unsigned nDONE :1;
[; ;pic18f452.h: 4008: };
[; ;pic18f452.h: 4009: struct {
[; ;pic18f452.h: 4010: unsigned :2;
[; ;pic18f452.h: 4011: unsigned DONE :1;
[; ;pic18f452.h: 4012: };
[; ;pic18f452.h: 4013: struct {
[; ;pic18f452.h: 4014: unsigned :2;
[; ;pic18f452.h: 4015: unsigned GO_DONE :1;
[; ;pic18f452.h: 4016: };
[; ;pic18f452.h: 4017: struct {
[; ;pic18f452.h: 4018: unsigned :7;
[; ;pic18f452.h: 4019: unsigned ADCAL :1;
[; ;pic18f452.h: 4020: };
[; ;pic18f452.h: 4021: struct {
[; ;pic18f452.h: 4022: unsigned :2;
[; ;pic18f452.h: 4023: unsigned GODONE :1;
[; ;pic18f452.h: 4024: };
[; ;pic18f452.h: 4025: } ADCON0bits_t;
[; ;pic18f452.h: 4026: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f452.h: 4115: extern volatile unsigned short ADRES @ 0xFC3;
"4117
[; ;pic18f452.h: 4117: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f452.h: 4121: extern volatile unsigned char ADRESL @ 0xFC3;
"4123
[; ;pic18f452.h: 4123: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f452.h: 4127: extern volatile unsigned char ADRESH @ 0xFC4;
"4129
[; ;pic18f452.h: 4129: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f452.h: 4133: extern volatile unsigned char SSPCON2 @ 0xFC5;
"4135
[; ;pic18f452.h: 4135: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f452.h: 4138: typedef union {
[; ;pic18f452.h: 4139: struct {
[; ;pic18f452.h: 4140: unsigned SEN :1;
[; ;pic18f452.h: 4141: unsigned RSEN :1;
[; ;pic18f452.h: 4142: unsigned PEN :1;
[; ;pic18f452.h: 4143: unsigned RCEN :1;
[; ;pic18f452.h: 4144: unsigned ACKEN :1;
[; ;pic18f452.h: 4145: unsigned ACKDT :1;
[; ;pic18f452.h: 4146: unsigned ACKSTAT :1;
[; ;pic18f452.h: 4147: unsigned GCEN :1;
[; ;pic18f452.h: 4148: };
[; ;pic18f452.h: 4149: } SSPCON2bits_t;
[; ;pic18f452.h: 4150: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f452.h: 4194: extern volatile unsigned char SSPCON1 @ 0xFC6;
"4196
[; ;pic18f452.h: 4196: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f452.h: 4199: typedef union {
[; ;pic18f452.h: 4200: struct {
[; ;pic18f452.h: 4201: unsigned SSPM :4;
[; ;pic18f452.h: 4202: unsigned CKP :1;
[; ;pic18f452.h: 4203: unsigned SSPEN :1;
[; ;pic18f452.h: 4204: unsigned SSPOV :1;
[; ;pic18f452.h: 4205: unsigned WCOL :1;
[; ;pic18f452.h: 4206: };
[; ;pic18f452.h: 4207: struct {
[; ;pic18f452.h: 4208: unsigned SSPM0 :1;
[; ;pic18f452.h: 4209: unsigned SSPM1 :1;
[; ;pic18f452.h: 4210: unsigned SSPM2 :1;
[; ;pic18f452.h: 4211: unsigned SSPM3 :1;
[; ;pic18f452.h: 4212: };
[; ;pic18f452.h: 4213: } SSPCON1bits_t;
[; ;pic18f452.h: 4214: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f452.h: 4263: extern volatile unsigned char SSPSTAT @ 0xFC7;
"4265
[; ;pic18f452.h: 4265: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f452.h: 4268: typedef union {
[; ;pic18f452.h: 4269: struct {
[; ;pic18f452.h: 4270: unsigned :2;
[; ;pic18f452.h: 4271: unsigned R_NOT_W :1;
[; ;pic18f452.h: 4272: };
[; ;pic18f452.h: 4273: struct {
[; ;pic18f452.h: 4274: unsigned :5;
[; ;pic18f452.h: 4275: unsigned D_NOT_A :1;
[; ;pic18f452.h: 4276: };
[; ;pic18f452.h: 4277: struct {
[; ;pic18f452.h: 4278: unsigned BF :1;
[; ;pic18f452.h: 4279: unsigned UA :1;
[; ;pic18f452.h: 4280: unsigned R_nW :1;
[; ;pic18f452.h: 4281: unsigned S :1;
[; ;pic18f452.h: 4282: unsigned P :1;
[; ;pic18f452.h: 4283: unsigned D_nA :1;
[; ;pic18f452.h: 4284: unsigned CKE :1;
[; ;pic18f452.h: 4285: unsigned SMP :1;
[; ;pic18f452.h: 4286: };
[; ;pic18f452.h: 4287: struct {
[; ;pic18f452.h: 4288: unsigned :2;
[; ;pic18f452.h: 4289: unsigned R_NOT_W :1;
[; ;pic18f452.h: 4290: };
[; ;pic18f452.h: 4291: struct {
[; ;pic18f452.h: 4292: unsigned :5;
[; ;pic18f452.h: 4293: unsigned D_NOT_A :1;
[; ;pic18f452.h: 4294: };
[; ;pic18f452.h: 4295: struct {
[; ;pic18f452.h: 4296: unsigned :2;
[; ;pic18f452.h: 4297: unsigned I2C_READ :1;
[; ;pic18f452.h: 4298: unsigned I2C_START :1;
[; ;pic18f452.h: 4299: unsigned I2C_STOP :1;
[; ;pic18f452.h: 4300: unsigned I2C_DATA :1;
[; ;pic18f452.h: 4301: };
[; ;pic18f452.h: 4302: struct {
[; ;pic18f452.h: 4303: unsigned :2;
[; ;pic18f452.h: 4304: unsigned R :1;
[; ;pic18f452.h: 4305: unsigned :2;
[; ;pic18f452.h: 4306: unsigned D :1;
[; ;pic18f452.h: 4307: };
[; ;pic18f452.h: 4308: struct {
[; ;pic18f452.h: 4309: unsigned :2;
[; ;pic18f452.h: 4310: unsigned READ_WRITE :1;
[; ;pic18f452.h: 4311: unsigned :2;
[; ;pic18f452.h: 4312: unsigned DATA_ADDRESS :1;
[; ;pic18f452.h: 4313: };
[; ;pic18f452.h: 4314: struct {
[; ;pic18f452.h: 4315: unsigned :2;
[; ;pic18f452.h: 4316: unsigned NOT_WRITE :1;
[; ;pic18f452.h: 4317: };
[; ;pic18f452.h: 4318: struct {
[; ;pic18f452.h: 4319: unsigned :5;
[; ;pic18f452.h: 4320: unsigned NOT_ADDRESS :1;
[; ;pic18f452.h: 4321: };
[; ;pic18f452.h: 4322: struct {
[; ;pic18f452.h: 4323: unsigned :2;
[; ;pic18f452.h: 4324: unsigned nWRITE :1;
[; ;pic18f452.h: 4325: unsigned :2;
[; ;pic18f452.h: 4326: unsigned nADDRESS :1;
[; ;pic18f452.h: 4327: };
[; ;pic18f452.h: 4328: struct {
[; ;pic18f452.h: 4329: unsigned :2;
[; ;pic18f452.h: 4330: unsigned nW :1;
[; ;pic18f452.h: 4331: unsigned :2;
[; ;pic18f452.h: 4332: unsigned nA :1;
[; ;pic18f452.h: 4333: };
[; ;pic18f452.h: 4334: struct {
[; ;pic18f452.h: 4335: unsigned :2;
[; ;pic18f452.h: 4336: unsigned R_W :1;
[; ;pic18f452.h: 4337: unsigned :2;
[; ;pic18f452.h: 4338: unsigned D_A :1;
[; ;pic18f452.h: 4339: };
[; ;pic18f452.h: 4340: struct {
[; ;pic18f452.h: 4341: unsigned :5;
[; ;pic18f452.h: 4342: unsigned I2C_DAT :1;
[; ;pic18f452.h: 4343: };
[; ;pic18f452.h: 4344: struct {
[; ;pic18f452.h: 4345: unsigned :5;
[; ;pic18f452.h: 4346: unsigned DA :1;
[; ;pic18f452.h: 4347: };
[; ;pic18f452.h: 4348: struct {
[; ;pic18f452.h: 4349: unsigned :2;
[; ;pic18f452.h: 4350: unsigned RW :1;
[; ;pic18f452.h: 4351: };
[; ;pic18f452.h: 4352: struct {
[; ;pic18f452.h: 4353: unsigned :3;
[; ;pic18f452.h: 4354: unsigned START :1;
[; ;pic18f452.h: 4355: };
[; ;pic18f452.h: 4356: struct {
[; ;pic18f452.h: 4357: unsigned :4;
[; ;pic18f452.h: 4358: unsigned STOP :1;
[; ;pic18f452.h: 4359: };
[; ;pic18f452.h: 4360: struct {
[; ;pic18f452.h: 4361: unsigned :2;
[; ;pic18f452.h: 4362: unsigned NOT_W :1;
[; ;pic18f452.h: 4363: };
[; ;pic18f452.h: 4364: struct {
[; ;pic18f452.h: 4365: unsigned :5;
[; ;pic18f452.h: 4366: unsigned NOT_A :1;
[; ;pic18f452.h: 4367: };
[; ;pic18f452.h: 4368: } SSPSTATbits_t;
[; ;pic18f452.h: 4369: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f452.h: 4538: extern volatile unsigned char SSPADD @ 0xFC8;
"4540
[; ;pic18f452.h: 4540: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f452.h: 4544: extern volatile unsigned char SSPBUF @ 0xFC9;
"4546
[; ;pic18f452.h: 4546: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f452.h: 4550: extern volatile unsigned char T2CON @ 0xFCA;
"4552
[; ;pic18f452.h: 4552: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f452.h: 4555: typedef union {
[; ;pic18f452.h: 4556: struct {
[; ;pic18f452.h: 4557: unsigned T2CKPS :2;
[; ;pic18f452.h: 4558: unsigned TMR2ON :1;
[; ;pic18f452.h: 4559: unsigned TOUTPS :4;
[; ;pic18f452.h: 4560: };
[; ;pic18f452.h: 4561: struct {
[; ;pic18f452.h: 4562: unsigned T2CKPS0 :1;
[; ;pic18f452.h: 4563: unsigned T2CKPS1 :1;
[; ;pic18f452.h: 4564: unsigned :1;
[; ;pic18f452.h: 4565: unsigned TOUTPS0 :1;
[; ;pic18f452.h: 4566: unsigned TOUTPS1 :1;
[; ;pic18f452.h: 4567: unsigned TOUTPS2 :1;
[; ;pic18f452.h: 4568: unsigned TOUTPS3 :1;
[; ;pic18f452.h: 4569: };
[; ;pic18f452.h: 4570: } T2CONbits_t;
[; ;pic18f452.h: 4571: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f452.h: 4620: extern volatile unsigned char PR2 @ 0xFCB;
"4622
[; ;pic18f452.h: 4622: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f452.h: 4625: extern volatile unsigned char MEMCON @ 0xFCB;
"4627
[; ;pic18f452.h: 4627: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f452.h: 4631: extern volatile unsigned char TMR2 @ 0xFCC;
"4633
[; ;pic18f452.h: 4633: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f452.h: 4637: extern volatile unsigned char T1CON @ 0xFCD;
"4639
[; ;pic18f452.h: 4639: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f452.h: 4642: typedef union {
[; ;pic18f452.h: 4643: struct {
[; ;pic18f452.h: 4644: unsigned :2;
[; ;pic18f452.h: 4645: unsigned NOT_T1SYNC :1;
[; ;pic18f452.h: 4646: };
[; ;pic18f452.h: 4647: struct {
[; ;pic18f452.h: 4648: unsigned TMR1ON :1;
[; ;pic18f452.h: 4649: unsigned TMR1CS :1;
[; ;pic18f452.h: 4650: unsigned nT1SYNC :1;
[; ;pic18f452.h: 4651: unsigned T1OSCEN :1;
[; ;pic18f452.h: 4652: unsigned T1CKPS :2;
[; ;pic18f452.h: 4653: unsigned :1;
[; ;pic18f452.h: 4654: unsigned RD16 :1;
[; ;pic18f452.h: 4655: };
[; ;pic18f452.h: 4656: struct {
[; ;pic18f452.h: 4657: unsigned :2;
[; ;pic18f452.h: 4658: unsigned T1SYNC :1;
[; ;pic18f452.h: 4659: unsigned :1;
[; ;pic18f452.h: 4660: unsigned T1CKPS0 :1;
[; ;pic18f452.h: 4661: unsigned T1CKPS1 :1;
[; ;pic18f452.h: 4662: };
[; ;pic18f452.h: 4663: struct {
[; ;pic18f452.h: 4664: unsigned :2;
[; ;pic18f452.h: 4665: unsigned T1INSYNC :1;
[; ;pic18f452.h: 4666: };
[; ;pic18f452.h: 4667: struct {
[; ;pic18f452.h: 4668: unsigned :3;
[; ;pic18f452.h: 4669: unsigned SOSCEN :1;
[; ;pic18f452.h: 4670: };
[; ;pic18f452.h: 4671: struct {
[; ;pic18f452.h: 4672: unsigned :7;
[; ;pic18f452.h: 4673: unsigned T1RD16 :1;
[; ;pic18f452.h: 4674: };
[; ;pic18f452.h: 4675: } T1CONbits_t;
[; ;pic18f452.h: 4676: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f452.h: 4745: extern volatile unsigned short TMR1 @ 0xFCE;
"4747
[; ;pic18f452.h: 4747: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f452.h: 4751: extern volatile unsigned char TMR1L @ 0xFCE;
"4753
[; ;pic18f452.h: 4753: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f452.h: 4757: extern volatile unsigned char TMR1H @ 0xFCF;
"4759
[; ;pic18f452.h: 4759: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f452.h: 4763: extern volatile unsigned char RCON @ 0xFD0;
"4765
[; ;pic18f452.h: 4765: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f452.h: 4768: typedef union {
[; ;pic18f452.h: 4769: struct {
[; ;pic18f452.h: 4770: unsigned NOT_BOR :1;
[; ;pic18f452.h: 4771: };
[; ;pic18f452.h: 4772: struct {
[; ;pic18f452.h: 4773: unsigned :1;
[; ;pic18f452.h: 4774: unsigned NOT_POR :1;
[; ;pic18f452.h: 4775: };
[; ;pic18f452.h: 4776: struct {
[; ;pic18f452.h: 4777: unsigned :2;
[; ;pic18f452.h: 4778: unsigned NOT_PD :1;
[; ;pic18f452.h: 4779: };
[; ;pic18f452.h: 4780: struct {
[; ;pic18f452.h: 4781: unsigned :3;
[; ;pic18f452.h: 4782: unsigned NOT_TO :1;
[; ;pic18f452.h: 4783: };
[; ;pic18f452.h: 4784: struct {
[; ;pic18f452.h: 4785: unsigned :4;
[; ;pic18f452.h: 4786: unsigned NOT_RI :1;
[; ;pic18f452.h: 4787: };
[; ;pic18f452.h: 4788: struct {
[; ;pic18f452.h: 4789: unsigned nBOR :1;
[; ;pic18f452.h: 4790: unsigned nPOR :1;
[; ;pic18f452.h: 4791: unsigned nPD :1;
[; ;pic18f452.h: 4792: unsigned nTO :1;
[; ;pic18f452.h: 4793: unsigned nRI :1;
[; ;pic18f452.h: 4794: unsigned :2;
[; ;pic18f452.h: 4795: unsigned IPEN :1;
[; ;pic18f452.h: 4796: };
[; ;pic18f452.h: 4797: struct {
[; ;pic18f452.h: 4798: unsigned :7;
[; ;pic18f452.h: 4799: unsigned NOT_IPEN :1;
[; ;pic18f452.h: 4800: };
[; ;pic18f452.h: 4801: struct {
[; ;pic18f452.h: 4802: unsigned BOR :1;
[; ;pic18f452.h: 4803: unsigned POR :1;
[; ;pic18f452.h: 4804: unsigned PD :1;
[; ;pic18f452.h: 4805: unsigned TO :1;
[; ;pic18f452.h: 4806: unsigned RI :1;
[; ;pic18f452.h: 4807: unsigned :2;
[; ;pic18f452.h: 4808: unsigned nIPEN :1;
[; ;pic18f452.h: 4809: };
[; ;pic18f452.h: 4810: } RCONbits_t;
[; ;pic18f452.h: 4811: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f452.h: 4905: extern volatile unsigned char WDTCON @ 0xFD1;
"4907
[; ;pic18f452.h: 4907: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f452.h: 4910: typedef union {
[; ;pic18f452.h: 4911: struct {
[; ;pic18f452.h: 4912: unsigned SWDTEN :1;
[; ;pic18f452.h: 4913: };
[; ;pic18f452.h: 4914: struct {
[; ;pic18f452.h: 4915: unsigned SWDTE :1;
[; ;pic18f452.h: 4916: };
[; ;pic18f452.h: 4917: } WDTCONbits_t;
[; ;pic18f452.h: 4918: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f452.h: 4932: extern volatile unsigned char LVDCON @ 0xFD2;
"4934
[; ;pic18f452.h: 4934: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f452.h: 4937: typedef union {
[; ;pic18f452.h: 4938: struct {
[; ;pic18f452.h: 4939: unsigned LVDL :4;
[; ;pic18f452.h: 4940: unsigned LVDEN :1;
[; ;pic18f452.h: 4941: unsigned IRVST :1;
[; ;pic18f452.h: 4942: };
[; ;pic18f452.h: 4943: struct {
[; ;pic18f452.h: 4944: unsigned LVDL0 :1;
[; ;pic18f452.h: 4945: unsigned LVDL1 :1;
[; ;pic18f452.h: 4946: unsigned LVDL2 :1;
[; ;pic18f452.h: 4947: unsigned LVDL3 :1;
[; ;pic18f452.h: 4948: };
[; ;pic18f452.h: 4949: } LVDCONbits_t;
[; ;pic18f452.h: 4950: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f452.h: 4989: extern volatile unsigned char OSCCON @ 0xFD3;
"4991
[; ;pic18f452.h: 4991: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f452.h: 4994: typedef union {
[; ;pic18f452.h: 4995: struct {
[; ;pic18f452.h: 4996: unsigned SCS :1;
[; ;pic18f452.h: 4997: };
[; ;pic18f452.h: 4998: } OSCCONbits_t;
[; ;pic18f452.h: 4999: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f452.h: 5008: extern volatile unsigned char T0CON @ 0xFD5;
"5010
[; ;pic18f452.h: 5010: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f452.h: 5013: typedef union {
[; ;pic18f452.h: 5014: struct {
[; ;pic18f452.h: 5015: unsigned T0PS :3;
[; ;pic18f452.h: 5016: unsigned PSA :1;
[; ;pic18f452.h: 5017: unsigned T0SE :1;
[; ;pic18f452.h: 5018: unsigned T0CS :1;
[; ;pic18f452.h: 5019: unsigned T08BIT :1;
[; ;pic18f452.h: 5020: unsigned TMR0ON :1;
[; ;pic18f452.h: 5021: };
[; ;pic18f452.h: 5022: struct {
[; ;pic18f452.h: 5023: unsigned T0PS0 :1;
[; ;pic18f452.h: 5024: unsigned T0PS1 :1;
[; ;pic18f452.h: 5025: unsigned T0PS2 :1;
[; ;pic18f452.h: 5026: };
[; ;pic18f452.h: 5027: } T0CONbits_t;
[; ;pic18f452.h: 5028: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f452.h: 5077: extern volatile unsigned short TMR0 @ 0xFD6;
"5079
[; ;pic18f452.h: 5079: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f452.h: 5083: extern volatile unsigned char TMR0L @ 0xFD6;
"5085
[; ;pic18f452.h: 5085: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f452.h: 5089: extern volatile unsigned char TMR0H @ 0xFD7;
"5091
[; ;pic18f452.h: 5091: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f452.h: 5095: extern volatile unsigned char STATUS @ 0xFD8;
"5097
[; ;pic18f452.h: 5097: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f452.h: 5100: typedef union {
[; ;pic18f452.h: 5101: struct {
[; ;pic18f452.h: 5102: unsigned C :1;
[; ;pic18f452.h: 5103: unsigned DC :1;
[; ;pic18f452.h: 5104: unsigned Z :1;
[; ;pic18f452.h: 5105: unsigned OV :1;
[; ;pic18f452.h: 5106: unsigned N :1;
[; ;pic18f452.h: 5107: };
[; ;pic18f452.h: 5108: struct {
[; ;pic18f452.h: 5109: unsigned CARRY :1;
[; ;pic18f452.h: 5110: };
[; ;pic18f452.h: 5111: struct {
[; ;pic18f452.h: 5112: unsigned :4;
[; ;pic18f452.h: 5113: unsigned NEGATIVE :1;
[; ;pic18f452.h: 5114: };
[; ;pic18f452.h: 5115: struct {
[; ;pic18f452.h: 5116: unsigned :3;
[; ;pic18f452.h: 5117: unsigned OVERFLOW :1;
[; ;pic18f452.h: 5118: };
[; ;pic18f452.h: 5119: struct {
[; ;pic18f452.h: 5120: unsigned :2;
[; ;pic18f452.h: 5121: unsigned ZERO :1;
[; ;pic18f452.h: 5122: };
[; ;pic18f452.h: 5123: } STATUSbits_t;
[; ;pic18f452.h: 5124: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f452.h: 5173: extern volatile unsigned short FSR2 @ 0xFD9;
"5175
[; ;pic18f452.h: 5175: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f452.h: 5179: extern volatile unsigned char FSR2L @ 0xFD9;
"5181
[; ;pic18f452.h: 5181: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f452.h: 5185: extern volatile unsigned char FSR2H @ 0xFDA;
"5187
[; ;pic18f452.h: 5187: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f452.h: 5191: extern volatile unsigned char PLUSW2 @ 0xFDB;
"5193
[; ;pic18f452.h: 5193: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f452.h: 5197: extern volatile unsigned char PREINC2 @ 0xFDC;
"5199
[; ;pic18f452.h: 5199: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f452.h: 5203: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"5205
[; ;pic18f452.h: 5205: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f452.h: 5209: extern volatile unsigned char POSTINC2 @ 0xFDE;
"5211
[; ;pic18f452.h: 5211: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f452.h: 5215: extern volatile unsigned char INDF2 @ 0xFDF;
"5217
[; ;pic18f452.h: 5217: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f452.h: 5221: extern volatile unsigned char BSR @ 0xFE0;
"5223
[; ;pic18f452.h: 5223: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f452.h: 5227: extern volatile unsigned short FSR1 @ 0xFE1;
"5229
[; ;pic18f452.h: 5229: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f452.h: 5233: extern volatile unsigned char FSR1L @ 0xFE1;
"5235
[; ;pic18f452.h: 5235: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f452.h: 5239: extern volatile unsigned char FSR1H @ 0xFE2;
"5241
[; ;pic18f452.h: 5241: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f452.h: 5245: extern volatile unsigned char PLUSW1 @ 0xFE3;
"5247
[; ;pic18f452.h: 5247: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f452.h: 5251: extern volatile unsigned char PREINC1 @ 0xFE4;
"5253
[; ;pic18f452.h: 5253: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f452.h: 5257: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"5259
[; ;pic18f452.h: 5259: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f452.h: 5263: extern volatile unsigned char POSTINC1 @ 0xFE6;
"5265
[; ;pic18f452.h: 5265: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f452.h: 5269: extern volatile unsigned char INDF1 @ 0xFE7;
"5271
[; ;pic18f452.h: 5271: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f452.h: 5275: extern volatile unsigned char WREG @ 0xFE8;
"5277
[; ;pic18f452.h: 5277: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f452.h: 5286: extern volatile unsigned short FSR0 @ 0xFE9;
"5288
[; ;pic18f452.h: 5288: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f452.h: 5292: extern volatile unsigned char FSR0L @ 0xFE9;
"5294
[; ;pic18f452.h: 5294: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f452.h: 5298: extern volatile unsigned char FSR0H @ 0xFEA;
"5300
[; ;pic18f452.h: 5300: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f452.h: 5304: extern volatile unsigned char PLUSW0 @ 0xFEB;
"5306
[; ;pic18f452.h: 5306: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f452.h: 5310: extern volatile unsigned char PREINC0 @ 0xFEC;
"5312
[; ;pic18f452.h: 5312: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f452.h: 5316: extern volatile unsigned char POSTDEC0 @ 0xFED;
"5318
[; ;pic18f452.h: 5318: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f452.h: 5322: extern volatile unsigned char POSTINC0 @ 0xFEE;
"5324
[; ;pic18f452.h: 5324: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f452.h: 5328: extern volatile unsigned char INDF0 @ 0xFEF;
"5330
[; ;pic18f452.h: 5330: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f452.h: 5334: extern volatile unsigned char INTCON3 @ 0xFF0;
"5336
[; ;pic18f452.h: 5336: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f452.h: 5339: typedef union {
[; ;pic18f452.h: 5340: struct {
[; ;pic18f452.h: 5341: unsigned INT1IF :1;
[; ;pic18f452.h: 5342: unsigned INT2IF :1;
[; ;pic18f452.h: 5343: unsigned :1;
[; ;pic18f452.h: 5344: unsigned INT1IE :1;
[; ;pic18f452.h: 5345: unsigned INT2IE :1;
[; ;pic18f452.h: 5346: unsigned :1;
[; ;pic18f452.h: 5347: unsigned INT1IP :1;
[; ;pic18f452.h: 5348: unsigned INT2IP :1;
[; ;pic18f452.h: 5349: };
[; ;pic18f452.h: 5350: struct {
[; ;pic18f452.h: 5351: unsigned INT1F :1;
[; ;pic18f452.h: 5352: unsigned INT2F :1;
[; ;pic18f452.h: 5353: unsigned :1;
[; ;pic18f452.h: 5354: unsigned INT1E :1;
[; ;pic18f452.h: 5355: unsigned INT2E :1;
[; ;pic18f452.h: 5356: unsigned :1;
[; ;pic18f452.h: 5357: unsigned INT1P :1;
[; ;pic18f452.h: 5358: unsigned INT2P :1;
[; ;pic18f452.h: 5359: };
[; ;pic18f452.h: 5360: } INTCON3bits_t;
[; ;pic18f452.h: 5361: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f452.h: 5425: extern volatile unsigned char INTCON2 @ 0xFF1;
"5427
[; ;pic18f452.h: 5427: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f452.h: 5430: typedef union {
[; ;pic18f452.h: 5431: struct {
[; ;pic18f452.h: 5432: unsigned :7;
[; ;pic18f452.h: 5433: unsigned NOT_RBPU :1;
[; ;pic18f452.h: 5434: };
[; ;pic18f452.h: 5435: struct {
[; ;pic18f452.h: 5436: unsigned RBIP :1;
[; ;pic18f452.h: 5437: unsigned :1;
[; ;pic18f452.h: 5438: unsigned TMR0IP :1;
[; ;pic18f452.h: 5439: unsigned :1;
[; ;pic18f452.h: 5440: unsigned INTEDG2 :1;
[; ;pic18f452.h: 5441: unsigned INTEDG1 :1;
[; ;pic18f452.h: 5442: unsigned INTEDG0 :1;
[; ;pic18f452.h: 5443: unsigned nRBPU :1;
[; ;pic18f452.h: 5444: };
[; ;pic18f452.h: 5445: struct {
[; ;pic18f452.h: 5446: unsigned :2;
[; ;pic18f452.h: 5447: unsigned T0IP :1;
[; ;pic18f452.h: 5448: unsigned :4;
[; ;pic18f452.h: 5449: unsigned RBPU :1;
[; ;pic18f452.h: 5450: };
[; ;pic18f452.h: 5451: } INTCON2bits_t;
[; ;pic18f452.h: 5452: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f452.h: 5501: extern volatile unsigned char INTCON @ 0xFF2;
"5503
[; ;pic18f452.h: 5503: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f452.h: 5506: extern volatile unsigned char INTCON1 @ 0xFF2;
"5508
[; ;pic18f452.h: 5508: asm("INTCON1 equ 0FF2h");
[; <" INTCON1 equ 0FF2h ;# ">
[; ;pic18f452.h: 5511: typedef union {
[; ;pic18f452.h: 5512: struct {
[; ;pic18f452.h: 5513: unsigned RBIF :1;
[; ;pic18f452.h: 5514: unsigned INT0IF :1;
[; ;pic18f452.h: 5515: unsigned TMR0IF :1;
[; ;pic18f452.h: 5516: unsigned RBIE :1;
[; ;pic18f452.h: 5517: unsigned INT0IE :1;
[; ;pic18f452.h: 5518: unsigned TMR0IE :1;
[; ;pic18f452.h: 5519: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 5520: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 5521: };
[; ;pic18f452.h: 5522: struct {
[; ;pic18f452.h: 5523: unsigned RBIF :1;
[; ;pic18f452.h: 5524: unsigned INT0IF :1;
[; ;pic18f452.h: 5525: unsigned TMR0IF :1;
[; ;pic18f452.h: 5526: unsigned RBIE :1;
[; ;pic18f452.h: 5527: unsigned INT0IE :1;
[; ;pic18f452.h: 5528: unsigned TMR0IE :1;
[; ;pic18f452.h: 5529: unsigned PEIE :1;
[; ;pic18f452.h: 5530: unsigned GIE :1;
[; ;pic18f452.h: 5531: };
[; ;pic18f452.h: 5532: struct {
[; ;pic18f452.h: 5533: unsigned RBIF :1;
[; ;pic18f452.h: 5534: unsigned INT0IF :1;
[; ;pic18f452.h: 5535: unsigned TMR0IF :1;
[; ;pic18f452.h: 5536: unsigned RBIE :1;
[; ;pic18f452.h: 5537: unsigned INT0IE :1;
[; ;pic18f452.h: 5538: unsigned TMR0IE :1;
[; ;pic18f452.h: 5539: unsigned GIEL :1;
[; ;pic18f452.h: 5540: unsigned GIEH :1;
[; ;pic18f452.h: 5541: };
[; ;pic18f452.h: 5542: struct {
[; ;pic18f452.h: 5543: unsigned :1;
[; ;pic18f452.h: 5544: unsigned INT0F :1;
[; ;pic18f452.h: 5545: unsigned T0IF :1;
[; ;pic18f452.h: 5546: unsigned :1;
[; ;pic18f452.h: 5547: unsigned INT0E :1;
[; ;pic18f452.h: 5548: unsigned T0IE :1;
[; ;pic18f452.h: 5549: unsigned PEIE :1;
[; ;pic18f452.h: 5550: unsigned GIE :1;
[; ;pic18f452.h: 5551: };
[; ;pic18f452.h: 5552: struct {
[; ;pic18f452.h: 5553: unsigned :6;
[; ;pic18f452.h: 5554: unsigned GIEL :1;
[; ;pic18f452.h: 5555: unsigned GIEH :1;
[; ;pic18f452.h: 5556: };
[; ;pic18f452.h: 5557: } INTCONbits_t;
[; ;pic18f452.h: 5558: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f452.h: 5641: typedef union {
[; ;pic18f452.h: 5642: struct {
[; ;pic18f452.h: 5643: unsigned RBIF :1;
[; ;pic18f452.h: 5644: unsigned INT0IF :1;
[; ;pic18f452.h: 5645: unsigned TMR0IF :1;
[; ;pic18f452.h: 5646: unsigned RBIE :1;
[; ;pic18f452.h: 5647: unsigned INT0IE :1;
[; ;pic18f452.h: 5648: unsigned TMR0IE :1;
[; ;pic18f452.h: 5649: unsigned PEIE_GIEL :1;
[; ;pic18f452.h: 5650: unsigned GIE_GIEH :1;
[; ;pic18f452.h: 5651: };
[; ;pic18f452.h: 5652: struct {
[; ;pic18f452.h: 5653: unsigned RBIF :1;
[; ;pic18f452.h: 5654: unsigned INT0IF :1;
[; ;pic18f452.h: 5655: unsigned TMR0IF :1;
[; ;pic18f452.h: 5656: unsigned RBIE :1;
[; ;pic18f452.h: 5657: unsigned INT0IE :1;
[; ;pic18f452.h: 5658: unsigned TMR0IE :1;
[; ;pic18f452.h: 5659: unsigned PEIE :1;
[; ;pic18f452.h: 5660: unsigned GIE :1;
[; ;pic18f452.h: 5661: };
[; ;pic18f452.h: 5662: struct {
[; ;pic18f452.h: 5663: unsigned RBIF :1;
[; ;pic18f452.h: 5664: unsigned INT0IF :1;
[; ;pic18f452.h: 5665: unsigned TMR0IF :1;
[; ;pic18f452.h: 5666: unsigned RBIE :1;
[; ;pic18f452.h: 5667: unsigned INT0IE :1;
[; ;pic18f452.h: 5668: unsigned TMR0IE :1;
[; ;pic18f452.h: 5669: unsigned GIEL :1;
[; ;pic18f452.h: 5670: unsigned GIEH :1;
[; ;pic18f452.h: 5671: };
[; ;pic18f452.h: 5672: struct {
[; ;pic18f452.h: 5673: unsigned :1;
[; ;pic18f452.h: 5674: unsigned INT0F :1;
[; ;pic18f452.h: 5675: unsigned T0IF :1;
[; ;pic18f452.h: 5676: unsigned :1;
[; ;pic18f452.h: 5677: unsigned INT0E :1;
[; ;pic18f452.h: 5678: unsigned T0IE :1;
[; ;pic18f452.h: 5679: unsigned PEIE :1;
[; ;pic18f452.h: 5680: unsigned GIE :1;
[; ;pic18f452.h: 5681: };
[; ;pic18f452.h: 5682: struct {
[; ;pic18f452.h: 5683: unsigned :6;
[; ;pic18f452.h: 5684: unsigned GIEL :1;
[; ;pic18f452.h: 5685: unsigned GIEH :1;
[; ;pic18f452.h: 5686: };
[; ;pic18f452.h: 5687: } INTCON1bits_t;
[; ;pic18f452.h: 5688: extern volatile INTCON1bits_t INTCON1bits @ 0xFF2;
[; ;pic18f452.h: 5772: extern volatile unsigned short PROD @ 0xFF3;
"5774
[; ;pic18f452.h: 5774: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f452.h: 5778: extern volatile unsigned char PRODL @ 0xFF3;
"5780
[; ;pic18f452.h: 5780: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f452.h: 5784: extern volatile unsigned char PRODH @ 0xFF4;
"5786
[; ;pic18f452.h: 5786: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f452.h: 5790: extern volatile unsigned char TABLAT @ 0xFF5;
"5792
[; ;pic18f452.h: 5792: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f452.h: 5797: extern volatile unsigned short long TBLPTR @ 0xFF6;
"5800
[; ;pic18f452.h: 5800: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f452.h: 5804: extern volatile unsigned char TBLPTRL @ 0xFF6;
"5806
[; ;pic18f452.h: 5806: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f452.h: 5810: extern volatile unsigned char TBLPTRH @ 0xFF7;
"5812
[; ;pic18f452.h: 5812: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f452.h: 5816: extern volatile unsigned char TBLPTRU @ 0xFF8;
"5818
[; ;pic18f452.h: 5818: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f452.h: 5823: extern volatile unsigned short long PCLAT @ 0xFF9;
"5826
[; ;pic18f452.h: 5826: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f452.h: 5830: extern volatile unsigned short long PC @ 0xFF9;
"5833
[; ;pic18f452.h: 5833: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f452.h: 5837: extern volatile unsigned char PCL @ 0xFF9;
"5839
[; ;pic18f452.h: 5839: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f452.h: 5843: extern volatile unsigned char PCLATH @ 0xFFA;
"5845
[; ;pic18f452.h: 5845: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f452.h: 5849: extern volatile unsigned char PCLATU @ 0xFFB;
"5851
[; ;pic18f452.h: 5851: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f452.h: 5855: extern volatile unsigned char STKPTR @ 0xFFC;
"5857
[; ;pic18f452.h: 5857: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f452.h: 5860: typedef union {
[; ;pic18f452.h: 5861: struct {
[; ;pic18f452.h: 5862: unsigned STKPTR :5;
[; ;pic18f452.h: 5863: unsigned :1;
[; ;pic18f452.h: 5864: unsigned STKUNF :1;
[; ;pic18f452.h: 5865: unsigned STKFUL :1;
[; ;pic18f452.h: 5866: };
[; ;pic18f452.h: 5867: struct {
[; ;pic18f452.h: 5868: unsigned STKPTR0 :1;
[; ;pic18f452.h: 5869: unsigned STKPTR1 :1;
[; ;pic18f452.h: 5870: unsigned STKPTR2 :1;
[; ;pic18f452.h: 5871: unsigned STKPTR3 :1;
[; ;pic18f452.h: 5872: unsigned STKPTR4 :1;
[; ;pic18f452.h: 5873: unsigned :2;
[; ;pic18f452.h: 5874: unsigned STKOVF :1;
[; ;pic18f452.h: 5875: };
[; ;pic18f452.h: 5876: struct {
[; ;pic18f452.h: 5877: unsigned SP0 :1;
[; ;pic18f452.h: 5878: unsigned SP1 :1;
[; ;pic18f452.h: 5879: unsigned SP2 :1;
[; ;pic18f452.h: 5880: unsigned SP3 :1;
[; ;pic18f452.h: 5881: unsigned SP4 :1;
[; ;pic18f452.h: 5882: };
[; ;pic18f452.h: 5883: } STKPTRbits_t;
[; ;pic18f452.h: 5884: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f452.h: 5959: extern volatile unsigned short long TOS @ 0xFFD;
"5962
[; ;pic18f452.h: 5962: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f452.h: 5966: extern volatile unsigned char TOSL @ 0xFFD;
"5968
[; ;pic18f452.h: 5968: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f452.h: 5972: extern volatile unsigned char TOSH @ 0xFFE;
"5974
[; ;pic18f452.h: 5974: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f452.h: 5978: extern volatile unsigned char TOSU @ 0xFFF;
"5980
[; ;pic18f452.h: 5980: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f452.h: 5990: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f452.h: 5992: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f452.h: 5994: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f452.h: 5996: extern volatile __bit ADCAL @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f452.h: 5998: extern volatile __bit ADCS0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f452.h: 6000: extern volatile __bit ADCS1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f452.h: 6002: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f452.h: 6004: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f452.h: 6006: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f452.h: 6008: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f452.h: 6010: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f452.h: 6012: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f452.h: 6014: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f452.h: 6016: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 6018: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f452.h: 6020: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 6022: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 6024: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6026: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6028: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6030: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6032: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f452.h: 6034: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f452.h: 6036: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f452.h: 6038: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f452.h: 6040: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 6042: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f452.h: 6044: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f452.h: 6046: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f452.h: 6048: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6050: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6052: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f452.h: 6054: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f452.h: 6056: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f452.h: 6058: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f452.h: 6060: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f452.h: 6062: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f452.h: 6064: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f452.h: 6066: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f452.h: 6068: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f452.h: 6070: extern volatile __bit CCP2A @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 6072: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f452.h: 6074: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f452.h: 6076: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f452.h: 6078: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f452.h: 6080: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f452.h: 6082: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f452.h: 6084: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f452.h: 6086: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f452.h: 6088: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 6090: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f452.h: 6092: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 6094: extern volatile __bit CCP6E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f452.h: 6096: extern volatile __bit CCP7E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f452.h: 6098: extern volatile __bit CCP8E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f452.h: 6100: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f452.h: 6102: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f452.h: 6104: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f452.h: 6106: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f452.h: 6108: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f452.h: 6110: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f452.h: 6112: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 6114: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f452.h: 6116: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f452.h: 6118: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6120: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f452.h: 6122: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6124: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f452.h: 6126: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f452.h: 6128: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6130: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6132: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f452.h: 6134: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f452.h: 6136: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f452.h: 6138: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f452.h: 6140: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 6142: extern volatile __bit DCCPX @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f452.h: 6144: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6146: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6148: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6150: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6152: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6154: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f452.h: 6156: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f452.h: 6158: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f452.h: 6160: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f452.h: 6162: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f452.h: 6164: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f452.h: 6166: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f452.h: 6168: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f452.h: 6170: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 6172: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 6174: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6176: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f452.h: 6178: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6180: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6182: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6184: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6186: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6188: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6190: extern volatile __bit I2C_DATA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6192: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6194: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f452.h: 6196: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f452.h: 6198: extern volatile __bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f452.h: 6200: extern volatile __bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f452.h: 6202: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f452.h: 6204: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f452.h: 6206: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f452.h: 6208: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f452.h: 6210: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f452.h: 6212: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f452.h: 6214: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f452.h: 6216: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f452.h: 6218: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f452.h: 6220: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f452.h: 6222: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f452.h: 6224: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f452.h: 6226: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f452.h: 6228: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f452.h: 6230: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f452.h: 6232: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f452.h: 6234: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f452.h: 6236: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f452.h: 6238: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f452.h: 6240: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f452.h: 6242: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f452.h: 6244: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f452.h: 6246: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 6248: extern volatile __bit IRVST @ (((unsigned) &LVDCON)*8) + 5;
[; ;pic18f452.h: 6250: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f452.h: 6252: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f452.h: 6254: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f452.h: 6256: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f452.h: 6258: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f452.h: 6260: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f452.h: 6262: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f452.h: 6264: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f452.h: 6266: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f452.h: 6268: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f452.h: 6270: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f452.h: 6272: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f452.h: 6274: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f452.h: 6276: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f452.h: 6278: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f452.h: 6280: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f452.h: 6282: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f452.h: 6284: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f452.h: 6286: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f452.h: 6288: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f452.h: 6290: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f452.h: 6292: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f452.h: 6294: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f452.h: 6296: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f452.h: 6298: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f452.h: 6300: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f452.h: 6302: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f452.h: 6304: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f452.h: 6306: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f452.h: 6308: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f452.h: 6310: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f452.h: 6312: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f452.h: 6314: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f452.h: 6316: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f452.h: 6318: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f452.h: 6320: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f452.h: 6322: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f452.h: 6324: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f452.h: 6326: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f452.h: 6328: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f452.h: 6330: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f452.h: 6332: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f452.h: 6334: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f452.h: 6336: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f452.h: 6338: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f452.h: 6340: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f452.h: 6342: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f452.h: 6344: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f452.h: 6346: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f452.h: 6348: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f452.h: 6350: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f452.h: 6352: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f452.h: 6354: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f452.h: 6356: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f452.h: 6358: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f452.h: 6360: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f452.h: 6362: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f452.h: 6364: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f452.h: 6366: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f452.h: 6368: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f452.h: 6370: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f452.h: 6372: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f452.h: 6374: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f452.h: 6376: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f452.h: 6378: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f452.h: 6380: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f452.h: 6382: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f452.h: 6384: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f452.h: 6386: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f452.h: 6388: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f452.h: 6390: extern volatile __bit LE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic18f452.h: 6392: extern volatile __bit LE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic18f452.h: 6394: extern volatile __bit LE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic18f452.h: 6396: extern volatile __bit LE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic18f452.h: 6398: extern volatile __bit LE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic18f452.h: 6400: extern volatile __bit LVDEN @ (((unsigned) &LVDCON)*8) + 4;
[; ;pic18f452.h: 6402: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f452.h: 6404: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f452.h: 6406: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6408: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f452.h: 6410: extern volatile __bit LVDL0 @ (((unsigned) &LVDCON)*8) + 0;
[; ;pic18f452.h: 6412: extern volatile __bit LVDL1 @ (((unsigned) &LVDCON)*8) + 1;
[; ;pic18f452.h: 6414: extern volatile __bit LVDL2 @ (((unsigned) &LVDCON)*8) + 2;
[; ;pic18f452.h: 6416: extern volatile __bit LVDL3 @ (((unsigned) &LVDCON)*8) + 3;
[; ;pic18f452.h: 6418: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f452.h: 6420: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6422: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6424: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 6426: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6428: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 6430: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6432: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6434: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6436: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6438: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 6440: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6442: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6444: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 6446: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6448: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6450: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6452: extern volatile __bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f452.h: 6454: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f452.h: 6456: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6458: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f452.h: 6460: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f452.h: 6462: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6464: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6466: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f452.h: 6468: extern volatile __bit PB1E @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f452.h: 6470: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6472: extern volatile __bit PB3E @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f452.h: 6474: extern volatile __bit PC1E @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f452.h: 6476: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6478: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f452.h: 6480: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f452.h: 6482: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f452.h: 6484: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f452.h: 6486: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f452.h: 6488: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6490: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6492: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6494: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f452.h: 6496: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f452.h: 6498: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f452.h: 6500: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f452.h: 6502: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f452.h: 6504: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6506: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f452.h: 6508: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f452.h: 6510: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f452.h: 6512: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f452.h: 6514: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f452.h: 6516: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f452.h: 6518: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f452.h: 6520: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f452.h: 6522: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6524: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f452.h: 6526: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f452.h: 6528: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f452.h: 6530: extern volatile __bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f452.h: 6532: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 6534: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f452.h: 6536: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 6538: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 6540: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f452.h: 6542: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6544: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f452.h: 6546: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f452.h: 6548: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f452.h: 6550: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f452.h: 6552: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f452.h: 6554: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f452.h: 6556: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f452.h: 6558: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f452.h: 6560: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f452.h: 6562: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f452.h: 6564: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f452.h: 6566: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f452.h: 6568: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f452.h: 6570: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6572: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6574: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6576: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f452.h: 6578: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f452.h: 6580: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f452.h: 6582: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f452.h: 6584: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6586: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6588: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f452.h: 6590: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 6592: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6594: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6596: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6598: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f452.h: 6600: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f452.h: 6602: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f452.h: 6604: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f452.h: 6606: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f452.h: 6608: extern volatile __bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f452.h: 6610: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f452.h: 6612: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f452.h: 6614: extern volatile __bit __attribute__((__deprecated__)) RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f452.h: 6616: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f452.h: 6618: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f452.h: 6620: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f452.h: 6622: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f452.h: 6624: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f452.h: 6626: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f452.h: 6628: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6630: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6632: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f452.h: 6634: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6636: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f452.h: 6638: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f452.h: 6640: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic18f452.h: 6642: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic18f452.h: 6644: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic18f452.h: 6646: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f452.h: 6648: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6650: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 6652: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f452.h: 6654: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f452.h: 6656: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6658: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f452.h: 6660: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6662: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f452.h: 6664: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6666: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6668: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 6670: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6672: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f452.h: 6674: extern volatile __bit SCS @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f452.h: 6676: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6678: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f452.h: 6680: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f452.h: 6682: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f452.h: 6684: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f452.h: 6686: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f452.h: 6688: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f452.h: 6690: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f452.h: 6692: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f452.h: 6694: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f452.h: 6696: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f452.h: 6698: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f452.h: 6700: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f452.h: 6702: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f452.h: 6704: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f452.h: 6706: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f452.h: 6708: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f452.h: 6710: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f452.h: 6712: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f452.h: 6714: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f452.h: 6716: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f452.h: 6718: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f452.h: 6720: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f452.h: 6722: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f452.h: 6724: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f452.h: 6726: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f452.h: 6728: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f452.h: 6730: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f452.h: 6732: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f452.h: 6734: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f452.h: 6736: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f452.h: 6738: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f452.h: 6740: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f452.h: 6742: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f452.h: 6744: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f452.h: 6746: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f452.h: 6748: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f452.h: 6750: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f452.h: 6752: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f452.h: 6754: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f452.h: 6756: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f452.h: 6758: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f452.h: 6760: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f452.h: 6762: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f452.h: 6764: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f452.h: 6766: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f452.h: 6768: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f452.h: 6770: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f452.h: 6772: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f452.h: 6774: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f452.h: 6776: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6778: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f452.h: 6780: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f452.h: 6782: extern volatile __bit T1INSYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6784: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f452.h: 6786: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f452.h: 6788: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f452.h: 6790: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f452.h: 6792: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 6794: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f452.h: 6796: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f452.h: 6798: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f452.h: 6800: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f452.h: 6802: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f452.h: 6804: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f452.h: 6806: extern volatile __bit T3INSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6808: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f452.h: 6810: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 6812: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f452.h: 6814: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f452.h: 6816: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f452.h: 6818: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f452.h: 6820: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f452.h: 6822: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f452.h: 6824: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f452.h: 6826: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f452.h: 6828: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f452.h: 6830: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f452.h: 6832: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f452.h: 6834: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f452.h: 6836: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f452.h: 6838: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f452.h: 6840: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f452.h: 6842: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f452.h: 6844: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f452.h: 6846: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f452.h: 6848: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 6850: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f452.h: 6852: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f452.h: 6854: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f452.h: 6856: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f452.h: 6858: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f452.h: 6860: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f452.h: 6862: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f452.h: 6864: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f452.h: 6866: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f452.h: 6868: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f452.h: 6870: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f452.h: 6872: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f452.h: 6874: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f452.h: 6876: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f452.h: 6878: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f452.h: 6880: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f452.h: 6882: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f452.h: 6884: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f452.h: 6886: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f452.h: 6888: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f452.h: 6890: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f452.h: 6892: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f452.h: 6894: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f452.h: 6896: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f452.h: 6898: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f452.h: 6900: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f452.h: 6902: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f452.h: 6904: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f452.h: 6906: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f452.h: 6908: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f452.h: 6910: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f452.h: 6912: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f452.h: 6914: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f452.h: 6916: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f452.h: 6918: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f452.h: 6920: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f452.h: 6922: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f452.h: 6924: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f452.h: 6926: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f452.h: 6928: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f452.h: 6930: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f452.h: 6932: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f452.h: 6934: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f452.h: 6936: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f452.h: 6938: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6940: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6942: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 6944: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 6946: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 6948: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f452.h: 6950: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f452.h: 6952: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f452.h: 6954: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f452.h: 6956: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f452.h: 6958: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f452.h: 6960: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f452.h: 6962: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f452.h: 6964: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f452.h: 6966: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f452.h: 6968: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f452.h: 6970: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f452.h: 6972: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f452.h: 6974: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f452.h: 6976: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f452.h: 6978: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f452.h: 6980: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6982: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f452.h: 6984: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f452.h: 6986: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f452.h: 6988: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f452.h: 6990: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f452.h: 6992: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f452.h: 6994: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f452.h: 6996: extern volatile __bit nRC8 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f452.h: 6998: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f452.h: 7000: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f452.h: 7002: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f452.h: 7004: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f452.h: 7006: extern volatile __bit nTX8 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f452.h: 7008: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f452.h: 7010: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;adc.h: 2008: union ADCResult
[; ;adc.h: 2009: {
[; ;adc.h: 2010: int lr;
[; ;adc.h: 2011: char br[2];
[; ;adc.h: 2012: };
[; ;adc.h: 2014: char BusyADC (void);
[; ;adc.h: 2016: void ConvertADC (void);
[; ;adc.h: 2018: void CloseADC(void);
[; ;adc.h: 2026: int ReadADC(void);
[; ;adc.h: 2032: void OpenADC ( unsigned char ,
[; ;adc.h: 2033: unsigned char );
[; ;adc.h: 2084: void SetChanADC(unsigned char );
[; ;adc.h: 2100: void SelChanConvADC( unsigned char );
[; ;spi.h: 584: void OpenSPI( unsigned char sync_mode,
[; ;spi.h: 585: unsigned char bus_mode,
[; ;spi.h: 586: unsigned char smp_phase );
[; ;spi.h: 588: signed char WriteSPI( unsigned char data_out );
[; ;spi.h: 590: void getsSPI( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 592: void putsSPI( unsigned char *wrptr );
[; ;spi.h: 594: unsigned char ReadSPI( void );
[; ;can2510.h: 414: void CAN2510Initialize(  unsigned int configuration,
[; ;can2510.h: 415: unsigned char brp,
[; ;can2510.h: 416: unsigned char interruptFlags,
[; ;can2510.h: 417: unsigned char SPI_syncMode,
[; ;can2510.h: 418: unsigned char SPI_busMode,
[; ;can2510.h: 419: unsigned char SPI_smpPhase );
[; ;can2510.h: 421: signed char CAN2510Init(  unsigned long BufferConfig,
[; ;can2510.h: 422: unsigned long BitTimeConfig,
[; ;can2510.h: 423: unsigned char interruptEnables,
[; ;can2510.h: 424: unsigned char SPI_syncMode,
[; ;can2510.h: 425: unsigned char SPI_busMode,
[; ;can2510.h: 426: unsigned char SPI_smpPhase );
[; ;can2510.h: 428: void CAN2510Enable( void );
[; ;can2510.h: 430: void CAN2510Disable( void );
[; ;can2510.h: 432: void CAN2510Reset( void );
[; ;can2510.h: 434: void CAN2510SetMode(  unsigned char mode );
[; ;can2510.h: 436: unsigned char CAN2510ReadMode( void );
[; ;can2510.h: 438: unsigned char CAN2510ReadStatus( void );
[; ;can2510.h: 440: unsigned char CAN2510ErrorState( void );
[; ;can2510.h: 442: unsigned char CAN2510InterruptStatus( void );
[; ;can2510.h: 444: void CAN2510InterruptEnable( unsigned char interruptFlags );
[; ;can2510.h: 446: unsigned char CAN2510ByteRead(  unsigned char addr );
[; ;can2510.h: 448: void CAN2510ByteWrite(  unsigned char addr,  unsigned char value );
[; ;can2510.h: 450: void CAN2510SequentialRead(  unsigned char *DataArray,
[; ;can2510.h: 451: unsigned char CAN2510addr,
[; ;can2510.h: 452: unsigned char numbytes );
[; ;can2510.h: 454: void CAN2510SequentialWrite(  unsigned char *DataArray,
[; ;can2510.h: 455: unsigned char CAN2510addr,
[; ;can2510.h: 456: unsigned char numbytes );
[; ;can2510.h: 458: void CAN2510BitModify(  unsigned char address,
[; ;can2510.h: 459: unsigned char mask,
[; ;can2510.h: 460: unsigned char data );
[; ;can2510.h: 462: void CAN2510SetSingleMaskStd(  unsigned char maskNum,  unsigned int mask );
[; ;can2510.h: 464: void CAN2510SetSingleMaskXtd(  unsigned char maskNum,  unsigned long mask );
[; ;can2510.h: 466: void CAN2510SetSingleFilterStd(  unsigned char filterNum,  unsigned int filter );
[; ;can2510.h: 468: void CAN2510SetSingleFilterXtd(  unsigned char filterNum,  unsigned long filter );
[; ;can2510.h: 470: signed char CAN2510SetMsgFilterStd(  unsigned char bufferNum,
[; ;can2510.h: 471: unsigned int mask,
[; ;can2510.h: 472: unsigned int *filters );
[; ;can2510.h: 474: signed char CAN2510SetMsgFilterXtd(  unsigned char bufferNum,
[; ;can2510.h: 475: unsigned long mask,
[; ;can2510.h: 476: unsigned long *filters );
[; ;can2510.h: 478: signed char CAN2510WriteStd(  unsigned int msgId,
[; ;can2510.h: 479: unsigned char msgPriority,
[; ;can2510.h: 480: unsigned char numBytes,
[; ;can2510.h: 481: unsigned char *data );
[; ;can2510.h: 483: signed char CAN2510WriteXtd(  unsigned long msgId,
[; ;can2510.h: 484: unsigned char msgPriority,
[; ;can2510.h: 485: unsigned char numBytes,
[; ;can2510.h: 486: unsigned char *data );
[; ;can2510.h: 488: void CAN2510LoadBufferStd(  unsigned char bufferNum,
[; ;can2510.h: 489: unsigned int msgId,
[; ;can2510.h: 490: unsigned char numBytes,
[; ;can2510.h: 491: unsigned char *data );
[; ;can2510.h: 493: void CAN2510LoadBufferXtd(  unsigned char bufferNum,
[; ;can2510.h: 494: unsigned long msgId,
[; ;can2510.h: 495: unsigned char numBytes,
[; ;can2510.h: 496: unsigned char *data );
[; ;can2510.h: 498: void CAN2510LoadRTRStd(  unsigned char bufferNum,
[; ;can2510.h: 499: unsigned int msgId,
[; ;can2510.h: 500: unsigned char numBytes );
[; ;can2510.h: 502: void CAN2510LoadRTRXtd(  unsigned char bufferNum,
[; ;can2510.h: 503: unsigned long msgId,
[; ;can2510.h: 504: unsigned char numBytes );
[; ;can2510.h: 506: void CAN2510SetBufferPriority(  unsigned char bufferNum,
[; ;can2510.h: 507: unsigned char bufferPriority );
[; ;can2510.h: 509: void CAN2510SendBuffer(  unsigned char bufferNumber );
[; ;can2510.h: 511: signed char CAN2510WriteBuffer(  unsigned char bufferNum );
[; ;can2510.h: 513: unsigned char CAN2510DataReady(  unsigned char bufferNum );
[; ;can2510.h: 515: unsigned char CAN2510DataRead(  unsigned char bufferNum,
[; ;can2510.h: 516: unsigned long *msgId,
[; ;can2510.h: 517: unsigned char *numBytes,
[; ;can2510.h: 518: unsigned char *data );
[; ;capture.h: 64: union capstatus
[; ;capture.h: 65: {
[; ;capture.h: 73: struct
[; ;capture.h: 74: {
[; ;capture.h: 77: unsigned Cap1OVF:1;
[; ;capture.h: 82: unsigned Cap2OVF:1;
[; ;capture.h: 115: };
[; ;capture.h: 117: unsigned :8;
[; ;capture.h: 119: };
[; ;capture.h: 121: extern union capstatus CapStatus;
[; ;capture.h: 123: union CapResult
[; ;capture.h: 124: {
[; ;capture.h: 125: unsigned int lc;
[; ;capture.h: 126: char bc[2];
[; ;capture.h: 127: };
[; ;capture.h: 474: void OpenCapture1 ( unsigned char config);
[; ;capture.h: 475: unsigned int ReadCapture1 (void);
[; ;capture.h: 476: void CloseCapture1 (void);
[; ;capture.h: 484: void OpenCapture2 ( unsigned char config);
[; ;capture.h: 485: unsigned int ReadCapture2 (void);
[; ;capture.h: 486: void CloseCapture2 (void);
[; ;compare.h: 385: void OpenCompare1(unsigned char config,unsigned int period);
[; ;compare.h: 386: void CloseCompare1(void);
[; ;compare.h: 392: void OpenCompare2(unsigned char config, unsigned int period);
[; ;compare.h: 393: void CloseCompare2(void);
[; ;EEP.h: 36: void Busy_eep ( void );
[; ;EEP.h: 37: unsigned char Read_b_eep( unsigned int badd );
[; ;EEP.h: 38: void Write_b_eep( unsigned int badd, unsigned char bdata );
[; ;stddef.h: 2: typedef int ptrdiff_t;
[; ;stddef.h: 3: typedef unsigned size_t;
[; ;stddef.h: 4: typedef unsigned short wchar_t;
[; ;stddef.h: 13: extern int errno;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 82: typedef signed long long INT64;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 93: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 96: typedef unsigned long long UINT64;
[; ;GenericTypeDefs.h: 99: typedef union
[; ;GenericTypeDefs.h: 100: {
[; ;GenericTypeDefs.h: 101: UINT8 Val;
[; ;GenericTypeDefs.h: 102: struct
[; ;GenericTypeDefs.h: 103: {
[; ;GenericTypeDefs.h: 104: UINT8 b0:1;
[; ;GenericTypeDefs.h: 105: UINT8 b1:1;
[; ;GenericTypeDefs.h: 106: UINT8 b2:1;
[; ;GenericTypeDefs.h: 107: UINT8 b3:1;
[; ;GenericTypeDefs.h: 108: UINT8 b4:1;
[; ;GenericTypeDefs.h: 109: UINT8 b5:1;
[; ;GenericTypeDefs.h: 110: UINT8 b6:1;
[; ;GenericTypeDefs.h: 111: UINT8 b7:1;
[; ;GenericTypeDefs.h: 112: } bits;
[; ;GenericTypeDefs.h: 113: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 115: typedef union
[; ;GenericTypeDefs.h: 116: {
[; ;GenericTypeDefs.h: 117: UINT16 Val;
[; ;GenericTypeDefs.h: 118: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 119: struct 
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT8 LB;
[; ;GenericTypeDefs.h: 122: UINT8 HB;
[; ;GenericTypeDefs.h: 123: } byte;
[; ;GenericTypeDefs.h: 124: struct 
[; ;GenericTypeDefs.h: 125: {
[; ;GenericTypeDefs.h: 126: UINT8 b0:1;
[; ;GenericTypeDefs.h: 127: UINT8 b1:1;
[; ;GenericTypeDefs.h: 128: UINT8 b2:1;
[; ;GenericTypeDefs.h: 129: UINT8 b3:1;
[; ;GenericTypeDefs.h: 130: UINT8 b4:1;
[; ;GenericTypeDefs.h: 131: UINT8 b5:1;
[; ;GenericTypeDefs.h: 132: UINT8 b6:1;
[; ;GenericTypeDefs.h: 133: UINT8 b7:1;
[; ;GenericTypeDefs.h: 134: UINT8 b8:1;
[; ;GenericTypeDefs.h: 135: UINT8 b9:1;
[; ;GenericTypeDefs.h: 136: UINT8 b10:1;
[; ;GenericTypeDefs.h: 137: UINT8 b11:1;
[; ;GenericTypeDefs.h: 138: UINT8 b12:1;
[; ;GenericTypeDefs.h: 139: UINT8 b13:1;
[; ;GenericTypeDefs.h: 140: UINT8 b14:1;
[; ;GenericTypeDefs.h: 141: UINT8 b15:1;
[; ;GenericTypeDefs.h: 142: } bits;
[; ;GenericTypeDefs.h: 143: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 187: typedef union
[; ;GenericTypeDefs.h: 188: {
[; ;GenericTypeDefs.h: 189: UINT32 Val;
[; ;GenericTypeDefs.h: 190: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 191: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 192: struct 
[; ;GenericTypeDefs.h: 193: {
[; ;GenericTypeDefs.h: 194: UINT16 LW;
[; ;GenericTypeDefs.h: 195: UINT16 HW;
[; ;GenericTypeDefs.h: 196: } word;
[; ;GenericTypeDefs.h: 197: struct 
[; ;GenericTypeDefs.h: 198: {
[; ;GenericTypeDefs.h: 199: UINT8 LB;
[; ;GenericTypeDefs.h: 200: UINT8 HB;
[; ;GenericTypeDefs.h: 201: UINT8 UB;
[; ;GenericTypeDefs.h: 202: UINT8 MB;
[; ;GenericTypeDefs.h: 203: } byte;
[; ;GenericTypeDefs.h: 204: struct 
[; ;GenericTypeDefs.h: 205: {
[; ;GenericTypeDefs.h: 206: UINT16_VAL low;
[; ;GenericTypeDefs.h: 207: UINT16_VAL high;
[; ;GenericTypeDefs.h: 208: }wordUnion;
[; ;GenericTypeDefs.h: 209: struct 
[; ;GenericTypeDefs.h: 210: {
[; ;GenericTypeDefs.h: 211: UINT8 b0:1;
[; ;GenericTypeDefs.h: 212: UINT8 b1:1;
[; ;GenericTypeDefs.h: 213: UINT8 b2:1;
[; ;GenericTypeDefs.h: 214: UINT8 b3:1;
[; ;GenericTypeDefs.h: 215: UINT8 b4:1;
[; ;GenericTypeDefs.h: 216: UINT8 b5:1;
[; ;GenericTypeDefs.h: 217: UINT8 b6:1;
[; ;GenericTypeDefs.h: 218: UINT8 b7:1;
[; ;GenericTypeDefs.h: 219: UINT8 b8:1;
[; ;GenericTypeDefs.h: 220: UINT8 b9:1;
[; ;GenericTypeDefs.h: 221: UINT8 b10:1;
[; ;GenericTypeDefs.h: 222: UINT8 b11:1;
[; ;GenericTypeDefs.h: 223: UINT8 b12:1;
[; ;GenericTypeDefs.h: 224: UINT8 b13:1;
[; ;GenericTypeDefs.h: 225: UINT8 b14:1;
[; ;GenericTypeDefs.h: 226: UINT8 b15:1;
[; ;GenericTypeDefs.h: 227: UINT8 b16:1;
[; ;GenericTypeDefs.h: 228: UINT8 b17:1;
[; ;GenericTypeDefs.h: 229: UINT8 b18:1;
[; ;GenericTypeDefs.h: 230: UINT8 b19:1;
[; ;GenericTypeDefs.h: 231: UINT8 b20:1;
[; ;GenericTypeDefs.h: 232: UINT8 b21:1;
[; ;GenericTypeDefs.h: 233: UINT8 b22:1;
[; ;GenericTypeDefs.h: 234: UINT8 b23:1;
[; ;GenericTypeDefs.h: 235: UINT8 b24:1;
[; ;GenericTypeDefs.h: 236: UINT8 b25:1;
[; ;GenericTypeDefs.h: 237: UINT8 b26:1;
[; ;GenericTypeDefs.h: 238: UINT8 b27:1;
[; ;GenericTypeDefs.h: 239: UINT8 b28:1;
[; ;GenericTypeDefs.h: 240: UINT8 b29:1;
[; ;GenericTypeDefs.h: 241: UINT8 b30:1;
[; ;GenericTypeDefs.h: 242: UINT8 b31:1;
[; ;GenericTypeDefs.h: 243: } bits;
[; ;GenericTypeDefs.h: 244: } UINT32_VAL;
[; ;GenericTypeDefs.h: 248: typedef union
[; ;GenericTypeDefs.h: 249: {
[; ;GenericTypeDefs.h: 250: UINT64 Val;
[; ;GenericTypeDefs.h: 251: UINT32 d[2] ;
[; ;GenericTypeDefs.h: 252: UINT16 w[4] ;
[; ;GenericTypeDefs.h: 253: UINT8 v[8] ;
[; ;GenericTypeDefs.h: 254: struct 
[; ;GenericTypeDefs.h: 255: {
[; ;GenericTypeDefs.h: 256: UINT32 LD;
[; ;GenericTypeDefs.h: 257: UINT32 HD;
[; ;GenericTypeDefs.h: 258: } dword;
[; ;GenericTypeDefs.h: 259: struct 
[; ;GenericTypeDefs.h: 260: {
[; ;GenericTypeDefs.h: 261: UINT16 LW;
[; ;GenericTypeDefs.h: 262: UINT16 HW;
[; ;GenericTypeDefs.h: 263: UINT16 UW;
[; ;GenericTypeDefs.h: 264: UINT16 MW;
[; ;GenericTypeDefs.h: 265: } word;
[; ;GenericTypeDefs.h: 266: struct 
[; ;GenericTypeDefs.h: 267: {
[; ;GenericTypeDefs.h: 268: UINT8 b0:1;
[; ;GenericTypeDefs.h: 269: UINT8 b1:1;
[; ;GenericTypeDefs.h: 270: UINT8 b2:1;
[; ;GenericTypeDefs.h: 271: UINT8 b3:1;
[; ;GenericTypeDefs.h: 272: UINT8 b4:1;
[; ;GenericTypeDefs.h: 273: UINT8 b5:1;
[; ;GenericTypeDefs.h: 274: UINT8 b6:1;
[; ;GenericTypeDefs.h: 275: UINT8 b7:1;
[; ;GenericTypeDefs.h: 276: UINT8 b8:1;
[; ;GenericTypeDefs.h: 277: UINT8 b9:1;
[; ;GenericTypeDefs.h: 278: UINT8 b10:1;
[; ;GenericTypeDefs.h: 279: UINT8 b11:1;
[; ;GenericTypeDefs.h: 280: UINT8 b12:1;
[; ;GenericTypeDefs.h: 281: UINT8 b13:1;
[; ;GenericTypeDefs.h: 282: UINT8 b14:1;
[; ;GenericTypeDefs.h: 283: UINT8 b15:1;
[; ;GenericTypeDefs.h: 284: UINT8 b16:1;
[; ;GenericTypeDefs.h: 285: UINT8 b17:1;
[; ;GenericTypeDefs.h: 286: UINT8 b18:1;
[; ;GenericTypeDefs.h: 287: UINT8 b19:1;
[; ;GenericTypeDefs.h: 288: UINT8 b20:1;
[; ;GenericTypeDefs.h: 289: UINT8 b21:1;
[; ;GenericTypeDefs.h: 290: UINT8 b22:1;
[; ;GenericTypeDefs.h: 291: UINT8 b23:1;
[; ;GenericTypeDefs.h: 292: UINT8 b24:1;
[; ;GenericTypeDefs.h: 293: UINT8 b25:1;
[; ;GenericTypeDefs.h: 294: UINT8 b26:1;
[; ;GenericTypeDefs.h: 295: UINT8 b27:1;
[; ;GenericTypeDefs.h: 296: UINT8 b28:1;
[; ;GenericTypeDefs.h: 297: UINT8 b29:1;
[; ;GenericTypeDefs.h: 298: UINT8 b30:1;
[; ;GenericTypeDefs.h: 299: UINT8 b31:1;
[; ;GenericTypeDefs.h: 300: UINT8 b32:1;
[; ;GenericTypeDefs.h: 301: UINT8 b33:1;
[; ;GenericTypeDefs.h: 302: UINT8 b34:1;
[; ;GenericTypeDefs.h: 303: UINT8 b35:1;
[; ;GenericTypeDefs.h: 304: UINT8 b36:1;
[; ;GenericTypeDefs.h: 305: UINT8 b37:1;
[; ;GenericTypeDefs.h: 306: UINT8 b38:1;
[; ;GenericTypeDefs.h: 307: UINT8 b39:1;
[; ;GenericTypeDefs.h: 308: UINT8 b40:1;
[; ;GenericTypeDefs.h: 309: UINT8 b41:1;
[; ;GenericTypeDefs.h: 310: UINT8 b42:1;
[; ;GenericTypeDefs.h: 311: UINT8 b43:1;
[; ;GenericTypeDefs.h: 312: UINT8 b44:1;
[; ;GenericTypeDefs.h: 313: UINT8 b45:1;
[; ;GenericTypeDefs.h: 314: UINT8 b46:1;
[; ;GenericTypeDefs.h: 315: UINT8 b47:1;
[; ;GenericTypeDefs.h: 316: UINT8 b48:1;
[; ;GenericTypeDefs.h: 317: UINT8 b49:1;
[; ;GenericTypeDefs.h: 318: UINT8 b50:1;
[; ;GenericTypeDefs.h: 319: UINT8 b51:1;
[; ;GenericTypeDefs.h: 320: UINT8 b52:1;
[; ;GenericTypeDefs.h: 321: UINT8 b53:1;
[; ;GenericTypeDefs.h: 322: UINT8 b54:1;
[; ;GenericTypeDefs.h: 323: UINT8 b55:1;
[; ;GenericTypeDefs.h: 324: UINT8 b56:1;
[; ;GenericTypeDefs.h: 325: UINT8 b57:1;
[; ;GenericTypeDefs.h: 326: UINT8 b58:1;
[; ;GenericTypeDefs.h: 327: UINT8 b59:1;
[; ;GenericTypeDefs.h: 328: UINT8 b60:1;
[; ;GenericTypeDefs.h: 329: UINT8 b61:1;
[; ;GenericTypeDefs.h: 330: UINT8 b62:1;
[; ;GenericTypeDefs.h: 331: UINT8 b63:1;
[; ;GenericTypeDefs.h: 332: } bits;
[; ;GenericTypeDefs.h: 333: } UINT64_VAL;
[; ;GenericTypeDefs.h: 339: typedef void VOID;
[; ;GenericTypeDefs.h: 341: typedef char CHAR8;
[; ;GenericTypeDefs.h: 342: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 344: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 345: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 346: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 349: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 350: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 351: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 352: typedef signed long LONG;
[; ;GenericTypeDefs.h: 355: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 356: typedef union
[; ;GenericTypeDefs.h: 357: {
[; ;GenericTypeDefs.h: 358: BYTE Val;
[; ;GenericTypeDefs.h: 359: struct 
[; ;GenericTypeDefs.h: 360: {
[; ;GenericTypeDefs.h: 361: BYTE b0:1;
[; ;GenericTypeDefs.h: 362: BYTE b1:1;
[; ;GenericTypeDefs.h: 363: BYTE b2:1;
[; ;GenericTypeDefs.h: 364: BYTE b3:1;
[; ;GenericTypeDefs.h: 365: BYTE b4:1;
[; ;GenericTypeDefs.h: 366: BYTE b5:1;
[; ;GenericTypeDefs.h: 367: BYTE b6:1;
[; ;GenericTypeDefs.h: 368: BYTE b7:1;
[; ;GenericTypeDefs.h: 369: } bits;
[; ;GenericTypeDefs.h: 370: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 372: typedef union
[; ;GenericTypeDefs.h: 373: {
[; ;GenericTypeDefs.h: 374: WORD Val;
[; ;GenericTypeDefs.h: 375: BYTE v[2] ;
[; ;GenericTypeDefs.h: 376: struct 
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: BYTE LB;
[; ;GenericTypeDefs.h: 379: BYTE HB;
[; ;GenericTypeDefs.h: 380: } byte;
[; ;GenericTypeDefs.h: 381: struct 
[; ;GenericTypeDefs.h: 382: {
[; ;GenericTypeDefs.h: 383: BYTE b0:1;
[; ;GenericTypeDefs.h: 384: BYTE b1:1;
[; ;GenericTypeDefs.h: 385: BYTE b2:1;
[; ;GenericTypeDefs.h: 386: BYTE b3:1;
[; ;GenericTypeDefs.h: 387: BYTE b4:1;
[; ;GenericTypeDefs.h: 388: BYTE b5:1;
[; ;GenericTypeDefs.h: 389: BYTE b6:1;
[; ;GenericTypeDefs.h: 390: BYTE b7:1;
[; ;GenericTypeDefs.h: 391: BYTE b8:1;
[; ;GenericTypeDefs.h: 392: BYTE b9:1;
[; ;GenericTypeDefs.h: 393: BYTE b10:1;
[; ;GenericTypeDefs.h: 394: BYTE b11:1;
[; ;GenericTypeDefs.h: 395: BYTE b12:1;
[; ;GenericTypeDefs.h: 396: BYTE b13:1;
[; ;GenericTypeDefs.h: 397: BYTE b14:1;
[; ;GenericTypeDefs.h: 398: BYTE b15:1;
[; ;GenericTypeDefs.h: 399: } bits;
[; ;GenericTypeDefs.h: 400: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 402: typedef union
[; ;GenericTypeDefs.h: 403: {
[; ;GenericTypeDefs.h: 404: DWORD Val;
[; ;GenericTypeDefs.h: 405: WORD w[2] ;
[; ;GenericTypeDefs.h: 406: BYTE v[4] ;
[; ;GenericTypeDefs.h: 407: struct 
[; ;GenericTypeDefs.h: 408: {
[; ;GenericTypeDefs.h: 409: WORD LW;
[; ;GenericTypeDefs.h: 410: WORD HW;
[; ;GenericTypeDefs.h: 411: } word;
[; ;GenericTypeDefs.h: 412: struct 
[; ;GenericTypeDefs.h: 413: {
[; ;GenericTypeDefs.h: 414: BYTE LB;
[; ;GenericTypeDefs.h: 415: BYTE HB;
[; ;GenericTypeDefs.h: 416: BYTE UB;
[; ;GenericTypeDefs.h: 417: BYTE MB;
[; ;GenericTypeDefs.h: 418: } byte;
[; ;GenericTypeDefs.h: 419: struct 
[; ;GenericTypeDefs.h: 420: {
[; ;GenericTypeDefs.h: 421: WORD_VAL low;
[; ;GenericTypeDefs.h: 422: WORD_VAL high;
[; ;GenericTypeDefs.h: 423: }wordUnion;
[; ;GenericTypeDefs.h: 424: struct 
[; ;GenericTypeDefs.h: 425: {
[; ;GenericTypeDefs.h: 426: BYTE b0:1;
[; ;GenericTypeDefs.h: 427: BYTE b1:1;
[; ;GenericTypeDefs.h: 428: BYTE b2:1;
[; ;GenericTypeDefs.h: 429: BYTE b3:1;
[; ;GenericTypeDefs.h: 430: BYTE b4:1;
[; ;GenericTypeDefs.h: 431: BYTE b5:1;
[; ;GenericTypeDefs.h: 432: BYTE b6:1;
[; ;GenericTypeDefs.h: 433: BYTE b7:1;
[; ;GenericTypeDefs.h: 434: BYTE b8:1;
[; ;GenericTypeDefs.h: 435: BYTE b9:1;
[; ;GenericTypeDefs.h: 436: BYTE b10:1;
[; ;GenericTypeDefs.h: 437: BYTE b11:1;
[; ;GenericTypeDefs.h: 438: BYTE b12:1;
[; ;GenericTypeDefs.h: 439: BYTE b13:1;
[; ;GenericTypeDefs.h: 440: BYTE b14:1;
[; ;GenericTypeDefs.h: 441: BYTE b15:1;
[; ;GenericTypeDefs.h: 442: BYTE b16:1;
[; ;GenericTypeDefs.h: 443: BYTE b17:1;
[; ;GenericTypeDefs.h: 444: BYTE b18:1;
[; ;GenericTypeDefs.h: 445: BYTE b19:1;
[; ;GenericTypeDefs.h: 446: BYTE b20:1;
[; ;GenericTypeDefs.h: 447: BYTE b21:1;
[; ;GenericTypeDefs.h: 448: BYTE b22:1;
[; ;GenericTypeDefs.h: 449: BYTE b23:1;
[; ;GenericTypeDefs.h: 450: BYTE b24:1;
[; ;GenericTypeDefs.h: 451: BYTE b25:1;
[; ;GenericTypeDefs.h: 452: BYTE b26:1;
[; ;GenericTypeDefs.h: 453: BYTE b27:1;
[; ;GenericTypeDefs.h: 454: BYTE b28:1;
[; ;GenericTypeDefs.h: 455: BYTE b29:1;
[; ;GenericTypeDefs.h: 456: BYTE b30:1;
[; ;GenericTypeDefs.h: 457: BYTE b31:1;
[; ;GenericTypeDefs.h: 458: } bits;
[; ;GenericTypeDefs.h: 459: } DWORD_VAL;
[; ;GenericTypeDefs.h: 462: typedef union
[; ;GenericTypeDefs.h: 463: {
[; ;GenericTypeDefs.h: 464: QWORD Val;
[; ;GenericTypeDefs.h: 465: DWORD d[2] ;
[; ;GenericTypeDefs.h: 466: WORD w[4] ;
[; ;GenericTypeDefs.h: 467: BYTE v[8] ;
[; ;GenericTypeDefs.h: 468: struct 
[; ;GenericTypeDefs.h: 469: {
[; ;GenericTypeDefs.h: 470: DWORD LD;
[; ;GenericTypeDefs.h: 471: DWORD HD;
[; ;GenericTypeDefs.h: 472: } dword;
[; ;GenericTypeDefs.h: 473: struct 
[; ;GenericTypeDefs.h: 474: {
[; ;GenericTypeDefs.h: 475: WORD LW;
[; ;GenericTypeDefs.h: 476: WORD HW;
[; ;GenericTypeDefs.h: 477: WORD UW;
[; ;GenericTypeDefs.h: 478: WORD MW;
[; ;GenericTypeDefs.h: 479: } word;
[; ;GenericTypeDefs.h: 480: struct 
[; ;GenericTypeDefs.h: 481: {
[; ;GenericTypeDefs.h: 482: BYTE b0:1;
[; ;GenericTypeDefs.h: 483: BYTE b1:1;
[; ;GenericTypeDefs.h: 484: BYTE b2:1;
[; ;GenericTypeDefs.h: 485: BYTE b3:1;
[; ;GenericTypeDefs.h: 486: BYTE b4:1;
[; ;GenericTypeDefs.h: 487: BYTE b5:1;
[; ;GenericTypeDefs.h: 488: BYTE b6:1;
[; ;GenericTypeDefs.h: 489: BYTE b7:1;
[; ;GenericTypeDefs.h: 490: BYTE b8:1;
[; ;GenericTypeDefs.h: 491: BYTE b9:1;
[; ;GenericTypeDefs.h: 492: BYTE b10:1;
[; ;GenericTypeDefs.h: 493: BYTE b11:1;
[; ;GenericTypeDefs.h: 494: BYTE b12:1;
[; ;GenericTypeDefs.h: 495: BYTE b13:1;
[; ;GenericTypeDefs.h: 496: BYTE b14:1;
[; ;GenericTypeDefs.h: 497: BYTE b15:1;
[; ;GenericTypeDefs.h: 498: BYTE b16:1;
[; ;GenericTypeDefs.h: 499: BYTE b17:1;
[; ;GenericTypeDefs.h: 500: BYTE b18:1;
[; ;GenericTypeDefs.h: 501: BYTE b19:1;
[; ;GenericTypeDefs.h: 502: BYTE b20:1;
[; ;GenericTypeDefs.h: 503: BYTE b21:1;
[; ;GenericTypeDefs.h: 504: BYTE b22:1;
[; ;GenericTypeDefs.h: 505: BYTE b23:1;
[; ;GenericTypeDefs.h: 506: BYTE b24:1;
[; ;GenericTypeDefs.h: 507: BYTE b25:1;
[; ;GenericTypeDefs.h: 508: BYTE b26:1;
[; ;GenericTypeDefs.h: 509: BYTE b27:1;
[; ;GenericTypeDefs.h: 510: BYTE b28:1;
[; ;GenericTypeDefs.h: 511: BYTE b29:1;
[; ;GenericTypeDefs.h: 512: BYTE b30:1;
[; ;GenericTypeDefs.h: 513: BYTE b31:1;
[; ;GenericTypeDefs.h: 514: BYTE b32:1;
[; ;GenericTypeDefs.h: 515: BYTE b33:1;
[; ;GenericTypeDefs.h: 516: BYTE b34:1;
[; ;GenericTypeDefs.h: 517: BYTE b35:1;
[; ;GenericTypeDefs.h: 518: BYTE b36:1;
[; ;GenericTypeDefs.h: 519: BYTE b37:1;
[; ;GenericTypeDefs.h: 520: BYTE b38:1;
[; ;GenericTypeDefs.h: 521: BYTE b39:1;
[; ;GenericTypeDefs.h: 522: BYTE b40:1;
[; ;GenericTypeDefs.h: 523: BYTE b41:1;
[; ;GenericTypeDefs.h: 524: BYTE b42:1;
[; ;GenericTypeDefs.h: 525: BYTE b43:1;
[; ;GenericTypeDefs.h: 526: BYTE b44:1;
[; ;GenericTypeDefs.h: 527: BYTE b45:1;
[; ;GenericTypeDefs.h: 528: BYTE b46:1;
[; ;GenericTypeDefs.h: 529: BYTE b47:1;
[; ;GenericTypeDefs.h: 530: BYTE b48:1;
[; ;GenericTypeDefs.h: 531: BYTE b49:1;
[; ;GenericTypeDefs.h: 532: BYTE b50:1;
[; ;GenericTypeDefs.h: 533: BYTE b51:1;
[; ;GenericTypeDefs.h: 534: BYTE b52:1;
[; ;GenericTypeDefs.h: 535: BYTE b53:1;
[; ;GenericTypeDefs.h: 536: BYTE b54:1;
[; ;GenericTypeDefs.h: 537: BYTE b55:1;
[; ;GenericTypeDefs.h: 538: BYTE b56:1;
[; ;GenericTypeDefs.h: 539: BYTE b57:1;
[; ;GenericTypeDefs.h: 540: BYTE b58:1;
[; ;GenericTypeDefs.h: 541: BYTE b59:1;
[; ;GenericTypeDefs.h: 542: BYTE b60:1;
[; ;GenericTypeDefs.h: 543: BYTE b61:1;
[; ;GenericTypeDefs.h: 544: BYTE b62:1;
[; ;GenericTypeDefs.h: 545: BYTE b63:1;
[; ;GenericTypeDefs.h: 546: } bits;
[; ;GenericTypeDefs.h: 547: } QWORD_VAL;
[; ;flash.h: 113: extern void ReadFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 120: extern void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;flash.h: 122: extern void WriteBlockFlash(unsigned long startaddr, unsigned char num_blocks, unsigned char *flash_array);
[; ;flash.h: 124: extern void WriteBytesFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;i2c.h: 775: void IdleI2C( void );
[; ;i2c.h: 777: void OpenI2C( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 779: signed char WriteI2C( unsigned char data_out );
[; ;i2c.h: 781: signed char putsI2C( unsigned char *wrptr );
[; ;i2c.h: 783: unsigned char ReadI2C( void );
[; ;i2c.h: 785: void CloseI2C( void );
[; ;i2c.h: 899: signed char WriteI2C( unsigned char data_out );
[; ;i2c.h: 901: signed char getsI2C( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 908: signed char EEAckPolling( unsigned char control );
[; ;i2c.h: 910: signed char EEByteWrite( unsigned char control,
[; ;i2c.h: 911: unsigned char address,
[; ;i2c.h: 912: unsigned char data );
[; ;i2c.h: 914: signed int EECurrentAddRead( unsigned char control );
[; ;i2c.h: 916: signed char EEPageWrite( unsigned char control,
[; ;i2c.h: 917: unsigned char address,
[; ;i2c.h: 918: unsigned char *wrptr );
[; ;i2c.h: 920: signed int EERandomRead( unsigned char control, unsigned char address );
[; ;i2c.h: 922: signed char EESequentialRead( unsigned char control,
[; ;i2c.h: 923: unsigned char address,
[; ;i2c.h: 924: unsigned char *rdptr,
[; ;i2c.h: 925: unsigned char length );
[; ;mwire.h: 325: void OpenMwire( unsigned char sync_mode );
[; ;mwire.h: 327: unsigned char ReadMwire( unsigned char high_byte,
[; ;mwire.h: 328: unsigned char low_byte );
[; ;mwire.h: 341: signed char WriteMwire( unsigned char data_out );
[; ;mwire.h: 354: void getsMwire( unsigned char *rdptr, unsigned char length );
[; ;portb.h: 126: void OpenPORTB( unsigned char config);
[; ;portb.h: 176: void OpenRB0INT( unsigned char config);
[; ;portb.h: 194: void OpenRB1INT( unsigned char config);
[; ;portb.h: 211: void OpenRB2INT( unsigned char config);
[; ;pwm.h: 85: union PWMDC
[; ;pwm.h: 86: {
[; ;pwm.h: 87: unsigned int lpwm;
[; ;pwm.h: 88: char bpwm[2];
[; ;pwm.h: 89: };
[; ;pwm.h: 467: void OpenPWM1 ( char period);
[; ;pwm.h: 468: void SetDCPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 477: void ClosePWM1 (void);
[; ;pwm.h: 485: void OpenPWM2 ( char period);
[; ;pwm.h: 486: void SetDCPWM2( unsigned int duty_cycle);
[; ;pwm.h: 492: void ClosePWM2 (void);
[; ;reset.h: 16: char isMCLR(void);
[; ;reset.h: 17: void StatusReset(void);
[; ;reset.h: 18: char isPOR(void);
[; ;reset.h: 19: char isWU(void);
[; ;reset.h: 22: char isBOR(void);
[; ;reset.h: 26: char isWDTTO(void);
[; ;reset.h: 27: char isWDTWU(void);
[; ;reset.h: 31: char isLVD(void);
[; ;rtcc.h: 687: void Open_RTCC(void);
[; ;rtcc.h: 688: void Close_RTCC(void);
[; ;rtcc.h: 689: unsigned char update_RTCC(void);
[; ;sw_i2c.h: 97: void SWStopI2C ( void );
[; ;sw_i2c.h: 98: void SWStartI2C ( void );
[; ;sw_i2c.h: 99: void SWRestartI2C ( void );
[; ;sw_i2c.h: 100: void SWStopI2C ( void );
[; ;sw_i2c.h: 102: signed char SWAckI2C( void );
[; ;sw_i2c.h: 103: signed char Clock_test( void );
[; ;sw_i2c.h: 104: signed int SWReadI2C( void );
[; ;sw_i2c.h: 105: signed char SWWriteI2C(  unsigned char data_out );
[; ;sw_i2c.h: 106: signed char SWGetsI2C(  unsigned char *rdptr,  unsigned char length );
[; ;sw_i2c.h: 107: signed char SWPutsI2C(  unsigned char *wrptr );
[; ;sw_spi.h: 84: void OpenSWSPI(void);
[; ;sw_spi.h: 87: char WriteSWSPI( char output);
[; ;sw_spi.h: 90: void SetCSSWSPI(void);
[; ;sw_spi.h: 93: void ClearCSSWSPI(void);
[; ;sw_uart.h: 47: void OpenUART(void);
[; ;sw_uart.h: 49: unsigned char ReadUART(void);
[; ;sw_uart.h: 51: void WriteUART( unsigned char);
[; ;sw_uart.h: 53: void getsUART( char *, unsigned char);
[; ;sw_uart.h: 55: void putsUART( char *);
[; ;sw_uart.h: 79: extern void DelayRXBitUART (void);
[; ;sw_uart.h: 80: extern void DelayRXHalfBitUART(void);
[; ;sw_uart.h: 81: extern void DelayTXBitUART (void);
[; ;timers.h: 36: union Timers
[; ;timers.h: 37: {
[; ;timers.h: 38: unsigned int lt;
[; ;timers.h: 39: char bt[2];
[; ;timers.h: 40: };
[; ;timers.h: 118: void OpenTimer0 ( unsigned char config);
[; ;timers.h: 119: void CloseTimer0 (void);
[; ;timers.h: 120: unsigned int ReadTimer0 (void);
[; ;timers.h: 121: void WriteTimer0 ( unsigned int timer0);
[; ;timers.h: 236: void OpenTimer1 ( unsigned char config);
[; ;timers.h: 237: void CloseTimer1 (void);
[; ;timers.h: 238: unsigned int ReadTimer1 (void);
[; ;timers.h: 239: void WriteTimer1 ( unsigned int timer1);
[; ;timers.h: 325: void OpenTimer2 ( unsigned char config);
[; ;timers.h: 326: void CloseTimer2 (void);
[; ;timers.h: 391: void OpenTimer3 ( unsigned char config);
[; ;timers.h: 392: void CloseTimer3 (void);
[; ;timers.h: 393: unsigned int ReadTimer3 (void);
[; ;timers.h: 394: void WriteTimer3 ( unsigned int timer3);
[; ;timers.h: 1179: void SetTmrCCPSrc( unsigned char );
[; ;usart.h: 568: union USART
[; ;usart.h: 569: {
[; ;usart.h: 570: unsigned char val;
[; ;usart.h: 571: struct
[; ;usart.h: 572: {
[; ;usart.h: 573: unsigned RX_NINE:1;
[; ;usart.h: 574: unsigned TX_NINE:1;
[; ;usart.h: 575: unsigned FRAME_ERROR:1;
[; ;usart.h: 576: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 577: unsigned fill:4;
[; ;usart.h: 578: };
[; ;usart.h: 579: };
[; ;usart.h: 580: extern union USART USART_Status;
[; ;usart.h: 581: void OpenUSART ( unsigned char config, unsigned spbrg);
[; ;usart.h: 596: char ReadUSART (void);
[; ;usart.h: 597: void WriteUSART ( char data);
[; ;usart.h: 598: void getsUSART ( char *buffer, unsigned char len);
[; ;usart.h: 599: void putsUSART ( char *data);
[; ;usart.h: 600: void putrsUSART ( const  char *data);
[; ;xlcd.h: 87: void OpenXLCD( unsigned char);
[; ;xlcd.h: 92: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 97: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 102: unsigned char BusyXLCD(void);
[; ;xlcd.h: 107: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 112: char ReadDataXLCD(void);
[; ;xlcd.h: 117: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 122: void WriteDataXLCD( char);
[; ;xlcd.h: 132: void putsXLCD( char *);
[; ;xlcd.h: 137: void putrsXLCD(const char *);
[; ;xlcd.h: 140: extern void DelayFor18TCY(void);
[; ;xlcd.h: 141: extern void DelayPORXLCD(void);
[; ;xlcd.h: 142: extern void DelayXLCD(void);
[; ;pic18.h: 18: __attribute__((__unsupported__("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, __far unsigned c
[; ;pic18.h: 144: extern void _delay(unsigned long);
[; ;pic18.h: 146: extern void _delaywdt(unsigned long);
[; ;pic18.h: 148: extern void _delay3(unsigned char);
[; ;disp.c: 5: void interrupt tmr_int();
"7 C:\XC8 PROJECTS\Analog\disp.c
[v _count `Vuc ~T0 @X0 1 e ]
[i _count
-> -> 0 `i `uc
]
[v _adr `Vuc ~T0 @X0 1 e ]
[i _adr
-> -> 0 `i `uc
]
[v _values `Vuc ~T0 @X0 -> 14 `i e ]
[i _values
:U ..
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 0 `i `uc
-> -> 48 `i `uc
-> -> 0 `i `uc
-> -> 64 `i `uc
..
]
[; ;disp.c: 7: volatile unsigned char count = 0, adr = 0, values[14] = {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x30,0x00,0x40};
"8
[v _timer `Vi ~T0 @X0 1 e ]
[i _timer
-> 0 `i
]
[v _temperature_timer `Vi ~T0 @X0 1 e ]
[i _temperature_timer
-> 10000 `i
]
[; ;disp.c: 8: volatile signed int timer = 0, temperature_timer = 10000;
"9
[v _analog_result `i ~T0 @X0 1 e ]
[i _analog_result
-> 0 `i
]
[; ;disp.c: 9: int analog_result = 0;
"12
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;disp.c: 11: void main()
[; ;disp.c: 12: {
[e :U _main ]
[f ]
"13
[v _set_pressure `uc ~T0 @X0 1 a ]
[; ;disp.c: 13: unsigned char set_pressure = 0, set_flow = 0, actual_flow = 0, actual_pressure = 0, portd_old_status = 0xFF, units = 0, tens = 0, hundreds = 0, debounce = 0, control = 0, volve = 0, temp_time = 0, air = 0, temp = 0;
[e = _set_pressure -> -> 0 `i `uc ]
[v _set_flow `uc ~T0 @X0 1 a ]
[e = _set_flow -> -> 0 `i `uc ]
[v _actual_flow `uc ~T0 @X0 1 a ]
[e = _actual_flow -> -> 0 `i `uc ]
[v _actual_pressure `uc ~T0 @X0 1 a ]
[e = _actual_pressure -> -> 0 `i `uc ]
[v _portd_old_status `uc ~T0 @X0 1 a ]
[e = _portd_old_status -> -> 255 `i `uc ]
[v _units `uc ~T0 @X0 1 a ]
[e = _units -> -> 0 `i `uc ]
[v _tens `uc ~T0 @X0 1 a ]
[e = _tens -> -> 0 `i `uc ]
[v _hundreds `uc ~T0 @X0 1 a ]
[e = _hundreds -> -> 0 `i `uc ]
[v _debounce `uc ~T0 @X0 1 a ]
[e = _debounce -> -> 0 `i `uc ]
[v _control `uc ~T0 @X0 1 a ]
[e = _control -> -> 0 `i `uc ]
[v _volve `uc ~T0 @X0 1 a ]
[e = _volve -> -> 0 `i `uc ]
[v _temp_time `uc ~T0 @X0 1 a ]
[e = _temp_time -> -> 0 `i `uc ]
[v _air `uc ~T0 @X0 1 a ]
[e = _air -> -> 0 `i `uc ]
[v _temp `uc ~T0 @X0 1 a ]
[e = _temp -> -> 0 `i `uc ]
"14
[v _real_volume `f ~T0 @X0 1 a ]
[; ;disp.c: 14: float real_volume = 0, temp_volume = 0, real_temp = 0;
[e = _real_volume -> -> 0 `i `f ]
[v _temp_volume `f ~T0 @X0 1 a ]
[e = _temp_volume -> -> 0 `i `f ]
[v _real_temp `f ~T0 @X0 1 a ]
[e = _real_temp -> -> 0 `i `f ]
"15
[v _volume `ui ~T0 @X0 1 a ]
[; ;disp.c: 15: unsigned int volume = 0;
[e = _volume -> -> 0 `i `ui ]
[; ;disp.c: 17: TRISA = 0x0B;
"17
[e = _TRISA -> -> 11 `i `uc ]
[; ;disp.c: 18: TRISE = 0x00;
"18
[e = _TRISE -> -> 0 `i `uc ]
[; ;disp.c: 19: TRISB = 0x00;
"19
[e = _TRISB -> -> 0 `i `uc ]
[; ;disp.c: 20: TRISD = 0xFF;
"20
[e = _TRISD -> -> 255 `i `uc ]
[; ;disp.c: 21: TRISC = 0x00;
"21
[e = _TRISC -> -> 0 `i `uc ]
[; ;disp.c: 23: RCON = 0x9F;
"23
[e = _RCON -> -> 159 `i `uc ]
[; ;disp.c: 24: INTCON = 0xA0;
"24
[e = _INTCON -> -> 160 `i `uc ]
[; ;disp.c: 25: T0CON = 0xC2;
"25
[e = _T0CON -> -> 194 `i `uc ]
[; ;disp.c: 26: TMR0 = 0x00;
"26
[e = _TMR0 -> -> 0 `i `us ]
[; ;disp.c: 29: set_pressure = Read_b_eep( 0x01 );
"29
[e = _set_pressure ( _Read_b_eep (1 -> -> 1 `i `ui ]
[; ;disp.c: 30: _delay(50);
"30
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
[; ;disp.c: 31: set_flow = Read_b_eep( 0x02 );
"31
[e = _set_flow ( _Read_b_eep (1 -> -> 2 `i `ui ]
[; ;disp.c: 32: _delay(50);
"32
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
[; ;disp.c: 35: hundreds = Read_b_eep( 0x03 );
"35
[e = _hundreds ( _Read_b_eep (1 -> -> 3 `i `ui ]
[; ;disp.c: 36: _delay(50);
"36
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
[; ;disp.c: 37: real_volume = 100 * hundreds;
"37
[e = _real_volume -> * -> 100 `i -> _hundreds `i `f ]
[; ;disp.c: 38: hundreds = hundreds << 4;
"38
[e = _hundreds -> << -> _hundreds `i -> 4 `i `uc ]
[; ;disp.c: 39: values[8] = hundreds;
"39
[e = *U + &U _values * -> -> -> 8 `i `ui `ux -> -> # *U &U _values `ui `ux _hundreds ]
[; ;disp.c: 41: tens = Read_b_eep( 0x04 );
"41
[e = _tens ( _Read_b_eep (1 -> -> 4 `i `ui ]
[; ;disp.c: 42: _delay(50);
"42
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
[; ;disp.c: 43: real_volume = real_volume + (10 * tens);
"43
[e = _real_volume + _real_volume -> * -> 10 `i -> _tens `i `f ]
[; ;disp.c: 44: tens = tens << 4;
"44
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 45: values[9] = tens;
"45
[e = *U + &U _values * -> -> -> 9 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
[; ;disp.c: 47: units = Read_b_eep( 0x05 );
"47
[e = _units ( _Read_b_eep (1 -> -> 5 `i `ui ]
[; ;disp.c: 48: _delay(50);
"48
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
[; ;disp.c: 49: real_volume = real_volume + units;
"49
[e = _real_volume + _real_volume -> _units `f ]
[; ;disp.c: 50: units = units << 4;
"50
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 51: values[10] = units;
"51
[e = *U + &U _values * -> -> -> 10 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 54: units = 0x00;
"54
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 55: units = set_pressure % 10;
"55
[e = _units -> % -> _set_pressure `i -> 10 `i `uc ]
[; ;disp.c: 56: units = units << 4;
"56
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 57: values[3] = units;
"57
[e = *U + &U _values * -> -> -> 3 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 58: tens = 0x00;
"58
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 59: tens = set_pressure / 10;
"59
[e = _tens -> / -> _set_pressure `i -> 10 `i `uc ]
[; ;disp.c: 60: tens = tens << 4;
"60
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 61: values[2] = tens;
"61
[e = *U + &U _values * -> -> -> 2 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
[; ;disp.c: 64: units = 0x00;
"64
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 65: units = set_flow % 10;
"65
[e = _units -> % -> _set_flow `i -> 10 `i `uc ]
[; ;disp.c: 66: units = units << 4;
"66
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 67: values[5] = units;
"67
[e = *U + &U _values * -> -> -> 5 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 68: tens = 0x00;
"68
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 69: tens = set_flow / 10;
"69
[e = _tens -> / -> _set_flow `i -> 10 `i `uc ]
[; ;disp.c: 70: tens = tens << 4;
"70
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 71: values[4] = tens;
"71
[e = *U + &U _values * -> -> -> 4 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
[; ;disp.c: 74: RB0 = 0;
"74
[e = _RB0 -> -> 0 `i `b ]
[; ;disp.c: 75: RB1 = 0;
"75
[e = _RB1 -> -> 0 `i `b ]
[; ;disp.c: 78: RC2 = 0;
"78
[e = _RC2 -> -> 0 `i `b ]
[; ;disp.c: 79: RC3 = 0;
"79
[e = _RC3 -> -> 0 `i `b ]
[; ;disp.c: 81: RC0 = 1;
"81
[e = _RC0 -> -> 1 `i `b ]
[; ;disp.c: 83: RC7 = 0;
"83
[e = _RC7 -> -> 0 `i `b ]
[; ;disp.c: 84: RB2 = 1;
"84
[e = _RB2 -> -> 1 `i `b ]
[; ;disp.c: 86: RC1 = 0;
"86
[e = _RC1 -> -> 0 `i `b ]
[; ;disp.c: 87: RA4 = 0;
"87
[e = _RA4 -> -> 0 `i `b ]
[; ;disp.c: 89: OpenADC( 0b11011111 & 0b11111111 & 0b11110100, 0b10000111 & 0b01111111 );
"89
[e ( _OpenADC (2 , -> & & -> 223 `i -> 255 `i -> 244 `i `uc -> & -> 135 `i -> 127 `i `uc ]
[; ;disp.c: 90: _delay( 50 );
"90
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
[; ;disp.c: 92: while (1)
"92
[e :U 348 ]
[; ;disp.c: 93: {
"93
{
[; ;disp.c: 94: if( control == 1 )
"94
[e $ ! == -> _control `i -> 1 `i 350  ]
[; ;disp.c: 95: {
"95
{
[; ;disp.c: 96: if( timer <= 0 )
"96
[e $ ! <= _timer -> 0 `i 351  ]
[; ;disp.c: 97: {
"97
{
[; ;disp.c: 98: if( volve == 0 )
"98
[e $ ! == -> _volve `i -> 0 `i 352  ]
[; ;disp.c: 99: {
"99
{
[; ;disp.c: 100: SetChanADC( 0b10000111 );
"100
[e ( _SetChanADC (1 -> -> 135 `i `uc ]
[; ;disp.c: 101: ConvertADC();
"101
[e ( _ConvertADC ..  ]
[; ;disp.c: 102: while( BusyADC() )
"102
[e $U 353  ]
[e :U 354 ]
[; ;disp.c: 103: {
"103
{
"105
}
[e :U 353 ]
"102
[e $ != -> ( _BusyADC ..  `i -> -> -> 0 `i `uc `i 354  ]
[e :U 355 ]
[; ;disp.c: 105: }
[; ;disp.c: 106: analog_result = ReadADC();
"106
[e = _analog_result ( _ReadADC ..  ]
[; ;disp.c: 108: analog_result = analog_result - 512;
"108
[e = _analog_result - _analog_result -> 512 `i ]
[; ;disp.c: 111: analog_result = analog_result >> 1;
"111
[e = _analog_result >> _analog_result -> 1 `i ]
[; ;disp.c: 112: actual_pressure = analog_result / 2.78;
"112
[e = _actual_pressure -> / -> _analog_result `d .2.78 `uc ]
[; ;disp.c: 114: if( (actual_pressure <= (set_pressure - 1)) && air == 1 )
"114
[e $ ! && <= -> _actual_pressure `i - -> _set_pressure `i -> 1 `i == -> _air `i -> 1 `i 356  ]
[; ;disp.c: 115: {
"115
{
[; ;disp.c: 116: timer = 150;
"116
[e = _timer -> 150 `i ]
[; ;disp.c: 117: RC7 = 1;
"117
[e = _RC7 -> -> 1 `i `b ]
[; ;disp.c: 118: volve = 1;
"118
[e = _volve -> -> 1 `i `uc ]
[; ;disp.c: 121: values[7] = 0x50;
"121
[e = *U + &U _values * -> -> -> 7 `i `ui `ux -> -> # *U &U _values `ui `ux -> -> 80 `i `uc ]
[; ;disp.c: 122: values[6] = 0x00;
"122
[e = *U + &U _values * -> -> -> 6 `i `ui `ux -> -> # *U &U _values `ui `ux -> -> 0 `i `uc ]
[; ;disp.c: 125: units = 0x00;
"125
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 126: units = actual_pressure % 10;
"126
[e = _units -> % -> _actual_pressure `i -> 10 `i `uc ]
[; ;disp.c: 127: units = units << 4;
"127
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 128: values[1] = units;
"128
[e = *U + &U _values * -> -> -> 1 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 129: tens = 0x00;
"129
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 130: tens = actual_pressure / 10;
"130
[e = _tens -> / -> _actual_pressure `i -> 10 `i `uc ]
[; ;disp.c: 131: tens = tens << 4;
"131
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 132: values[0] = tens;
"132
[e = *U + &U _values * -> -> -> 0 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
"133
}
[e :U 356 ]
[; ;disp.c: 133: }
[; ;disp.c: 135: if( (actual_pressure <= (set_pressure - 1)) && air == 0 )
"135
[e $ ! && <= -> _actual_pressure `i - -> _set_pressure `i -> 1 `i == -> _air `i -> 0 `i 357  ]
[; ;disp.c: 136: {
"136
{
[; ;disp.c: 137: if(( set_pressure - actual_pressure ) <= 2 )
"137
[e $ ! <= - -> _set_pressure `i -> _actual_pressure `i -> 2 `i 358  ]
[; ;disp.c: 138: {
"138
{
[; ;disp.c: 139: timer = 18;
"139
[e = _timer -> 18 `i ]
[; ;disp.c: 140: actual_flow = 2;
"140
[e = _actual_flow -> -> 2 `i `uc ]
"141
}
[; ;disp.c: 141: }
[e $U 359  ]
"142
[e :U 358 ]
[; ;disp.c: 142: else
[; ;disp.c: 143: {
"143
{
[; ;disp.c: 145: timer = set_flow * 9;
"145
[e = _timer * -> _set_flow `i -> 9 `i ]
[; ;disp.c: 146: actual_flow = set_flow;
"146
[e = _actual_flow _set_flow ]
"147
}
[e :U 359 ]
[; ;disp.c: 147: }
[; ;disp.c: 149: RC3 = 1;
"149
[e = _RC3 -> -> 1 `i `b ]
[; ;disp.c: 150: volve = 1;
"150
[e = _volve -> -> 1 `i `uc ]
[; ;disp.c: 152: units = 0x00;
"152
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 153: units = actual_flow % 10;
"153
[e = _units -> % -> _actual_flow `i -> 10 `i `uc ]
[; ;disp.c: 154: units = units << 4;
"154
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 155: values[7] = units;
"155
[e = *U + &U _values * -> -> -> 7 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 156: tens = 0x00;
"156
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 157: tens = actual_flow / 10;
"157
[e = _tens -> / -> _actual_flow `i -> 10 `i `uc ]
[; ;disp.c: 158: tens = tens << 4;
"158
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 159: values[6] = tens;
"159
[e = *U + &U _values * -> -> -> 6 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
[; ;disp.c: 162: units = 0x00;
"162
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 163: units = actual_pressure % 10;
"163
[e = _units -> % -> _actual_pressure `i -> 10 `i `uc ]
[; ;disp.c: 164: units = units << 4;
"164
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 165: values[1] = units;
"165
[e = *U + &U _values * -> -> -> 1 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 166: tens = 0x00;
"166
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 167: tens = actual_pressure / 10;
"167
[e = _tens -> / -> _actual_pressure `i -> 10 `i `uc ]
[; ;disp.c: 168: tens = tens << 4;
"168
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 169: values[0] = tens;
"169
[e = *U + &U _values * -> -> -> 0 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
"170
}
[e :U 357 ]
[; ;disp.c: 170: }
[; ;disp.c: 172: if( actual_pressure == set_pressure )
"172
[e $ ! == -> _actual_pressure `i -> _set_pressure `i 360  ]
[; ;disp.c: 173: {
"173
{
[; ;disp.c: 174: timer = 500;
"174
[e = _timer -> 500 `i ]
[; ;disp.c: 176: actual_flow = 0;
"176
[e = _actual_flow -> -> 0 `i `uc ]
[; ;disp.c: 179: values[7] = 0x00;
"179
[e = *U + &U _values * -> -> -> 7 `i `ui `ux -> -> # *U &U _values `ui `ux -> -> 0 `i `uc ]
[; ;disp.c: 180: values[6] = 0x00;
"180
[e = *U + &U _values * -> -> -> 6 `i `ui `ux -> -> # *U &U _values `ui `ux -> -> 0 `i `uc ]
[; ;disp.c: 183: units = 0x00;
"183
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 184: units = actual_pressure % 10;
"184
[e = _units -> % -> _actual_pressure `i -> 10 `i `uc ]
[; ;disp.c: 185: units = units << 4;
"185
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 186: values[1] = units;
"186
[e = *U + &U _values * -> -> -> 1 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 187: tens = 0x00;
"187
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 188: tens = actual_pressure / 10;
"188
[e = _tens -> / -> _actual_pressure `i -> 10 `i `uc ]
[; ;disp.c: 189: tens = tens << 4;
"189
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 190: values[0] = tens;
"190
[e = *U + &U _values * -> -> -> 0 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
"191
}
[e :U 360 ]
[; ;disp.c: 191: }
[; ;disp.c: 193: if( actual_pressure >= (set_pressure + 1) )
"193
[e $ ! >= -> _actual_pressure `i + -> _set_pressure `i -> 1 `i 361  ]
[; ;disp.c: 194: {
"194
{
[; ;disp.c: 196: RC2 = 1;
"196
[e = _RC2 -> -> 1 `i `b ]
[; ;disp.c: 198: for (temp_time = 0; temp_time <= 99; temp_time ++)
"198
{
[e = _temp_time -> -> 0 `i `uc ]
[e $ <= -> _temp_time `i -> 99 `i 362  ]
[e $U 363  ]
"199
[e :U 362 ]
[; ;disp.c: 199: {
{
[; ;disp.c: 200: _delay(250);
"200
[e ( __delay (1 -> -> -> 250 `i `l `ul ]
"201
}
"198
[e ++ _temp_time -> -> 1 `i `uc ]
[e $ <= -> _temp_time `i -> 99 `i 362  ]
[e :U 363 ]
"201
}
[; ;disp.c: 201: }
[; ;disp.c: 202: RC2 = 0;
"202
[e = _RC2 -> -> 0 `i `b ]
[; ;disp.c: 203: timer = 500;
"203
[e = _timer -> 500 `i ]
[; ;disp.c: 206: units = 0x00;
"206
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 207: units = actual_pressure % 10;
"207
[e = _units -> % -> _actual_pressure `i -> 10 `i `uc ]
[; ;disp.c: 208: units = units << 4;
"208
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 209: values[1] = units;
"209
[e = *U + &U _values * -> -> -> 1 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 210: tens = 0x00;
"210
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 211: tens = actual_pressure / 10;
"211
[e = _tens -> / -> _actual_pressure `i -> 10 `i `uc ]
[; ;disp.c: 212: tens = tens << 4;
"212
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 213: values[0] = tens;
"213
[e = *U + &U _values * -> -> -> 0 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
"214
}
[e :U 361 ]
"215
}
[; ;disp.c: 214: }
[; ;disp.c: 215: }
[e $U 365  ]
"216
[e :U 352 ]
[; ;disp.c: 216: else
[; ;disp.c: 217: {
"217
{
[; ;disp.c: 218: if( air == 0 )
"218
[e $ ! == -> _air `i -> 0 `i 366  ]
[; ;disp.c: 219: {
"219
{
[; ;disp.c: 221: RC3 = 0;
"221
[e = _RC3 -> -> 0 `i `b ]
[; ;disp.c: 222: volve = 0;
"222
[e = _volve -> -> 0 `i `uc ]
[; ;disp.c: 224: temp_time = 0;
"224
[e = _temp_time -> -> 0 `i `uc ]
[; ;disp.c: 225: temp_time = set_flow * 9;
"225
[e = _temp_time -> * -> _set_flow `i -> 9 `i `uc ]
[; ;disp.c: 227: temp_volume = 0.0005 * temp_time;
"227
[e = _temp_volume -> * .0.0005 -> _temp_time `d `f ]
[; ;disp.c: 228: real_volume = real_volume + temp_volume;
"228
[e = _real_volume + _real_volume _temp_volume ]
[; ;disp.c: 229: volume = real_volume;
"229
[e = _volume -> _real_volume `ui ]
[; ;disp.c: 231: hundreds = 0x00;
"231
[e = _hundreds -> -> 0 `i `uc ]
[; ;disp.c: 232: hundreds = volume / 100;
"232
[e = _hundreds -> / _volume -> -> 100 `i `ui `uc ]
[; ;disp.c: 233: volume = volume - ( 100*hundreds );
"233
[e = _volume - _volume -> * -> 100 `i -> _hundreds `i `ui ]
[; ;disp.c: 234: hundreds = hundreds << 4;
"234
[e = _hundreds -> << -> _hundreds `i -> 4 `i `uc ]
[; ;disp.c: 235: values[8] = hundreds;
"235
[e = *U + &U _values * -> -> -> 8 `i `ui `ux -> -> # *U &U _values `ui `ux _hundreds ]
[; ;disp.c: 237: units = 0x00;
"237
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 238: units = volume % 10;
"238
[e = _units -> % _volume -> -> 10 `i `ui `uc ]
[; ;disp.c: 239: units = units << 4;
"239
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 240: values[10] = units;
"240
[e = *U + &U _values * -> -> -> 10 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 242: tens = 0x00;
"242
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 243: tens = volume / 10;
"243
[e = _tens -> / _volume -> -> 10 `i `ui `uc ]
[; ;disp.c: 244: tens = tens << 4;
"244
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 245: values[9] = tens;
"245
[e = *U + &U _values * -> -> -> 9 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
[; ;disp.c: 247: temp_time = 270 - temp_time;
"247
[e = _temp_time -> - -> 270 `i -> _temp_time `i `uc ]
[; ;disp.c: 248: timer = 500 + temp_time;
"248
[e = _timer + -> 500 `i -> _temp_time `i ]
"249
}
[; ;disp.c: 249: }
[e $U 367  ]
"250
[e :U 366 ]
[; ;disp.c: 250: else
[; ;disp.c: 251: {
"251
{
[; ;disp.c: 252: RC7 = 0;
"252
[e = _RC7 -> -> 0 `i `b ]
[; ;disp.c: 253: volve = 0;
"253
[e = _volve -> -> 0 `i `uc ]
[; ;disp.c: 254: timer = 500;
"254
[e = _timer -> 500 `i ]
"255
}
[e :U 367 ]
"256
}
[e :U 365 ]
"257
}
[e :U 351 ]
"258
}
[; ;disp.c: 255: }
[; ;disp.c: 256: }
[; ;disp.c: 257: }
[; ;disp.c: 258: }
[e $U 368  ]
"259
[e :U 350 ]
[; ;disp.c: 259: else
[; ;disp.c: 260: {
"260
{
[; ;disp.c: 261: if(timer <= 0)
"261
[e $ ! <= _timer -> 0 `i 369  ]
[; ;disp.c: 262: {
"262
{
[; ;disp.c: 263: SetChanADC( 0b10000111 );
"263
[e ( _SetChanADC (1 -> -> 135 `i `uc ]
[; ;disp.c: 264: ConvertADC();
"264
[e ( _ConvertADC ..  ]
[; ;disp.c: 265: while( BusyADC() )
"265
[e $U 370  ]
[e :U 371 ]
[; ;disp.c: 266: {
"266
{
"268
}
[e :U 370 ]
"265
[e $ != -> ( _BusyADC ..  `i -> -> -> 0 `i `uc `i 371  ]
[e :U 372 ]
[; ;disp.c: 268: }
[; ;disp.c: 269: analog_result = ReadADC();
"269
[e = _analog_result ( _ReadADC ..  ]
[; ;disp.c: 271: analog_result = analog_result - 512;
"271
[e = _analog_result - _analog_result -> 512 `i ]
[; ;disp.c: 273: analog_result = analog_result >> 1;
"273
[e = _analog_result >> _analog_result -> 1 `i ]
[; ;disp.c: 274: actual_pressure = analog_result / 2.78;
"274
[e = _actual_pressure -> / -> _analog_result `d .2.78 `uc ]
[; ;disp.c: 276: units = 0x00;
"276
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 277: units = actual_pressure % 10;
"277
[e = _units -> % -> _actual_pressure `i -> 10 `i `uc ]
[; ;disp.c: 278: units = units << 4;
"278
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 279: values[1] = units;
"279
[e = *U + &U _values * -> -> -> 1 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 280: tens = 0x00;
"280
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 281: tens = actual_pressure / 10;
"281
[e = _tens -> / -> _actual_pressure `i -> 10 `i `uc ]
[; ;disp.c: 282: tens = tens << 4;
"282
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 283: values[0] = tens;
"283
[e = *U + &U _values * -> -> -> 0 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
[; ;disp.c: 284: timer = 10;
"284
[e = _timer -> 10 `i ]
"285
}
[e :U 369 ]
"286
}
[e :U 368 ]
[; ;disp.c: 285: }
[; ;disp.c: 286: }
[; ;disp.c: 289: if( air == 0 )
"289
[e $ ! == -> _air `i -> 0 `i 373  ]
[; ;disp.c: 290: {
"290
{
[; ;disp.c: 291: if( temperature_timer <= 0)
"291
[e $ ! <= _temperature_timer -> 0 `i 374  ]
[; ;disp.c: 292: {
"292
{
[; ;disp.c: 294: SetChanADC( 0b10001111 );
"294
[e ( _SetChanADC (1 -> -> 143 `i `uc ]
[; ;disp.c: 295: ConvertADC();
"295
[e ( _ConvertADC ..  ]
[; ;disp.c: 296: while( BusyADC() )
"296
[e $U 375  ]
[e :U 376 ]
[; ;disp.c: 297: {
"297
{
"299
}
[e :U 375 ]
"296
[e $ != -> ( _BusyADC ..  `i -> -> -> 0 `i `uc `i 376  ]
[e :U 377 ]
[; ;disp.c: 299: }
[; ;disp.c: 300: analog_result = ReadADC();
"300
[e = _analog_result ( _ReadADC ..  ]
[; ;disp.c: 302: real_temp = analog_result / 7;
"302
[e = _real_temp -> / _analog_result -> 7 `i `f ]
[; ;disp.c: 303: temp = analog_result >> 3;
"303
[e = _temp -> >> _analog_result -> 3 `i `uc ]
[; ;disp.c: 305: if(real_temp >= 40.0)
"305
[e $ ! >= -> _real_temp `d .40.0 378  ]
[; ;disp.c: 306: {
"306
{
[; ;disp.c: 307: RA4 = 1;
"307
[e = _RA4 -> -> 1 `i `b ]
[; ;disp.c: 308: RC1 = 1;
"308
[e = _RC1 -> -> 1 `i `b ]
"309
}
[e :U 378 ]
[; ;disp.c: 309: }
[; ;disp.c: 310: if(real_temp <= 39.9)
"310
[e $ ! <= -> _real_temp `d .39.9 379  ]
[; ;disp.c: 311: {
"311
{
[; ;disp.c: 312: RA4 = 0;
"312
[e = _RA4 -> -> 0 `i `b ]
[; ;disp.c: 313: RC1 = 0;
"313
[e = _RC1 -> -> 0 `i `b ]
"314
}
[e :U 379 ]
[; ;disp.c: 314: }
[; ;disp.c: 317: units = 0x00;
"317
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 318: units = temp % 10;
"318
[e = _units -> % -> _temp `i -> 10 `i `uc ]
[; ;disp.c: 319: units = units << 4;
"319
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 320: values[12] = units;
"320
[e = *U + &U _values * -> -> -> 12 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 321: tens = 0x00;
"321
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 322: tens = temp / 10;
"322
[e = _tens -> / -> _temp `i -> 10 `i `uc ]
[; ;disp.c: 323: tens = tens << 4;
"323
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 324: values[11] = tens;
"324
[e = *U + &U _values * -> -> -> 11 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
[; ;disp.c: 325: temperature_timer = 10000;
"325
[e = _temperature_timer -> 10000 `i ]
"326
}
[e :U 374 ]
"327
}
[; ;disp.c: 326: }
[; ;disp.c: 327: }
[e $U 380  ]
"328
[e :U 373 ]
[; ;disp.c: 328: else
[; ;disp.c: 329: {
"329
{
[; ;disp.c: 330: temperature_timer = 0;
"330
[e = _temperature_timer -> 0 `i ]
"331
}
[e :U 380 ]
[; ;disp.c: 331: }
[; ;disp.c: 333: if( portd_old_status != PORTD )
"333
[e $ ! != -> _portd_old_status `i -> _PORTD `i 381  ]
[; ;disp.c: 334: {
"334
{
[; ;disp.c: 336: for (debounce = 0; debounce <= 99; debounce ++)
"336
{
[e = _debounce -> -> 0 `i `uc ]
[e $ <= -> _debounce `i -> 99 `i 382  ]
[e $U 383  ]
"337
[e :U 382 ]
[; ;disp.c: 337: {
{
[; ;disp.c: 338: _delay(250);
"338
[e ( __delay (1 -> -> -> 250 `i `l `ul ]
"339
}
"336
[e ++ _debounce -> -> 1 `i `uc ]
[e $ <= -> _debounce `i -> 99 `i 382  ]
[e :U 383 ]
"339
}
[; ;disp.c: 339: }
[; ;disp.c: 341: if( portd_old_status != PORTD )
"341
[e $ ! != -> _portd_old_status `i -> _PORTD `i 385  ]
[; ;disp.c: 342: {
"342
{
[; ;disp.c: 343: portd_old_status = PORTD;
"343
[e = _portd_old_status _PORTD ]
[; ;disp.c: 344: switch( PORTD )
"344
[e $U 387  ]
[; ;disp.c: 345: {
"345
{
[; ;disp.c: 346: case 0xFE :
"346
[e :U 388 ]
[; ;disp.c: 348: if( set_flow < 30 )
"348
[e $ ! < -> _set_flow `i -> 30 `i 389  ]
[; ;disp.c: 349: {
"349
{
[; ;disp.c: 350: set_flow = set_flow + 1;
"350
[e = _set_flow -> + -> _set_flow `i -> 1 `i `uc ]
[; ;disp.c: 351: units = 0x00;
"351
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 352: units = set_flow % 10;
"352
[e = _units -> % -> _set_flow `i -> 10 `i `uc ]
[; ;disp.c: 353: units = units << 4;
"353
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 354: values[5] = units;
"354
[e = *U + &U _values * -> -> -> 5 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 355: tens = 0x00;
"355
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 356: tens = set_flow / 10;
"356
[e = _tens -> / -> _set_flow `i -> 10 `i `uc ]
[; ;disp.c: 357: tens = tens << 4;
"357
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 358: values[4] = tens;
"358
[e = *U + &U _values * -> -> -> 4 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
[; ;disp.c: 360: TMR0 = 0;
"360
[e = _TMR0 -> -> 0 `i `us ]
[; ;disp.c: 362: Write_b_eep( 0x02, set_flow );
"362
[e ( _Write_b_eep (2 , -> -> 2 `i `ui _set_flow ]
[; ;disp.c: 363: _delay(50);
"363
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
"364
}
[e :U 389 ]
[; ;disp.c: 364: }
[; ;disp.c: 365: break;
"365
[e $U 386  ]
[; ;disp.c: 367: case 0xFD :
"367
[e :U 390 ]
[; ;disp.c: 369: if( set_flow > 0 )
"369
[e $ ! > -> _set_flow `i -> 0 `i 391  ]
[; ;disp.c: 370: {
"370
{
[; ;disp.c: 371: set_flow = set_flow - 1;
"371
[e = _set_flow -> - -> _set_flow `i -> 1 `i `uc ]
[; ;disp.c: 372: units = 0x00;
"372
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 373: units = set_flow % 10;
"373
[e = _units -> % -> _set_flow `i -> 10 `i `uc ]
[; ;disp.c: 374: units = units << 4;
"374
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 375: values[5] = units;
"375
[e = *U + &U _values * -> -> -> 5 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 376: tens = 0x00;
"376
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 377: tens = set_flow / 10;
"377
[e = _tens -> / -> _set_flow `i -> 10 `i `uc ]
[; ;disp.c: 378: tens = tens << 4;
"378
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 379: values[4] = tens;
"379
[e = *U + &U _values * -> -> -> 4 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
[; ;disp.c: 381: TMR0 = 0;
"381
[e = _TMR0 -> -> 0 `i `us ]
[; ;disp.c: 383: Write_b_eep( 0x02, set_flow );
"383
[e ( _Write_b_eep (2 , -> -> 2 `i `ui _set_flow ]
[; ;disp.c: 384: _delay(50);
"384
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
"385
}
[e :U 391 ]
[; ;disp.c: 385: }
[; ;disp.c: 386: break;
"386
[e $U 386  ]
[; ;disp.c: 388: case 0xFB :
"388
[e :U 392 ]
[; ;disp.c: 390: if( set_pressure > 0 )
"390
[e $ ! > -> _set_pressure `i -> 0 `i 393  ]
[; ;disp.c: 391: {
"391
{
[; ;disp.c: 392: set_pressure = set_pressure - 1;
"392
[e = _set_pressure -> - -> _set_pressure `i -> 1 `i `uc ]
[; ;disp.c: 393: units = 0x00;
"393
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 394: units = set_pressure % 10;
"394
[e = _units -> % -> _set_pressure `i -> 10 `i `uc ]
[; ;disp.c: 395: units = units << 4;
"395
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 396: values[3] = units;
"396
[e = *U + &U _values * -> -> -> 3 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 397: tens = 0x00;
"397
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 398: tens = set_pressure / 10;
"398
[e = _tens -> / -> _set_pressure `i -> 10 `i `uc ]
[; ;disp.c: 399: tens = tens << 4;
"399
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 400: values[2] = tens;
"400
[e = *U + &U _values * -> -> -> 2 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
[; ;disp.c: 402: TMR0 = 0;
"402
[e = _TMR0 -> -> 0 `i `us ]
[; ;disp.c: 404: Write_b_eep( 0x01, set_pressure );
"404
[e ( _Write_b_eep (2 , -> -> 1 `i `ui _set_pressure ]
[; ;disp.c: 405: _delay(50);
"405
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
"406
}
[e :U 393 ]
[; ;disp.c: 406: }
[; ;disp.c: 407: break;
"407
[e $U 386  ]
[; ;disp.c: 409: case 0xF7 :
"409
[e :U 394 ]
[; ;disp.c: 410: if( air == 0 )
"410
[e $ ! == -> _air `i -> 0 `i 395  ]
[; ;disp.c: 411: {
"411
{
[; ;disp.c: 412: air = 1;
"412
[e = _air -> -> 1 `i `uc ]
[; ;disp.c: 413: RB2 = 0;
"413
[e = _RB2 -> -> 0 `i `b ]
[; ;disp.c: 414: RC3 = 0;
"414
[e = _RC3 -> -> 0 `i `b ]
[; ;disp.c: 415: RA4 = 1;
"415
[e = _RA4 -> -> 1 `i `b ]
[; ;disp.c: 416: RC1 = 1;
"416
[e = _RC1 -> -> 1 `i `b ]
[; ;disp.c: 417: volve = 0;
"417
[e = _volve -> -> 0 `i `uc ]
[; ;disp.c: 418: timer = 0;
"418
[e = _timer -> 0 `i ]
"419
}
[; ;disp.c: 419: }
[e $U 396  ]
"420
[e :U 395 ]
[; ;disp.c: 420: else
[; ;disp.c: 421: {
"421
{
[; ;disp.c: 422: air = 0;
"422
[e = _air -> -> 0 `i `uc ]
[; ;disp.c: 423: RB2 = 1;
"423
[e = _RB2 -> -> 1 `i `b ]
[; ;disp.c: 424: RC7 = 0;
"424
[e = _RC7 -> -> 0 `i `b ]
[; ;disp.c: 425: RA4 = 0;
"425
[e = _RA4 -> -> 0 `i `b ]
[; ;disp.c: 426: RC1 = 0;
"426
[e = _RC1 -> -> 0 `i `b ]
[; ;disp.c: 427: volve = 0;
"427
[e = _volve -> -> 0 `i `uc ]
[; ;disp.c: 428: timer = 0;
"428
[e = _timer -> 0 `i ]
"429
}
[e :U 396 ]
[; ;disp.c: 429: }
[; ;disp.c: 430: break;
"430
[e $U 386  ]
[; ;disp.c: 432: case 0xEF :
"432
[e :U 397 ]
[; ;disp.c: 434: if( set_pressure < 30 )
"434
[e $ ! < -> _set_pressure `i -> 30 `i 398  ]
[; ;disp.c: 435: {
"435
{
[; ;disp.c: 436: set_pressure = set_pressure + 1;
"436
[e = _set_pressure -> + -> _set_pressure `i -> 1 `i `uc ]
[; ;disp.c: 437: units = 0x00;
"437
[e = _units -> -> 0 `i `uc ]
[; ;disp.c: 438: units = set_pressure % 10;
"438
[e = _units -> % -> _set_pressure `i -> 10 `i `uc ]
[; ;disp.c: 439: units = units << 4;
"439
[e = _units -> << -> _units `i -> 4 `i `uc ]
[; ;disp.c: 440: values[3] = units;
"440
[e = *U + &U _values * -> -> -> 3 `i `ui `ux -> -> # *U &U _values `ui `ux _units ]
[; ;disp.c: 441: tens = 0x00;
"441
[e = _tens -> -> 0 `i `uc ]
[; ;disp.c: 442: tens = set_pressure / 10;
"442
[e = _tens -> / -> _set_pressure `i -> 10 `i `uc ]
[; ;disp.c: 443: tens = tens << 4;
"443
[e = _tens -> << -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 444: values[2] = tens;
"444
[e = *U + &U _values * -> -> -> 2 `i `ui `ux -> -> # *U &U _values `ui `ux _tens ]
[; ;disp.c: 446: TMR0 = 0;
"446
[e = _TMR0 -> -> 0 `i `us ]
[; ;disp.c: 448: Write_b_eep( 0x01, set_pressure );
"448
[e ( _Write_b_eep (2 , -> -> 1 `i `ui _set_pressure ]
[; ;disp.c: 449: _delay(50);
"449
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
"450
}
[e :U 398 ]
[; ;disp.c: 450: }
[; ;disp.c: 451: break;
"451
[e $U 386  ]
[; ;disp.c: 453: case 0xDF :
"453
[e :U 399 ]
[; ;disp.c: 454: if( control == 0 )
"454
[e $ ! == -> _control `i -> 0 `i 400  ]
[; ;disp.c: 455: {
"455
{
[; ;disp.c: 456: control = 1;
"456
[e = _control -> -> 1 `i `uc ]
[; ;disp.c: 457: RC0 = 0;
"457
[e = _RC0 -> -> 0 `i `b ]
[; ;disp.c: 458: timer = 0;
"458
[e = _timer -> 0 `i ]
"459
}
[; ;disp.c: 459: }
[e $U 401  ]
"460
[e :U 400 ]
[; ;disp.c: 460: else
[; ;disp.c: 461: {
"461
{
[; ;disp.c: 462: control = 0;
"462
[e = _control -> -> 0 `i `uc ]
[; ;disp.c: 463: RC0 = 1;
"463
[e = _RC0 -> -> 1 `i `b ]
[; ;disp.c: 464: RC2 = 0;
"464
[e = _RC2 -> -> 0 `i `b ]
[; ;disp.c: 465: RC3 = 0;
"465
[e = _RC3 -> -> 0 `i `b ]
[; ;disp.c: 466: volve = 0;
"466
[e = _volve -> -> 0 `i `uc ]
[; ;disp.c: 469: hundreds = values[8];
"469
[e = _hundreds *U + &U _values * -> -> -> 8 `i `ui `ux -> -> # *U &U _values `ui `ux ]
[; ;disp.c: 470: hundreds = hundreds >> 4;
"470
[e = _hundreds -> >> -> _hundreds `i -> 4 `i `uc ]
[; ;disp.c: 471: Write_b_eep( 0x03, hundreds );
"471
[e ( _Write_b_eep (2 , -> -> 3 `i `ui _hundreds ]
[; ;disp.c: 472: _delay(50);
"472
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
[; ;disp.c: 474: tens = values[9];
"474
[e = _tens *U + &U _values * -> -> -> 9 `i `ui `ux -> -> # *U &U _values `ui `ux ]
[; ;disp.c: 475: tens = tens >> 4;
"475
[e = _tens -> >> -> _tens `i -> 4 `i `uc ]
[; ;disp.c: 476: Write_b_eep( 0x04, tens );
"476
[e ( _Write_b_eep (2 , -> -> 4 `i `ui _tens ]
[; ;disp.c: 477: _delay(50);
"477
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
[; ;disp.c: 479: units = values[10];
"479
[e = _units *U + &U _values * -> -> -> 10 `i `ui `ux -> -> # *U &U _values `ui `ux ]
[; ;disp.c: 480: units = units >> 4;
"480
[e = _units -> >> -> _units `i -> 4 `i `uc ]
[; ;disp.c: 481: Write_b_eep( 0x05, units );
"481
[e ( _Write_b_eep (2 , -> -> 5 `i `ui _units ]
[; ;disp.c: 482: _delay(50);
"482
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
[; ;disp.c: 484: timer = 10;
"484
[e = _timer -> 10 `i ]
"485
}
[e :U 401 ]
[; ;disp.c: 485: }
[; ;disp.c: 486: break;
"486
[e $U 386  ]
[; ;disp.c: 488: case 0x7F :
"488
[e :U 402 ]
[; ;disp.c: 489: real_volume = 0;
"489
[e = _real_volume -> -> 0 `i `f ]
[; ;disp.c: 491: values[8] = 0x00;
"491
[e = *U + &U _values * -> -> -> 8 `i `ui `ux -> -> # *U &U _values `ui `ux -> -> 0 `i `uc ]
[; ;disp.c: 492: values[9] = 0x00;
"492
[e = *U + &U _values * -> -> -> 9 `i `ui `ux -> -> # *U &U _values `ui `ux -> -> 0 `i `uc ]
[; ;disp.c: 493: values[10] = 0x00;
"493
[e = *U + &U _values * -> -> -> 10 `i `ui `ux -> -> # *U &U _values `ui `ux -> -> 0 `i `uc ]
[; ;disp.c: 496: Write_b_eep( 0x03, 0x00 );
"496
[e ( _Write_b_eep (2 , -> -> 3 `i `ui -> -> 0 `i `uc ]
[; ;disp.c: 497: _delay(50);
"497
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
[; ;disp.c: 499: Write_b_eep( 0x04, 0x00 );
"499
[e ( _Write_b_eep (2 , -> -> 4 `i `ui -> -> 0 `i `uc ]
[; ;disp.c: 500: _delay(50);
"500
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
[; ;disp.c: 502: Write_b_eep( 0x05, 0x00 );
"502
[e ( _Write_b_eep (2 , -> -> 5 `i `ui -> -> 0 `i `uc ]
[; ;disp.c: 503: _delay(50);
"503
[e ( __delay (1 -> -> -> 50 `i `l `ul ]
[; ;disp.c: 504: break;
"504
[e $U 386  ]
[; ;disp.c: 506: default :
"506
[e :U 403 ]
[; ;disp.c: 507: break;
"507
[e $U 386  ]
"508
}
[; ;disp.c: 508: }
[e $U 386  ]
"344
[e :U 387 ]
[e [\ _PORTD , $ -> -> 254 `i `uc 388
 , $ -> -> 253 `i `uc 390
 , $ -> -> 251 `i `uc 392
 , $ -> -> 247 `i `uc 394
 , $ -> -> 239 `i `uc 397
 , $ -> -> 223 `i `uc 399
 , $ -> -> 127 `i `uc 402
 403 ]
"508
[e :U 386 ]
"509
}
[e :U 385 ]
"510
}
[e :U 381 ]
"511
}
[e :U 347 ]
"92
[e $U 348  ]
[e :U 349 ]
[; ;disp.c: 509: }
[; ;disp.c: 510: }
[; ;disp.c: 511: }
[; ;disp.c: 512: }
"512
[e :UE 346 ]
}
"5
[v F3556 `(v ~T0 @X0 1 tf ]
"516
[v _tmr_int `IF3556 ~T0 @X0 1 e ]
{
[; ;disp.c: 515: void interrupt tmr_int()
[; ;disp.c: 516: {
[e :U _tmr_int ]
[f ]
[; ;disp.c: 517: if(adr == 7)
"517
[e $ ! == -> _adr `i -> 7 `i 405  ]
[; ;disp.c: 518: {
"518
{
[; ;disp.c: 519: RB0 = ~(RB0);
"519
[e = _RB0 ! _RB0 ]
[; ;disp.c: 520: adr = 0;
"520
[e = _adr -> -> 0 `i `uc ]
"521
}
[e :U 405 ]
[; ;disp.c: 521: }
[; ;disp.c: 522: PORTE = adr;
"522
[e = _PORTE _adr ]
[; ;disp.c: 523: PORTB = PORTB & 0x0F;
"523
[e = _PORTB -> & -> _PORTB `i -> 15 `i `uc ]
[; ;disp.c: 524: PORTB = PORTB | values[count];
"524
[e = _PORTB -> | -> _PORTB `i -> *U + &U _values * -> _count `ux -> -> # *U &U _values `ui `ux `i `uc ]
[; ;disp.c: 525: adr = adr + 1;
"525
[e = _adr -> + -> _adr `i -> 1 `i `uc ]
[; ;disp.c: 526: count = count + 1;
"526
[e = _count -> + -> _count `i -> 1 `i `uc ]
[; ;disp.c: 527: if(count == 14)
"527
[e $ ! == -> _count `i -> 14 `i 406  ]
[; ;disp.c: 528: {
"528
{
[; ;disp.c: 529: count = 0;
"529
[e = _count -> -> 0 `i `uc ]
"530
}
[e :U 406 ]
[; ;disp.c: 530: }
[; ;disp.c: 531: timer = timer - 1;
"531
[e = _timer - _timer -> 1 `i ]
[; ;disp.c: 532: temperature_timer = temperature_timer - 1;
"532
[e = _temperature_timer - _temperature_timer -> 1 `i ]
[; ;disp.c: 533: T0IF = 0;
"533
[e = _T0IF -> -> 0 `i `b ]
[; ;disp.c: 534: TMR0 = 0;
"534
[e = _TMR0 -> -> 0 `i `us ]
[; ;disp.c: 535: return;
"535
[e $UE 404  ]
[; ;disp.c: 536: }
"536
[e :UE 404 ]
}
