#include <common/mv6.h>

#include "a-common.dtsi"

&mdio0 {
	agate: switch@4 {
		compatible = "marvell,mv88e6085";
		reg = <0x4>;

		dsa,member = <0 0>;
		dsa,num_tx_queues = <8>;

		interrupts = <2 1 0 0>;
		interrupt-parent = <&mpic>;
		interrupt-controller;
		#interrupt-cells = <2>;

		ports {
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			dsa0d: port@5 {
				reg = <0x5>;
				label = "dsa";
				link = <&dsa1u>;
				phy-mode = "rgmii-id";

				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};

			port@6 {
				reg = <0x6>;
				label = "cpu0";
				ethernet = <&fm1mac4>;
				phy-mode = "rgmii-id";

				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};

			agate_port0: port@0 {
				phy-handle = <&aphy0>;
				reg = <0>;
				label = "ethX2";
				local-mac-address = [00 00 00 00 00 00];
				phy-mode = "gmii";
			};

			agate_port1: port@1 {
				phy-handle = <&aphy1>;
				reg = <1>;
				label = "ethX12";
				local-mac-address = [00 00 00 00 00 00];
				phy-mode = "gmii";
			};

			agate_port2: port@2 {
				phy-handle = <&aphy2>;
				reg = <2>;
				label = "ethX8";
				local-mac-address = [00 00 00 00 00 00];
				phy-mode = "gmii";
			};

			agate_port3: port@3 {
				phy-handle = <&aphy3>;
				reg = <3>;
				label = "ethX4";
				local-mac-address = [00 00 00 00 00 00];
				phy-mode = "gmii";
			};

			agate_port4: port@4 {
				phy-handle = <&aphy4>;
				reg = <4>;
				label = "ethX3";
				local-mac-address = [00 00 00 00 00 00];
				phy-mode = "gmii";
			};

			/* mv6_port(0, "ethX2" , &aphy0, "gmii");
			mv6_port(1, "ethX12", &aphy1, "gmii");
			mv6_port(2, "ethX8" , &aphy2, "gmii");
			mv6_port(3, "ethX4" , &aphy3, "gmii");
			mv6_port(4, "ethX3" , &aphy4, "gmii"); */
		};

		mdio {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			interrupt-parent = <&agate>;

			aphy0: mv6_phy(0);
			aphy1: mv6_phy(1);
			aphy2: mv6_phy(2);
			aphy3: mv6_phy(3);
			aphy4: mv6_phy(4);
		};
	};

	opal: switch@1 {
		compatible = "marvell,mv88e6085";
		reg = <0x1>;

		dsa,member = <0 1>;
		dsa,num_tx_queues = <4>;

		interrupts = <3 1 0 0>;
		interrupt-parent = <&mpic>;
		interrupt-controller;
		#interrupt-cells = <2>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			dsa1u: port@a {
				reg = <0xa>;
				label = "dsa";
				link = <&dsa0d>;
				phy-mode = "rgmii";

				fixed-link {
					speed = <1000>;
					full-duplex;
				};
			};

			opal_port0: port@0 {
				phy-handle = <&ophy0>;
				reg = <0>;
				label = "ethX1";
				local-mac-address = [00 00 00 00 00 00];
				phy-mode = "mii";
			};

			opal_port1: port@1 {
				phy-handle = <&ophy1>;
				reg = <1>;
				label = "ethX5";
				local-mac-address = [00 00 00 00 00 00];
				phy-mode = "mii";
			};

			opal_port2: port@2 {
				phy-handle = <&ophy2>;
				reg = <2>;
				label = "ethX6";
				local-mac-address = [00 00 00 00 00 00];
				phy-mode = "mii";
			};

			opal_port3: port@3 {
				phy-handle = <&ophy3>;
				reg = <3>;
				label = "ethX7";
				local-mac-address = [00 00 00 00 00 00];
				phy-mode = "mii";
			};

			opal_port4: port@4 {
				phy-handle = <&ophy4>;
				reg = <4>;
				label = "ethX9";
				local-mac-address = [00 00 00 00 00 00];
				phy-mode = "mii";
			};

			opal_port5: port@5 {
				phy-handle = <&ophy5>;
				reg = <5>;
				label = "ethX10";
				local-mac-address = [00 00 00 00 00 00];
				phy-mode = "mii";
			};

			opal_port6: port@6 {
				phy-handle = <&ophy6>;
				reg = <6>;
				label = "ethX11";
				local-mac-address = [00 00 00 00 00 00];
				phy-mode = "mii";
			};

			/*	mv6_port(0, "ethX1" , &ophy0, "mii");
			mv6_port(1, "ethX5" , &ophy1, "mii");
			mv6_port(2, "ethX6" , &ophy2, "mii");
			mv6_port(3, "ethX7" , &ophy3, "mii");
			mv6_port(4, "ethX9" , &ophy4, "mii");
			mv6_port(5, "ethX10", &ophy5, "mii");
			mv6_port(6, "ethX11", &ophy6, "mii"); */
		};

		mdio {
			#address-cells = <1>;
			#size-cells = <0>;
			interrupt-parent = <&opal>;

			ophy0: mv6_phy(0);
			ophy1: mv6_phy(1);
			ophy2: mv6_phy(2);
			ophy3: mv6_phy(3);
			ophy4: mv6_phy(4);
			ophy5: mv6_phy(5);
			ophy6: mv6_phy(6);
		};
	};
};
