#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun 20 16:47:08 2021
# Process ID: 7280
# Current directory: C:/Users/pedra/Documents/PrimeNumbers/primes
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2328 C:\Users\pedra\Documents\PrimeNumbers\primes\primes.xpr
# Log file: C:/Users/pedra/Documents/PrimeNumbers/primes/vivado.log
# Journal file: C:/Users/pedra/Documents/PrimeNumbers/primes\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pedra/Documents/PrimeNumbers/primes/primes.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 1000.551 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'isPrime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj isPrime_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pedra/Documents/PrimeNumbers/primes/primes.srcs/sources_1/new/isPrime.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'isPrime'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pedra/Documents/PrimeNumbers/primes/primes.srcs/sources_1/new/isPrime_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'isPrime_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
"xelab -wto e46df2614cec4801ab9b60e0bf8337f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot isPrime_tb_behav xil_defaultlib.isPrime_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e46df2614cec4801ab9b60e0bf8337f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot isPrime_tb_behav xil_defaultlib.isPrime_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.isPrime [isprime_default]
Compiling architecture bench of entity xil_defaultlib.isprime_tb
Built simulation snapshot isPrime_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim/xsim.dir/isPrime_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 20 16:58:39 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "isPrime_tb_behav -key {Behavioral:sim_1:Functional:isPrime_tb} -tclbatch {isPrime_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source isPrime_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'isPrime_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1000.551 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/pedra/Documents/PrimeNumbers/primes/primes.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Jun 20 16:59:31 2021] Launched synth_1...
Run output will be captured here: C:/Users/pedra/Documents/PrimeNumbers/primes/primes.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/pedra/Documents/PrimeNumbers/primes/primes.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Jun 20 17:02:18 2021] Launched synth_1...
Run output will be captured here: C:/Users/pedra/Documents/PrimeNumbers/primes/primes.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'isPrime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj isPrime_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pedra/Documents/PrimeNumbers/primes/primes.srcs/sources_1/new/isPrime.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'isPrime'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pedra/Documents/PrimeNumbers/primes/primes.srcs/sources_1/new/isPrime_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'isPrime_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
"xelab -wto e46df2614cec4801ab9b60e0bf8337f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot isPrime_tb_behav xil_defaultlib.isPrime_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e46df2614cec4801ab9b60e0bf8337f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot isPrime_tb_behav xil_defaultlib.isPrime_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.isPrime [isprime_default]
Compiling architecture bench of entity xil_defaultlib.isprime_tb
Built simulation snapshot isPrime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "isPrime_tb_behav -key {Behavioral:sim_1:Functional:isPrime_tb} -tclbatch {isPrime_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source isPrime_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'isPrime_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.551 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/pedra/Documents/PrimeNumbers/primes/primes.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Jun 20 17:05:14 2021] Launched synth_1...
Run output will be captured here: C:/Users/pedra/Documents/PrimeNumbers/primes/primes.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'isPrime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj isPrime_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pedra/Documents/PrimeNumbers/primes/primes.srcs/sources_1/new/isPrime.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'isPrime'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
"xelab -wto e46df2614cec4801ab9b60e0bf8337f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot isPrime_tb_behav xil_defaultlib.isPrime_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e46df2614cec4801ab9b60e0bf8337f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot isPrime_tb_behav xil_defaultlib.isPrime_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.isPrime [isprime_default]
Compiling architecture bench of entity xil_defaultlib.isprime_tb
Built simulation snapshot isPrime_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "isPrime_tb_behav -key {Behavioral:sim_1:Functional:isPrime_tb} -tclbatch {isPrime_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source isPrime_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'isPrime_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'isPrime_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj isPrime_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
"xelab -wto e46df2614cec4801ab9b60e0bf8337f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot isPrime_tb_behav xil_defaultlib.isPrime_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e46df2614cec4801ab9b60e0bf8337f2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot isPrime_tb_behav xil_defaultlib.isPrime_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pedra/Documents/PrimeNumbers/primes/primes.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "isPrime_tb_behav -key {Behavioral:sim_1:Functional:isPrime_tb} -tclbatch {isPrime_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source isPrime_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'isPrime_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 21 00:15:17 2021...
