Analysis & Synthesis report for DE0_D5M
Thu May 12 17:32:50 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TOP_DE0_CAMERA_MOUSE|sequence_detect:inst336|state
 12. State Machine - |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var
 13. State Machine - |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var
 14. State Machine - |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var
 15. State Machine - |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var
 16. State Machine - |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var
 17. State Machine - |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|I2C_CCD_Config:u8|mSetup_ST
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|altsyncram_lp81:altsyncram2
 24. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 25. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated
 26. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p
 27. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p
 28. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram
 29. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp
 30. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp
 31. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 32. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 33. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp
 34. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp
 35. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 36. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 37. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 38. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated
 39. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p
 40. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p
 41. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram
 42. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp
 43. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp
 44. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 45. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 46. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp
 47. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp
 48. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 49. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 50. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 51. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated
 52. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p
 53. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p
 54. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram
 55. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp
 56. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp
 57. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 58. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 59. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp
 60. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp
 61. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 62. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 63. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 64. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated
 65. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p
 66. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p
 67. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram
 68. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp
 69. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp
 70. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 71. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 72. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp
 73. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp
 74. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 75. Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 76. Parameter Settings for User Entity Instance: DE0_D5M:inst|VGA_Controller:u1
 77. Parameter Settings for User Entity Instance: DE0_D5M:inst|CCD_Capture:u3
 78. Parameter Settings for User Entity Instance: DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
 79. Parameter Settings for User Entity Instance: DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component
 80. Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7
 81. Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1
 82. Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1
 83. Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|sdr_data_path:data_path1
 84. Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 85. Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 86. Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 87. Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 88. Parameter Settings for User Entity Instance: DE0_D5M:inst|I2C_CCD_Config:u8
 89. Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:vga_xy_rsc_mgc_in_wire
 90. Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:video_in_rsc_mgc_in_wire
 91. Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:x_top_left_rsc_mgc_in_wire
 92. Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:y_top_left_rsc_mgc_in_wire
 93. Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:width_rsc_mgc_in_wire
 94. Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:height_rsc_mgc_in_wire
 95. Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
 96. Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_out_stdreg:filled_rsc_mgc_out_stdreg
 97. Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:reset_rsc_mgc_in_wire
 98. Parameter Settings for User Entity Instance: rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst
 99. Parameter Settings for User Entity Instance: get_last:inst53|mgc_in_wire:vga_xy_rsc_mgc_in_wire
100. Parameter Settings for User Entity Instance: get_last:inst53|mgc_out_stdreg:last_pixel_rsc_mgc_out_stdreg
101. Parameter Settings for User Entity Instance: blue_detect:inst333|mgc_in_wire:vga_xy_rsc_mgc_in_wire
102. Parameter Settings for User Entity Instance: blue_detect:inst333|mgc_out_stdreg:detected_blue_rsc_mgc_out_stdreg
103. Parameter Settings for User Entity Instance: blue_detect:inst333|mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg
104. Parameter Settings for User Entity Instance: blue_detect:inst333|mgc_in_wire:video_in_rsc_mgc_in_wire
105. Parameter Settings for User Entity Instance: blue_detect:inst333|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
106. Parameter Settings for User Entity Instance: get_red:inst18|mgc_in_wire:vga_xy_rsc_mgc_in_wire
107. Parameter Settings for User Entity Instance: get_red:inst18|mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg
108. Parameter Settings for User Entity Instance: get_red:inst18|mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg
109. Parameter Settings for User Entity Instance: get_red:inst18|mgc_out_stdreg:y_red_rsc_mgc_out_stdreg
110. Parameter Settings for User Entity Instance: get_red:inst18|mgc_in_wire:video_in_rsc_mgc_in_wire
111. Parameter Settings for User Entity Instance: get_red:inst18|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
112. Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:vga_xy_rsc_mgc_in_wire
113. Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:video_in_rsc_mgc_in_wire
114. Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:x_top_left_rsc_mgc_in_wire
115. Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:y_top_left_rsc_mgc_in_wire
116. Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:width_rsc_mgc_in_wire
117. Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:height_rsc_mgc_in_wire
118. Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
119. Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_out_stdreg:filled_rsc_mgc_out_stdreg
120. Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:reset_rsc_mgc_in_wire
121. Parameter Settings for User Entity Instance: rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst
122. Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:vga_xy_rsc_mgc_in_wire
123. Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:video_in_rsc_mgc_in_wire
124. Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:x_top_left_rsc_mgc_in_wire
125. Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:y_top_left_rsc_mgc_in_wire
126. Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:width_rsc_mgc_in_wire
127. Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:height_rsc_mgc_in_wire
128. Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
129. Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_out_stdreg:filled_rsc_mgc_out_stdreg
130. Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:reset_rsc_mgc_in_wire
131. Parameter Settings for User Entity Instance: rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst
132. Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:vga_xy_rsc_mgc_in_wire
133. Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:video_in_rsc_mgc_in_wire
134. Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:x_top_left_rsc_mgc_in_wire
135. Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:y_top_left_rsc_mgc_in_wire
136. Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:width_rsc_mgc_in_wire
137. Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:height_rsc_mgc_in_wire
138. Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
139. Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_out_stdreg:filled_rsc_mgc_out_stdreg
140. Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:reset_rsc_mgc_in_wire
141. Parameter Settings for User Entity Instance: rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst
142. Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:vga_xy_rsc_mgc_in_wire
143. Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:video_in_rsc_mgc_in_wire
144. Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:x_top_left_rsc_mgc_in_wire
145. Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:y_top_left_rsc_mgc_in_wire
146. Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:width_rsc_mgc_in_wire
147. Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:height_rsc_mgc_in_wire
148. Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
149. Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_out_stdreg:filled_rsc_mgc_out_stdreg
150. Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:reset_rsc_mgc_in_wire
151. Parameter Settings for User Entity Instance: rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst
152. Parameter Settings for User Entity Instance: red_detect:inst335|mgc_in_wire:vga_xy_rsc_mgc_in_wire
153. Parameter Settings for User Entity Instance: red_detect:inst335|mgc_in_wire:video_in_rsc_mgc_in_wire
154. Parameter Settings for User Entity Instance: red_detect:inst335|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg
155. Parameter Settings for User Entity Instance: red_detect:inst335|mgc_out_stdreg:redOut_rsc_mgc_out_stdreg
156. Parameter Settings for User Entity Instance: red_detect:inst335|mgc_out_stdreg:endRow_rsc_mgc_out_stdreg
157. Parameter Settings for User Entity Instance: red_detect:inst335|mgc_out_stdreg:endScreen_rsc_mgc_out_stdreg
158. Parameter Settings for Inferred Entity Instance: get_wh:inst8|lpm_mult:Mult0
159. Parameter Settings for Inferred Entity Instance: get_wh:inst8|lpm_divide:Div0
160. Parameter Settings for Inferred Entity Instance: row_detect:inst3|lpm_divide:Div0
161. Parameter Settings for Inferred Entity Instance: row_detect:inst3|lpm_divide:Div1
162. Parameter Settings for Inferred Entity Instance: row_detect:inst3|lpm_divide:Div2
163. Parameter Settings for Inferred Entity Instance: row_detect:inst3|lpm_divide:Div3
164. Parameter Settings for Inferred Entity Instance: tempotestblock:inst11|lpm_divide:Div0
165. Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult1
166. Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult0
167. Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult2
168. Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult3
169. Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult5
170. Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult8
171. Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult9
172. Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult6
173. Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult7
174. Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult4
175. altshift_taps Parameter Settings by Entity Instance
176. altpll Parameter Settings by Entity Instance
177. dcfifo Parameter Settings by Entity Instance
178. lpm_mult Parameter Settings by Entity Instance
179. Port Connectivity Checks: "rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst"
180. Port Connectivity Checks: "DE0_D5M:inst|I2C_CCD_Config:u8"
181. Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2"
182. Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1"
183. Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2"
184. Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1"
185. Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7|sdr_data_path:data_path1"
186. Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1"
187. Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7"
188. Port Connectivity Checks: "DE0_D5M:inst|SEG7_LUT_8:u5"
189. Port Connectivity Checks: "DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0"
190. Port Connectivity Checks: "DE0_D5M:inst|RAW2RGB:u4"
191. Port Connectivity Checks: "DE0_D5M:inst|CCD_Capture:u3"
192. Port Connectivity Checks: "DE0_D5M:inst|VGA_Controller:u1"
193. Elapsed Time Per Partition
194. Analysis & Synthesis Messages
195. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 12 17:32:50 2016            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE0_D5M                                          ;
; Top-level Entity Name              ; TOP_DE0_CAMERA_MOUSE                             ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 7,976                                            ;
;     Total combinational functions  ; 7,517                                            ;
;     Dedicated logic registers      ; 1,808                                            ;
; Total registers                    ; 1808                                             ;
; Total pins                         ; 138                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 62,416                                           ;
; Embedded Multiplier 9-bit elements ; 14                                               ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Option                                                                     ; Setting              ; Default Value      ;
+----------------------------------------------------------------------------+----------------------+--------------------+
; Device                                                                     ; EP3C16F484C6         ;                    ;
; Top-level entity name                                                      ; TOP_DE0_CAMERA_MOUSE ; DE0_D5M            ;
; Family name                                                                ; Cyclone III          ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                   ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                                ; Off                  ; Off                ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                ;
; Preserve fewer node names                                                  ; On                   ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto                 ; Auto               ;
; Safe State Machine                                                         ; Off                  ; Off                ;
; Extract Verilog State Machines                                             ; On                   ; On                 ;
; Extract VHDL State Machines                                                ; On                   ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                 ;
; Parallel Synthesis                                                         ; On                   ; On                 ;
; DSP Block Balancing                                                        ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                                         ; On                   ; On                 ;
; Power-Up Don't Care                                                        ; On                   ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                ;
; Remove Duplicate Registers                                                 ; On                   ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                ;
; Ignore SOFT Buffers                                                        ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                ;
; Optimization Technique                                                     ; Balanced             ; Balanced           ;
; Carry Chain Length                                                         ; 70                   ; 70                 ;
; Auto Carry Chains                                                          ; On                   ; On                 ;
; Auto Open-Drain Pins                                                       ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                ;
; Auto ROM Replacement                                                       ; On                   ; On                 ;
; Auto RAM Replacement                                                       ; On                   ; On                 ;
; Auto DSP Block Replacement                                                 ; On                   ; On                 ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                   ; On                 ;
; Strict RAM Replacement                                                     ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                          ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                ;
; Auto RAM Block Balancing                                                   ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                ;
; Auto Resource Sharing                                                      ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                ;
; Timing-Driven Synthesis                                                    ; On                   ; On                 ;
; Report Parameter Settings                                                  ; On                   ; On                 ;
; Report Source Assignments                                                  ; On                   ; On                 ;
; Report Connectivity Checks                                                 ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation   ; Normal compilation ;
; HDL message level                                                          ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                ;
; Clock MUX Protection                                                       ; On                   ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                ;
; Block Design Naming                                                        ; Auto                 ; Auto               ;
; SDC constraint protection                                                  ; Off                  ; Off                ;
; Synthesis Effort                                                           ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                 ;
; Synthesis Seed                                                             ; 1                    ; 1                  ;
+----------------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+-------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                        ; Library ;
+-------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User Unspecified File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/Sdram_Control_4Port/Sdram_Params.h        ;         ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/Sdram_Control_4Port/command.v             ;         ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/Sdram_Control_4Port/control_interface.v   ;         ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/Sdram_Control_4Port/sdr_data_path.v       ;         ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/Sdram_Control_4Port/Sdram_Control_4Port.v ;         ;
; Sdram_Control_4Port/Sdram_FIFO.v          ; yes             ; User Wizard-Generated File         ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/Sdram_Control_4Port/Sdram_FIFO.v          ;         ;
; V/VGA_Param.h                             ; yes             ; User Unspecified File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/VGA_Param.h                             ;         ;
; V/CCD_Capture.v                           ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/CCD_Capture.v                           ;         ;
; V/I2C_CCD_Config.v                        ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/I2C_CCD_Config.v                        ;         ;
; V/I2C_Controller.v                        ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/I2C_Controller.v                        ;         ;
; V/Line_Buffer.v                           ; yes             ; User Wizard-Generated File         ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/Line_Buffer.v                           ;         ;
; V/RAW2RGB.v                               ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/RAW2RGB.v                               ;         ;
; V/Reset_Delay.v                           ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/Reset_Delay.v                           ;         ;
; V/sdram_pll.v                             ; yes             ; User Wizard-Generated File         ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/sdram_pll.v                             ;         ;
; V/SEG7_LUT.v                              ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/SEG7_LUT.v                              ;         ;
; V/SEG7_LUT_8.v                            ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/SEG7_LUT_8.v                            ;         ;
; V/VGA_Controller.v                        ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/VGA_Controller.v                        ;         ;
; DE0_D5M.v                                 ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/DE0_D5M.v                                 ;         ;
; V/TOP_DE0_CAMERA_MOUSE.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/TOP_DE0_CAMERA_MOUSE.bdf                ;         ;
; catapult_ip/mouse/rtl_mgc_ioport.v        ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/catapult_ip/mouse/rtl_mgc_ioport.v        ;         ;
; column_chooser.v                          ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/column_chooser.v                          ;         ;
; row_detect.v                              ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/row_detect.v                              ;         ;
; get_wh.v                                  ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/get_wh.v                                  ;         ;
; pitch_out.v                               ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/pitch_out.v                               ;         ;
; blue_detect.v                             ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/blue_detect.v                             ;         ;
; Tonetest.v                                ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/Tonetest.v                                ;         ;
; tempotestblock.v                          ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/tempotestblock.v                          ;         ;
; red_detect.v                              ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/red_detect.v                              ;         ;
; sequence_detect.v                         ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/sequence_detect.v                         ;         ;
; mux4.bdf                                  ; yes             ; User Block Diagram/Schematic File  ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/mux4.bdf                                  ;         ;
; special_note_mux.v                        ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/special_note_mux.v                        ;         ;
; get_last.v                                ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/get_last.v                                ;         ;
; get_red.v                                 ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/get_red.v                                 ;         ;
; rectangle_detect.v                        ; yes             ; User Verilog HDL File              ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/rectangle_detect.v                        ;         ;
; altshift_taps.tdf                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf                                 ;         ;
; altdpram.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                      ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                   ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                   ;         ;
; lpm_constant.inc                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                  ;         ;
; db/shift_taps_rnn.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/shift_taps_rnn.tdf                     ;         ;
; db/altsyncram_lp81.tdf                    ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/altsyncram_lp81.tdf                    ;         ;
; db/cntr_cuf.tdf                           ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/cntr_cuf.tdf                           ;         ;
; db/cmpr_vgc.tdf                           ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/cmpr_vgc.tdf                           ;         ;
; altpll.tdf                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                        ;         ;
; aglobal130.inc                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                    ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                   ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                 ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                 ;         ;
; db/altpll_9ee2.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/altpll_9ee2.tdf                        ;         ;
; dcfifo.tdf                                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf                                        ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                   ;         ;
; a_graycounter.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc                                 ;         ;
; a_fefifo.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc                                      ;         ;
; a_gray2bin.inc                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc                                    ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                                       ;         ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                 ;         ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc                               ;         ;
; db/dcfifo_v5o1.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/dcfifo_v5o1.tdf                        ;         ;
; db/a_gray2bin_tgb.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/a_gray2bin_tgb.tdf                     ;         ;
; db/a_graycounter_s57.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/a_graycounter_s57.tdf                  ;         ;
; db/a_graycounter_ojc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/a_graycounter_ojc.tdf                  ;         ;
; db/altsyncram_de51.tdf                    ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/altsyncram_de51.tdf                    ;         ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/dffpipe_oe9.tdf                        ;         ;
; db/alt_synch_pipe_qld.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/alt_synch_pipe_qld.tdf                 ;         ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/dffpipe_pe9.tdf                        ;         ;
; db/alt_synch_pipe_rld.tdf                 ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/alt_synch_pipe_rld.tdf                 ;         ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/dffpipe_qe9.tdf                        ;         ;
; db/cmpr_e66.tdf                           ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/cmpr_e66.tdf                           ;         ;
; lpm_mult.tdf                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                      ;         ;
; multcore.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                      ;         ;
; bypassff.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                      ;         ;
; altshift.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                      ;         ;
; db/mult_mft.tdf                           ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/mult_mft.tdf                           ;         ;
; lpm_divide.tdf                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                    ;         ;
; abs_divider.inc                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                   ;         ;
; sign_div_unsign.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                               ;         ;
; db/lpm_divide_ajm.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/lpm_divide_ajm.tdf                     ;         ;
; db/sign_div_unsign_bnh.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/sign_div_unsign_bnh.tdf                ;         ;
; db/alt_u_div_19f.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/alt_u_div_19f.tdf                      ;         ;
; db/add_sub_unc.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/add_sub_unc.tdf                        ;         ;
; db/add_sub_vnc.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/add_sub_vnc.tdf                        ;         ;
; db/lpm_divide_ihm.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/lpm_divide_ihm.tdf                     ;         ;
; db/sign_div_unsign_jlh.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/sign_div_unsign_jlh.tdf                ;         ;
; db/alt_u_div_h5f.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/alt_u_div_h5f.tdf                      ;         ;
; db/lpm_divide_jhm.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/lpm_divide_jhm.tdf                     ;         ;
; db/sign_div_unsign_klh.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/sign_div_unsign_klh.tdf                ;         ;
; db/alt_u_div_j5f.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/alt_u_div_j5f.tdf                      ;         ;
; db/lpm_divide_khm.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/lpm_divide_khm.tdf                     ;         ;
; db/sign_div_unsign_llh.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/sign_div_unsign_llh.tdf                ;         ;
; db/alt_u_div_l5f.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/alt_u_div_l5f.tdf                      ;         ;
; db/lpm_divide_6jm.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/lpm_divide_6jm.tdf                     ;         ;
; db/sign_div_unsign_7nh.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/sign_div_unsign_7nh.tdf                ;         ;
; db/alt_u_div_p8f.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/alt_u_div_p8f.tdf                      ;         ;
; multcore.tdf                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf                                      ;         ;
; csa_add.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc                                       ;         ;
; mpar_add.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc                                      ;         ;
; muleabz.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc                                       ;         ;
; mul_lfrg.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc                                      ;         ;
; mul_boothc.inc                            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc                                    ;         ;
; alt_ded_mult.inc                          ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc                                  ;         ;
; alt_ded_mult_y.inc                        ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                ;         ;
; mpar_add.tdf                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf                                      ;         ;
; lpm_add_sub.tdf                           ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                   ;         ;
; addcore.inc                               ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                       ;         ;
; look_add.inc                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                      ;         ;
; alt_stratix_add_sub.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                           ;         ;
; db/add_sub_1eh.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/add_sub_1eh.tdf                        ;         ;
; db/add_sub_cfh.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/add_sub_cfh.tdf                        ;         ;
; altshift.tdf                              ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf                                      ;         ;
; db/add_sub_2eh.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/add_sub_2eh.tdf                        ;         ;
; db/add_sub_dfh.tdf                        ; yes             ; Auto-Generated Megafunction        ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/db/add_sub_dfh.tdf                        ;         ;
+-------------------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 7,976                ;
;                                             ;                      ;
; Total combinational functions               ; 7517                 ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 1987                 ;
;     -- 3 input functions                    ; 2321                 ;
;     -- <=2 input functions                  ; 3209                 ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 4283                 ;
;     -- arithmetic mode                      ; 3234                 ;
;                                             ;                      ;
; Total registers                             ; 1808                 ;
;     -- Dedicated logic registers            ; 1808                 ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 138                  ;
; Total memory bits                           ; 62416                ;
; Embedded Multiplier 9-bit elements          ; 14                   ;
; Total PLLs                                  ; 1                    ;
;     -- PLLs                                 ; 1                    ;
;                                             ;                      ;
; Maximum fan-out node                        ; DE0_D5M:inst|rClk[0] ;
; Maximum fan-out                             ; 873                  ;
; Total fan-out                               ; 29353                ;
; Average fan-out                             ; 3.01                 ;
+---------------------------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                  ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TOP_DE0_CAMERA_MOUSE                                               ; 7517 (3)          ; 1808 (1)     ; 62416       ; 14           ; 0       ; 7         ; 138  ; 0            ; |TOP_DE0_CAMERA_MOUSE                                                                                                                                                                ; work         ;
;    |DE0_D5M:inst|                                                   ; 1159 (1)          ; 992 (15)     ; 62416       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst                                                                                                                                                   ; work         ;
;       |CCD_Capture:u3|                                              ; 40 (40)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|CCD_Capture:u3                                                                                                                                    ; work         ;
;       |I2C_CCD_Config:u8|                                           ; 187 (119)         ; 112 (75)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|I2C_CCD_Config:u8                                                                                                                                 ; work         ;
;          |I2C_Controller:u0|                                        ; 68 (68)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                               ; work         ;
;       |RAW2RGB:u4|                                                  ; 84 (68)           ; 66 (55)      ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4                                                                                                                                        ; work         ;
;          |Line_Buffer:u0|                                           ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0                                                                                                                         ; work         ;
;             |altshift_taps:altshift_taps_component|                 ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component                                                                                   ; work         ;
;                |shift_taps_rnn:auto_generated|                      ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated                                                     ; work         ;
;                   |altsyncram_lp81:altsyncram2|                     ; 0 (0)             ; 0 (0)        ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|altsyncram_lp81:altsyncram2                         ; work         ;
;                   |cntr_cuf:cntr1|                                  ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|cntr_cuf:cntr1                                      ; work         ;
;                      |cmpr_vgc:cmpr4|                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|cntr_cuf:cntr1|cmpr_vgc:cmpr4                       ; work         ;
;       |Reset_Delay:u2|                                              ; 51 (51)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Reset_Delay:u2                                                                                                                                    ; work         ;
;       |Sdram_Control_4Port:u7|                                      ; 716 (219)         ; 704 (137)    ; 31744       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7                                                                                                                            ; work         ;
;          |Sdram_FIFO:read_fifo1|                                    ; 91 (0)            ; 116 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1                                                                                                      ; work         ;
;             |dcfifo:dcfifo_component|                               ; 91 (0)            ; 116 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ; work         ;
;                |dcfifo_v5o1:auto_generated|                         ; 91 (15)           ; 116 (30)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated                                                   ; work         ;
;                   |a_gray2bin_tgb:wrptr_g_gray2bin|                 ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                   ; work         ;
;                   |a_gray2bin_tgb:ws_dgrp_gray2bin|                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                   ; work         ;
;                   |a_graycounter_ojc:wrptr_g1p|                     ; 22 (22)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p                       ; work         ;
;                   |a_graycounter_s57:rdptr_g1p|                     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p                       ; work         ;
;                   |alt_synch_pipe_qld:rs_dgwp|                      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp                        ; work         ;
;                      |dffpipe_pe9:dffpipe13|                        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13  ; work         ;
;                   |alt_synch_pipe_rld:ws_dgrp|                      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp                        ; work         ;
;                      |dffpipe_qe9:dffpipe16|                        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16  ; work         ;
;                   |altsyncram_de51:fifo_ram|                        ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram                          ; work         ;
;                   |cmpr_e66:rdempty_eq_comp|                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp                          ; work         ;
;                   |cmpr_e66:wrfull_eq_comp|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:wrfull_eq_comp                           ; work         ;
;                   |dffpipe_oe9:ws_brp|                              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp                                ; work         ;
;                   |dffpipe_oe9:ws_bwp|                              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp                                ; work         ;
;          |Sdram_FIFO:read_fifo2|                                    ; 91 (0)            ; 116 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2                                                                                                      ; work         ;
;             |dcfifo:dcfifo_component|                               ; 91 (0)            ; 116 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                              ; work         ;
;                |dcfifo_v5o1:auto_generated|                         ; 91 (15)           ; 116 (30)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated                                                   ; work         ;
;                   |a_gray2bin_tgb:wrptr_g_gray2bin|                 ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                   ; work         ;
;                   |a_gray2bin_tgb:ws_dgrp_gray2bin|                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                   ; work         ;
;                   |a_graycounter_ojc:wrptr_g1p|                     ; 22 (22)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p                       ; work         ;
;                   |a_graycounter_s57:rdptr_g1p|                     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p                       ; work         ;
;                   |alt_synch_pipe_qld:rs_dgwp|                      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp                        ; work         ;
;                      |dffpipe_pe9:dffpipe13|                        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13  ; work         ;
;                   |alt_synch_pipe_rld:ws_dgrp|                      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp                        ; work         ;
;                      |dffpipe_qe9:dffpipe16|                        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16  ; work         ;
;                   |altsyncram_de51:fifo_ram|                        ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram                          ; work         ;
;                   |cmpr_e66:rdempty_eq_comp|                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp                          ; work         ;
;                   |cmpr_e66:wrfull_eq_comp|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:wrfull_eq_comp                           ; work         ;
;                   |dffpipe_oe9:ws_brp|                              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp                                ; work         ;
;                   |dffpipe_oe9:ws_bwp|                              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp                                ; work         ;
;          |Sdram_FIFO:write_fifo1|                                   ; 92 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|                               ; 92 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_v5o1:auto_generated|                         ; 92 (15)           ; 116 (30)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_tgb:rdptr_g_gray2bin|                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_tgb:rs_dgwp_gray2bin|                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_ojc:wrptr_g1p|                     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_s57:rdptr_g1p|                     ; 22 (22)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_qld:rs_dgwp|                      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp                       ; work         ;
;                      |dffpipe_pe9:dffpipe13|                        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ; work         ;
;                   |alt_synch_pipe_rld:ws_dgrp|                      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp                       ; work         ;
;                      |dffpipe_qe9:dffpipe16|                        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ; work         ;
;                   |altsyncram_de51:fifo_ram|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram                         ; work         ;
;                   |cmpr_e66:rdempty_eq_comp|                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp                         ; work         ;
;                   |cmpr_e66:wrfull_eq_comp|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:wrfull_eq_comp                          ; work         ;
;                   |dffpipe_oe9:rs_brp|                              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp                               ; work         ;
;                   |dffpipe_oe9:rs_bwp|                              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp                               ; work         ;
;          |Sdram_FIFO:write_fifo2|                                   ; 92 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2                                                                                                     ; work         ;
;             |dcfifo:dcfifo_component|                               ; 92 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ; work         ;
;                |dcfifo_v5o1:auto_generated|                         ; 92 (15)           ; 116 (30)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated                                                  ; work         ;
;                   |a_gray2bin_tgb:rdptr_g_gray2bin|                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin                  ; work         ;
;                   |a_gray2bin_tgb:rs_dgwp_gray2bin|                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rs_dgwp_gray2bin                  ; work         ;
;                   |a_graycounter_ojc:wrptr_g1p|                     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ; work         ;
;                   |a_graycounter_s57:rdptr_g1p|                     ; 22 (22)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p                      ; work         ;
;                   |alt_synch_pipe_qld:rs_dgwp|                      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp                       ; work         ;
;                      |dffpipe_pe9:dffpipe13|                        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ; work         ;
;                   |alt_synch_pipe_rld:ws_dgrp|                      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp                       ; work         ;
;                      |dffpipe_qe9:dffpipe16|                        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ; work         ;
;                   |altsyncram_de51:fifo_ram|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram                         ; work         ;
;                   |cmpr_e66:rdempty_eq_comp|                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp                         ; work         ;
;                   |cmpr_e66:wrfull_eq_comp|                         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:wrfull_eq_comp                          ; work         ;
;                   |dffpipe_oe9:rs_brp|                              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp                               ; work         ;
;                   |dffpipe_oe9:rs_bwp|                              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp                               ; work         ;
;          |command:command1|                                         ; 64 (64)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1                                                                                                           ; work         ;
;          |control_interface:control1|                               ; 67 (67)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1                                                                                                 ; work         ;
;       |VGA_Controller:u1|                                           ; 80 (80)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|VGA_Controller:u1                                                                                                                                 ; work         ;
;       |sdram_pll:u6|                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|sdram_pll:u6                                                                                                                                      ; work         ;
;          |altpll:altpll_component|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component                                                                                                              ; work         ;
;             |altpll_9ee2:auto_generated|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component|altpll_9ee2:auto_generated                                                                                   ; work         ;
;    |Tonetest:inst14|                                                ; 79 (79)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|Tonetest:inst14                                                                                                                                                ; work         ;
;    |blue_detect:inst333|                                            ; 102 (0)           ; 23 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|blue_detect:inst333                                                                                                                                            ; work         ;
;       |blue_detect_core:blue_detect_core_inst|                      ; 102 (102)         ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|blue_detect:inst333|blue_detect_core:blue_detect_core_inst                                                                                                     ; work         ;
;    |column_chooser:inst1|                                           ; 920 (629)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1                                                                                                                                           ; work         ;
;       |lpm_mult:Mult0|                                              ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult0                                                                                                                            ; work         ;
;          |multcore:mult_core|                                       ; 29 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult0|multcore:mult_core                                                                                                         ; work         ;
;             |mpar_add:padder|                                       ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                         ; work         ;
;                |lpm_add_sub:adder[0]|                               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                    ; work         ;
;                   |add_sub_1eh:auto_generated|                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1eh:auto_generated                                         ; work         ;
;                |lpm_add_sub:adder[1]|                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                    ; work         ;
;                   |add_sub_1eh:auto_generated|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_1eh:auto_generated                                         ; work         ;
;                |mpar_add:sub_par_add|                               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                               ; work         ;
;                      |add_sub_cfh:auto_generated|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_cfh:auto_generated                    ; work         ;
;       |lpm_mult:Mult1|                                              ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult1                                                                                                                            ; work         ;
;          |multcore:mult_core|                                       ; 44 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core                                                                                                         ; work         ;
;             |mpar_add:padder|                                       ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                         ; work         ;
;                |lpm_add_sub:adder[0]|                               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                    ; work         ;
;                   |add_sub_1eh:auto_generated|                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_1eh:auto_generated                                         ; work         ;
;                |lpm_add_sub:adder[1]|                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                    ; work         ;
;                   |add_sub_1eh:auto_generated|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_1eh:auto_generated                                         ; work         ;
;                |mpar_add:sub_par_add|                               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                               ; work         ;
;                      |add_sub_cfh:auto_generated|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_cfh:auto_generated                    ; work         ;
;       |lpm_mult:Mult2|                                              ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult2                                                                                                                            ; work         ;
;          |multcore:mult_core|                                       ; 31 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core                                                                                                         ; work         ;
;             |mpar_add:padder|                                       ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                         ; work         ;
;                |lpm_add_sub:adder[0]|                               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2eh:auto_generated                                         ; work         ;
;                |lpm_add_sub:adder[1]|                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_2eh:auto_generated                                         ; work         ;
;                |mpar_add:sub_par_add|                               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                               ; work         ;
;                      |add_sub_dfh:auto_generated|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dfh:auto_generated                    ; work         ;
;       |lpm_mult:Mult3|                                              ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult3                                                                                                                            ; work         ;
;          |multcore:mult_core|                                       ; 31 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult3|multcore:mult_core                                                                                                         ; work         ;
;             |mpar_add:padder|                                       ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                         ; work         ;
;                |lpm_add_sub:adder[0]|                               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2eh:auto_generated                                         ; work         ;
;                |lpm_add_sub:adder[1]|                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_2eh:auto_generated                                         ; work         ;
;                |mpar_add:sub_par_add|                               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                               ; work         ;
;                      |add_sub_dfh:auto_generated|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dfh:auto_generated                    ; work         ;
;       |lpm_mult:Mult4|                                              ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult4                                                                                                                            ; work         ;
;          |multcore:mult_core|                                       ; 17 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult4|multcore:mult_core                                                                                                         ; work         ;
;             |mpar_add:padder|                                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                         ; work         ;
;                |lpm_add_sub:adder[0]|                               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2eh:auto_generated                                         ; work         ;
;                |lpm_add_sub:adder[1]|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_2eh:auto_generated                                         ; work         ;
;                |mpar_add:sub_par_add|                               ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                               ; work         ;
;                      |add_sub_dfh:auto_generated|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dfh:auto_generated                    ; work         ;
;       |lpm_mult:Mult5|                                              ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult5                                                                                                                            ; work         ;
;          |multcore:mult_core|                                       ; 30 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult5|multcore:mult_core                                                                                                         ; work         ;
;             |mpar_add:padder|                                       ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                         ; work         ;
;                |lpm_add_sub:adder[0]|                               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2eh:auto_generated                                         ; work         ;
;                |lpm_add_sub:adder[1]|                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_2eh:auto_generated                                         ; work         ;
;                |mpar_add:sub_par_add|                               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                               ; work         ;
;                      |add_sub_dfh:auto_generated|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dfh:auto_generated                    ; work         ;
;       |lpm_mult:Mult6|                                              ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult6                                                                                                                            ; work         ;
;          |multcore:mult_core|                                       ; 35 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult6|multcore:mult_core                                                                                                         ; work         ;
;             |mpar_add:padder|                                       ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder                                                                                         ; work         ;
;                |lpm_add_sub:adder[0]|                               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2eh:auto_generated                                         ; work         ;
;                |lpm_add_sub:adder[1]|                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_2eh:auto_generated                                         ; work         ;
;                |mpar_add:sub_par_add|                               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                               ; work         ;
;                      |add_sub_dfh:auto_generated|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult6|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dfh:auto_generated                    ; work         ;
;       |lpm_mult:Mult7|                                              ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult7                                                                                                                            ; work         ;
;          |multcore:mult_core|                                       ; 17 (1)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult7|multcore:mult_core                                                                                                         ; work         ;
;             |mpar_add:padder|                                       ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                         ; work         ;
;                |lpm_add_sub:adder[0]|                               ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2eh:auto_generated                                         ; work         ;
;                |lpm_add_sub:adder[1]|                               ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_2eh:auto_generated                                         ; work         ;
;                |mpar_add:sub_par_add|                               ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|                            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                               ; work         ;
;                      |add_sub_dfh:auto_generated|                   ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dfh:auto_generated                    ; work         ;
;       |lpm_mult:Mult8|                                              ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult8                                                                                                                            ; work         ;
;          |multcore:mult_core|                                       ; 26 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult8|multcore:mult_core                                                                                                         ; work         ;
;             |mpar_add:padder|                                       ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                                         ; work         ;
;                |lpm_add_sub:adder[0]|                               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2eh:auto_generated                                         ; work         ;
;                |lpm_add_sub:adder[1]|                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_2eh:auto_generated                                         ; work         ;
;                |mpar_add:sub_par_add|                               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                               ; work         ;
;                      |add_sub_dfh:auto_generated|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dfh:auto_generated                    ; work         ;
;       |lpm_mult:Mult9|                                              ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult9                                                                                                                            ; work         ;
;          |multcore:mult_core|                                       ; 31 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult9|multcore:mult_core                                                                                                         ; work         ;
;             |mpar_add:padder|                                       ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder                                                                                         ; work         ;
;                |lpm_add_sub:adder[0]|                               ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_2eh:auto_generated                                         ; work         ;
;                |lpm_add_sub:adder[1]|                               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                    ; work         ;
;                   |add_sub_2eh:auto_generated|                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_2eh:auto_generated                                         ; work         ;
;                |mpar_add:sub_par_add|                               ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                    ; work         ;
;                   |lpm_add_sub:adder[0]|                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                               ; work         ;
;                      |add_sub_dfh:auto_generated|                   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|column_chooser:inst1|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_dfh:auto_generated                    ; work         ;
;    |get_last:inst53|                                                ; 12 (0)            ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|get_last:inst53                                                                                                                                                ; work         ;
;       |get_last_core:get_last_core_inst|                            ; 12 (12)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|get_last:inst53|get_last_core:get_last_core_inst                                                                                                               ; work         ;
;    |get_red:inst18|                                                 ; 235 (0)           ; 108 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|get_red:inst18                                                                                                                                                 ; work         ;
;       |get_red_core:get_red_core_inst|                              ; 235 (235)         ; 108 (108)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|get_red:inst18|get_red_core:get_red_core_inst                                                                                                                  ; work         ;
;    |get_wh:inst8|                                                   ; 2785 (11)         ; 0 (0)        ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|get_wh:inst8                                                                                                                                                   ; work         ;
;       |lpm_divide:Div0|                                             ; 2654 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|get_wh:inst8|lpm_divide:Div0                                                                                                                                   ; work         ;
;          |lpm_divide_ajm:auto_generated|                            ; 2654 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|get_wh:inst8|lpm_divide:Div0|lpm_divide_ajm:auto_generated                                                                                                     ; work         ;
;             |sign_div_unsign_bnh:divider|                           ; 2654 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|get_wh:inst8|lpm_divide:Div0|lpm_divide_ajm:auto_generated|sign_div_unsign_bnh:divider                                                                         ; work         ;
;                |alt_u_div_19f:divider|                              ; 2654 (2654)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|get_wh:inst8|lpm_divide:Div0|lpm_divide_ajm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_19f:divider                                                   ; work         ;
;       |lpm_mult:Mult0|                                              ; 120 (0)           ; 0 (0)        ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|get_wh:inst8|lpm_mult:Mult0                                                                                                                                    ; work         ;
;          |mult_mft:auto_generated|                                  ; 120 (120)         ; 0 (0)        ; 0           ; 14           ; 0       ; 7         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|get_wh:inst8|lpm_mult:Mult0|mult_mft:auto_generated                                                                                                            ; work         ;
;    |mux4:inst342|                                                   ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|mux4:inst342                                                                                                                                                   ; work         ;
;    |pitch_out:inst334|                                              ; 12 (12)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|pitch_out:inst334                                                                                                                                              ; work         ;
;    |rectangle_detect:inst10|                                        ; 230 (0)           ; 138 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst10                                                                                                                                        ; work         ;
;       |rectangle_detect_core:rectangle_detect_core_inst|            ; 230 (228)         ; 138 (134)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst                                                                                       ; work         ;
;          |rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst| ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst                              ; work         ;
;    |rectangle_detect:inst5|                                         ; 361 (0)           ; 124 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst5                                                                                                                                         ; work         ;
;       |rectangle_detect_core:rectangle_detect_core_inst|            ; 361 (361)         ; 124 (124)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst                                                                                        ; work         ;
;    |rectangle_detect:inst6|                                         ; 225 (0)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst6                                                                                                                                         ; work         ;
;       |rectangle_detect_core:rectangle_detect_core_inst|            ; 225 (225)         ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst                                                                                        ; work         ;
;    |rectangle_detect:inst7|                                         ; 225 (0)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst7                                                                                                                                         ; work         ;
;       |rectangle_detect_core:rectangle_detect_core_inst|            ; 225 (225)         ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst                                                                                        ; work         ;
;    |rectangle_detect:inst9|                                         ; 225 (0)           ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst9                                                                                                                                         ; work         ;
;       |rectangle_detect_core:rectangle_detect_core_inst|            ; 225 (225)         ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst                                                                                        ; work         ;
;    |red_detect:inst335|                                             ; 57 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|red_detect:inst335                                                                                                                                             ; work         ;
;       |red_detect_core:red_detect_core_inst|                        ; 57 (57)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|red_detect:inst335|red_detect_core:red_detect_core_inst                                                                                                        ; work         ;
;    |row_detect:inst3|                                               ; 420 (51)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3                                                                                                                                               ; work         ;
;       |lpm_divide:Div0|                                             ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div0                                                                                                                               ; work         ;
;          |lpm_divide_ihm:auto_generated|                            ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                                                                 ; work         ;
;             |sign_div_unsign_jlh:divider|                           ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_jlh:divider                                                                     ; work         ;
;                |alt_u_div_h5f:divider|                              ; 81 (81)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_h5f:divider                                               ; work         ;
;       |lpm_divide:Div1|                                             ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div1                                                                                                                               ; work         ;
;          |lpm_divide_jhm:auto_generated|                            ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                                                                 ; work         ;
;             |sign_div_unsign_klh:divider|                           ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider                                                                     ; work         ;
;                |alt_u_div_j5f:divider|                              ; 88 (88)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_j5f:divider                                               ; work         ;
;       |lpm_divide:Div2|                                             ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div2                                                                                                                               ; work         ;
;          |lpm_divide_khm:auto_generated|                            ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div2|lpm_divide_khm:auto_generated                                                                                                 ; work         ;
;             |sign_div_unsign_llh:divider|                           ; 103 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div2|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider                                                                     ; work         ;
;                |alt_u_div_l5f:divider|                              ; 103 (103)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div2|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider                                               ; work         ;
;       |lpm_divide:Div3|                                             ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div3                                                                                                                               ; work         ;
;          |lpm_divide_khm:auto_generated|                            ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div3|lpm_divide_khm:auto_generated                                                                                                 ; work         ;
;             |sign_div_unsign_llh:divider|                           ; 97 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div3|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider                                                                     ; work         ;
;                |alt_u_div_l5f:divider|                              ; 97 (97)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|row_detect:inst3|lpm_divide:Div3|lpm_divide_khm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_l5f:divider                                               ; work         ;
;    |sequence_detect:inst336|                                        ; 45 (45)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|sequence_detect:inst336                                                                                                                                        ; work         ;
;    |special_note_mux:inst353|                                       ; 228 (228)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|special_note_mux:inst353                                                                                                                                       ; work         ;
;    |tempotestblock:inst11|                                          ; 125 (49)          ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|tempotestblock:inst11                                                                                                                                          ; work         ;
;       |lpm_divide:Div0|                                             ; 76 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|tempotestblock:inst11|lpm_divide:Div0                                                                                                                          ; work         ;
;          |lpm_divide_6jm:auto_generated|                            ; 76 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|tempotestblock:inst11|lpm_divide:Div0|lpm_divide_6jm:auto_generated                                                                                            ; work         ;
;             |sign_div_unsign_7nh:divider|                           ; 76 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|tempotestblock:inst11|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider                                                                ; work         ;
;                |alt_u_div_p8f:divider|                              ; 76 (76)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|tempotestblock:inst11|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider                                          ; work         ;
;    |tempotestblock:inst13|                                          ; 45 (45)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP_DE0_CAMERA_MOUSE|tempotestblock:inst13                                                                                                                                          ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|altsyncram_lp81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 7           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 14          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 7           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                       ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                  ; IP Include File                                                                            ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0                     ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/Line_Buffer.v                  ;
; Altera ; ALTPLL                     ; N/A     ; N/A          ; N/A          ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|sdram_pll:u6                                  ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/V/sdram_pll.v                    ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1  ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2  ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1 ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/Sdram_Control_4Port/Sdram_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2 ; C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/Sdram_Control_4Port/Sdram_FIFO.v ;
+--------+----------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------+
; State Machine - |TOP_DE0_CAMERA_MOUSE|sequence_detect:inst336|state ;
+----------+----------+----------+------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                           ;
+----------+----------+----------+------------------------------------+
; state.00 ; 0        ; 0        ; 0                                  ;
; state.01 ; 1        ; 0        ; 1                                  ;
; state.10 ; 1        ; 1        ; 0                                  ;
+----------+----------+----------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var ;
+---------------------+---------------------+---------------------+---------------------+-------------------------------------------------------------------------------------------+
; Name                ; state_var.st_main_3 ; state_var.st_main_2 ; state_var.st_main_1 ; state_var.st_main                                                                         ;
+---------------------+---------------------+---------------------+---------------------+-------------------------------------------------------------------------------------------+
; state_var.st_main   ; 0                   ; 0                   ; 0                   ; 0                                                                                         ;
; state_var.st_main_1 ; 0                   ; 0                   ; 1                   ; 1                                                                                         ;
; state_var.st_main_2 ; 0                   ; 1                   ; 0                   ; 1                                                                                         ;
; state_var.st_main_3 ; 1                   ; 0                   ; 0                   ; 1                                                                                         ;
+---------------------+---------------------+---------------------+---------------------+-------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var ;
+---------------------+---------------------+---------------------+---------------------+------------------------------------------------------------------------------------------+
; Name                ; state_var.st_main_3 ; state_var.st_main_2 ; state_var.st_main_1 ; state_var.st_main                                                                        ;
+---------------------+---------------------+---------------------+---------------------+------------------------------------------------------------------------------------------+
; state_var.st_main   ; 0                   ; 0                   ; 0                   ; 0                                                                                        ;
; state_var.st_main_1 ; 0                   ; 0                   ; 1                   ; 1                                                                                        ;
; state_var.st_main_2 ; 0                   ; 1                   ; 0                   ; 1                                                                                        ;
; state_var.st_main_3 ; 1                   ; 0                   ; 0                   ; 1                                                                                        ;
+---------------------+---------------------+---------------------+---------------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var ;
+---------------------+---------------------+---------------------+---------------------+------------------------------------------------------------------------------------------+
; Name                ; state_var.st_main_3 ; state_var.st_main_2 ; state_var.st_main_1 ; state_var.st_main                                                                        ;
+---------------------+---------------------+---------------------+---------------------+------------------------------------------------------------------------------------------+
; state_var.st_main   ; 0                   ; 0                   ; 0                   ; 0                                                                                        ;
; state_var.st_main_1 ; 0                   ; 0                   ; 1                   ; 1                                                                                        ;
; state_var.st_main_2 ; 0                   ; 1                   ; 0                   ; 1                                                                                        ;
; state_var.st_main_3 ; 1                   ; 0                   ; 0                   ; 1                                                                                        ;
+---------------------+---------------------+---------------------+---------------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var ;
+---------------------+---------------------+---------------------+---------------------+------------------------------------------------------------------------------------------+
; Name                ; state_var.st_main_3 ; state_var.st_main_2 ; state_var.st_main_1 ; state_var.st_main                                                                        ;
+---------------------+---------------------+---------------------+---------------------+------------------------------------------------------------------------------------------+
; state_var.st_main   ; 0                   ; 0                   ; 0                   ; 0                                                                                        ;
; state_var.st_main_1 ; 0                   ; 0                   ; 1                   ; 1                                                                                        ;
; state_var.st_main_2 ; 0                   ; 1                   ; 0                   ; 1                                                                                        ;
; state_var.st_main_3 ; 1                   ; 0                   ; 0                   ; 1                                                                                        ;
+---------------------+---------------------+---------------------+---------------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_DE0_CAMERA_MOUSE|rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var ;
+---------------------+---------------------+---------------------+---------------------+------------------------------------------------------------------------------------------+
; Name                ; state_var.st_main_3 ; state_var.st_main_2 ; state_var.st_main_1 ; state_var.st_main                                                                        ;
+---------------------+---------------------+---------------------+---------------------+------------------------------------------------------------------------------------------+
; state_var.st_main   ; 0                   ; 0                   ; 0                   ; 0                                                                                        ;
; state_var.st_main_1 ; 0                   ; 0                   ; 1                   ; 1                                                                                        ;
; state_var.st_main_2 ; 0                   ; 1                   ; 0                   ; 1                                                                                        ;
; state_var.st_main_3 ; 1                   ; 0                   ; 0                   ; 1                                                                                        ;
+---------------------+---------------------+---------------------+---------------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|I2C_CCD_Config:u8|mSetup_ST ;
+----------------+----------------+----------------+-----------------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001              ;
+----------------+----------------+----------------+-----------------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                           ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                           ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                           ;
+----------------+----------------+----------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                        ; Reason for Removal                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[15]                                                                                                     ; Lost fanout                                                                                                                                                       ;
; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_LENGTH[8]                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_LENGTH[0..7]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_LENGTH[8]                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_LENGTH[0..7]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_LENGTH[8]                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_LENGTH[0..7]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_LENGTH[8]                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_LENGTH[0..7]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CKE                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|CKE                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2,3]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4..7,10]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]           ; Lost fanout                                                                                                                                                       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]           ; Lost fanout                                                                                                                                                       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]           ; Lost fanout                                                                                                                                                       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]           ; Lost fanout                                                                                                                                                       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]          ; Lost fanout                                                                                                                                                       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]          ; Lost fanout                                                                                                                                                       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]          ; Lost fanout                                                                                                                                                       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]          ; Lost fanout                                                                                                                                                       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[0..6]                                                                                                  ; Merged with DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[7]                                                                                                      ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[0..6]                                                                                                  ; Merged with DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[7]                                                                                                      ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[0..6]                                                                                                  ; Merged with DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[7]                                                                                                      ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[0..6]                                                                                                  ; Merged with DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[7]                                                                                                      ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|mLENGTH[0..6]                                                                                                    ; Merged with DE0_D5M:inst|Sdram_Control_4Port:u7|mLENGTH[7]                                                                                                        ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[0..6]                                                                                                      ; Merged with DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[7]                                                                                                          ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[0..6]                                                                           ; Merged with DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[7]                                                                               ;
; rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[4..9]                                                     ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                         ;
; rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|static_fill_1_sva                                                           ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|filled_rsc_mgc_out_stdreg_d                                                  ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|static_fill_1_sva                                                            ; Merged with rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|filled_rsc_mgc_out_stdreg_d                                                   ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|static_fill_1_sva                                                            ; Merged with rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|filled_rsc_mgc_out_stdreg_d                                                   ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|static_fill_1_sva                                                            ; Merged with rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|filled_rsc_mgc_out_stdreg_d                                                   ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|static_fill_1_sva                                                            ; Merged with rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|filled_rsc_mgc_out_stdreg_d                                                   ;
; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[1..3,8,9,11..15]                                                                                      ; Merged with DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]                                                                                                     ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[4..9]                                                      ; Merged with rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                          ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[4..9]                                                      ; Merged with rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                          ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[4..9]                                                      ; Merged with rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                          ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[4..9]                                                      ; Merged with rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                          ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[7]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[7]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[7]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[7]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|mLENGTH[7]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[7]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[7]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|rClk[1]                                                                                                                                 ; Lost fanout                                                                                                                                                       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|mLENGTH[8]                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                       ;
; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[13]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                            ;
; get_red:inst18|get_red_core:get_red_core_inst|oelse_slc_svs                                                                                          ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|aif_1_slc_svs                                                                ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|aif_1_slc_svs                                                                ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|aif_1_slc_svs                                                                ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|aif_1_slc_svs                                                                ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|aif_1_slc_svs                                                               ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var~4        ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var~5        ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var~4         ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var~5         ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var~4         ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var~5         ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var~4         ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var~5         ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var~4         ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var~5         ; Lost fanout                                                                                                                                                       ;
; DE0_D5M:inst|I2C_CCD_Config:u8|mSetup_ST~9                                                                                                           ; Lost fanout                                                                                                                                                       ;
; DE0_D5M:inst|I2C_CCD_Config:u8|mSetup_ST~10                                                                                                          ; Lost fanout                                                                                                                                                       ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[9]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[9]                                              ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[9]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[9]                                              ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[9]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[9]                                              ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[9]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[9]                                              ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[8]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[8]                                              ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[8]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[8]                                              ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[8]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[8]                                              ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[8]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[8]                                              ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[7]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[7]                                              ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[7]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[7]                                              ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[7]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[7]                                              ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[7]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[7]                                              ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[6]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[6]                                              ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[6]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[6]                                              ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[6]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[6]                                              ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[6]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[6]                                              ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[5]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[5]                                              ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[5]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[5]                                              ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[5]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[5]                                              ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[5]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[5]                                              ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[4]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[4]                                              ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[4]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[4]                                              ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[4]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[4]                                              ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[4]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[4]                                              ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[3]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[3]                                              ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[3]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[3]                                              ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[3]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[3]                                              ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[3]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[3]                                              ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[2]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[2]                                              ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[2]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[2]                                              ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[2]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[2]                                              ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[2]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[2]                                              ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[1]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[1]                                              ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[1]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[1]                                              ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[1]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[1]                                              ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[1]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[1]                                              ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[0]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[0]                                              ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[0]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[0]                                              ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[0]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[0]                                              ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[0]                                              ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[0]                                              ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                         ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                         ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                         ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[3]                                                         ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[2]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[2]                                                         ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[2]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[2]                                                         ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[2]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[2]                                                         ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[2]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[2]                                                         ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[1]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[1]                                                         ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[1]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[1]                                                         ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[1]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[1]                                                         ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[1]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[1]                                                         ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[0]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[0]                                                         ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[0]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[0]                                                         ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[0]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[0]                                                         ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[0]                                                         ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_width_cse_sva[0]                                                         ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[9]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[9]                                                    ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[9]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[9]                                                    ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[9]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[9]                                                    ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[9]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[9]                                                    ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[8]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[8]                                                    ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[8]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[8]                                                    ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[8]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[8]                                                    ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[8]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[8]                                                    ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[7]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[7]                                                    ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[7]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[7]                                                    ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[7]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[7]                                                    ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[7]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[7]                                                    ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[6]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[6]                                                    ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[6]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[6]                                                    ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[6]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[6]                                                    ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[6]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[6]                                                    ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[5]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[5]                                                    ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[5]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[5]                                                    ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[5]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[5]                                                    ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[5]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[5]                                                    ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[4]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[4]                                                    ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[4]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[4]                                                    ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[4]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[4]                                                    ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[4]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[4]                                                    ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[3]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[3]                                                    ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[3]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[3]                                                    ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[3]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[3]                                                    ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[3]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[3]                                                    ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[2]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[2]                                                    ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[2]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[2]                                                    ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[2]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[2]                                                    ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[2]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[2]                                                    ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[1]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[1]                                                    ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[1]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[1]                                                    ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[1]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[1]                                                    ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[1]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[1]                                                    ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[0]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[0]                                                    ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[0]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[0]                                                    ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[0]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[0]                                                    ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[0]                                                    ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|slc_x_top_left_cse_sva[0]                                                    ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[19]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[19]                                             ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[19]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[19]                                             ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[19]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[19]                                             ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[19]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[19]                                             ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[18]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[18]                                             ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[18]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[18]                                             ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[18]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[18]                                             ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[18]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[18]                                             ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[17]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[17]                                             ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[17]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[17]                                             ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[17]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[17]                                             ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[17]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[17]                                             ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[16]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[16]                                             ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[16]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[16]                                             ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[16]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[16]                                             ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[16]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[16]                                             ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[15]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[15]                                             ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[15]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[15]                                             ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[15]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[15]                                             ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[15]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[15]                                             ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[14]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[14]                                             ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[14]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[14]                                             ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[14]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[14]                                             ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[14]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[14]                                             ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[13]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[13]                                             ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[13]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[13]                                             ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[13]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[13]                                             ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[13]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[13]                                             ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[12]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[12]                                             ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[12]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[12]                                             ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[12]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[12]                                             ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[12]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[12]                                             ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[11]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[11]                                             ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[11]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[11]                                             ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[11]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[11]                                             ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[11]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[11]                                             ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[10]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[10]                                             ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[10]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[10]                                             ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[10]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[10]                                             ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[10]                                             ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|io_read_vga_xy_rsc_d_cse_sva[10]                                             ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_2 ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_2 ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_2 ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_2 ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_2 ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_2 ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_2 ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_2 ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_1 ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_1 ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_1 ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_1 ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_1 ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_1 ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_1 ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_1 ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main   ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main   ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main   ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main   ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main   ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main   ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main   ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main   ;
; rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_3 ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_3 ;
; rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_3 ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_3 ;
; rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_3 ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_3 ;
; rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_3 ; Merged with rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst|state_var.st_main_3 ;
; DE0_D5M:inst|CCD_Capture:u3|Y_Cont[1..15]                                                                                                            ; Lost fanout                                                                                                                                                       ;
; Total Number of Removed Registers = 363                                                                                                              ;                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                     ;
+----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0]    ; Stuck at GND              ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1],                   ;
;                                                          ; due to stuck port data_in ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2],                   ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3],                   ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10],                      ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7],                       ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6],                       ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5],                       ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4],                       ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[31],                            ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[30],                            ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[29],                            ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[28],                            ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[27],                            ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[26],                            ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[25],                            ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[24],                            ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[31],                 ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[30],                 ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[29],                 ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[28],                 ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[27],                 ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[26],                 ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[25],                 ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[24],                 ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0],                       ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_DATA[13],                            ;
;                                                          ;                           ; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]                  ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_LENGTH[8]       ; Stuck at VCC              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mLENGTH[7],                          ;
;                                                          ; due to stuck port data_in ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[7],                            ;
;                                                          ;                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[7], ;
;                                                          ;                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|mLENGTH[8]                           ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CKE ; Stuck at VCC              ; DE0_D5M:inst|Sdram_Control_4Port:u7|CKE                                  ;
;                                                          ; due to stuck port data_in ;                                                                          ;
+----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1808  ;
; Number of registers using Synchronous Clear  ; 183   ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 1402  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 989   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                    ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0  ; 7       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0  ; 7       ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                       ; 13      ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                       ; 13      ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                       ; 23      ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                       ; 17      ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                ; 4       ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                 ; 6       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0  ; 7       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6     ; 4       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0  ; 7       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6     ; 4       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; 8       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0 ; 8       ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                       ; 18      ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                       ; 21      ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9     ; 5       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9     ; 5       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0 ; 6       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6    ; 5       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0 ; 6       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6    ; 5       ;
; DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                 ; 5       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9    ; 4       ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 25                                                                                                              ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[5]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|timer[12] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[3]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TOP_DE0_CAMERA_MOUSE|special_note_mux:inst353|counter[1]                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|mCCD_G[7]                                        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|RAW2RGB:u4|mCCD_R[9]                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|CCD_Capture:u3|X_Cont[9]                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|CCD_Capture:u3|Y_Cont[1]                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13]                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[20]                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[19]                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rp_done             ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|CMD[1]                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]                           ;
; 34:1               ; 10 bits   ; 220 LEs       ; 210 LEs              ; 10 LEs                 ; Yes        ; |TOP_DE0_CAMERA_MOUSE|special_note_mux:inst353|x_out[2]                                        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|Sdram_Control_4Port:u7|ST[7]                                ;
; 9:1                ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |TOP_DE0_CAMERA_MOUSE|pitch_out:inst334|tempo[0]                                               ;
; 12:1               ; 9 bits    ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; Yes        ; |TOP_DE0_CAMERA_MOUSE|sequence_detect:inst336|repeats[0]                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TOP_DE0_CAMERA_MOUSE|DE0_D5M:inst|I2C_CCD_Config:u8|Mux8                                      ;
; 32:1               ; 2 bits    ; 42 LEs        ; 16 LEs               ; 26 LEs                 ; No         ; |TOP_DE0_CAMERA_MOUSE|Tonetest:inst14|pitch                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |TOP_DE0_CAMERA_MOUSE|sequence_detect:inst336|state                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|altsyncram_lp81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                            ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                       ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                            ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                       ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|VGA_Controller:u1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                     ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                     ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                     ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                     ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                     ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                     ;
; V_SYNC_BACK    ; 33    ; Signed Integer                                     ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                     ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                                     ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                     ;
; X_START        ; 144   ; Signed Integer                                     ;
; Y_START        ; 35    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|CCD_Capture:u3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                    ;
+----------------+----------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                 ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                          ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                                          ;
; WIDTH          ; 12             ; Signed Integer                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                 ;
; CBXI_PARAMETER ; shift_taps_rnn ; Untyped                                                                                 ;
+----------------+----------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------+
; Parameter Name                ; Value             ; Type                                       ;
+-------------------------------+-------------------+--------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                    ;
; PLL_TYPE                      ; AUTO              ; Untyped                                    ;
; LPM_HINT                      ; UNUSED            ; Untyped                                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                    ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                                    ;
; LOCK_LOW                      ; 1                 ; Untyped                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                    ;
; SKIP_VCO                      ; OFF               ; Untyped                                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                    ;
; BANDWIDTH                     ; 0                 ; Untyped                                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                    ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                    ;
; CLK1_MULTIPLY_BY              ; 5                 ; Signed Integer                             ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer                             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                    ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                             ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK1_PHASE_SHIFT              ; -2600             ; Untyped                                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                             ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                    ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                    ;
; VCO_MIN                       ; 0                 ; Untyped                                    ;
; VCO_MAX                       ; 0                 ; Untyped                                    ;
; VCO_CENTER                    ; 0                 ; Untyped                                    ;
; PFD_MIN                       ; 0                 ; Untyped                                    ;
; PFD_MAX                       ; 0                 ; Untyped                                    ;
; M_INITIAL                     ; 0                 ; Untyped                                    ;
; M                             ; 0                 ; Untyped                                    ;
; N                             ; 1                 ; Untyped                                    ;
; M2                            ; 1                 ; Untyped                                    ;
; N2                            ; 1                 ; Untyped                                    ;
; SS                            ; 1                 ; Untyped                                    ;
; C0_HIGH                       ; 0                 ; Untyped                                    ;
; C1_HIGH                       ; 0                 ; Untyped                                    ;
; C2_HIGH                       ; 0                 ; Untyped                                    ;
; C3_HIGH                       ; 0                 ; Untyped                                    ;
; C4_HIGH                       ; 0                 ; Untyped                                    ;
; C5_HIGH                       ; 0                 ; Untyped                                    ;
; C6_HIGH                       ; 0                 ; Untyped                                    ;
; C7_HIGH                       ; 0                 ; Untyped                                    ;
; C8_HIGH                       ; 0                 ; Untyped                                    ;
; C9_HIGH                       ; 0                 ; Untyped                                    ;
; C0_LOW                        ; 0                 ; Untyped                                    ;
; C1_LOW                        ; 0                 ; Untyped                                    ;
; C2_LOW                        ; 0                 ; Untyped                                    ;
; C3_LOW                        ; 0                 ; Untyped                                    ;
; C4_LOW                        ; 0                 ; Untyped                                    ;
; C5_LOW                        ; 0                 ; Untyped                                    ;
; C6_LOW                        ; 0                 ; Untyped                                    ;
; C7_LOW                        ; 0                 ; Untyped                                    ;
; C8_LOW                        ; 0                 ; Untyped                                    ;
; C9_LOW                        ; 0                 ; Untyped                                    ;
; C0_INITIAL                    ; 0                 ; Untyped                                    ;
; C1_INITIAL                    ; 0                 ; Untyped                                    ;
; C2_INITIAL                    ; 0                 ; Untyped                                    ;
; C3_INITIAL                    ; 0                 ; Untyped                                    ;
; C4_INITIAL                    ; 0                 ; Untyped                                    ;
; C5_INITIAL                    ; 0                 ; Untyped                                    ;
; C6_INITIAL                    ; 0                 ; Untyped                                    ;
; C7_INITIAL                    ; 0                 ; Untyped                                    ;
; C8_INITIAL                    ; 0                 ; Untyped                                    ;
; C9_INITIAL                    ; 0                 ; Untyped                                    ;
; C0_MODE                       ; BYPASS            ; Untyped                                    ;
; C1_MODE                       ; BYPASS            ; Untyped                                    ;
; C2_MODE                       ; BYPASS            ; Untyped                                    ;
; C3_MODE                       ; BYPASS            ; Untyped                                    ;
; C4_MODE                       ; BYPASS            ; Untyped                                    ;
; C5_MODE                       ; BYPASS            ; Untyped                                    ;
; C6_MODE                       ; BYPASS            ; Untyped                                    ;
; C7_MODE                       ; BYPASS            ; Untyped                                    ;
; C8_MODE                       ; BYPASS            ; Untyped                                    ;
; C9_MODE                       ; BYPASS            ; Untyped                                    ;
; C0_PH                         ; 0                 ; Untyped                                    ;
; C1_PH                         ; 0                 ; Untyped                                    ;
; C2_PH                         ; 0                 ; Untyped                                    ;
; C3_PH                         ; 0                 ; Untyped                                    ;
; C4_PH                         ; 0                 ; Untyped                                    ;
; C5_PH                         ; 0                 ; Untyped                                    ;
; C6_PH                         ; 0                 ; Untyped                                    ;
; C7_PH                         ; 0                 ; Untyped                                    ;
; C8_PH                         ; 0                 ; Untyped                                    ;
; C9_PH                         ; 0                 ; Untyped                                    ;
; L0_HIGH                       ; 1                 ; Untyped                                    ;
; L1_HIGH                       ; 1                 ; Untyped                                    ;
; G0_HIGH                       ; 1                 ; Untyped                                    ;
; G1_HIGH                       ; 1                 ; Untyped                                    ;
; G2_HIGH                       ; 1                 ; Untyped                                    ;
; G3_HIGH                       ; 1                 ; Untyped                                    ;
; E0_HIGH                       ; 1                 ; Untyped                                    ;
; E1_HIGH                       ; 1                 ; Untyped                                    ;
; E2_HIGH                       ; 1                 ; Untyped                                    ;
; E3_HIGH                       ; 1                 ; Untyped                                    ;
; L0_LOW                        ; 1                 ; Untyped                                    ;
; L1_LOW                        ; 1                 ; Untyped                                    ;
; G0_LOW                        ; 1                 ; Untyped                                    ;
; G1_LOW                        ; 1                 ; Untyped                                    ;
; G2_LOW                        ; 1                 ; Untyped                                    ;
; G3_LOW                        ; 1                 ; Untyped                                    ;
; E0_LOW                        ; 1                 ; Untyped                                    ;
; E1_LOW                        ; 1                 ; Untyped                                    ;
; E2_LOW                        ; 1                 ; Untyped                                    ;
; E3_LOW                        ; 1                 ; Untyped                                    ;
; L0_INITIAL                    ; 1                 ; Untyped                                    ;
; L1_INITIAL                    ; 1                 ; Untyped                                    ;
; G0_INITIAL                    ; 1                 ; Untyped                                    ;
; G1_INITIAL                    ; 1                 ; Untyped                                    ;
; G2_INITIAL                    ; 1                 ; Untyped                                    ;
; G3_INITIAL                    ; 1                 ; Untyped                                    ;
; E0_INITIAL                    ; 1                 ; Untyped                                    ;
; E1_INITIAL                    ; 1                 ; Untyped                                    ;
; E2_INITIAL                    ; 1                 ; Untyped                                    ;
; E3_INITIAL                    ; 1                 ; Untyped                                    ;
; L0_MODE                       ; BYPASS            ; Untyped                                    ;
; L1_MODE                       ; BYPASS            ; Untyped                                    ;
; G0_MODE                       ; BYPASS            ; Untyped                                    ;
; G1_MODE                       ; BYPASS            ; Untyped                                    ;
; G2_MODE                       ; BYPASS            ; Untyped                                    ;
; G3_MODE                       ; BYPASS            ; Untyped                                    ;
; E0_MODE                       ; BYPASS            ; Untyped                                    ;
; E1_MODE                       ; BYPASS            ; Untyped                                    ;
; E2_MODE                       ; BYPASS            ; Untyped                                    ;
; E3_MODE                       ; BYPASS            ; Untyped                                    ;
; L0_PH                         ; 0                 ; Untyped                                    ;
; L1_PH                         ; 0                 ; Untyped                                    ;
; G0_PH                         ; 0                 ; Untyped                                    ;
; G1_PH                         ; 0                 ; Untyped                                    ;
; G2_PH                         ; 0                 ; Untyped                                    ;
; G3_PH                         ; 0                 ; Untyped                                    ;
; E0_PH                         ; 0                 ; Untyped                                    ;
; E1_PH                         ; 0                 ; Untyped                                    ;
; E2_PH                         ; 0                 ; Untyped                                    ;
; E3_PH                         ; 0                 ; Untyped                                    ;
; M_PH                          ; 0                 ; Untyped                                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                    ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                    ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                    ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                    ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                    ;
; CBXI_PARAMETER                ; altpll_9ee2       ; Untyped                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                    ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                    ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                             ;
+-------------------------------+-------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                          ;
; REF_PER        ; 1024  ; Signed Integer                                          ;
; SC_CL          ; 3     ; Signed Integer                                          ;
; SC_RCD         ; 3     ; Signed Integer                                          ;
; SC_RRD         ; 7     ; Signed Integer                                          ;
; SC_PM          ; 1     ; Signed Integer                                          ;
; SC_BL          ; 1     ; Signed Integer                                          ;
; SDR_BL         ; 111   ; Unsigned Binary                                         ;
; SDR_BT         ; 0     ; Unsigned Binary                                         ;
; SDR_CL         ; 011   ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1 ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                           ;
; REF_PER        ; 1024  ; Signed Integer                                                           ;
; SC_CL          ; 3     ; Signed Integer                                                           ;
; SC_RCD         ; 3     ; Signed Integer                                                           ;
; SC_RRD         ; 7     ; Signed Integer                                                           ;
; SC_PM          ; 1     ; Signed Integer                                                           ;
; SC_BL          ; 1     ; Signed Integer                                                           ;
; SDR_BL         ; 111   ; Unsigned Binary                                                          ;
; SDR_BT         ; 0     ; Unsigned Binary                                                          ;
; SDR_CL         ; 011   ; Unsigned Binary                                                          ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|sdr_data_path:data_path1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                   ;
; REF_PER        ; 1024  ; Signed Integer                                                                   ;
; SC_CL          ; 3     ; Signed Integer                                                                   ;
; SC_RCD         ; 3     ; Signed Integer                                                                   ;
; SC_RRD         ; 7     ; Signed Integer                                                                   ;
; SC_PM          ; 1     ; Signed Integer                                                                   ;
; SC_BL          ; 1     ; Signed Integer                                                                   ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                  ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                  ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                          ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                          ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                 ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                 ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                 ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_v5o1 ; Untyped                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                          ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                          ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                 ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                 ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                 ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_v5o1 ; Untyped                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                ;
; CBXI_PARAMETER          ; dcfifo_v5o1 ; Untyped                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                   ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                ;
; CBXI_PARAMETER          ; dcfifo_v5o1 ; Untyped                                                                                ;
+-------------------------+-------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE0_D5M:inst|I2C_CCD_Config:u8 ;
+-----------------------+------------------+----------------------------------+
; Parameter Name        ; Value            ; Type                             ;
+-----------------------+------------------+----------------------------------+
; default_exposure      ; 0000010011110000 ; Unsigned Binary                  ;
; exposure_change_value ; 0000000000000000 ; Unsigned Binary                  ;
; CLK_Freq              ; 50000000         ; Signed Integer                   ;
; I2C_Freq              ; 20000            ; Signed Integer                   ;
; LUT_SIZE              ; 25               ; Signed Integer                   ;
+-----------------------+------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:vga_xy_rsc_mgc_in_wire ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; rscid          ; 1     ; Signed Integer                                                                ;
; width          ; 20    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:video_in_rsc_mgc_in_wire ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; rscid          ; 2     ; Signed Integer                                                                  ;
; width          ; 30    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:x_top_left_rsc_mgc_in_wire ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; rscid          ; 3     ; Signed Integer                                                                    ;
; width          ; 10    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:y_top_left_rsc_mgc_in_wire ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; rscid          ; 4     ; Signed Integer                                                                    ;
; width          ; 10    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:width_rsc_mgc_in_wire ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; rscid          ; 5     ; Signed Integer                                                               ;
; width          ; 10    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:height_rsc_mgc_in_wire ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; rscid          ; 6     ; Signed Integer                                                                ;
; width          ; 10    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; rscid          ; 7     ; Signed Integer                                                                         ;
; width          ; 30    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_out_stdreg:filled_rsc_mgc_out_stdreg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; rscid          ; 8     ; Signed Integer                                                                      ;
; width          ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst5|mgc_in_wire:reset_rsc_mgc_in_wire ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; rscid          ; 9     ; Signed Integer                                                               ;
; width          ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; st_main        ; 00    ; Unsigned Binary                                                                                                                                      ;
; st_main_1      ; 01    ; Unsigned Binary                                                                                                                                      ;
; st_main_2      ; 10    ; Unsigned Binary                                                                                                                                      ;
; st_main_3      ; 11    ; Unsigned Binary                                                                                                                                      ;
; state_x        ; 00    ; Unsigned Binary                                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_last:inst53|mgc_in_wire:vga_xy_rsc_mgc_in_wire ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; rscid          ; 1     ; Signed Integer                                                         ;
; width          ; 20    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_last:inst53|mgc_out_stdreg:last_pixel_rsc_mgc_out_stdreg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; rscid          ; 2     ; Signed Integer                                                                   ;
; width          ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: blue_detect:inst333|mgc_in_wire:vga_xy_rsc_mgc_in_wire ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; rscid          ; 1     ; Signed Integer                                                             ;
; width          ; 20    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: blue_detect:inst333|mgc_out_stdreg:detected_blue_rsc_mgc_out_stdreg ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; rscid          ; 2     ; Signed Integer                                                                          ;
; width          ; 1     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: blue_detect:inst333|mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; rscid          ; 3     ; Signed Integer                                                                   ;
; width          ; 10    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: blue_detect:inst333|mgc_in_wire:video_in_rsc_mgc_in_wire ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; rscid          ; 4     ; Signed Integer                                                               ;
; width          ; 30    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: blue_detect:inst333|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; rscid          ; 5     ; Signed Integer                                                                      ;
; width          ; 30    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_red:inst18|mgc_in_wire:vga_xy_rsc_mgc_in_wire ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; rscid          ; 1     ; Signed Integer                                                        ;
; width          ; 20    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_red:inst18|mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; rscid          ; 2     ; Signed Integer                                                                  ;
; width          ; 10    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_red:inst18|mgc_out_stdreg:red_right_x_rsc_mgc_out_stdreg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; rscid          ; 3     ; Signed Integer                                                                   ;
; width          ; 10    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_red:inst18|mgc_out_stdreg:y_red_rsc_mgc_out_stdreg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; rscid          ; 4     ; Signed Integer                                                             ;
; width          ; 10    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_red:inst18|mgc_in_wire:video_in_rsc_mgc_in_wire ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; rscid          ; 5     ; Signed Integer                                                          ;
; width          ; 30    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: get_red:inst18|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; rscid          ; 6     ; Signed Integer                                                                 ;
; width          ; 30    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:vga_xy_rsc_mgc_in_wire ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; rscid          ; 1     ; Signed Integer                                                                ;
; width          ; 20    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:video_in_rsc_mgc_in_wire ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; rscid          ; 2     ; Signed Integer                                                                  ;
; width          ; 30    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:x_top_left_rsc_mgc_in_wire ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; rscid          ; 3     ; Signed Integer                                                                    ;
; width          ; 10    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:y_top_left_rsc_mgc_in_wire ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; rscid          ; 4     ; Signed Integer                                                                    ;
; width          ; 10    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:width_rsc_mgc_in_wire ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; rscid          ; 5     ; Signed Integer                                                               ;
; width          ; 10    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:height_rsc_mgc_in_wire ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; rscid          ; 6     ; Signed Integer                                                                ;
; width          ; 10    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; rscid          ; 7     ; Signed Integer                                                                         ;
; width          ; 30    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_out_stdreg:filled_rsc_mgc_out_stdreg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; rscid          ; 8     ; Signed Integer                                                                      ;
; width          ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst6|mgc_in_wire:reset_rsc_mgc_in_wire ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; rscid          ; 9     ; Signed Integer                                                               ;
; width          ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst6|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; st_main        ; 00    ; Unsigned Binary                                                                                                                                      ;
; st_main_1      ; 01    ; Unsigned Binary                                                                                                                                      ;
; st_main_2      ; 10    ; Unsigned Binary                                                                                                                                      ;
; st_main_3      ; 11    ; Unsigned Binary                                                                                                                                      ;
; state_x        ; 00    ; Unsigned Binary                                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:vga_xy_rsc_mgc_in_wire ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; rscid          ; 1     ; Signed Integer                                                                ;
; width          ; 20    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:video_in_rsc_mgc_in_wire ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; rscid          ; 2     ; Signed Integer                                                                  ;
; width          ; 30    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:x_top_left_rsc_mgc_in_wire ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; rscid          ; 3     ; Signed Integer                                                                    ;
; width          ; 10    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:y_top_left_rsc_mgc_in_wire ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; rscid          ; 4     ; Signed Integer                                                                    ;
; width          ; 10    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:width_rsc_mgc_in_wire ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; rscid          ; 5     ; Signed Integer                                                               ;
; width          ; 10    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:height_rsc_mgc_in_wire ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; rscid          ; 6     ; Signed Integer                                                                ;
; width          ; 10    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; rscid          ; 7     ; Signed Integer                                                                         ;
; width          ; 30    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_out_stdreg:filled_rsc_mgc_out_stdreg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; rscid          ; 8     ; Signed Integer                                                                      ;
; width          ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst7|mgc_in_wire:reset_rsc_mgc_in_wire ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; rscid          ; 9     ; Signed Integer                                                               ;
; width          ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst7|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; st_main        ; 00    ; Unsigned Binary                                                                                                                                      ;
; st_main_1      ; 01    ; Unsigned Binary                                                                                                                                      ;
; st_main_2      ; 10    ; Unsigned Binary                                                                                                                                      ;
; st_main_3      ; 11    ; Unsigned Binary                                                                                                                                      ;
; state_x        ; 00    ; Unsigned Binary                                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:vga_xy_rsc_mgc_in_wire ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; rscid          ; 1     ; Signed Integer                                                                ;
; width          ; 20    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:video_in_rsc_mgc_in_wire ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; rscid          ; 2     ; Signed Integer                                                                  ;
; width          ; 30    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:x_top_left_rsc_mgc_in_wire ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; rscid          ; 3     ; Signed Integer                                                                    ;
; width          ; 10    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:y_top_left_rsc_mgc_in_wire ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; rscid          ; 4     ; Signed Integer                                                                    ;
; width          ; 10    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:width_rsc_mgc_in_wire ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; rscid          ; 5     ; Signed Integer                                                               ;
; width          ; 10    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:height_rsc_mgc_in_wire ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; rscid          ; 6     ; Signed Integer                                                                ;
; width          ; 10    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; rscid          ; 7     ; Signed Integer                                                                         ;
; width          ; 30    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_out_stdreg:filled_rsc_mgc_out_stdreg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; rscid          ; 8     ; Signed Integer                                                                      ;
; width          ; 1     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst9|mgc_in_wire:reset_rsc_mgc_in_wire ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; rscid          ; 9     ; Signed Integer                                                               ;
; width          ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst9|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; st_main        ; 00    ; Unsigned Binary                                                                                                                                      ;
; st_main_1      ; 01    ; Unsigned Binary                                                                                                                                      ;
; st_main_2      ; 10    ; Unsigned Binary                                                                                                                                      ;
; st_main_3      ; 11    ; Unsigned Binary                                                                                                                                      ;
; state_x        ; 00    ; Unsigned Binary                                                                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:vga_xy_rsc_mgc_in_wire ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; rscid          ; 1     ; Signed Integer                                                                 ;
; width          ; 20    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:video_in_rsc_mgc_in_wire ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; rscid          ; 2     ; Signed Integer                                                                   ;
; width          ; 30    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:x_top_left_rsc_mgc_in_wire ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; rscid          ; 3     ; Signed Integer                                                                     ;
; width          ; 10    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:y_top_left_rsc_mgc_in_wire ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; rscid          ; 4     ; Signed Integer                                                                     ;
; width          ; 10    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:width_rsc_mgc_in_wire ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; rscid          ; 5     ; Signed Integer                                                                ;
; width          ; 10    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:height_rsc_mgc_in_wire ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; rscid          ; 6     ; Signed Integer                                                                 ;
; width          ; 10    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; rscid          ; 7     ; Signed Integer                                                                          ;
; width          ; 30    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_out_stdreg:filled_rsc_mgc_out_stdreg ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; rscid          ; 8     ; Signed Integer                                                                       ;
; width          ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst10|mgc_in_wire:reset_rsc_mgc_in_wire ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; rscid          ; 9     ; Signed Integer                                                                ;
; width          ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rectangle_detect:inst10|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; st_main        ; 00    ; Unsigned Binary                                                                                                                                       ;
; st_main_1      ; 01    ; Unsigned Binary                                                                                                                                       ;
; st_main_2      ; 10    ; Unsigned Binary                                                                                                                                       ;
; st_main_3      ; 11    ; Unsigned Binary                                                                                                                                       ;
; state_x        ; 00    ; Unsigned Binary                                                                                                                                       ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: red_detect:inst335|mgc_in_wire:vga_xy_rsc_mgc_in_wire ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; rscid          ; 1     ; Signed Integer                                                            ;
; width          ; 20    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: red_detect:inst335|mgc_in_wire:video_in_rsc_mgc_in_wire ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; rscid          ; 2     ; Signed Integer                                                              ;
; width          ; 30    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: red_detect:inst335|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; rscid          ; 3     ; Signed Integer                                                                     ;
; width          ; 30    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: red_detect:inst335|mgc_out_stdreg:redOut_rsc_mgc_out_stdreg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; rscid          ; 4     ; Signed Integer                                                                  ;
; width          ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: red_detect:inst335|mgc_out_stdreg:endRow_rsc_mgc_out_stdreg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; rscid          ; 5     ; Signed Integer                                                                  ;
; width          ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: red_detect:inst335|mgc_out_stdreg:endScreen_rsc_mgc_out_stdreg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; rscid          ; 6     ; Signed Integer                                                                     ;
; width          ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: get_wh:inst8|lpm_mult:Mult0       ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 64          ; Untyped             ;
; LPM_WIDTHB                                     ; 20          ; Untyped             ;
; LPM_WIDTHP                                     ; 84          ; Untyped             ;
; LPM_WIDTHR                                     ; 84          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_mft    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: get_wh:inst8|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                             ;
; LPM_WIDTHD             ; 20             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ajm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: row_detect:inst3|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                 ;
; LPM_WIDTHD             ; 3              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: row_detect:inst3|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                 ;
; LPM_WIDTHD             ; 3              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: row_detect:inst3|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 3              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_khm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: row_detect:inst3|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                 ;
; LPM_WIDTHD             ; 3              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_khm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tempotestblock:inst11|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 4           ; Untyped               ;
; LPM_WIDTHB                                     ; 15          ; Untyped               ;
; LPM_WIDTHP                                     ; 19          ; Untyped               ;
; LPM_WIDTHR                                     ; 19          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 4           ; Untyped               ;
; LPM_WIDTHB                                     ; 15          ; Untyped               ;
; LPM_WIDTHP                                     ; 19          ; Untyped               ;
; LPM_WIDTHR                                     ; 19          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult2 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 5           ; Untyped               ;
; LPM_WIDTHB                                     ; 15          ; Untyped               ;
; LPM_WIDTHP                                     ; 20          ; Untyped               ;
; LPM_WIDTHR                                     ; 20          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult3 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 5           ; Untyped               ;
; LPM_WIDTHB                                     ; 15          ; Untyped               ;
; LPM_WIDTHP                                     ; 20          ; Untyped               ;
; LPM_WIDTHR                                     ; 20          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult5 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 5           ; Untyped               ;
; LPM_WIDTHB                                     ; 15          ; Untyped               ;
; LPM_WIDTHP                                     ; 20          ; Untyped               ;
; LPM_WIDTHR                                     ; 20          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult8 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 5           ; Untyped               ;
; LPM_WIDTHB                                     ; 15          ; Untyped               ;
; LPM_WIDTHP                                     ; 20          ; Untyped               ;
; LPM_WIDTHR                                     ; 20          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult9 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 5           ; Untyped               ;
; LPM_WIDTHB                                     ; 15          ; Untyped               ;
; LPM_WIDTHP                                     ; 20          ; Untyped               ;
; LPM_WIDTHR                                     ; 20          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult6 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 5           ; Untyped               ;
; LPM_WIDTHB                                     ; 15          ; Untyped               ;
; LPM_WIDTHP                                     ; 20          ; Untyped               ;
; LPM_WIDTHR                                     ; 20          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult7 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 5           ; Untyped               ;
; LPM_WIDTHB                                     ; 15          ; Untyped               ;
; LPM_WIDTHP                                     ; 20          ; Untyped               ;
; LPM_WIDTHR                                     ; 20          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: column_chooser:inst1|lpm_mult:Mult4 ;
+------------------------------------------------+-------------+-----------------------+
; Parameter Name                                 ; Value       ; Type                  ;
+------------------------------------------------+-------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 5           ; Untyped               ;
; LPM_WIDTHB                                     ; 15          ; Untyped               ;
; LPM_WIDTHP                                     ; 20          ; Untyped               ;
; LPM_WIDTHR                                     ; 20          ; Untyped               ;
; LPM_WIDTHS                                     ; 1           ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped               ;
; LPM_PIPELINE                                   ; 0           ; Untyped               ;
; LATENCY                                        ; 0           ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; YES         ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped               ;
; USE_EAB                                        ; OFF         ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped               ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped               ;
+------------------------------------------------+-------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                       ;
+----------------------------+------------------------------------------------------------------------------+
; Name                       ; Value                                                                        ;
+----------------------------+------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                            ;
; Entity Instance            ; DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                            ;
;     -- TAP_DISTANCE        ; 1280                                                                         ;
;     -- WIDTH               ; 12                                                                           ;
+----------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                      ;
+-------------------------------+---------------------------------------------------+
; Name                          ; Value                                             ;
+-------------------------------+---------------------------------------------------+
; Number of entity instances    ; 1                                                 ;
; Entity Instance               ; DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                            ;
;     -- PLL_TYPE               ; AUTO                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                 ;
+-------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                    ;
+----------------------------+------------------------------------------------------------------------------------+
; Name                       ; Value                                                                              ;
+----------------------------+------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                  ;
; Entity Instance            ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
; Entity Instance            ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                         ;
;     -- LPM_WIDTH           ; 16                                                                                 ;
;     -- LPM_NUMWORDS        ; 512                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                ;
;     -- USE_EAB             ; ON                                                                                 ;
+----------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                              ;
+---------------------------------------+-------------------------------------+
; Name                                  ; Value                               ;
+---------------------------------------+-------------------------------------+
; Number of entity instances            ; 11                                  ;
; Entity Instance                       ; get_wh:inst8|lpm_mult:Mult0         ;
;     -- LPM_WIDTHA                     ; 64                                  ;
;     -- LPM_WIDTHB                     ; 20                                  ;
;     -- LPM_WIDTHP                     ; 84                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                 ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; column_chooser:inst1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                                   ;
;     -- LPM_WIDTHB                     ; 15                                  ;
;     -- LPM_WIDTHP                     ; 19                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; column_chooser:inst1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                   ;
;     -- LPM_WIDTHB                     ; 15                                  ;
;     -- LPM_WIDTHP                     ; 19                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; column_chooser:inst1|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 5                                   ;
;     -- LPM_WIDTHB                     ; 15                                  ;
;     -- LPM_WIDTHP                     ; 20                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; column_chooser:inst1|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 5                                   ;
;     -- LPM_WIDTHB                     ; 15                                  ;
;     -- LPM_WIDTHP                     ; 20                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; column_chooser:inst1|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 5                                   ;
;     -- LPM_WIDTHB                     ; 15                                  ;
;     -- LPM_WIDTHP                     ; 20                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; column_chooser:inst1|lpm_mult:Mult8 ;
;     -- LPM_WIDTHA                     ; 5                                   ;
;     -- LPM_WIDTHB                     ; 15                                  ;
;     -- LPM_WIDTHP                     ; 20                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; column_chooser:inst1|lpm_mult:Mult9 ;
;     -- LPM_WIDTHA                     ; 5                                   ;
;     -- LPM_WIDTHB                     ; 15                                  ;
;     -- LPM_WIDTHP                     ; 20                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; column_chooser:inst1|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 5                                   ;
;     -- LPM_WIDTHB                     ; 15                                  ;
;     -- LPM_WIDTHP                     ; 20                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; column_chooser:inst1|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 5                                   ;
;     -- LPM_WIDTHB                     ; 15                                  ;
;     -- LPM_WIDTHP                     ; 20                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; column_chooser:inst1|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 5                                   ;
;     -- LPM_WIDTHB                     ; 15                                  ;
;     -- LPM_WIDTHP                     ; 20                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
+---------------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                  ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; fsm_output[3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|I2C_CCD_Config:u8"                                                                                                                   ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iUART_CTRL ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2"                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1"                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2"                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1"                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wrusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7|sdr_data_path:data_path1"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1"                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|Sdram_Control_4Port:u7"                                                                                                                                                               ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD2_ADDR[22..22]" will be connected to GND.                               ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|SEG7_LUT_8:u5" ;
+-------+--------+----------+----------------------------+
; Port  ; Type   ; Severity ; Details                    ;
+-------+--------+----------+----------------------------+
; oSEG4 ; Output ; Info     ; Explicitly unconnected     ;
; oSEG5 ; Output ; Info     ; Explicitly unconnected     ;
; oSEG6 ; Output ; Info     ; Explicitly unconnected     ;
; oSEG7 ; Output ; Info     ; Explicitly unconnected     ;
+-------+--------+----------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0"                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|RAW2RGB:u4"                                                                                                                                                                   ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; iX_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|CCD_Capture:u3"                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; oX_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oY_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE0_D5M:inst|VGA_Controller:u1"                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oVGA_SYNC  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oVGA_BLANK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oVGA_CLOCK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu May 12 17:32:27 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_D5M -c DE0_D5M
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 2 entities, in source file catapult_ip/blur3x3/rtl.v
    Info (12023): Found entity 1: mean_vga_core
    Info (12023): Found entity 2: mean_vga
Info (12021): Found 1 design units, including 1 entities, in source file v/ps2.v
    Info (12023): Found entity 1: ps2
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(90): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Sdram_Control_4Port"
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO
Warning (12019): Can't analyze file -- file V/async_receiver.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file de0_d5m.v
    Info (12023): Found entity 1: DE0_D5M
Info (12021): Found 1 design units, including 1 entities, in source file v/top_de0_camera_mouse.bdf
    Info (12023): Found entity 1: TOP_DE0_CAMERA_MOUSE
Info (12021): Found 2 design units, including 1 entities, in source file vga_mux.vhd
    Info (12022): Found design unit 1: vga_mux-SYN
    Info (12023): Found entity 1: vga_mux
Info (12021): Found 7 design units, including 7 entities, in source file catapult_ip/mouse/rtl_mgc_ioport_v2001.v
    Info (12023): Found entity 1: mgc_out_reg_pos
    Info (12023): Found entity 2: mgc_out_reg_neg
    Info (12023): Found entity 3: mgc_out_reg
    Info (12023): Found entity 4: mgc_out_buf_wait
    Info (12023): Found entity 5: mgc_out_fifo_wait
    Info (12023): Found entity 6: mgc_out_fifo_wait_core
    Info (12023): Found entity 7: mgc_pipe
Info (12021): Found 20 design units, including 20 entities, in source file catapult_ip/mouse/rtl_mgc_ioport.v
    Info (12023): Found entity 1: mgc_in_wire
    Info (12023): Found entity 2: mgc_in_wire_en
    Info (12023): Found entity 3: mgc_in_wire_wait
    Info (12023): Found entity 4: mgc_chan_in
    Info (12023): Found entity 5: mgc_out_stdreg
    Info (12023): Found entity 6: mgc_out_stdreg_en
    Info (12023): Found entity 7: mgc_out_stdreg_wait
    Info (12023): Found entity 8: mgc_out_prereg_en
    Info (12023): Found entity 9: mgc_inout_stdreg_en
    Info (12023): Found entity 10: hid_tribuf
    Info (12023): Found entity 11: mgc_inout_stdreg_wait
    Info (12023): Found entity 12: mgc_inout_buf_wait
    Info (12023): Found entity 13: mgc_inout_fifo_wait
    Info (12023): Found entity 14: mgc_io_sync
    Info (12023): Found entity 15: mgc_bsync_rdy
    Info (12023): Found entity 16: mgc_bsync_vld
    Info (12023): Found entity 17: mgc_bsync_rv
    Info (12023): Found entity 18: mgc_sync
    Info (12023): Found entity 19: funccall_inout
    Info (12023): Found entity 20: modulario_en_in
Info (12021): Found 1 design units, including 1 entities, in source file column_chooser.v
    Info (12023): Found entity 1: column_chooser
Info (12021): Found 1 design units, including 1 entities, in source file row_detect.v
    Info (12023): Found entity 1: row_detect
Info (12021): Found 1 design units, including 1 entities, in source file get_wh.v
    Info (12023): Found entity 1: get_wh
Info (12021): Found 1 design units, including 1 entities, in source file sound_regs.bdf
    Info (12023): Found entity 1: sound_regs
Info (12021): Found 1 design units, including 1 entities, in source file rect.bdf
    Info (12023): Found entity 1: rect
Info (12021): Found 2 design units, including 2 entities, in source file get_square_intensity.v
    Info (12023): Found entity 1: get_square_intensity_core
    Info (12023): Found entity 2: get_square_intensity
Info (12021): Found 1 design units, including 1 entities, in source file sync_adder.v
    Info (12023): Found entity 1: sync_adder
Info (12021): Found 1 design units, including 1 entities, in source file pitch_out.v
    Info (12023): Found entity 1: pitch_out
Info (12021): Found 2 design units, including 2 entities, in source file blue_detect.v
    Info (12023): Found entity 1: blue_detect_core
    Info (12023): Found entity 2: blue_detect
Info (12021): Found 1 design units, including 1 entities, in source file tonetest.v
    Info (12023): Found entity 1: Tonetest
Info (12021): Found 1 design units, including 1 entities, in source file tempotestblock.v
    Info (12023): Found entity 1: tempotestblock
Info (12021): Found 2 design units, including 2 entities, in source file red_detect.v
    Info (12023): Found entity 1: red_detect_core
    Info (12023): Found entity 2: red_detect
Info (12021): Found 1 design units, including 1 entities, in source file sequence_detect.v
    Info (12023): Found entity 1: sequence_detect
Info (12021): Found 2 design units, including 2 entities, in source file sobel.v
    Info (12023): Found entity 1: sobel_core
    Info (12023): Found entity 2: sobel
Info (12021): Found 1 design units, including 1 entities, in source file mux2.bdf
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file mux4.bdf
    Info (12023): Found entity 1: mux4
Info (12021): Found 1 design units, including 1 entities, in source file special_note_mux.v
    Info (12023): Found entity 1: special_note_mux
Info (12021): Found 1 design units, including 1 entities, in source file counter_latch.v
    Info (12023): Found entity 1: counter_latch
Info (12021): Found 1 design units, including 1 entities, in source file read_clock.v
    Info (12023): Found entity 1: read_clock
Info (12021): Found 2 design units, including 2 entities, in source file get_last.v
    Info (12023): Found entity 1: get_last_core
    Info (12023): Found entity 2: get_last
Info (12021): Found 2 design units, including 2 entities, in source file sound_clk.v
    Info (12023): Found entity 1: sound_clk_core
    Info (12023): Found entity 2: sound_clk
Info (12021): Found 2 design units, including 2 entities, in source file get_red.v
    Info (12023): Found entity 1: get_red_core
    Info (12023): Found entity 2: get_red
Info (12021): Found 3 design units, including 3 entities, in source file rectangle_detect.v
    Info (12023): Found entity 1: rectangle_detect_core_fsm
    Info (12023): Found entity 2: rectangle_detect_core
    Info (12023): Found entity 3: rectangle_detect
Info (12127): Elaborating entity "TOP_DE0_CAMERA_MOUSE" for the top level hierarchy
Warning (275083): Bus "X_10[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_11[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_12[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_13[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_14[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_15[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_16[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_17[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_18[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_19[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_20[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_21[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_22[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_23[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_24[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_25[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_26[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_27[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_28[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_29[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_30[9..0]" found using same base name as "X_3", which might lead to a name conflict.
Warning (275083): Bus "X_31[9..0]" found using same base name as "X_3", which might lead to a name conflict.
Warning (275083): Bus "X_31[9..0]" found using same base name as "X_3", which might lead to a name conflict.
Warning (275083): Bus "X_30[9..0]" found using same base name as "X_3", which might lead to a name conflict.
Warning (275083): Bus "X_29[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_28[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_27[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_26[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_25[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_24[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_23[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_22[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_21[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_20[9..0]" found using same base name as "X_2", which might lead to a name conflict.
Warning (275083): Bus "X_19[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_18[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_17[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_16[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_15[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_14[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_13[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_12[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_11[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "X_10[9..0]" found using same base name as "X_1", which might lead to a name conflict.
Warning (275083): Bus "height0[9..0]" found using same base name as "height", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "height" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "height[9..0]" to "height9..0"
Warning (275080): Converted elements in bus name "height0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "height0[9..0]" to "height09..0"
Warning (275083): Bus "x_in10[9..0]" found using same base name as "x_in1", which might lead to a name conflict.
Warning (275083): Bus "x_in11[9..0]" found using same base name as "x_in1", which might lead to a name conflict.
Warning (275083): Bus "x_in12[9..0]" found using same base name as "x_in1", which might lead to a name conflict.
Warning (275083): Bus "x_in13[9..0]" found using same base name as "x_in1", which might lead to a name conflict.
Warning (275083): Bus "x_in14[9..0]" found using same base name as "x_in1", which might lead to a name conflict.
Warning (275083): Bus "x_in15[9..0]" found using same base name as "x_in1", which might lead to a name conflict.
Warning (275083): Bus "x_in16[9..0]" found using same base name as "x_in1", which might lead to a name conflict.
Warning (275083): Bus "x_in17[9..0]" found using same base name as "x_in1", which might lead to a name conflict.
Warning (275083): Bus "x_in18[9..0]" found using same base name as "x_in1", which might lead to a name conflict.
Warning (275083): Bus "x_in19[9..0]" found using same base name as "x_in1", which might lead to a name conflict.
Warning (275083): Bus "x_in20[9..0]" found using same base name as "x_in2", which might lead to a name conflict.
Warning (275083): Bus "x_in21[9..0]" found using same base name as "x_in2", which might lead to a name conflict.
Warning (275083): Bus "x_in22[9..0]" found using same base name as "x_in2", which might lead to a name conflict.
Warning (275083): Bus "x_in23[9..0]" found using same base name as "x_in2", which might lead to a name conflict.
Warning (275083): Bus "x_in24[9..0]" found using same base name as "x_in2", which might lead to a name conflict.
Warning (275083): Bus "x_in25[9..0]" found using same base name as "x_in2", which might lead to a name conflict.
Warning (275083): Bus "x_in26[9..0]" found using same base name as "x_in2", which might lead to a name conflict.
Warning (275083): Bus "x_in27[9..0]" found using same base name as "x_in2", which might lead to a name conflict.
Warning (275083): Bus "x_in28[9..0]" found using same base name as "x_in2", which might lead to a name conflict.
Warning (275083): Bus "x_in29[9..0]" found using same base name as "x_in2", which might lead to a name conflict.
Warning (275083): Bus "x_in30[9..0]" found using same base name as "x_in3", which might lead to a name conflict.
Warning (275083): Bus "x_in31[9..0]" found using same base name as "x_in3", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "x_in1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in1[9..0]" to "x_in19..0"
Warning (275080): Converted elements in bus name "x_in10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in10[9..0]" to "x_in109..0"
Warning (275080): Converted elements in bus name "x_in11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in11[9..0]" to "x_in119..0"
Warning (275080): Converted elements in bus name "x_in12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in12[9..0]" to "x_in129..0"
Warning (275080): Converted elements in bus name "x_in13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in13[9..0]" to "x_in139..0"
Warning (275080): Converted elements in bus name "x_in14" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in14[9..0]" to "x_in149..0"
Warning (275080): Converted elements in bus name "x_in15" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in15[9..0]" to "x_in159..0"
Warning (275080): Converted elements in bus name "x_in16" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in16[9..0]" to "x_in169..0"
Warning (275080): Converted elements in bus name "x_in17" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in17[9..0]" to "x_in179..0"
Warning (275080): Converted elements in bus name "x_in18" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in18[9..0]" to "x_in189..0"
Warning (275080): Converted elements in bus name "x_in19" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in19[9..0]" to "x_in199..0"
Warning (275080): Converted elements in bus name "x_in2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in2[9..0]" to "x_in29..0"
Warning (275080): Converted elements in bus name "x_in20" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in20[9..0]" to "x_in209..0"
Warning (275080): Converted elements in bus name "x_in21" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in21[9..0]" to "x_in219..0"
Warning (275080): Converted elements in bus name "x_in22" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in22[9..0]" to "x_in229..0"
Warning (275080): Converted elements in bus name "x_in23" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in23[9..0]" to "x_in239..0"
Warning (275080): Converted elements in bus name "x_in24" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in24[9..0]" to "x_in249..0"
Warning (275080): Converted elements in bus name "x_in25" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in25[9..0]" to "x_in259..0"
Warning (275080): Converted elements in bus name "x_in26" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in26[9..0]" to "x_in269..0"
Warning (275080): Converted elements in bus name "x_in27" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in27[9..0]" to "x_in279..0"
Warning (275080): Converted elements in bus name "x_in28" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in28[9..0]" to "x_in289..0"
Warning (275080): Converted elements in bus name "x_in29" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in29[9..0]" to "x_in299..0"
Warning (275080): Converted elements in bus name "x_in3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in3[9..0]" to "x_in39..0"
Warning (275080): Converted elements in bus name "x_in30" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in30[9..0]" to "x_in309..0"
Warning (275080): Converted elements in bus name "x_in31" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "x_in31[9..0]" to "x_in319..0"
Warning (275083): Bus "top_grid_x10[9..0]" found using same base name as "top_grid_x1", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x11[9..0]" found using same base name as "top_grid_x1", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x12[9..0]" found using same base name as "top_grid_x1", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x13[9..0]" found using same base name as "top_grid_x1", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x14[9..0]" found using same base name as "top_grid_x1", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x15[9..0]" found using same base name as "top_grid_x1", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x16[9..0]" found using same base name as "top_grid_x1", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x17[9..0]" found using same base name as "top_grid_x1", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x18[9..0]" found using same base name as "top_grid_x1", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x19[9..0]" found using same base name as "top_grid_x1", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x20[9..0]" found using same base name as "top_grid_x2", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x21[9..0]" found using same base name as "top_grid_x2", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x22[9..0]" found using same base name as "top_grid_x2", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x23[9..0]" found using same base name as "top_grid_x2", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x24[9..0]" found using same base name as "top_grid_x2", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x25[9..0]" found using same base name as "top_grid_x2", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x26[9..0]" found using same base name as "top_grid_x2", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x27[9..0]" found using same base name as "top_grid_x2", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x28[9..0]" found using same base name as "top_grid_x2", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x29[9..0]" found using same base name as "top_grid_x2", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x30[9..0]" found using same base name as "top_grid_x3", which might lead to a name conflict.
Warning (275083): Bus "top_grid_x31[9..0]" found using same base name as "top_grid_x3", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "top_grid_x1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x1[9..0]" to "top_grid_x19..0"
Warning (275080): Converted elements in bus name "top_grid_x10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x10[9..0]" to "top_grid_x109..0"
Warning (275080): Converted elements in bus name "top_grid_x11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x11[9..0]" to "top_grid_x119..0"
Warning (275080): Converted elements in bus name "top_grid_x12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x12[9..0]" to "top_grid_x129..0"
Warning (275080): Converted elements in bus name "top_grid_x13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x13[9..0]" to "top_grid_x139..0"
Warning (275080): Converted elements in bus name "top_grid_x14" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x14[9..0]" to "top_grid_x149..0"
Warning (275080): Converted elements in bus name "top_grid_x15" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x15[9..0]" to "top_grid_x159..0"
Warning (275080): Converted elements in bus name "top_grid_x16" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x16[9..0]" to "top_grid_x169..0"
Warning (275080): Converted elements in bus name "top_grid_x17" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x17[9..0]" to "top_grid_x179..0"
Warning (275080): Converted elements in bus name "top_grid_x18" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x18[9..0]" to "top_grid_x189..0"
Warning (275080): Converted elements in bus name "top_grid_x19" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x19[9..0]" to "top_grid_x199..0"
Warning (275080): Converted elements in bus name "top_grid_x2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x2[9..0]" to "top_grid_x29..0"
Warning (275080): Converted elements in bus name "top_grid_x20" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x20[9..0]" to "top_grid_x209..0"
Warning (275080): Converted elements in bus name "top_grid_x21" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x21[9..0]" to "top_grid_x219..0"
Warning (275080): Converted elements in bus name "top_grid_x22" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x22[9..0]" to "top_grid_x229..0"
Warning (275080): Converted elements in bus name "top_grid_x23" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x23[9..0]" to "top_grid_x239..0"
Warning (275080): Converted elements in bus name "top_grid_x24" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x24[9..0]" to "top_grid_x249..0"
Warning (275080): Converted elements in bus name "top_grid_x25" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x25[9..0]" to "top_grid_x259..0"
Warning (275080): Converted elements in bus name "top_grid_x26" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x26[9..0]" to "top_grid_x269..0"
Warning (275080): Converted elements in bus name "top_grid_x27" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x27[9..0]" to "top_grid_x279..0"
Warning (275080): Converted elements in bus name "top_grid_x28" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x28[9..0]" to "top_grid_x289..0"
Warning (275080): Converted elements in bus name "top_grid_x29" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x29[9..0]" to "top_grid_x299..0"
Warning (275080): Converted elements in bus name "top_grid_x3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x3[9..0]" to "top_grid_x39..0"
Warning (275080): Converted elements in bus name "top_grid_x30" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x30[9..0]" to "top_grid_x309..0"
Warning (275080): Converted elements in bus name "top_grid_x31" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "top_grid_x31[9..0]" to "top_grid_x319..0"
Warning (275080): Converted elements in bus name "X_1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_1[9..0]" to "X_19..0"
    Warning (275081): Converted element name(s) from "X_1[9..0]" to "X_19..0"
Warning (275080): Converted elements in bus name "X_10" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_10[9..0]" to "X_109..0"
    Warning (275081): Converted element name(s) from "X_10[9..0]" to "X_109..0"
Warning (275080): Converted elements in bus name "X_11" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_11[9..0]" to "X_119..0"
    Warning (275081): Converted element name(s) from "X_11[9..0]" to "X_119..0"
Warning (275080): Converted elements in bus name "X_12" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_12[9..0]" to "X_129..0"
    Warning (275081): Converted element name(s) from "X_12[9..0]" to "X_129..0"
Warning (275080): Converted elements in bus name "X_13" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_13[9..0]" to "X_139..0"
    Warning (275081): Converted element name(s) from "X_13[9..0]" to "X_139..0"
Warning (275080): Converted elements in bus name "X_14" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_14[9..0]" to "X_149..0"
    Warning (275081): Converted element name(s) from "X_14[9..0]" to "X_149..0"
Warning (275080): Converted elements in bus name "X_15" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_15[9..0]" to "X_159..0"
    Warning (275081): Converted element name(s) from "X_15[9..0]" to "X_159..0"
Warning (275080): Converted elements in bus name "X_16" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_16[9..0]" to "X_169..0"
    Warning (275081): Converted element name(s) from "X_16[9..0]" to "X_169..0"
Warning (275080): Converted elements in bus name "X_17" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_17[9..0]" to "X_179..0"
    Warning (275081): Converted element name(s) from "X_17[9..0]" to "X_179..0"
Warning (275080): Converted elements in bus name "X_18" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_18[9..0]" to "X_189..0"
    Warning (275081): Converted element name(s) from "X_18[9..0]" to "X_189..0"
Warning (275080): Converted elements in bus name "X_19" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_19[9..0]" to "X_199..0"
    Warning (275081): Converted element name(s) from "X_19[9..0]" to "X_199..0"
Warning (275080): Converted elements in bus name "X_2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_2[9..0]" to "X_29..0"
    Warning (275081): Converted element name(s) from "X_2[9..0]" to "X_29..0"
Warning (275080): Converted elements in bus name "X_20" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_20[9..0]" to "X_209..0"
    Warning (275081): Converted element name(s) from "X_20[9..0]" to "X_209..0"
Warning (275080): Converted elements in bus name "X_21" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_21[9..0]" to "X_219..0"
    Warning (275081): Converted element name(s) from "X_21[9..0]" to "X_219..0"
Warning (275080): Converted elements in bus name "X_22" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_22[9..0]" to "X_229..0"
    Warning (275081): Converted element name(s) from "X_22[9..0]" to "X_229..0"
Warning (275080): Converted elements in bus name "X_23" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_23[9..0]" to "X_239..0"
    Warning (275081): Converted element name(s) from "X_23[9..0]" to "X_239..0"
Warning (275080): Converted elements in bus name "X_24" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_24[9..0]" to "X_249..0"
    Warning (275081): Converted element name(s) from "X_24[9..0]" to "X_249..0"
Warning (275080): Converted elements in bus name "X_25" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_25[9..0]" to "X_259..0"
    Warning (275081): Converted element name(s) from "X_25[9..0]" to "X_259..0"
Warning (275080): Converted elements in bus name "X_26" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_26[9..0]" to "X_269..0"
    Warning (275081): Converted element name(s) from "X_26[9..0]" to "X_269..0"
Warning (275080): Converted elements in bus name "X_27" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_27[9..0]" to "X_279..0"
    Warning (275081): Converted element name(s) from "X_27[9..0]" to "X_279..0"
Warning (275080): Converted elements in bus name "X_28" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_28[9..0]" to "X_289..0"
    Warning (275081): Converted element name(s) from "X_28[9..0]" to "X_289..0"
Warning (275080): Converted elements in bus name "X_29" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_29[9..0]" to "X_299..0"
    Warning (275081): Converted element name(s) from "X_29[9..0]" to "X_299..0"
Warning (275080): Converted elements in bus name "X_3" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_3[9..0]" to "X_39..0"
    Warning (275081): Converted element name(s) from "X_3[9..0]" to "X_39..0"
Warning (275080): Converted elements in bus name "X_30" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_30[9..0]" to "X_309..0"
    Warning (275081): Converted element name(s) from "X_30[9..0]" to "X_309..0"
Warning (275080): Converted elements in bus name "X_31" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "X_31[9..0]" to "X_319..0"
    Warning (275081): Converted element name(s) from "X_31[9..0]" to "X_319..0"
Warning (275002): No superset bus at connection
Warning (275043): Pin "HEX0[6..0]" is missing source
Warning (275043): Pin "HEX1[6..0]" is missing source
Warning (275043): Pin "HEX2[6..0]" is missing source
Warning (275043): Pin "HEX3[6..0]" is missing source
Info (12128): Elaborating entity "DE0_D5M" for hierarchy "DE0_D5M:inst"
Critical Warning (10169): Verilog HDL warning at DE0_D5M.v(118): the port and data declarations for array port "VGA_R" do not specify the same range for each dimension
Warning (10359): HDL warning at DE0_D5M.v(166): see declaration for object "VGA_R"
Critical Warning (10169): Verilog HDL warning at DE0_D5M.v(119): the port and data declarations for array port "VGA_G" do not specify the same range for each dimension
Warning (10359): HDL warning at DE0_D5M.v(167): see declaration for object "VGA_G"
Critical Warning (10169): Verilog HDL warning at DE0_D5M.v(120): the port and data declarations for array port "VGA_B" do not specify the same range for each dimension
Warning (10359): HDL warning at DE0_D5M.v(168): see declaration for object "VGA_B"
Warning (10230): Verilog HDL assignment warning at DE0_D5M.v(197): truncated value with size 16 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at DE0_D5M.v(202): truncated value with size 32 to match size of target (2)
Warning (10034): Output port "GPIO_1_CLKOUT[1]" at DE0_D5M.v(128) has no driver
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "DE0_D5M:inst|VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(73): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(115): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(146): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "DE0_D5M:inst|Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "DE0_D5M:inst|CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(162): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(163): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "DE0_D5M:inst|RAW2RGB:u4"
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rnn.tdf
    Info (12023): Found entity 1: shift_taps_rnn
Info (12128): Elaborating entity "shift_taps_rnn" for hierarchy "DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lp81.tdf
    Info (12023): Found entity 1: altsyncram_lp81
Info (12128): Elaborating entity "altsyncram_lp81" for hierarchy "DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|altsyncram_lp81:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cuf.tdf
    Info (12023): Found entity 1: cntr_cuf
Info (12128): Elaborating entity "cntr_cuf" for hierarchy "DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|cntr_cuf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc
Info (12128): Elaborating entity "cmpr_vgc" for hierarchy "DE0_D5M:inst|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_rnn:auto_generated|cntr_cuf:cntr1|cmpr_vgc:cmpr4"
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "DE0_D5M:inst|SEG7_LUT_8:u5"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "DE0_D5M:inst|SEG7_LUT_8:u5|SEG7_LUT:u0"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "DE0_D5M:inst|sdram_pll:u6"
Info (12128): Elaborating entity "altpll" for hierarchy "DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component"
Info (12133): Instantiated megafunction "DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "-2600"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_9ee2.tdf
    Info (12023): Found entity 1: altpll_9ee2
Info (12128): Elaborating entity "altpll_9ee2" for hierarchy "DE0_D5M:inst|sdram_pll:u6|altpll:altpll_component|altpll_9ee2:auto_generated"
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(385): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(431): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(432): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(433): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(434): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(423)
Info (12128): Elaborating entity "control_interface" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_FIFO" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Warning (287001): Assertion warning: Device family Cyclone III does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_v5o1.tdf
    Info (12023): Found entity 1: dcfifo_v5o1
Info (12128): Elaborating entity "dcfifo_v5o1" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info (12023): Found entity 1: a_gray2bin_tgb
Info (12128): Elaborating entity "a_gray2bin_tgb" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_gray2bin_tgb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info (12023): Found entity 1: a_graycounter_ojc
Info (12128): Elaborating entity "a_graycounter_ojc" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_de51.tdf
    Info (12023): Found entity 1: altsyncram_de51
Info (12128): Elaborating entity "altsyncram_de51" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qld
Info (12128): Elaborating entity "alt_synch_pipe_qld" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf
    Info (12023): Found entity 1: cmpr_e66
Info (12128): Elaborating entity "cmpr_e66" for hierarchy "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|cmpr_e66:rdempty_eq_comp"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "DE0_D5M:inst|I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(160): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(165): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(190): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(240): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "DE0_D5M:inst|I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "rectangle_detect" for hierarchy "rectangle_detect:inst5"
Info (12128): Elaborating entity "mgc_in_wire" for hierarchy "rectangle_detect:inst5|mgc_in_wire:vga_xy_rsc_mgc_in_wire"
Info (12128): Elaborating entity "mgc_in_wire" for hierarchy "rectangle_detect:inst5|mgc_in_wire:video_in_rsc_mgc_in_wire"
Info (12128): Elaborating entity "mgc_in_wire" for hierarchy "rectangle_detect:inst5|mgc_in_wire:x_top_left_rsc_mgc_in_wire"
Info (12128): Elaborating entity "mgc_in_wire" for hierarchy "rectangle_detect:inst5|mgc_in_wire:y_top_left_rsc_mgc_in_wire"
Info (12128): Elaborating entity "mgc_in_wire" for hierarchy "rectangle_detect:inst5|mgc_in_wire:width_rsc_mgc_in_wire"
Info (12128): Elaborating entity "mgc_in_wire" for hierarchy "rectangle_detect:inst5|mgc_in_wire:height_rsc_mgc_in_wire"
Info (12128): Elaborating entity "mgc_out_stdreg" for hierarchy "rectangle_detect:inst5|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg"
Info (12128): Elaborating entity "mgc_out_stdreg" for hierarchy "rectangle_detect:inst5|mgc_out_stdreg:filled_rsc_mgc_out_stdreg"
Info (12128): Elaborating entity "mgc_in_wire" for hierarchy "rectangle_detect:inst5|mgc_in_wire:reset_rsc_mgc_in_wire"
Info (12128): Elaborating entity "rectangle_detect_core" for hierarchy "rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst"
Info (12128): Elaborating entity "rectangle_detect_core_fsm" for hierarchy "rectangle_detect:inst5|rectangle_detect_core:rectangle_detect_core_inst|rectangle_detect_core_fsm:rectangle_detect_core_fsm_inst"
Info (12128): Elaborating entity "tempotestblock" for hierarchy "tempotestblock:inst13"
Info (12128): Elaborating entity "get_last" for hierarchy "get_last:inst53"
Info (12128): Elaborating entity "mgc_out_stdreg" for hierarchy "get_last:inst53|mgc_out_stdreg:last_pixel_rsc_mgc_out_stdreg"
Info (12128): Elaborating entity "get_last_core" for hierarchy "get_last:inst53|get_last_core:get_last_core_inst"
Info (12128): Elaborating entity "pitch_out" for hierarchy "pitch_out:inst334"
Info (12128): Elaborating entity "blue_detect" for hierarchy "blue_detect:inst333"
Info (12128): Elaborating entity "mgc_out_stdreg" for hierarchy "blue_detect:inst333|mgc_out_stdreg:x_blue_rsc_mgc_out_stdreg"
Info (12128): Elaborating entity "mgc_in_wire" for hierarchy "blue_detect:inst333|mgc_in_wire:video_in_rsc_mgc_in_wire"
Info (12128): Elaborating entity "mgc_out_stdreg" for hierarchy "blue_detect:inst333|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg"
Info (12128): Elaborating entity "blue_detect_core" for hierarchy "blue_detect:inst333|blue_detect_core:blue_detect_core_inst"
Info (12128): Elaborating entity "row_detect" for hierarchy "row_detect:inst3"
Warning (10230): Verilog HDL assignment warning at row_detect.v(14): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at row_detect.v(16): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at row_detect.v(17): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at row_detect.v(18): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at row_detect.v(19): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "get_wh" for hierarchy "get_wh:inst8"
Warning (10230): Verilog HDL assignment warning at get_wh.v(8): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "get_red" for hierarchy "get_red:inst18"
Info (12128): Elaborating entity "mgc_out_stdreg" for hierarchy "get_red:inst18|mgc_out_stdreg:red_left_x_rsc_mgc_out_stdreg"
Info (12128): Elaborating entity "mgc_out_stdreg" for hierarchy "get_red:inst18|mgc_out_stdreg:y_red_rsc_mgc_out_stdreg"
Info (12128): Elaborating entity "mgc_in_wire" for hierarchy "get_red:inst18|mgc_in_wire:video_in_rsc_mgc_in_wire"
Info (12128): Elaborating entity "mgc_out_stdreg" for hierarchy "get_red:inst18|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg"
Info (12128): Elaborating entity "get_red_core" for hierarchy "get_red:inst18|get_red_core:get_red_core_inst"
Info (12128): Elaborating entity "special_note_mux" for hierarchy "special_note_mux:inst353"
Warning (10855): Verilog HDL warning at special_note_mux.v(42): initial value for variable x_out should be constant
Info (12128): Elaborating entity "column_chooser" for hierarchy "column_chooser:inst1"
Warning (10230): Verilog HDL assignment warning at column_chooser.v(43): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(44): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(45): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(46): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(47): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(48): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(49): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(50): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(51): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(52): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(53): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(54): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(55): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(56): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(57): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(58): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(59): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(60): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(61): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(62): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(63): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(64): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(65): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(66): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(67): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(68): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(69): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(70): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(71): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(72): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at column_chooser.v(73): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "red_detect" for hierarchy "red_detect:inst335"
Info (12128): Elaborating entity "mgc_out_stdreg" for hierarchy "red_detect:inst335|mgc_out_stdreg:video_out_rsc_mgc_out_stdreg"
Info (12128): Elaborating entity "mgc_out_stdreg" for hierarchy "red_detect:inst335|mgc_out_stdreg:redOut_rsc_mgc_out_stdreg"
Info (12128): Elaborating entity "mgc_out_stdreg" for hierarchy "red_detect:inst335|mgc_out_stdreg:endRow_rsc_mgc_out_stdreg"
Info (12128): Elaborating entity "mgc_out_stdreg" for hierarchy "red_detect:inst335|mgc_out_stdreg:endScreen_rsc_mgc_out_stdreg"
Info (12128): Elaborating entity "red_detect_core" for hierarchy "red_detect:inst335|red_detect_core:red_detect_core_inst"
Info (12128): Elaborating entity "sequence_detect" for hierarchy "sequence_detect:inst336"
Warning (10230): Verilog HDL assignment warning at sequence_detect.v(26): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sequence_detect.v(35): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sequence_detect.v(42): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sequence_detect.v(51): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sequence_detect.v(58): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "Tonetest" for hierarchy "Tonetest:inst14"
Warning (10036): Verilog HDL or VHDL warning at Tonetest.v(8): object "oldpitch" assigned a value but never read
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:inst342"
Warning (275011): Block or symbol "NOT" of instance "inst6" overlaps another block or symbol
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]"
Info (278001): Inferred 17 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "get_wh:inst8|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "get_wh:inst8|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "row_detect:inst3|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "row_detect:inst3|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "row_detect:inst3|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "row_detect:inst3|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tempotestblock:inst11|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "column_chooser:inst1|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "column_chooser:inst1|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "column_chooser:inst1|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "column_chooser:inst1|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "column_chooser:inst1|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "column_chooser:inst1|Mult8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "column_chooser:inst1|Mult9"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "column_chooser:inst1|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "column_chooser:inst1|Mult7"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "column_chooser:inst1|Mult4"
Info (12130): Elaborated megafunction instantiation "get_wh:inst8|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "get_wh:inst8|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "64"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "84"
    Info (12134): Parameter "LPM_WIDTHR" = "84"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_mft.tdf
    Info (12023): Found entity 1: mult_mft
Info (12130): Elaborated megafunction instantiation "get_wh:inst8|lpm_divide:Div0"
Info (12133): Instantiated megafunction "get_wh:inst8|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ajm.tdf
    Info (12023): Found entity 1: lpm_divide_ajm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_19f.tdf
    Info (12023): Found entity 1: alt_u_div_19f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12130): Elaborated megafunction instantiation "row_detect:inst3|lpm_divide:Div0"
Info (12133): Instantiated megafunction "row_detect:inst3|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_h5f.tdf
    Info (12023): Found entity 1: alt_u_div_h5f
Info (12130): Elaborated megafunction instantiation "row_detect:inst3|lpm_divide:Div1"
Info (12133): Instantiated megafunction "row_detect:inst3|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_j5f.tdf
    Info (12023): Found entity 1: alt_u_div_j5f
Info (12130): Elaborated megafunction instantiation "row_detect:inst3|lpm_divide:Div2"
Info (12133): Instantiated megafunction "row_detect:inst3|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_khm.tdf
    Info (12023): Found entity 1: lpm_divide_khm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_l5f.tdf
    Info (12023): Found entity 1: alt_u_div_l5f
Info (12130): Elaborated megafunction instantiation "row_detect:inst3|lpm_divide:Div3"
Info (12133): Instantiated megafunction "row_detect:inst3|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "tempotestblock:inst11|lpm_divide:Div0"
Info (12133): Instantiated megafunction "tempotestblock:inst11|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf
    Info (12023): Found entity 1: lpm_divide_6jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf
    Info (12023): Found entity 1: alt_u_div_p8f
Info (12130): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "column_chooser:inst1|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1eh.tdf
    Info (12023): Found entity 1: add_sub_1eh
Info (12131): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cfh.tdf
    Info (12023): Found entity 1: add_sub_cfh
Info (12131): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "column_chooser:inst1|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "column_chooser:inst1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "column_chooser:inst1|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2eh.tdf
    Info (12023): Found entity 1: add_sub_2eh
Info (12131): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dfh.tdf
    Info (12023): Found entity 1: add_sub_dfh
Info (12131): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "column_chooser:inst1|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "column_chooser:inst1|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "column_chooser:inst1|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult8"
Info (12133): Instantiated megafunction "column_chooser:inst1|lpm_mult:Mult8" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult9"
Info (12133): Instantiated megafunction "column_chooser:inst1|lpm_mult:Mult9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult6"
Info (12133): Instantiated megafunction "column_chooser:inst1|lpm_mult:Mult6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult7"
Info (12133): Instantiated megafunction "column_chooser:inst1|lpm_mult:Mult7" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "column_chooser:inst1|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "column_chooser:inst1|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "get_wh:inst8|lpm_mult:Mult0|mult_mft:auto_generated|mac_mult15"
        Warning (14320): Synthesized away node "get_wh:inst8|lpm_mult:Mult0|mult_mft:auto_generated|mac_out16"
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 336 buffer(s)
    Info (13019): Ignored 336 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[20]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "GPIO_1" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_1[15]" is fed by VCC
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1~synth"
    Warning (13010): Node "GPIO_1~synth"
    Warning (13010): Node "GPIO_1~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "GPIO_1_CLKOUT[1]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 43 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "tempotestblock:inst11|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|op_10~0"
    Info (17048): Logic cell "tempotestblock:inst11|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|op_10~2"
    Info (17048): Logic cell "tempotestblock:inst11|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|op_10~4"
    Info (17048): Logic cell "tempotestblock:inst11|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|op_11~14"
    Info (17048): Logic cell "tempotestblock:inst11|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|op_1~16"
    Info (17048): Logic cell "tempotestblock:inst11|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_p8f:divider|op_2~18"
Info (144001): Generated suppressed messages file C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/DE0_D5M.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "GPIO_1_CLKIN[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
Info (21057): Implemented 8453 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 78 output pins
    Info (21060): Implemented 50 bidirectional pins
    Info (21061): Implemented 8214 logic cells
    Info (21064): Implemented 86 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 14 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 453 warnings
    Info: Peak virtual memory: 626 megabytes
    Info: Processing ended: Thu May 12 17:32:50 2016
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/git/FinalProject/get_red/quartus_proj/DE0_CAMERA_MOUSE/DE0_D5M.map.smsg.


