INFO: [VRFC 10-163] Analyzing VHDL file "D:/sabyasachi_005/FULLADD_DF/FULLADD_DF.srcs/sources_1/new/FULLADD_DF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULLADD_DF
INFO: [VRFC 10-163] Analyzing VHDL file "D:/sabyasachi_005/FULLADD_DF/FULLADD_DF.srcs/sim_1/new/FULLADD_TBW.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULLADD_TBW
