$date
	Sat Aug 31 13:40:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 1 ! A1 $end
$var wire 1 " A0 $end
$var reg 1 # y0 $end
$var reg 1 $ y1 $end
$var reg 1 % y2 $end
$var reg 1 & y3 $end
$scope module uut $end
$var wire 1 # y0 $end
$var wire 1 $ y1 $end
$var wire 1 % y2 $end
$var wire 1 & y3 $end
$var wire 1 ! A1 $end
$var wire 1 " A0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
1#
0"
0!
$end
#5
1"
0#
1$
#10
0"
1!
0$
1%
#15
1"
0%
1&
