#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:10 2023
#Install: D:\pds\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: redmi314
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Wed May 15 17:44:22 2024
File "D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
File "D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/gate74LS00.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v". 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v". 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v". 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v". 
E: Verilog-4119: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v(line number: 5)] Referenced port name 'A1' was not defined in module 'gate74LS00'
File "D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.fdc" has been added to project successfully. 
Parse module hierarchy of project 'D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Wed May 15 17:54:44 2024
Compiling architecture definition.
Analyzing project file 'D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/AandB.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/AandB} D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v(line number: 1)] Analyzing module AandB (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/AandB} D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/AandB} D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/gate74LS00.v
I: Verilog-0001: Analyzing file D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/gate74LS00.v
I: Verilog-0002: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/gate74LS00.v(line number: 1)] Analyzing module gate74LS00 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/pdsproject/project/project1/AorB/test2/test2_1/AandB} D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/gate74LS00.v successfully.
I: Module "AandB" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 10.481s wall, 0.016s user + 0.000s system = 0.016s CPU (0.1%)

Start rtl-elaborate.
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v(line number: 1)] Elaborating module AandB
I: Verilog-0004: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v(line number: 5)] Elaborating instance U1
I: Verilog-0003: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/gate74LS00.v(line number: 1)] Elaborating module gate74LS00
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v(line number: 5)] Give initial value 0 for the no drive pin A3 in module instance AandB.U1
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v(line number: 5)] Give initial value 0 for the no drive pin B3 in module instance AandB.U1
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v(line number: 5)] Give initial value 0 for the no drive pin A4 in module instance AandB.U1
W: Verilog-2023: [D:/pdsproject/project/project1/AorB/test2/test2_1/AandB/source/AandB.v(line number: 5)] Give initial value 0 for the no drive pin B4 in module instance AandB.U1
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:16s
Action compile: CPU time elapsed is 0h:0m:6s
Action compile: Process CPU time elapsed is 0h:0m:6s
Current time: Wed May 15 17:55:03 2024
Action compile: Peak memory pool usage is 188 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:16s
Action from compile to compile: Total CPU time elapsed is 0h:0m:6s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:6s
Process "Compile" done.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 01:07:11
Loading the device ...
W: ConstraintEditor-4019: Port 'A' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'B' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'F' unspecified I/O constraint.
Open UCE successfully.
Current device : PGL22G-6MBG324
