 1
具矽奈米點之環繞式閘極與高介電係數金屬閘極結構的非揮發性記憶體 
Si nanocrystal embedded in gate-all-around and high-k metal-gate structures nonvolatile memory 
計畫編號：NSC 99-2221-E-007 -108 
執行期間：99 年 8 月 1 日 至 100 年 7 月 31 日 
主持人：吳永俊 清華大學工科系助理教授 
中文摘要 
本計畫成功地以複晶矽薄膜電晶體
(poly-Si Thin-film Transistors)為主，整
合矽奈米點 (Si nanocrystal)，金屬閘極與
高 介 電 薄 膜 TaN- Al2O3-Si3N4-SiO2-Si 
(TANOS)，與環繞式閘極結構(Gate all around: 
GAA) 結構，研究具有高操作速度以及高可靠
度的非揮發性記憶體。計畫結果顯示，GAA 結
構方面由於採用環繞式閘極結構，使之具有較
大的穿隧氧化層電場，亦可以增加記憶體的寫
入與抹除速度。由於 TANOS 與 GAA 結構，都具
有較大的穿隧氧化層電場，此現象亦會使穿隧
氧化層劣化，元件容忍度(endurance)與持久
度(retention)受到嚴厲的挑戰。因此實驗結
果證實，結合矽奈米點來作為電荷儲存單元，
其尺度所造成的量子侷限現象，使的奈米點具
有較深的能階，可儲存較多的電子，將可大幅
度提升可靠度。TANOS 結構由於採用高介係數
材料 Al2O3 (κ～10)取代 SiO2 (κ=3.09)，可
以提高閘極耦合率(gate coupling ratio)，
具有較大的穿隧氧化層電場，可提升電子寫入
與抹除的速度。此外，使用高功函數的 TaN 金
屬(4.15eV)，可以避免在抹除時，電子從閘極
端反相穿隧到電荷儲存層的機率，有成為下一
世代有非揮發性記憶體的潛力。本計畫後期，
亦成功地以將矽奈米點與 TANOS 整合。電性分
析方面，我們發現將矽奈米點與 TANOS 整合，
具有較快的寫入與抹除(Program/Erase)速
度，以及較好的持久度(retention)與容忍度
(endurance)。此計劃成果將幫助實現 3D 堆疊
結構(3D stackable)的高密度快閃記憶體
(Flash memory)，與下個世代高畫質的主動式
平面顯示器與其系統面板，故極具學術與產業
應用價值。 
關鍵詞: 矽奈米點 (Si nanocrystal)，複晶矽薄
膜電晶體(poly-Si Thin-film Transistors)， TaN- 
Al2O3-Si3N4-SiO2-Si (TANOS)，環繞式閘極結
構(Gate all around: GAA)，非揮發性記憶體
(Nonvolatile Memory: NVM)，系統面板(System 
on Panel)，三維度(3D) 
 
英文摘要 
In this project, we successfully fabricated 
poly-Si Thin-film transistors (poly-Si TFTs), and 
integrate Si nanocrystals (Si-NCs), 
TaN-Al2O3-Si3N4-SiO2 -Si (TANOS)，and gate 
all around (GAA) structure NVM. In the project 
results, GAA SONOS-type NVM, nanowires are 
surrounded by gate can also hence the tunneling 
oxide filed, and resulting in fast P/E speed. 
Si-NCs, from its nano-scale, has quantum 
confinement effect and resulting in deep energy 
and more electron trapping sites. This property 
can help electrons storage, and highly improve 
endurance and retention. Therefore, the 
contribution of this project is using the Si-NCs to 
overcome this problem. In TANOS NVM results, 
the high-k material can increase the gate 
coupling ratio and the tunneling oxide filed, and 
resulting in high program/erase (P/E) speed. In 
addition, using high work function TaN metal 
can reduce the gate injection during the erasing 
step. This successful research results and patens 
can be applied on 3D-stacked high density Flash 
memory and SOP of AMLCD. Thus, this project 
has both highly academic and commercial values. 
 
Key word:  Si nanocrystals (Si NCs), poly-Si 
Thin-film Transistors (poly-Si TFT)，  TaN- 
Al2O3-Si3N4-SiO2-Si (TANOS) ，  Gate all 
around (GAA)， Nonvolatile Memory(NVM)， 
system on panel (SOP),AMLCD, 3D, Flash 
 
Preface (前言) 
Flash memory, a nonvolatile memory 
(NVM), is extensively adopted in portable 
products owing to its nonvolatile feature and low 
cost [1]. Using multi-gate structure can increase 
 3
Vg (V)
-1 0 1 2 3 4 5 6
I d
 (A
)
10-13
10-12
10-11
10-10
10-9
10-8
10-7
10-6
10-5
Initial
tp=10-6
tp=10-3
tp=1s
Vg=15 V
 
Fig. 4. Transfer curves of the Si-NCs GAA NVM and that programmed. 
 
Figure 5 and Fig. 6 are the program and 
erase characteristics, respectively, of the GAA 
Si-NCs NVM and GAA SONOS NVM. GAA 
Si-NCs NVM improve both the program and 
erase speed because Si NCs provide many trap 
sites for charge storage [5], as well as NCs 
enhance the electric field near the NCs [6].  
 
Erasing time (s)
10-6 10-5 10-4 10-3 10-2 10-1 100
ΔV
th
 (V
)
0
1
2
3
4
5
Vg=18V
Vg=18V
Vg=15V
Vg=15VSolid line, GAA NCs
Dash line, GAA SONOS
 
Fig. 5. Si-NCs GAA and SONOS GAA NWs NVM by F-N 
programming. 
 
Erasing time (s)
10-6 10-5 10-4 10-3 10-2 10-1 100
Δ V
th
 (V
)
-6
-5
-4
-3
-2
-1
0
Vg=-21V
Vg=-21V
Vg=-23V
Vg=-23V
Solid line, GAA NCs
Dash line, GAA SONOS
 
Fig. 6. Si-NCs GAA and SONOS GAA NVM by F-N erasing. 
 
Figure 7 shows the endurance 
characteristics of the GAA Si-NCs NVM and 
GAA SONOS NVM. The Si-NCs device does 
not behave significant Vth upwardly shifting and 
memory window closure because NCs provide 
the concentration of the stored charge, so the 
stored electron can be recombined effectively. 
Figure 8 is the 85 oC retention characteristics of 
the GAA Si-NCs NVM and GAA SONOS NVM. 
Ten-year extrapolation reveals that Si-NCs GAA 
remains 86 % of its initial memory window, 
which is larger than that of the GAA SONOS 
NVM. Because of the Si-NC has deeper 
conduction band than that of the nitride. 
 
P/E Cycles
100 101 102 103 104
ΔV
th
 (V
)
0
1
2
3
GAA NCs
GAA SONOS
2.7 V
Weff/L=170nm×10/1μm
Si
channel
SiO2
(N/α/N)
N
 
Fig. 7. Endurance characteristics after 10k P/E cycles. 
 
Time (sec)
100 101 102 103 104 105 106 107 108 109
Δ V
th
(V
)
0.0
0.5
1.0
1.5
2.0
2.5
P: GAA Si dots 
E: GAA Si dots
P: GAA SONOS
E: GAA SONOS
86%
85 oC
79%
P:Vg=15V, tp=1ms
E: Vg=-23V, te=0.1s
W/L=170nm×10/1μm
 
Fig. 8. Retention characteristics of the Si-NCs GAA and SONOS 
GAA NVMs 
 
II. TANOS Si-NCs NVM 
 
Fig. 9(a), 9(b) illustrate the top view, 
cross-section view form A-A’ in Fig. 9(a) of 
poly-Si channel TANOS NVM with Si-NCs 
(NCs TANOS NVM). The thickness of each 
layer is denoted in Fig. 9(b). A control sample, 
TANOS NVM, is to replace N/α/N by a nitride 
layer. Figure 10(a), and 10(b) show its 
transmission electron microscopy (TEM) 
photographs along the gate direction and the 
layer with NCs. The NCs is formed by nitride 
tensile stressing the α-Si film during high 
temperature annealing. The size of the Si NCs is 
from 7 to 10 nm. To obtain a high-κ Al2O3 layer, 
a 900 oC rapid thermal annealing is performed in 
30 s after Al2O3 was deposited. 
 5
performs superior P/E speed, and improves the 
reliability. The GAA NCs NVM can perform 
2-bit operation due to its discrete trapping 
property. The fabrication of a GAA NVM device 
is simple and highly compatible with the current 
flash process. Second, a poly-Si channel TANOS 
NVM with Si-NCs was demonstrated. The 3 V 
of the memory window can be achieved by 
applying 21 V in 10 ms. This NVM device 
shows no ΔVth saturation in erasing state. The 
Si-NCs storage nodes significantly improve the 
reliability. This device can also be performed as 
two bits per cell. The memory window is 1.5 V, 
and this NVM device is promising for 10 years 
data storage. These two proposed NVM devices 
highly promised for the future 3D stacked 
high-density Flash memory applications. 
 
 
五、References (參考文獻) 
 [1] S. M. Jung, et al., IEDM Tech. Dig., pp. 503-506, 
2006. [2] N. Singh, et al., IEEE Trans. Electron Dev., vol. 
55, no. 11, pp. 3107-3118, 2008.  
[3] K. H. Yeo, et al., Symp. on VLSI Tech., p.138 - 139, 
2008.  
[4] T. Y. Chiang, et al., IEEE Electron Dev. Lett., vol. 29, 
no. 10, pp. 1148-1151, 2008.  
[5] M. She, et al., IEEE Trans. Electron Dev., vol. 50, no. 
9, pp.1934 - 1940, 2003.  
[6] G. Gay, et al., Appl. Phys. Lett. vol. 97, pp. 152112, 
2010.
 7
Workshop (SNW), 2011. 
 
2、Lun-Chun Chen, Yung-Chun Wu*,Tien-Chun Lin, Min-Feng Hung, Jyun-Yang Huang, Jiang-Hung 
Chen, and Chun-Yen Chang ” Tri-gate Thin-Film Memory with Nanocrystal Indium Gallium Zinc Oxide 
Charge Trapping Layer”, International Electron Devices and Materials Symposium,2010. 
 
3、Min-Feng Hung, Jiang-Hung Chen, and Yung-Chun Wu*,”Pi-Gate and Poly-Si Nanowires channel 
TANOS Nonvolatile Memory”, International Electron Devices and Materials Symposium,2010. 
 
5. 主要發現   
矽奈米點應用於非揮發性記憶體，對於 TANOS 非揮發性記憶體其氧化鋁造成漏電、及環繞式
閘極結構造成的高電場導致漏電，有明顯的改善，其原因為矽奈米點與氮化矽之間之介面缺陷為深
能態 (deep-traps)，儲存於此之電子較難受熱激發離開儲存層；此外矽奈米點位能較低，熱平衡
下電子可重新分布至能量較低的奈米點。 
由實驗數據得到，使用矽奈米點儲存層可提高元件的寫抹速度，其原因為奈米點與氮化矽之
間有許多介面缺陷，能有效捕捉穿隧電子、再者奈米點本身可局部集中電場、奈米點使穿隧電子看
到的穿隧距離短，因此提高穿隧機率。 
在實驗過程發現，備製環繞式閘極時須將奈米線懸空，文獻指出在濕蝕刻時溶液造成的毛細
力會造成奈米線坍塌，未坍塌的奈米線在後續熱製程亦會造成由於熱擴張發生應變。我們成功找到
適合的懸吊式奈米線之條件，使其不會坍塌也不會有太多熱應變。 
 2
3. Nanoscale FETs: Nanowire FETs 
(1). Prospectives on extremely scaled memory and logic devices, V. Zhirnov, Ralph K. Cavin (SRC)
（ W. Haensch, IBM)。下個世代矽奈米元件與邏輯元件應用的發展方向 
(2). Dissipative Quantum Transport Simulations of a GAA Si nanowire MOSFET including discrete 
dopant and surface roughness, Antonio Martinez1, ManuelAldegunde1,2, and Asen Asenov1 
(1University of Glasgow, 2CESGA)。 
(3). Fabrication and Characterization of Junctionless Poly-Si Nanowire Devices with 
Gate-all-around Structure, Chun-Jung Su, Yu-Ling Liou, Tzu-I Tsai, Horng-Chih Lin, and 
Tiao-Yuan Huang (National Chiao Tung University) 
 
4. Graphene & More-than-Moore  
(1). Electrical Characteristics of Top Gate Graphene FETs on Laser Graphitized 4H-SiC, C.H.Cho, 
C.G.Kang, Y.G.Lee, H.J.Hwang, S.K.Lee, S.K.Lim, S.Y.Lee, H.Hwang, B.H.Lee (GIST) 
(2). Performance Projections of Ballistic Graphene FETs with Bilayer Graphene and Graphene 
Nanoribbon Semiconducting Channels, Ryūtaro Sako, Hideaki Tsuchiya and Matsuto Ogawa (Kobe 
University) 
Graphene 的研究進幾年非常熱門，但是在台灣並沒有將 Graphene device 的研究資源整合起
來，所以台灣在 Graphene device 的研究，目前大家都窒礙難行。 
5. Higly Doped Devices and Single-Electron/Dopant Phenomena 
(1). 單電子中的自旋效應 ( B. T. Jonker, Naval Research Laboratories) 
(2). CMOS 數位電路內的單電子現象 （R. Suzuki, Y.-J. Jeong, T. Saraya, and T. Hiramoto 
University of Tokyo) 
 
5. Higly Doped Devices and Single-Electron/Dopant Phenomena 
(1). Junctionless Transistors, J.-P. Colinge, Tyndall National Institute, University College Cork 
(2). Single-electron transfer between two donors via an interface dot, J. C. Tarido, D. Moraru, E. 
Hamid, T. Mizuno, and M. Tabe (Shizuoka University) 
(3). Charge Detection in Silicon Quantum Dots Coupled in Parallel, T. Kodera1,2,3, K. Horibe1, W. 
Lin1, T. Kambara1, T. Ferrus4, A. Rossi4, K. Uchida1, D. A. Williams4, Y. Arakawa2, and S. Oda1 
(1Tokyo Institute of Technology, 2the University of Tokyo, 3PRESTO, 4Hitachi Cambridge 
Laboratory) 
 
6. Nonvolatile Memory (I): MRAM and NVM using Capacitance 
(1). Spin-RAM for Normally-Off Computer, (1AIST, 2Toshiba, 3Osaka University, 4Tohoku 
University, 5The University of Electro-Communications) 
(2). Poly-Si channel TANOS Nonvolatile Memory with Hybrid Si Nanocrystal Charge Storage 
Nodes, Yung-Chun Wu, Min-Feng Hung, Shun-Cheng Tien, and Zih-Yun Tang, (National 
Tsing Hua University)。此為我所口頭發表之論文 
 
7: Nonvolatile Memory (II): RRAM 
 4
三、考察參觀活動(無是項活動者略) 
無 
四、建議 
建議國內相關單位也可舉辦相似的國際奈米電子會議。 
 
五、攜回資料名稱及內容 
1. 2011 IEEE Silicon Nanoelectronics Workshop 論文集一本 
 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：吳永俊 計畫編號：99-2221-E-007-108- 
計畫名稱：具矽奈米點之環繞式閘極與高介電係數金屬閘極結構的非揮發性記憶體(I) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 3 3 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 5 2 100%  
研究報告/技術報告 0 0 100%  
研討會論文 2 1 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 3 3 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100 字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿 □撰寫中 □無 
專利：□已獲得 ■申請中 □無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
1. Yung-Chun Wu* et al, IEEE Trans. Nanotechnology, 2011. 
2. Yung-Chun Wu* et al, Journal of The Electrochemical Society 
3. Yung-Chun Wu* et al, App. Phys. Lett. 2011. 
4. Yung-Chun Wu* et al, IEEE Electron Device Lett. 2011. 
5. Yung-Chun Wu* et al, Journal of Nanoscience and Nanotechnology,2011. 
 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
1. 學術成就: 
(1). 發表五篇學術論文於 SCI 期刊 
(2). 發表兩篇國際學術會議論文 
 
2. 技術創新 
(1). 結合矽奈米點與 TANOS 及環繞式閘極非揮發性記憶體 
(2). 製作矽奈米點技術 
(3). 矽奈米點儲存層可提高元件的寫抹速度 
(4). 備製環繞式閘極技術 
 
3. 社會影響 
研究出具有快速寫抹能力及良好可靠度之非揮發性記憶體元件，有助於學術界與半導體界
潛在性的幫助。藉由本計畫培養四位碩士生畢業以及約 10 位大學部專題生進行專題研究。
