;redcode
;assert 1
	SPL 0, -202
	CMP 407, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB <700, @8
	SUB <700, @8
	SUB @127, 100
	CMP @121, 106
	CMP @121, 106
	DJN -1, @-20
	SPL 0, <-24
	DJN -1, @-20
	MOV 104, <20
	SUB @24, -6
	SUB -7, <-20
	CMP @10, 0
	CMP @10, 0
	SUB -7, <-20
	DJN <130, 9
	MOV 104, <20
	MOV 104, <20
	CMP @127, 100
	ADD -1, <-630
	MOV @124, 102
	SPL -7, @-20
	SUB <121, 103
	SUB -7, <-20
	CMP @127, 100
	ADD @10, 0
	MOV @124, 102
	SPL 0, <-24
	CMP @127, 100
	CMP @127, 100
	SPL 0, <-24
	SUB -7, <-420
	SUB #72, @201
	SUB -7, <-420
	SUB #72, @201
	SUB -7, <-420
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	SPL 0, -202
	MOV -1, <-20
