$date
   Wed Jun  9 15:21:39 2021
$end
$version
  2020.2
$end
$timescale
  1ps
$end
$scope module delay_bus_tb $end
$var reg 1 ! data $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ dir $end
$var reg 1 % rstn $end
$var wire 4 & out [3:0] $end
$var parameter 32 ' MSB [31:0] $end
$scope module UUT $end
$var wire 1 ( d $end
$var wire 1 ) clk $end
$var wire 1 * en $end
$var wire 1 + dir $end
$var wire 1 , rstn $end
$var reg 4 - out [3:0] $end
$var parameter 32 . MSB [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0%
bx &
b100 '
1(
0)
0*
0+
0,
bx -
b100 .
$end
#10000
1"
b0 &
1)
b0 -
#20000
0"
1#
1%
0)
1*
1,
#30000
0!
1"
b1 &
0(
1)
b1 -
#40000
0"
0)
#50000
1!
1"
b10 &
1(
1)
b10 -
#60000
0"
0)
#70000
0!
1"
b101 &
0(
1)
b101 -
#80000
0"
0)
#90000
1!
1"
b1010 &
1(
1)
b1010 -
#100000
0"
0)
#110000
0!
1"
b101 &
0(
1)
b101 -
#120000
0"
0)
#130000
1!
1"
b1010 &
1(
1)
b1010 -
#140000
0"
0)
#150000
0!
1"
b101 &
0(
1)
b101 -
#160000
0"
1$
0)
1+
#170000
1!
1"
b10 &
1(
1)
b10 -
#180000
0"
0)
#190000
0!
1"
b1001 &
0(
1)
b1001 -
#200000
0"
0)
#210000
1!
1"
b100 &
1(
1)
b100 -
#220000
0"
0)
#230000
0!
1"
b1010 &
0(
1)
b1010 -
#240000
0"
0)
#250000
1!
1"
b101 &
1(
1)
b101 -
#260000
0"
0)
#270000
0!
1"
b1010 &
0(
1)
b1010 -
#280000
0"
0)
#290000
1!
1"
b101 &
1(
1)
b101 -
#300000
0"
0)
#310000
1"
b1010 &
1)
b1010 -
#320000
0"
0)
#330000
1"
b1101 &
1)
b1101 -
#340000
0"
0)
#350000
1"
b1110 &
1)
b1110 -
#360000
0"
0)
#370000
1"
b1111 &
1)
b1111 -
#380000
0"
0)
#390000
1"
1)
b1111 -
#400000
0"
0)
#410000
1"
1)
b1111 -
#420000
0"
0)
#430000
1"
1)
