 
****************************************
Report : timing
        -path short
        -delay min
        -max_paths 10000
        -sort_by slack
Design : multStore
Version: J-2014.09-SP2
Date   : Wed Dec 19 17:22:14 2018
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: genblk1_9__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[99] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_9__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[99] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_6__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[69] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[69] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_7__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[78] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_7__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[78] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_5__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[58] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[58] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_4__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[48] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_4__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[48] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_1__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[18] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[18] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_8__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[89] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[89] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_3__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[39] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[39] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_8__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[88] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[88] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_3__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[38] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[38] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_2__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[28] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_2__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[28] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_0__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[8] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_0__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[8] (out)                                         0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_7__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[79] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_7__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[79] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_4__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[49] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_4__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[49] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_9__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[98] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_9__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  sumOut[98] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: genblk1_5__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[59] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  sumOut[59] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: genblk1_2__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[29] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_2__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  sumOut[29] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: genblk1_0__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[9] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_0__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  sumOut[9] (out)                                         0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: genblk1_2__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[27] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_2__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  sumOut[27] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: genblk1_9__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[97] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_9__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  sumOut[97] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: genblk1_4__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[47] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_4__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  sumOut[47] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: genblk1_1__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[19] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  sumOut[19] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: genblk1_3__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[35] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  sumOut[35] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: genblk1_6__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[62] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_2_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_2_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  sumOut[62] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: genblk1_5__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[55] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.37       0.37 f
  sumOut[55] (out)                                        0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: genblk1_8__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[87] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.37       0.37 f
  sumOut[87] (out)                                        0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: genblk1_1__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[17] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.37       0.37 f
  sumOut[17] (out)                                        0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: genblk1_6__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[65] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.38       0.38 f
  sumOut[65] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: genblk1_1__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[15] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.38       0.38 f
  sumOut[15] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: genblk1_7__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[77] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_7__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.38       0.38 f
  sumOut[77] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: genblk1_6__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[67] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.38       0.38 f
  sumOut[67] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: genblk1_6__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[66] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.38       0.38 f
  sumOut[66] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: genblk1_3__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[37] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.38       0.38 f
  sumOut[37] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: genblk1_0__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[7] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_0__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.38       0.38 f
  sumOut[7] (out)                                         0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: genblk1_6__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[68] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.38       0.38 f
  sumOut[68] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: genblk1_8__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[80] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_0_/Q (DFFSRHQX2TS)                 0.39       0.39 r
  sumOut[80] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: genblk1_1__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[10] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_0_/Q (DFFSRHQX2TS)                 0.39       0.39 r
  sumOut[10] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: genblk1_5__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[57] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.39       0.39 f
  sumOut[57] (out)                                        0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: genblk1_5__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[56] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.39       0.39 f
  sumOut[56] (out)                                        0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: genblk1_1__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[16] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.39       0.39 f
  sumOut[16] (out)                                        0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: genblk1_4__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[46] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_4__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.39       0.39 r
  sumOut[46] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: genblk1_8__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[86] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.43       0.43 r
  sumOut[86] (out)                                        0.00       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: genblk1_2__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[26] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_2__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.43       0.43 r
  sumOut[26] (out)                                        0.00       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: genblk1_9__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[96] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_9__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.43       0.43 r
  sumOut[96] (out)                                        0.00       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: genblk1_3__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[36] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.44       0.44 r
  sumOut[36] (out)                                        0.00       0.44 r
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: genblk1_8__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[85] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_5_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_5_/Q (DFFSRHQX2TS)                 0.44       0.44 r
  sumOut[85] (out)                                        0.00       0.44 r
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: weightsIn[12]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[12] (in)                                      0.03       0.08 f
  ...
  genblk1_2__mac_S_reg_1_/D (DFFSRX2TS)                   0.53       0.61 f
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: weightsIn[6]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[6] (in)                                       0.03       0.08 f
  ...
  genblk1_1__mac_S_reg_1_/D (DFFSRX4TS)                   0.55       0.62 f
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: weightsIn[24]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[24] (in)                                      0.08       0.13 f
  ...
  genblk1_4__mac_S_reg_1_/D (DFFSRX4TS)                   0.50       0.63 f
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[18]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[18] (in)                                      0.03       0.08 f
  ...
  genblk1_3__mac_S_reg_1_/D (DFFSRX4TS)                   0.60       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: weightsIn[42]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[42] (in)                                      0.03       0.08 f
  ...
  genblk1_7__mac_S_reg_1_/D (DFFSRX4TS)                   0.63       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: weightsIn[36]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[36] (in)                                      0.03       0.08 f
  ...
  genblk1_6__mac_S_reg_1_/D (DFFSRX2TS)                   0.64       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: genblk1_6__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_2_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_2_/Q (DFFSRHQX4TS)                 0.37       0.37 r
  ...
  genblk1_6__mac_S_reg_2_/D (DFFSRHQX4TS)                 0.30       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_2_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[54]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[54] (in)                                      0.03       0.08 f
  ...
  genblk1_9__mac_S_reg_1_/D (DFFSRX2TS)                   0.67       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[30]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[30] (in)                                      0.03       0.08 f
  ...
  genblk1_5__mac_S_reg_1_/D (DFFSRX4TS)                   0.69       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: genblk1_5__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[51] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_1_/Q (DFFSRX4TS)                   0.74       0.74 f
  sumOut[51] (out)                                        0.00       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: genblk1_3__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[31] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_3__mac_S_reg_1_/Q (DFFSRX4TS)                   0.74       0.74 f
  sumOut[31] (out)                                        0.00       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: genblk1_0__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[1] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_1_/Q (DFFSRX4TS)                   0.74       0.74 f
  sumOut[1] (out)                                         0.00       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: genblk1_4__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[45] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_5_/Q (DFFSRX4TS)                   0.74       0.74 f
  sumOut[45] (out)                                        0.00       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: genblk1_8__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[82] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_8__mac_S_reg_2_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[82] (out)                                        0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_5__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[52] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_2_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[52] (out)                                        0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_2__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[22] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_2_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[22] (out)                                        0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_0__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[2] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_2_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[2] (out)                                         0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_4__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[42] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_2_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[42] (out)                                        0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_3__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[32] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_3__mac_S_reg_2_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[32] (out)                                        0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_9__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[93] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_3_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[93] (out)                                        0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_8__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_0_/Q (DFFSRHQX2TS)                 0.44       0.44 f
  ...
  genblk1_8__mac_S_reg_1_/D (DFFSRX2TS)                   0.34       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_7__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[71] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_1_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[71] (out)                                        0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_4__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[41] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_1_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[41] (out)                                        0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_1__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[11] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_1__mac_S_reg_1_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[11] (out)                                        0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_7__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[72] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_2_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[72] (out)                                        0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_0__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[4] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_4_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[4] (out)                                         0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_7__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[76] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_6_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_6_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[76] (out)                                        0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_1__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[12] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_1__mac_S_reg_2_/Q (DFFSRX4TS)                   0.75       0.75 f
  sumOut[12] (out)                                        0.00       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: genblk1_9__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[95] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_5_/Q (DFFSRX4TS)                   0.76       0.76 f
  sumOut[95] (out)                                        0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_9__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[92] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_2_/Q (DFFSRX4TS)                   0.76       0.76 f
  sumOut[92] (out)                                        0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_2__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[25] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_5_/Q (DFFSRX4TS)                   0.76       0.76 f
  sumOut[25] (out)                                        0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_9__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[90] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_0_/Q (DFFSRX2TS)                   0.76       0.76 r
  sumOut[90] (out)                                        0.00       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_7__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[70] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_0_/Q (DFFSRX2TS)                   0.76       0.76 r
  sumOut[70] (out)                                        0.00       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_6__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[60] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_6__mac_S_reg_0_/Q (DFFSRX2TS)                   0.76       0.76 r
  sumOut[60] (out)                                        0.00       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_5__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[50] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_0_/Q (DFFSRX2TS)                   0.76       0.76 r
  sumOut[50] (out)                                        0.00       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_2__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[20] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_0_/Q (DFFSRX2TS)                   0.76       0.76 r
  sumOut[20] (out)                                        0.00       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_0__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_0_/Q (DFFSRX2TS)                   0.76       0.76 r
  sumOut[0] (out)                                         0.00       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_8__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[83] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_8__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  sumOut[83] (out)                                        0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_7__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[73] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  sumOut[73] (out)                                        0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_5__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[53] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  sumOut[53] (out)                                        0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_4__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[43] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  sumOut[43] (out)                                        0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_3__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[33] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_3__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  sumOut[33] (out)                                        0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_2__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[23] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  sumOut[23] (out)                                        0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_1__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[13] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_1__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  sumOut[13] (out)                                        0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_7__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[75] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_5_/Q (DFFSRX4TS)                   0.76       0.76 f
  sumOut[75] (out)                                        0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_0__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[5] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_5_/Q (DFFSRX4TS)                   0.76       0.76 f
  sumOut[5] (out)                                         0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_8__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[81] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_8__mac_S_reg_1_/Q (DFFSRX2TS)                   0.76       0.76 r
  sumOut[81] (out)                                        0.00       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_6__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[61] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_6__mac_S_reg_1_/Q (DFFSRX2TS)                   0.76       0.76 r
  sumOut[61] (out)                                        0.00       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_2__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[21] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_1_/Q (DFFSRX2TS)                   0.76       0.76 r
  sumOut[21] (out)                                        0.00       0.76 r
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: genblk1_0__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[6] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_6_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_6_/Q (DFFSRX4TS)                   0.77       0.77 f
  sumOut[6] (out)                                         0.00       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: genblk1_8__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_0_/Q (DFFSRHQX2TS)                 0.39       0.39 r
  ...
  genblk1_8__mac_S_reg_0_/D (DFFSRHQX2TS)                 0.35       0.73 r
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: weightsIn[12]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[12] (in)                                      0.03       0.08 f
  ...
  genblk1_2__mac_S_reg_0_/D (DFFSRX2TS)                   0.72       0.79 f
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: genblk1_4__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[44] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_4_/Q (DFFSRX4TS)                   0.77       0.77 f
  sumOut[44] (out)                                        0.00       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: genblk1_3__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[34] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_3__mac_S_reg_4_/Q (DFFSRX4TS)                   0.77       0.77 f
  sumOut[34] (out)                                        0.00       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: genblk1_2__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[24] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_4_/Q (DFFSRX4TS)                   0.77       0.77 f
  sumOut[24] (out)                                        0.00       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: genblk1_4__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[40] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_0_/Q (DFFSRX2TS)                   0.77       0.77 r
  sumOut[40] (out)                                        0.00       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: genblk1_3__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[30] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_3__mac_S_reg_0_/Q (DFFSRX2TS)                   0.77       0.77 r
  sumOut[30] (out)                                        0.00       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: genblk1_6__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[63] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_3_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_6__mac_S_reg_3_/Q (DFFSRX2TS)                   0.77       0.77 r
  sumOut[63] (out)                                        0.00       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: genblk1_9__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[91] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_1_/Q (DFFSRX2TS)                   0.77       0.77 r
  sumOut[91] (out)                                        0.00       0.77 r
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: genblk1_7__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[74] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_4_/Q (DFFSRX4TS)                   0.78       0.78 f
  sumOut[74] (out)                                        0.00       0.78 f
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: genblk1_9__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[94] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_4_/Q (DFFSRX4TS)                   0.78       0.78 f
  sumOut[94] (out)                                        0.00       0.78 f
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: genblk1_8__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[84] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_8__mac_S_reg_4_/Q (DFFSRX4TS)                   0.78       0.78 f
  sumOut[84] (out)                                        0.00       0.78 f
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: genblk1_6__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[64] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_6__mac_S_reg_4_/Q (DFFSRX4TS)                   0.78       0.78 f
  sumOut[64] (out)                                        0.00       0.78 f
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: genblk1_1__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[14] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_1__mac_S_reg_4_/Q (DFFSRX4TS)                   0.78       0.78 f
  sumOut[14] (out)                                        0.00       0.78 f
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: weightsIn[6]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[6] (in)                                       0.03       0.08 f
  ...
  genblk1_1__mac_S_reg_0_/D (DFFSRHQX2TS)                 0.66       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: genblk1_6__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_2_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_2_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  ...
  genblk1_6__mac_S_reg_3_/D (DFFSRX2TS)                   0.44       0.80 f
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_3_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: weightsIn[24]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[24] (in)                                      0.08       0.13 f
  ...
  genblk1_4__mac_S_reg_0_/D (DFFSRX2TS)                   0.57       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.15      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: genblk1_0__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[3] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_3_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_3_/Q (DFFSRX2TS)                   0.80       0.80 r
  sumOut[3] (out)                                         0.00       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: genblk1_5__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[54] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_4_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_4_/Q (DFFSRX2TS)                   0.82       0.82 r
  sumOut[54] (out)                                        0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: weightsIn[6]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[6] (in)                                       0.03       0.08 f
  ...
  genblk1_1__mac_S_reg_2_/D (DFFSRX4TS)                   0.78       0.86 f
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: weightsIn[18]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[18] (in)                                      0.03       0.08 f
  ...
  genblk1_3__mac_S_reg_0_/D (DFFSRX2TS)                   0.65       0.73 r
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.15      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: weightsIn[18]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[18] (in)                                      0.03       0.08 f
  ...
  genblk1_3__mac_S_reg_2_/D (DFFSRX4TS)                   0.79       0.86 f
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: weightsIn[36]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[36] (in)                                      0.03       0.08 f
  ...
  genblk1_6__mac_S_reg_0_/D (DFFSRX2TS)                   0.78       0.86 f
  data arrival time                                                  0.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: genblk1_7__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_7__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  ...
  genblk1_7__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.43       0.79 f
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: genblk1_9__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_9__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  ...
  genblk1_9__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.44       0.79 f
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: genblk1_3__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  ...
  genblk1_3__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.44       0.79 f
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: genblk1_4__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_4__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.35       0.35 f
  ...
  genblk1_4__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.44       0.79 f
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: genblk1_5__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  ...
  genblk1_5__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.44       0.80 f
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: genblk1_0__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_0__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  ...
  genblk1_0__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.44       0.80 f
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: genblk1_2__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_2__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  ...
  genblk1_2__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.44       0.80 f
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: genblk1_8__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  ...
  genblk1_8__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.48       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: weightsIn[42]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[42] (in)                                      0.04       0.09 r
  ...
  genblk1_7__mac_S_reg_0_/D (DFFSRX2TS)                   0.79       0.88 f
  data arrival time                                                  0.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.91


  Startpoint: weightsIn[54]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[54] (in)                                      0.03       0.08 f
  ...
  genblk1_9__mac_S_reg_0_/D (DFFSRX2TS)                   0.82       0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: weightsIn[24]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[24] (in)                                      0.08       0.13 f
  ...
  genblk1_4__mac_S_reg_2_/D (DFFSRX4TS)                   0.77       0.89 f
  data arrival time                                                  0.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: genblk1_1__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  ...
  genblk1_1__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.47       0.83 f
  data arrival time                                                  0.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: weightsIn[30]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[30] (in)                                      0.03       0.08 f
  ...
  genblk1_5__mac_S_reg_0_/D (DFFSRX2TS)                   0.83       0.91 f
  data arrival time                                                  0.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: genblk1_6__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  ...
  genblk1_6__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.49       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: genblk1_8__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_0_/Q (DFFSRHQX2TS)                 0.39       0.39 r
  ...
  genblk1_8__mac_S_reg_2_/D (DFFSRX4TS)                   0.55       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: weightsIn[12]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[12] (in)                                      0.03       0.08 f
  ...
  genblk1_2__mac_S_reg_2_/D (DFFSRX4TS)                   0.87       0.94 f
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: genblk1_6__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_2_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_2_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  ...
  genblk1_6__mac_S_reg_4_/D (DFFSRX4TS)                   0.59       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: weightsIn[6]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[6] (in)                                       0.03       0.08 f
  ...
  genblk1_1__mac_S_reg_3_/D (DFFSRX4TS)                   0.88       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: weightsIn[54]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[54] (in)                                      0.03       0.08 f
  ...
  genblk1_9__mac_S_reg_2_/D (DFFSRX4TS)                   0.90       0.97 f
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: weightsIn[42]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[42] (in)                                      0.03       0.08 f
  ...
  genblk1_7__mac_S_reg_2_/D (DFFSRX4TS)                   0.91       0.98 f
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: weightsIn[30]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[30] (in)                                      0.03       0.08 f
  ...
  genblk1_5__mac_S_reg_2_/D (DFFSRX4TS)                   0.92       1.00 f
  data arrival time                                                  1.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: genblk1_6__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  ...
  genblk1_6__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.53       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: genblk1_5__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.40       0.40 r
  ...
  genblk1_5__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.53       0.93 f
  data arrival time                                                  0.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: weightsIn[1]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[1] (in)                                       0.02       0.07 f
  ...
  genblk1_0__mac_S_reg_1_/D (DFFSRX4TS)                   0.94       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: genblk1_3__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.37       0.37 r
  ...
  genblk1_3__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.58       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: genblk1_9__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_9__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.37       0.37 r
  ...
  genblk1_9__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.58       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: genblk1_6__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  ...
  genblk1_6__mac_S_reg_6_/D (DFFSRHQX4TS)                 0.56       0.95 f
  data arrival time                                                  0.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: genblk1_5__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.38       0.38 r
  ...
  genblk1_5__mac_S_reg_6_/D (DFFSRHQX4TS)                 0.58       0.96 f
  data arrival time                                                  0.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: genblk1_1__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.39       0.39 f
  ...
  genblk1_1__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.59       0.98 r
  data arrival time                                                  0.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: genblk1_8__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_5_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_5_/Q (DFFSRHQX2TS)                 0.44       0.44 r
  ...
  genblk1_8__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.53       0.97 f
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: weightsIn[18]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[18] (in)                                      0.03       0.08 f
  ...
  genblk1_3__mac_S_reg_3_/D (DFFSRX4TS)                   0.98       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: weightsIn[1]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[1] (in)                                       0.02       0.07 f
  ...
  genblk1_0__mac_S_reg_2_/D (DFFSRX4TS)                   0.99       1.06 f
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: genblk1_9__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_9__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.43       0.43 r
  ...
  genblk1_9__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.56       0.99 f
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: genblk1_1__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.40       0.40 r
  ...
  genblk1_1__mac_S_reg_6_/D (DFFSRHQX4TS)                 0.60       1.00 f
  data arrival time                                                  1.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: weightsIn[12]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[12] (in)                                      0.03       0.08 f
  ...
  genblk1_2__mac_S_reg_3_/D (DFFSRX4TS)                   1.00       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: genblk1_3__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.37       0.37 r
  ...
  genblk1_3__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.60       0.97 f
  data arrival time                                                  0.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: weightsIn[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[0] (in)                                       0.02       0.07 r
  ...
  genblk1_0__mac_S_reg_0_/D (DFFSRX2TS)                   1.01       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: genblk1_2__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_2__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.43       0.43 r
  ...
  genblk1_2__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.58       1.01 f
  data arrival time                                                  1.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: weightsIn[42]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[42] (in)                                      0.04       0.09 r
  ...
  genblk1_7__mac_S_reg_3_/D (DFFSRX4TS)                   0.99       1.09 f
  data arrival time                                                  1.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: weightsIn[8]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[8] (in)                                       0.06       0.11 f
  ...
  genblk1_1__mac_S_reg_4_/D (DFFSRX4TS)                   0.99       1.10 f
  data arrival time                                                  1.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: weightsIn[24]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[24] (in)                                      0.08       0.13 f
  ...
  genblk1_4__mac_S_reg_3_/D (DFFSRX4TS)                   0.96       1.09 f
  data arrival time                                                  1.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: genblk1_6__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  ...
  genblk1_6__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.63       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: weightsIn[30]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[30] (in)                                      0.03       0.08 f
  ...
  genblk1_5__mac_S_reg_3_/D (DFFSRX4TS)                   1.03       1.10 f
  data arrival time                                                  1.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: genblk1_2__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_2__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.37       0.37 r
  ...
  genblk1_2__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.66       1.03 f
  data arrival time                                                  1.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: genblk1_5__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.39       0.39 f
  ...
  genblk1_5__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.66       1.05 r
  data arrival time                                                  1.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: genblk1_8__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_5_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_5_/Q (DFFSRHQX2TS)                 0.44       0.44 r
  ...
  genblk1_8__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.56       1.00 f
  data arrival time                                                  1.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: genblk1_4__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_4__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  ...
  genblk1_4__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.68       1.04 f
  data arrival time                                                  1.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: weightsIn[42]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[42] (in)                                      0.03       0.08 f
  ...
  genblk1_7__mac_S_reg_4_/D (DFFSRX4TS)                   1.05       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: genblk1_3__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  ...
  genblk1_3__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.66       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: genblk1_3__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_3__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  ...
  genblk1_3__mac_S_reg_4_/D (DFFSRX4TS)                   0.37       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: genblk1_8__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_8__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  ...
  genblk1_8__mac_S_reg_4_/D (DFFSRX4TS)                   0.37       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: genblk1_9__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_9__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.43       0.43 r
  ...
  genblk1_9__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.59       1.02 f
  data arrival time                                                  1.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: genblk1_1__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.39       0.39 f
  ...
  genblk1_1__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.68       1.07 r
  data arrival time                                                  1.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: genblk1_4__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  ...
  genblk1_4__mac_S_reg_4_/D (DFFSRX4TS)                   0.38       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: weightsIn[54]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[54] (in)                                      0.03       0.08 f
  ...
  genblk1_9__mac_S_reg_3_/D (DFFSRX4TS)                   1.07       1.15 f
  data arrival time                                                  1.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: genblk1_7__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_7__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  ...
  genblk1_7__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.70       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: genblk1_4__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_4__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.39       0.39 r
  ...
  genblk1_4__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.68       1.07 f
  data arrival time                                                  1.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: genblk1_9__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_3_/Q (DFFSRX4TS)                   0.75       0.75 f
  ...
  genblk1_9__mac_S_reg_4_/D (DFFSRX4TS)                   0.41       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: genblk1_8__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.38       0.38 r
  ...
  genblk1_8__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.71       1.10 r
  data arrival time                                                  1.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: weightsIn[5]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[5] (in)                                       0.03       0.08 f
  ...
  genblk1_0__mac_S_reg_7_/D (DFFSRHQX4TS)                 1.01       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: genblk1_0__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_0__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.38       0.38 f
  ...
  genblk1_0__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.71       1.08 f
  data arrival time                                                  1.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: genblk1_2__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_2__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.43       0.43 r
  ...
  genblk1_2__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.62       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: genblk1_1__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  ...
  genblk1_1__mac_S_reg_5_/D (DFFSRHQX4TS)                 0.70       1.09 f
  data arrival time                                                  1.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: genblk1_6__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_2_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_2_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  ...
  genblk1_6__mac_S_reg_5_/D (DFFSRHQX4TS)                 0.75       1.11 r
  data arrival time                                                  1.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: genblk1_8__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_8__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  ...
  genblk1_8__mac_S_reg_3_/D (DFFSRX4TS)                   0.41       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  --------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: genblk1_0__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_3_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_3_/Q (DFFSRX2TS)                   0.80       0.80 r
  ...
  genblk1_0__mac_S_reg_3_/D (DFFSRX2TS)                   0.38       1.18 f
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_3_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: genblk1_2__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  ...
  genblk1_2__mac_S_reg_4_/D (DFFSRX4TS)                   0.43       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: genblk1_5__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_3_/Q (DFFSRX4TS)                   0.76       0.76 f
  ...
  genblk1_5__mac_S_reg_4_/D (DFFSRX2TS)                   0.44       1.20 f
  data arrival time                                                  1.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_4_/CK (DFFSRX2TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: genblk1_3__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.36       0.36 f
  ...
  genblk1_3__mac_S_reg_5_/D (DFFSRHQX4TS)                 0.77       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: weightsIn[5]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[5] (in)                                       0.03       0.08 f
  ...
  genblk1_0__mac_S_reg_6_/D (DFFSRX4TS)                   1.13       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_6_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: genblk1_7__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_4_/Q (DFFSRX4TS)                   0.78       0.78 f
  ...
  genblk1_7__mac_S_reg_6_/D (DFFSRX4TS)                   0.44       1.21 f
  data arrival time                                                  1.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_6_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: genblk1_7__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_4_/Q (DFFSRX4TS)                   0.86       0.86 r
  ...
  genblk1_7__mac_S_reg_5_/D (DFFSRX4TS)                   0.36       1.22 f
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: weightsIn[58]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[58] (in)                                      0.07       0.12 r
  ...
  genblk1_9__mac_S_reg_5_/D (DFFSRX4TS)                   1.11       1.23 f
  data arrival time                                                  1.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: genblk1_7__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_7__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  ...
  genblk1_7__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.78       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: weightsIn[29]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[29] (in)                                      0.03       0.08 f
  ...
  genblk1_4__mac_S_reg_5_/D (DFFSRX4TS)                   1.18       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: genblk1_0__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_4_/Q (DFFSRX4TS)                   0.83       0.83 r
  ...
  genblk1_0__mac_S_reg_5_/D (DFFSRX4TS)                   0.44       1.26 f
  data arrival time                                                  1.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: genblk1_8__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_8__mac_S_reg_4_/Q (DFFSRX4TS)                   0.78       0.78 f
  ...
  genblk1_8__mac_S_reg_5_/D (DFFSRHQX2TS)                 0.41       1.18 r
  data arrival time                                                  1.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_5_/CK (DFFSRHQX2TS)                0.00       0.00 r
  library hold time                                      -0.11      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: genblk1_0__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_4_/Q (DFFSRX4TS)                   0.83       0.83 r
  ...
  genblk1_0__mac_S_reg_4_/D (DFFSRX4TS)                   0.45       1.28 f
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: genblk1_2__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_4_/Q (DFFSRX4TS)                   0.77       0.77 f
  ...
  genblk1_2__mac_S_reg_5_/D (DFFSRX4TS)                   0.52       1.29 f
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: genblk1_4__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_4__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.39       0.39 r
  ...
  genblk1_4__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.80       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  library hold time                                      -0.13      -0.13
  data required time                                                -0.13
  --------------------------------------------------------------------------
  data required time                                                -0.13
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: genblk1_5__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.38       0.38 r
  ...
  genblk1_5__mac_S_reg_5_/D (DFFSRHQX4TS)                 0.89       1.27 r
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


1
