package beethoven.Platforms.FPGA.Xilinx

case class FPGAResources (
  LUTS: Int = 0,
  BRAM: Int = 0,
  URAM: Int = 0,
  DSP: Int = 0
)