#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Feb  2 13:20:43 2019
# Process ID: 8584
# Current directory: C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.runs/synth_1/top.vds
# Journal file: C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 275.578 ; gain = 52.480
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 414.512 ; gain = 94.262
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/new/top.vhd:17]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/new/pwm.vhd:5' bound to instance 'pwm_red' of component 'pwm' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/new/top.vhd:51]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/new/pwm.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pwm' (1#1) [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/new/pwm.vhd:13]
INFO: [Synth 8-3491] module 'design_1_wrapper' declared at 'C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:14' bound to instance 'xadc' of component 'design_1_wrapper' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/new/top.vhd:57]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/bd/design_1/synth/design_1.vhd:29]
INFO: [Synth 8-3491] module 'design_1_xadc_wiz_0_0' declared at 'C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.runs/synth_1/.Xil/Vivado-8584-agazorPC/realtime/design_1_xadc_wiz_0_0_stub.vhdl:5' bound to instance 'xadc_wiz_0' of component 'design_1_xadc_wiz_0_0' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/bd/design_1/synth/design_1.vhd:98]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_wiz_0_0' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.runs/synth_1/.Xil/Vivado-8584-agazorPC/realtime/design_1_xadc_wiz_0_0_stub.vhdl:34]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.runs/synth_1/.Xil/Vivado-8584-agazorPC/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/bd/design_1/synth/design_1.vhd:124]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.runs/synth_1/.Xil/Vivado-8584-agazorPC/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_0' declared at 'C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.runs/synth_1/.Xil/Vivado-8584-agazorPC/realtime/design_1_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_1_0' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/bd/design_1/synth/design_1.vhd:128]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.runs/synth_1/.Xil/Vivado-8584-agazorPC/realtime/design_1_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (2#1) [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/bd/design_1/synth/design_1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (3#1) [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/new/top.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 468.422 ; gain = 148.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 468.422 ; gain = 148.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 468.422 ; gain = 148.172
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_in_context.xdc] for cell 'xadc/design_1_i/xadc_wiz_0'
Finished Parsing XDC File [c:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_in_context.xdc] for cell 'xadc/design_1_i/xadc_wiz_0'
Parsing XDC File [c:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'xadc/design_1_i/xlconstant_0'
Finished Parsing XDC File [c:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'xadc/design_1_i/xlconstant_0'
Parsing XDC File [c:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0/design_1_xlconstant_1_0_in_context.xdc] for cell 'xadc/design_1_i/xlconstant_1'
Finished Parsing XDC File [c:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0/design_1_xlconstant_1_0_in_context.xdc] for cell 'xadc/design_1_i/xlconstant_1'
Parsing XDC File [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/constrs_1/new/board.xdc]
Finished Parsing XDC File [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/constrs_1/new/board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/constrs_1/new/board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 789.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 789.102 ; gain = 468.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 789.102 ; gain = 468.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for xadc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xadc/design_1_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xadc/design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xadc/design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 789.102 ; gain = 468.852
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'intensity_reg' [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/new/top.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 789.102 ; gain = 468.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 789.102 ; gain = 468.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 817.680 ; gain = 497.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 827.355 ; gain = 507.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 827.859 ; gain = 507.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 827.859 ; gain = 507.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 827.859 ; gain = 507.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 827.859 ; gain = 507.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 827.859 ; gain = 507.609
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin design_1_i:vauxn14_0 to constant 0 [C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:37]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 827.859 ; gain = 507.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 827.859 ; gain = 507.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_xadc_wiz_0_0   |         1|
|2     |design_1_xlconstant_0_0 |         1|
|3     |design_1_xlconstant_1_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |design_1_xadc_wiz_0_0_bbox_0   |     1|
|2     |design_1_xlconstant_0_0_bbox_1 |     1|
|3     |design_1_xlconstant_1_0_bbox_2 |     1|
|4     |BUFG                           |     1|
|5     |CARRY4                         |     1|
|6     |LUT1                           |     1|
|7     |LUT2                           |     5|
|8     |LUT3                           |     2|
|9     |LUT4                           |     9|
|10    |LUT5                           |     1|
|11    |LUT6                           |     2|
|12    |FDRE                           |     8|
|13    |LD                             |     8|
|14    |IBUF                           |     5|
|15    |OBUF                           |     3|
+------+-------------------------------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |    96|
|2     |  pwm_red      |pwm              |    29|
|3     |  xadc         |design_1_wrapper |    50|
|4     |    design_1_i |design_1         |    50|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 827.859 ; gain = 507.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 827.859 ; gain = 186.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 827.859 ; gain = 507.609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 841.547 ; gain = 531.137
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/agazor/Desktop/EXERCISES/project_5_new - Copy_2/adc/adc.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 841.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb  2 13:21:38 2019...
