Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:49:49 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : sv_chip3_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 creg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            creg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.118ns (54.333%)  route 0.099ns (45.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  creg1_reg/C
                         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  creg1_reg/Q
                         net (fo=1, unplaced)         0.099     0.217    creg1
                         FDRE                                         r  creg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.118ns (54.333%)  route 0.099ns (45.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vidin_addr_reg1_reg[1]/Q
                         net (fo=1, unplaced)         0.099     0.217    vidin_addr_reg1[1]
                         FDRE                                         r  vidin_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.118ns (54.333%)  route 0.099ns (45.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[12]/C
                         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vidin_addr_reg1_reg[12]/Q
                         net (fo=1, unplaced)         0.099     0.217    vidin_addr_reg1__0[12]
                         FDRE                                         r  vidin_addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.118ns (54.333%)  route 0.099ns (45.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[13]/C
                         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vidin_addr_reg1_reg[13]/Q
                         net (fo=1, unplaced)         0.099     0.217    vidin_addr_reg1__0[13]
                         FDRE                                         r  vidin_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.118ns (54.333%)  route 0.099ns (45.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[14]/C
                         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vidin_addr_reg1_reg[14]/Q
                         net (fo=1, unplaced)         0.099     0.217    vidin_addr_reg1__0[14]
                         FDRE                                         r  vidin_addr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.118ns (54.333%)  route 0.099ns (45.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[15]/C
                         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vidin_addr_reg1_reg[15]/Q
                         net (fo=1, unplaced)         0.099     0.217    vidin_addr_reg1__0[15]
                         FDRE                                         r  vidin_addr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.118ns (54.333%)  route 0.099ns (45.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[16]/C
                         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vidin_addr_reg1_reg[16]/Q
                         net (fo=1, unplaced)         0.099     0.217    vidin_addr_reg1__0[16]
                         FDRE                                         r  vidin_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.118ns (54.333%)  route 0.099ns (45.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[17]/C
                         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vidin_addr_reg1_reg[17]/Q
                         net (fo=1, unplaced)         0.099     0.217    vidin_addr_reg1__0[17]
                         FDRE                                         r  vidin_addr_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.118ns (54.333%)  route 0.099ns (45.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[18]/C
                         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vidin_addr_reg1_reg[18]/Q
                         net (fo=1, unplaced)         0.099     0.217    vidin_addr_reg1__0[18]
                         FDRE                                         r  vidin_addr_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vidin_addr_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_addr_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.118ns (54.333%)  route 0.099ns (45.667%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  vidin_addr_reg1_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  vidin_addr_reg1_reg[2]/Q
                         net (fo=1, unplaced)         0.099     0.217    vidin_addr_reg1[2]
                         FDRE                                         r  vidin_addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------




