m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design
Ealu
Z1 w1515796538
Z2 DPx8 lib_core 17 riscv_core_config 0 22 UgQPEIPYkJc_G<z7ZJkWN2
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/alu.vhd
Z9 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5b;63
33
Z11 !s110 1515796598
!i10b 1
Z12 !s108 1515796598.000000
Z13 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/alu.vhd|
Z14 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
Vbez]S@0fbleJfKej4`BeA1
!s100 jE5NDUXZkje27]Lc:3h383
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecache_controller
R1
R2
R3
R4
R5
R6
R7
R0
Z17 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/cache_controller.vhd
Z18 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/cache_controller.vhd
l0
L9
VV2R`YQM9V5LVlG=Yj[?Of1
!s100 ?A0M7^R7@@egzQEcoO6C00
R10
33
R11
!i10b 1
R12
Z19 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/cache_controller.vhd|
Z20 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/cache_controller.vhd|
!i113 1
R15
R16
Acache_controller_arch
R2
R3
R4
R5
R6
R7
DEx4 work 16 cache_controller 0 22 V2R`YQM9V5LVlG=Yj[?Of1
l24
L23
VbIN`Nf:o`jHFocoV`FA<`0
!s100 KOVlB]z><2KFg9Qo]?MXe2
R10
33
R11
!i10b 1
R12
R19
R20
!i113 1
R15
R16
Ecounter_calculation
R1
R2
R3
R4
R5
R6
R7
R0
Z21 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/counter_calculation.vhd
Z22 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/counter_calculation.vhd
l0
L9
VNZTPiD9_^c5G4542Rd:NK2
!s100 A5K6g<43KG7IH^Rj0C1Kb0
R10
33
R11
!i10b 1
R12
Z23 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/counter_calculation.vhd|
Z24 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/counter_calculation.vhd|
!i113 1
R15
R16
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 NZTPiD9_^c5G4542Rd:NK2
l24
L19
VO`QBZKCi0k_R:0h3dI^el0
!s100 [fSaKcUjDNk3kGhDR1RYZ0
R10
33
R11
!i10b 1
R12
R23
R24
!i113 1
R15
R16
Edecode
R1
R2
R3
R4
R5
R6
R7
R0
Z25 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/decode.vhd
Z26 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/decode.vhd
l0
L9
VNRe5G?;0J7@V4V?<U]WDe3
!s100 9MoLFb@YXPY23K3DLn[n^3
R10
33
R11
!i10b 1
R12
Z27 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/decode.vhd|
Z28 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 NRe5G?;0J7@V4V?<U]WDe3
l48
L34
Vfl913Lo[HSj<J;nIhC7=K0
!s100 lLg`TcfHFbXahEig``@:h1
R10
33
R11
!i10b 1
R12
R27
R28
!i113 1
R15
R16
Eexecute
R1
R2
R3
R4
R5
R6
R7
R0
Z29 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/execute.vhd
Z30 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/execute.vhd
l0
L9
VFYTifUWV5ea4iS>G9KaVS1
!s100 Y[GYFbJ;VB9:Xb:9?cS1P3
R10
33
R11
!i10b 1
R12
Z31 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/execute.vhd|
Z32 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 FYTifUWV5ea4iS>G9KaVS1
l54
L29
VPPgk=OAmglVc5@YB>>lZl2
!s100 a>cBc31iS4fkV8bG=B4?S0
R10
33
R11
!i10b 1
R12
R31
R32
!i113 1
R15
R16
Efetch
R1
R2
R3
R4
R5
R6
R7
R0
Z33 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/fetch.vhd
Z34 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/fetch.vhd
l0
L9
VB;_N=>]bZ0@0F5Yk`4j]22
!s100 lLeaE8F[iUC^>YL]DdZ_C2
R10
33
R11
!i10b 1
R12
Z35 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/fetch.vhd|
Z36 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 B;_N=>]bZ0@0F5Yk`4j]22
l27
L25
V7S]C]3F9oeSk]H8Vz3NC_3
!s100 7WB64CgOjBl_[>[g]djGL0
R10
33
R11
!i10b 1
R12
R35
R36
!i113 1
R15
R16
Ememory_access
R1
R2
R3
R4
R5
R6
R7
R0
Z37 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/memory_access.vhd
Z38 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/memory_access.vhd
l0
L9
V<g:6niXko0T]c6mZdSRbe0
!s100 FS98kUf<F>8fd<B9EJH>f2
R10
33
R11
!i10b 1
R12
Z39 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/memory_access.vhd|
Z40 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 <g:6niXko0T]c6mZdSRbe0
l34
L28
VRZ:^_Am^C6>Djh7YmW@gd1
!s100 34zUMNC2_8P4ccJW5:@Wc0
R10
33
R11
!i10b 1
R12
R39
R40
!i113 1
R15
R16
Epipeline
R1
R2
R3
R4
R5
R6
R7
R0
Z41 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/pipeline.vhd
Z42 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/pipeline.vhd
l0
L9
VA8b_=ckI;R=dXO^CCWJ000
!s100 ]RXSlP0A7Rf^6AJhN;Xa`3
R10
33
R11
!i10b 1
R12
Z43 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/pipeline.vhd|
Z44 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/pipeline.vhd|
!i113 1
R15
R16
Apipeline_arch
R2
R3
R4
R5
R6
R7
DEx4 work 8 pipeline 0 22 A8b_=ckI;R=dXO^CCWJ000
l211
L25
VX2ANB0E81B57eI]bNo?Y11
!s100 AA5`7ES62[mL:V[UikEG43
R10
33
R11
!i10b 1
R12
R43
R44
!i113 1
R15
R16
Eregisterfile
R1
R2
R3
R4
R5
R6
R7
R0
Z45 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/registerfile.vhd
Z46 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/registerfile.vhd
l0
L9
VaGU`TfeLA1jcmKK2Re]IF2
!s100 lDO0<<z]dY8z_40[bQ4X>0
R10
33
R11
!i10b 1
R12
Z47 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/registerfile.vhd|
Z48 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 aGU`TfeLA1jcmKK2Re]IF2
l25
L21
Vzmh[P:6obZZQkI[6XlJzP1
!s100 F>bFN;gA?Rjf:K5PzmOPX0
R10
33
R11
!i10b 1
R12
R47
R48
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
R1
R0
8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/RISCV_CORE_CONFIG.vhd
F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
VUgQPEIPYkJc_G<z7ZJkWN2
!s100 WYS78XbjoF89=JAl>ilYK3
R10
33
R11
!i10b 1
R12
!s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
R1
R2
R3
R4
R5
R6
R7
R0
Z49 8/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/writeback.vhd
Z50 F/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/writeback.vhd
l0
L9
VTNXaf:C3`dd^nH;`:?ZbC1
!s100 9jeU3eWYB_^2_]4]?c4A:1
R10
33
R11
!i10b 1
R12
Z51 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/writeback.vhd|
Z52 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/rv32i_core/design/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 TNXaf:C3`dd^nH;`:?ZbC1
l21
L20
Vo^;=kzd`R@Eg4@MFmoQXa1
!s100 Y;g91EKFanZSjj<7gR0Y41
R10
33
R11
!i10b 1
R12
R51
R52
!i113 1
R15
R16
