Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_2017.2_0616_1/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 19741316388c4b7e97ab778f070d9dca --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fa4_behav xil_defaultlib.tb_fa4 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.paradd4
Compiling module xil_defaultlib.bm
Compiling module xil_defaultlib.tb_fa4
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fa4_behav
