# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/iio/frequency/adi,axi-dds.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Analog Devices AXI DAC IP core

maintainers:
  - Marcelo Schmitt <marcelo.schmitt@analog.com>

description: |
  Analog Devices Generic AXI DAC IP core for interfacing a DAC device
  with a high speed serial (JESD204B/C) or source synchronous parallel
  interface (LVDS/CMOS).
  Usually, some other interface type (i.e SPI) is used as a control
  interface for the actual DAC, while this IP core will interface
  to the data-lines of the DAC and handle the streaming of data from memory to
  DAC via DMA.

  https://wiki.analog.com/resources/fpga/docs/axi_dac_ip

properties:
  compatible:
    enum:
      - adi,axi-dac-10.0.a

  reg:
    maxItems: 1

  dmas:
    maxItems: 1

  dma-names:
    items:
      - const: tx

  adi,axi-dds-default-frequency:
    description:
      Output signal frequency when the DDS core is enabled.

  adi,axi-dds-default-scale:
    description:
      Output signal scale when the DDS core is enabled.

  adi,dac-dev:
    $ref: /schemas/types.yaml#/definitions/phandle
    description:
      A reference to a the actual DAC to which this FPGA DDS interfaces to.
    deprecated: true

  '#io-backend-cells':
    const: 0

required:
  - compatible
  - dmas
  - reg

additionalProperties: false

examples:
  - |
    axi-dac@44a30000 {
        compatible = "adi,axi-dac-10.0.a";
        reg = <0x44a30000 0x10000>;
        dmas = <&rx_dma 0>;
        dma-names = "tx";
        adi,axi-dds-default-frequency = <1000000>;
        adi,axi-dds-default-scale = <0x800>;
        #io-backend-cells = <0>;
    };
...

