--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml xtop.twx xtop.ncd -o xtop.twr xtop.pcf

Design file:              xtop.ncd
Physical constraint file: xtop.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2265255 paths analyzed, 710 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.918ns.
--------------------------------------------------------------------------------

Paths for end point disp/data_out_4 (SLICE_X30Y19.SR), 82262 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          disp/data_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.917ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.030 - 0.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to disp/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y9.F3        net (fanout=3)        0.921   prog/data_from_ram<0>
    SLICE_X3Y9.COUT      Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y10.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y10.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y12.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y13.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y13.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X14Y10.G2      net (fanout=12)       1.152   controller/data_addr_addsub0000<9>
    SLICE_X14Y10.Y       Tilo                  0.759   prog_sel_cmp_eq0000
                                                       controller/data_addr<9>1
    SLICE_X12Y10.G1      net (fanout=42)       1.015   data_addr<9>
    SLICE_X12Y10.Y       Tilo                  0.759   N9
                                                       controller/regB_we11
    SLICE_X12Y11.G4      net (fanout=22)       0.213   N54
    SLICE_X12Y11.Y       Tilo                  0.759   controller/Mmux_data_to_rd_int249
                                                       data_to_rd<0>3
    SLICE_X26Y21.G3      net (fanout=4)        1.290   N13
    SLICE_X26Y21.Y       Tilo                  0.759   disp/CAT_mux0003
                                                       disp/Mxor_hundreds_3_xor0000_Result1
    SLICE_X30Y20.F2      net (fanout=32)       1.237   disp/hundreds_3_not0000_inv
    SLICE_X30Y20.X       Tilo                  0.759   disp/ones<3>
                                                       disp/CAT_mux00002
    SLICE_X30Y22.G3      net (fanout=1)        0.310   disp/CAT_mux0000
    SLICE_X30Y22.X       Tif5x                 1.152   disp/_old_CAT_3<3>
                                                       disp/Mmux__old_CAT_3_2_f5_1_F
                                                       disp/Mmux__old_CAT_3_2_f5_1
    SLICE_X31Y19.G2      net (fanout=6)        1.189   disp/_old_CAT_3<3>
    SLICE_X31Y19.Y       Tilo                  0.704   disp/data_out<7>
                                                       disp/Mrom_old_CAT_3_rom000031
    SLICE_X30Y19.SR      net (fanout=1)        0.832   disp/Mrom_old_CAT_3_rom00003
    SLICE_X30Y19.CLK     Tsrck                 0.910   disp/data_out<4>
                                                       disp/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                     19.917ns (11.758ns logic, 8.159ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          disp/data_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.815ns (Levels of Logic = 12)
  Clock Path Skew:      -0.001ns (0.030 - 0.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to disp/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y9.F3        net (fanout=3)        0.921   prog/data_from_ram<0>
    SLICE_X3Y9.COUT      Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y10.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y10.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y12.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y13.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y13.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X14Y10.G2      net (fanout=12)       1.152   controller/data_addr_addsub0000<9>
    SLICE_X14Y10.Y       Tilo                  0.759   prog_sel_cmp_eq0000
                                                       controller/data_addr<9>1
    SLICE_X12Y10.G1      net (fanout=42)       1.015   data_addr<9>
    SLICE_X12Y10.Y       Tilo                  0.759   N9
                                                       controller/regB_we11
    SLICE_X12Y11.G4      net (fanout=22)       0.213   N54
    SLICE_X12Y11.Y       Tilo                  0.759   controller/Mmux_data_to_rd_int249
                                                       data_to_rd<0>3
    SLICE_X26Y21.G3      net (fanout=4)        1.290   N13
    SLICE_X26Y21.Y       Tilo                  0.759   disp/CAT_mux0003
                                                       disp/Mxor_hundreds_3_xor0000_Result1
    SLICE_X30Y28.F1      net (fanout=32)       1.138   disp/hundreds_3_not0000_inv
    SLICE_X30Y28.X       Tilo                  0.759   disp/hundreds<0>
                                                       disp/CAT_mux00112
    SLICE_X30Y25.F1      net (fanout=1)        0.369   disp/CAT_mux0011
    SLICE_X30Y25.X       Tif5x                 1.152   disp/_old_CAT_3<0>
                                                       disp/Mmux__old_CAT_3_2_f5_G
                                                       disp/Mmux__old_CAT_3_2_f5
    SLICE_X31Y19.G4      net (fanout=7)        1.127   disp/_old_CAT_3<0>
    SLICE_X31Y19.Y       Tilo                  0.704   disp/data_out<7>
                                                       disp/Mrom_old_CAT_3_rom000031
    SLICE_X30Y19.SR      net (fanout=1)        0.832   disp/Mrom_old_CAT_3_rom00003
    SLICE_X30Y19.CLK     Tsrck                 0.910   disp/data_out<4>
                                                       disp/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                     19.815ns (11.758ns logic, 8.057ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               disp/disp_6 (FF)
  Destination:          disp/data_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.809ns (Levels of Logic = 13)
  Clock Path Skew:      -0.004ns (0.030 - 0.034)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: disp/disp_6 to disp/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y36.YQ      Tcko                  0.587   disp/disp<7>
                                                       disp/disp_6
    SLICE_X28Y39.G2      net (fanout=18)       1.008   disp/disp<6>
    SLICE_X28Y39.Y       Tilo                  0.759   N433
                                                       disp/tens_0_mux0002_SW0
    SLICE_X29Y37.G1      net (fanout=4)        0.542   N117
    SLICE_X29Y37.Y       Tilo                  0.704   disp/N9
                                                       disp/tens_0_mux0002
    SLICE_X29Y37.F4      net (fanout=7)        0.045   disp/Madd__add0003_cy<0>
    SLICE_X29Y37.X       Tilo                  0.704   disp/N9
                                                       disp/tens_0_mux000311
    SLICE_X31Y32.G1      net (fanout=2)        0.758   disp/N9
    SLICE_X31Y32.Y       Tilo                  0.704   disp/tens_0_cmp_ge0004
                                                       disp/ones_mux00091
    SLICE_X31Y32.F3      net (fanout=9)        0.099   disp/Madd__add0006_lut<3>
    SLICE_X31Y32.X       Tilo                  0.704   disp/tens_0_cmp_ge0004
                                                       disp/tens_0_cmp_ge00041
    SLICE_X31Y30.G2      net (fanout=4)        0.373   disp/tens_0_cmp_ge0004
    SLICE_X31Y30.Y       Tilo                  0.704   disp/Madd__add0014_cy<2>130
                                                       disp/tens_0_cmp_ge0005_SW1
    SLICE_X30Y29.G4      net (fanout=2)        0.389   N113
    SLICE_X30Y29.Y       Tilo                  0.759   disp/Madd__add0011_lut<3>
                                                       disp/tens_0_cmp_ge0005
    SLICE_X28Y28.F2      net (fanout=6)        0.527   disp/tens_0_cmp_ge0005
    SLICE_X28Y28.X       Tilo                  0.759   N254
                                                       disp/tens_0_mux00061_SW0
    SLICE_X31Y28.G2      net (fanout=1)        0.399   N254
    SLICE_X31Y28.Y       Tilo                  0.704   disp/N77
                                                       disp/tens_0_mux00061
    SLICE_X31Y26.G4      net (fanout=6)        0.886   disp/Madd__add0013_cy<0>
    SLICE_X31Y26.X       Tif5x                 1.025   disp/tens<3>
                                                       disp/tens_mux00122_F
                                                       disp/tens_mux00122
    SLICE_X28Y23.G1      net (fanout=1)        0.686   disp/tens_mux0012
    SLICE_X28Y23.Y       Tilo                  0.759   N373
                                                       disp/CAT_mux00041
    SLICE_X30Y22.G1      net (fanout=1)        0.438   disp/CAT_mux0004
    SLICE_X30Y22.X       Tif5x                 1.152   disp/_old_CAT_3<3>
                                                       disp/Mmux__old_CAT_3_2_f5_1_F
                                                       disp/Mmux__old_CAT_3_2_f5_1
    SLICE_X31Y19.G2      net (fanout=6)        1.189   disp/_old_CAT_3<3>
    SLICE_X31Y19.Y       Tilo                  0.704   disp/data_out<7>
                                                       disp/Mrom_old_CAT_3_rom000031
    SLICE_X30Y19.SR      net (fanout=1)        0.832   disp/Mrom_old_CAT_3_rom00003
    SLICE_X30Y19.CLK     Tsrck                 0.910   disp/data_out<4>
                                                       disp/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                     19.809ns (11.638ns logic, 8.171ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point disp/data_out_2 (SLICE_X30Y17.SR), 82262 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          disp/data_out_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.834ns (Levels of Logic = 12)
  Clock Path Skew:      -0.002ns (0.029 - 0.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to disp/data_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y9.F3        net (fanout=3)        0.921   prog/data_from_ram<0>
    SLICE_X3Y9.COUT      Topcyf                1.162   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<0>
                                                       controller/Madd_data_addr_addsub0000_cy<0>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y10.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y10.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y12.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y13.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y13.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X14Y10.G2      net (fanout=12)       1.152   controller/data_addr_addsub0000<9>
    SLICE_X14Y10.Y       Tilo                  0.759   prog_sel_cmp_eq0000
                                                       controller/data_addr<9>1
    SLICE_X12Y10.G1      net (fanout=42)       1.015   data_addr<9>
    SLICE_X12Y10.Y       Tilo                  0.759   N9
                                                       controller/regB_we11
    SLICE_X12Y11.G4      net (fanout=22)       0.213   N54
    SLICE_X12Y11.Y       Tilo                  0.759   controller/Mmux_data_to_rd_int249
                                                       data_to_rd<0>3
    SLICE_X26Y21.G3      net (fanout=4)        1.290   N13
    SLICE_X26Y21.Y       Tilo                  0.759   disp/CAT_mux0003
                                                       disp/Mxor_hundreds_3_xor0000_Result1
    SLICE_X29Y23.F2      net (fanout=32)       1.076   disp/hundreds_3_not0000_inv
    SLICE_X29Y23.X       Tilo                  0.704   disp/hundreds<1>
                                                       disp/CAT_mux00102
    SLICE_X30Y23.F2      net (fanout=1)        0.398   disp/CAT_mux0010
    SLICE_X30Y23.X       Tif5x                 1.152   disp/_old_CAT_3<1>
                                                       disp/Mmux__old_CAT_3_2_f5_0_G
                                                       disp/Mmux__old_CAT_3_2_f5_0
    SLICE_X30Y18.F2      net (fanout=7)        1.384   disp/_old_CAT_3<1>
    SLICE_X30Y18.X       Tilo                  0.759   disp/data_out<1>
                                                       disp/data_out_2_or00001
    SLICE_X30Y17.SR      net (fanout=1)        0.627   disp/data_out_2_or0000
    SLICE_X30Y17.CLK     Tsrck                 0.910   disp/data_out<2>
                                                       disp/data_out_2
    -------------------------------------------------  ---------------------------
    Total                                     19.834ns (11.758ns logic, 8.076ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          disp/data_out_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.711ns (Levels of Logic = 12)
  Clock Path Skew:      -0.002ns (0.029 - 0.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to disp/data_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB1     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y9.G3        net (fanout=3)        0.959   prog/data_from_ram<1>
    SLICE_X3Y9.COUT      Topcyg                1.001   controller/data_addr_addsub0000<0>
                                                       controller/Madd_data_addr_addsub0000_lut<1>
                                                       controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y10.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<1>
    SLICE_X3Y10.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_cy<2>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y12.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y13.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y13.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X14Y10.G2      net (fanout=12)       1.152   controller/data_addr_addsub0000<9>
    SLICE_X14Y10.Y       Tilo                  0.759   prog_sel_cmp_eq0000
                                                       controller/data_addr<9>1
    SLICE_X12Y10.G1      net (fanout=42)       1.015   data_addr<9>
    SLICE_X12Y10.Y       Tilo                  0.759   N9
                                                       controller/regB_we11
    SLICE_X12Y11.G4      net (fanout=22)       0.213   N54
    SLICE_X12Y11.Y       Tilo                  0.759   controller/Mmux_data_to_rd_int249
                                                       data_to_rd<0>3
    SLICE_X26Y21.G3      net (fanout=4)        1.290   N13
    SLICE_X26Y21.Y       Tilo                  0.759   disp/CAT_mux0003
                                                       disp/Mxor_hundreds_3_xor0000_Result1
    SLICE_X29Y23.F2      net (fanout=32)       1.076   disp/hundreds_3_not0000_inv
    SLICE_X29Y23.X       Tilo                  0.704   disp/hundreds<1>
                                                       disp/CAT_mux00102
    SLICE_X30Y23.F2      net (fanout=1)        0.398   disp/CAT_mux0010
    SLICE_X30Y23.X       Tif5x                 1.152   disp/_old_CAT_3<1>
                                                       disp/Mmux__old_CAT_3_2_f5_0_G
                                                       disp/Mmux__old_CAT_3_2_f5_0
    SLICE_X30Y18.F2      net (fanout=7)        1.384   disp/_old_CAT_3<1>
    SLICE_X30Y18.X       Tilo                  0.759   disp/data_out<1>
                                                       disp/data_out_2_or00001
    SLICE_X30Y17.SR      net (fanout=1)        0.627   disp/data_out_2_or0000
    SLICE_X30Y17.CLK     Tsrck                 0.910   disp/data_out<2>
                                                       disp/data_out_2
    -------------------------------------------------  ---------------------------
    Total                                     19.711ns (11.597ns logic, 8.114ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          disp/data_out_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.613ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.029 - 0.031)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to disp/data_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB3     Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X3Y10.G4       net (fanout=3)        0.979   prog/data_from_ram<3>
    SLICE_X3Y10.COUT     Topcyg                1.001   controller/data_addr_addsub0000<2>
                                                       controller/Madd_data_addr_addsub0000_lut<3>
                                                       controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y11.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<3>
    SLICE_X3Y11.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<4>
                                                       controller/Madd_data_addr_addsub0000_cy<4>
                                                       controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y12.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<5>
    SLICE_X3Y12.COUT     Tbyp                  0.118   controller/data_addr_addsub0000<6>
                                                       controller/Madd_data_addr_addsub0000_cy<6>
                                                       controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y13.CIN      net (fanout=1)        0.000   controller/Madd_data_addr_addsub0000_cy<7>
    SLICE_X3Y13.Y        Tciny                 0.869   controller/data_addr_addsub0000<8>
                                                       controller/Madd_data_addr_addsub0000_cy<8>
                                                       controller/Madd_data_addr_addsub0000_xor<9>
    SLICE_X14Y10.G2      net (fanout=12)       1.152   controller/data_addr_addsub0000<9>
    SLICE_X14Y10.Y       Tilo                  0.759   prog_sel_cmp_eq0000
                                                       controller/data_addr<9>1
    SLICE_X12Y10.G1      net (fanout=42)       1.015   data_addr<9>
    SLICE_X12Y10.Y       Tilo                  0.759   N9
                                                       controller/regB_we11
    SLICE_X12Y11.G4      net (fanout=22)       0.213   N54
    SLICE_X12Y11.Y       Tilo                  0.759   controller/Mmux_data_to_rd_int249
                                                       data_to_rd<0>3
    SLICE_X26Y21.G3      net (fanout=4)        1.290   N13
    SLICE_X26Y21.Y       Tilo                  0.759   disp/CAT_mux0003
                                                       disp/Mxor_hundreds_3_xor0000_Result1
    SLICE_X29Y23.F2      net (fanout=32)       1.076   disp/hundreds_3_not0000_inv
    SLICE_X29Y23.X       Tilo                  0.704   disp/hundreds<1>
                                                       disp/CAT_mux00102
    SLICE_X30Y23.F2      net (fanout=1)        0.398   disp/CAT_mux0010
    SLICE_X30Y23.X       Tif5x                 1.152   disp/_old_CAT_3<1>
                                                       disp/Mmux__old_CAT_3_2_f5_0_G
                                                       disp/Mmux__old_CAT_3_2_f5_0
    SLICE_X30Y18.F2      net (fanout=7)        1.384   disp/_old_CAT_3<1>
    SLICE_X30Y18.X       Tilo                  0.759   disp/data_out<1>
                                                       disp/data_out_2_or00001
    SLICE_X30Y17.SR      net (fanout=1)        0.627   disp/data_out_2_or0000
    SLICE_X30Y17.CLK     Tsrck                 0.910   disp/data_out<2>
                                                       disp/data_out_2
    -------------------------------------------------  ---------------------------
    Total                                     19.613ns (11.479ns logic, 8.134ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point controller/regA_31 (SLICE_X12Y28.G1), 66599 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.740ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB30    Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X2Y11.F3       net (fanout=2)        1.671   prog/data_from_ram<30>
    SLICE_X2Y11.X        Tif5x                 1.152   controller/data_addr_or0000
                                                       controller/data_addr_or00001_G
                                                       controller/data_addr_or00001
    SLICE_X2Y12.F1       net (fanout=45)       0.491   controller/data_addr_or0000
    SLICE_X2Y12.X        Tilo                  0.759   data_addr<6>
                                                       controller/data_addr<6>1
    SLICE_X14Y9.G1       net (fanout=5)        1.332   data_addr<6>
    SLICE_X14Y9.Y        Tilo                  0.759   controller/data_to_rd_int_and0000
                                                       controller/regB_we11_SW4
    SLICE_X14Y9.F4       net (fanout=1)        0.383   N289
    SLICE_X14Y9.X        Tilo                  0.759   controller/data_to_rd_int_and0000
                                                       controller/regB_we2
    SLICE_X3Y22.BX       net (fanout=47)       2.940   controller/data_to_rd_int_and0000
    SLICE_X3Y22.X        Tbxx                  0.739   controller/data_to_rd_int<17>
                                                       controller/Mmux_data_to_rd_int1014
    SLICE_X15Y21.G4      net (fanout=4)        1.222   controller/data_to_rd_int<17>
    SLICE_X15Y21.COUT    Topcyg                1.001   controller/temp_regA_addsub0000<16>
                                                       controller/Maddsub_temp_regA_addsub0000_lut<17>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y28.Y       Tciny                 0.869   controller/temp_regA_addsub0000<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<30>
                                                       controller/Maddsub_temp_regA_addsub0000_xor<31>
    SLICE_X12Y28.F4      net (fanout=3)        0.370   controller/temp_regA_addsub0000<31>
    SLICE_X12Y28.X       Tilo                  0.759   controller/regA<31>
                                                       controller/regA_nxt<31>139_SW0
    SLICE_X12Y28.G1      net (fanout=1)        0.122   controller/regA_nxt<31>139_SW0/O
    SLICE_X12Y28.CLK     Tgck                  0.892   controller/regA<31>
                                                       controller/regA_nxt<31>139
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.740ns (11.209ns logic, 8.531ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.707ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB30    Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X2Y11.F3       net (fanout=2)        1.671   prog/data_from_ram<30>
    SLICE_X2Y11.X        Tif5x                 1.152   controller/data_addr_or0000
                                                       controller/data_addr_or00001_G
                                                       controller/data_addr_or00001
    SLICE_X0Y11.G2       net (fanout=45)       0.528   controller/data_addr_or0000
    SLICE_X0Y11.Y        Tilo                  0.759   N268
                                                       controller/data_addr<4>1
    SLICE_X14Y9.G3       net (fanout=20)       1.262   data_addr<4>
    SLICE_X14Y9.Y        Tilo                  0.759   controller/data_to_rd_int_and0000
                                                       controller/regB_we11_SW4
    SLICE_X14Y9.F4       net (fanout=1)        0.383   N289
    SLICE_X14Y9.X        Tilo                  0.759   controller/data_to_rd_int_and0000
                                                       controller/regB_we2
    SLICE_X3Y22.BX       net (fanout=47)       2.940   controller/data_to_rd_int_and0000
    SLICE_X3Y22.X        Tbxx                  0.739   controller/data_to_rd_int<17>
                                                       controller/Mmux_data_to_rd_int1014
    SLICE_X15Y21.G4      net (fanout=4)        1.222   controller/data_to_rd_int<17>
    SLICE_X15Y21.COUT    Topcyg                1.001   controller/temp_regA_addsub0000<16>
                                                       controller/Maddsub_temp_regA_addsub0000_lut<17>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y28.Y       Tciny                 0.869   controller/temp_regA_addsub0000<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<30>
                                                       controller/Maddsub_temp_regA_addsub0000_xor<31>
    SLICE_X12Y28.F4      net (fanout=3)        0.370   controller/temp_regA_addsub0000<31>
    SLICE_X12Y28.X       Tilo                  0.759   controller/regA<31>
                                                       controller/regA_nxt<31>139_SW0
    SLICE_X12Y28.G1      net (fanout=1)        0.122   controller/regA_nxt<31>139_SW0/O
    SLICE_X12Y28.CLK     Tgck                  0.892   controller/regA<31>
                                                       controller/regA_nxt<31>139
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.707ns (11.209ns logic, 8.498ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prog/ram/Mram_mem.B (RAM)
  Destination:          controller/regA_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.599ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: prog/ram/Mram_mem.B to controller/regA_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB31    Tbcko                 2.812   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.B
    SLICE_X2Y11.F1       net (fanout=10)       1.530   prog/data_from_ram<31>
    SLICE_X2Y11.X        Tif5x                 1.152   controller/data_addr_or0000
                                                       controller/data_addr_or00001_G
                                                       controller/data_addr_or00001
    SLICE_X2Y12.F1       net (fanout=45)       0.491   controller/data_addr_or0000
    SLICE_X2Y12.X        Tilo                  0.759   data_addr<6>
                                                       controller/data_addr<6>1
    SLICE_X14Y9.G1       net (fanout=5)        1.332   data_addr<6>
    SLICE_X14Y9.Y        Tilo                  0.759   controller/data_to_rd_int_and0000
                                                       controller/regB_we11_SW4
    SLICE_X14Y9.F4       net (fanout=1)        0.383   N289
    SLICE_X14Y9.X        Tilo                  0.759   controller/data_to_rd_int_and0000
                                                       controller/regB_we2
    SLICE_X3Y22.BX       net (fanout=47)       2.940   controller/data_to_rd_int_and0000
    SLICE_X3Y22.X        Tbxx                  0.739   controller/data_to_rd_int<17>
                                                       controller/Mmux_data_to_rd_int1014
    SLICE_X15Y21.G4      net (fanout=4)        1.222   controller/data_to_rd_int<17>
    SLICE_X15Y21.COUT    Topcyg                1.001   controller/temp_regA_addsub0000<16>
                                                       controller/Maddsub_temp_regA_addsub0000_lut<17>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y22.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<17>
    SLICE_X15Y22.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<18>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y23.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<19>
    SLICE_X15Y23.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<20>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y24.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<21>
    SLICE_X15Y24.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<22>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y25.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<23>
    SLICE_X15Y25.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<24>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y26.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<25>
    SLICE_X15Y26.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<26>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y27.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<27>
    SLICE_X15Y27.COUT    Tbyp                  0.118   controller/temp_regA_addsub0000<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<28>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y28.CIN     net (fanout=1)        0.000   controller/Maddsub_temp_regA_addsub0000_cy<29>
    SLICE_X15Y28.Y       Tciny                 0.869   controller/temp_regA_addsub0000<30>
                                                       controller/Maddsub_temp_regA_addsub0000_cy<30>
                                                       controller/Maddsub_temp_regA_addsub0000_xor<31>
    SLICE_X12Y28.F4      net (fanout=3)        0.370   controller/temp_regA_addsub0000<31>
    SLICE_X12Y28.X       Tilo                  0.759   controller/regA<31>
                                                       controller/regA_nxt<31>139_SW0
    SLICE_X12Y28.G1      net (fanout=1)        0.122   controller/regA_nxt<31>139_SW0/O
    SLICE_X12Y28.CLK     Tgck                  0.892   controller/regA<31>
                                                       controller/regA_nxt<31>139
                                                       controller/regA_31
    -------------------------------------------------  ---------------------------
    Total                                     19.599ns (11.209ns logic, 8.390ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point prog/ram/Mram_mem.A (RAMB16_X0Y2.DIA27), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.900ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/regA_27 (FF)
  Destination:          prog/ram/Mram_mem.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.012 - 0.025)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/regA_27 to prog/ram/Mram_mem.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y27.YQ      Tcko                  0.522   controller/regA<27>
                                                       controller/regA_27
    RAMB16_X0Y2.DIA27    net (fanout=10)       0.491   controller/regA<27>
    RAMB16_X0Y2.CLKA     Tbckd       (-Th)     0.126   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.A
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.396ns logic, 0.491ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point prog/ram/Mram_mem.A (RAMB16_X0Y2.DIA29), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.935ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/regA_29 (FF)
  Destination:          prog/ram/Mram_mem.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.924ns (Levels of Logic = 0)
  Clock Path Skew:      -0.011ns (0.012 - 0.023)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/regA_29 to prog/ram/Mram_mem.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.YQ      Tcko                  0.522   controller/regA<29>
                                                       controller/regA_29
    RAMB16_X0Y2.DIA29    net (fanout=11)       0.528   controller/regA<29>
    RAMB16_X0Y2.CLKA     Tbckd       (-Th)     0.126   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.A
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (0.396ns logic, 0.528ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point prog/ram/Mram_mem.A (RAMB16_X0Y2.DIA30), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.993ns (requirement - (clock path skew + uncertainty - data path))
  Source:               controller/regA_30 (FF)
  Destination:          prog/ram/Mram_mem.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.980ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.012 - 0.025)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: controller/regA_30 to prog/ram/Mram_mem.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.YQ      Tcko                  0.522   controller/regA<30>
                                                       controller/regA_30
    RAMB16_X0Y2.DIA30    net (fanout=11)       0.584   controller/regA<30>
    RAMB16_X0Y2.CLKA     Tbckd       (-Th)     0.126   prog/ram/Mram_mem
                                                       prog/ram/Mram_mem.A
    -------------------------------------------------  ---------------------------
    Total                                      0.980ns (0.396ns logic, 0.584ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: prog/ram/Mram_mem/CLKA
  Logical resource: prog/ram/Mram_mem.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: prog/ram/Mram_mem/CLKA
  Logical resource: prog/ram/Mram_mem.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: prog/ram/Mram_mem/CLKA
  Logical resource: prog/ram/Mram_mem.A/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.918|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2265255 paths, 0 nets, and 3388 connections

Design statistics:
   Minimum period:  19.918ns{1}   (Maximum frequency:  50.206MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 04 16:54:25 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 138 MB



