// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_address0,
        C_ce0,
        C_we0,
        C_d0,
        C_address1,
        C_ce1,
        C_we1,
        C_d1,
        scale_reload,
        scale_8_reload,
        scale_16_reload,
        scale_24_reload,
        scale_32_reload,
        scale_40_reload,
        scale_48_reload,
        scale_56_reload,
        scale_1_reload,
        scale_9_reload,
        scale_17_reload,
        scale_25_reload,
        scale_33_reload,
        scale_41_reload,
        scale_49_reload,
        scale_57_reload,
        scale_2_reload,
        scale_10_reload,
        scale_18_reload,
        scale_26_reload,
        scale_34_reload,
        scale_42_reload,
        scale_50_reload,
        scale_58_reload,
        scale_3_reload,
        scale_11_reload,
        scale_19_reload,
        scale_27_reload,
        scale_35_reload,
        scale_43_reload,
        scale_51_reload,
        scale_59_reload,
        scale_4_reload,
        scale_12_reload,
        scale_20_reload,
        scale_28_reload,
        scale_36_reload,
        scale_44_reload,
        scale_52_reload,
        scale_60_reload,
        scale_5_reload,
        scale_13_reload,
        scale_21_reload,
        scale_29_reload,
        scale_37_reload,
        scale_45_reload,
        scale_53_reload,
        scale_61_reload,
        scale_6_reload,
        scale_14_reload,
        scale_22_reload,
        scale_30_reload,
        scale_38_reload,
        scale_46_reload,
        scale_54_reload,
        scale_62_reload,
        scale_7_reload,
        scale_15_reload,
        scale_23_reload,
        scale_31_reload,
        scale_39_reload,
        scale_47_reload,
        scale_55_reload,
        scale_63_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] C_address0;
output   C_ce0;
output   C_we0;
output  [23:0] C_d0;
output  [13:0] C_address1;
output   C_ce1;
output   C_we1;
output  [23:0] C_d1;
input  [23:0] scale_reload;
input  [23:0] scale_8_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_56_reload;
input  [23:0] scale_1_reload;
input  [23:0] scale_9_reload;
input  [23:0] scale_17_reload;
input  [23:0] scale_25_reload;
input  [23:0] scale_33_reload;
input  [23:0] scale_41_reload;
input  [23:0] scale_49_reload;
input  [23:0] scale_57_reload;
input  [23:0] scale_2_reload;
input  [23:0] scale_10_reload;
input  [23:0] scale_18_reload;
input  [23:0] scale_26_reload;
input  [23:0] scale_34_reload;
input  [23:0] scale_42_reload;
input  [23:0] scale_50_reload;
input  [23:0] scale_58_reload;
input  [23:0] scale_3_reload;
input  [23:0] scale_11_reload;
input  [23:0] scale_19_reload;
input  [23:0] scale_27_reload;
input  [23:0] scale_35_reload;
input  [23:0] scale_43_reload;
input  [23:0] scale_51_reload;
input  [23:0] scale_59_reload;
input  [23:0] scale_4_reload;
input  [23:0] scale_12_reload;
input  [23:0] scale_20_reload;
input  [23:0] scale_28_reload;
input  [23:0] scale_36_reload;
input  [23:0] scale_44_reload;
input  [23:0] scale_52_reload;
input  [23:0] scale_60_reload;
input  [23:0] scale_5_reload;
input  [23:0] scale_13_reload;
input  [23:0] scale_21_reload;
input  [23:0] scale_29_reload;
input  [23:0] scale_37_reload;
input  [23:0] scale_45_reload;
input  [23:0] scale_53_reload;
input  [23:0] scale_61_reload;
input  [23:0] scale_6_reload;
input  [23:0] scale_14_reload;
input  [23:0] scale_22_reload;
input  [23:0] scale_30_reload;
input  [23:0] scale_38_reload;
input  [23:0] scale_46_reload;
input  [23:0] scale_54_reload;
input  [23:0] scale_62_reload;
input  [23:0] scale_7_reload;
input  [23:0] scale_15_reload;
input  [23:0] scale_23_reload;
input  [23:0] scale_31_reload;
input  [23:0] scale_39_reload;
input  [23:0] scale_47_reload;
input  [23:0] scale_55_reload;
input  [23:0] scale_63_reload;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln74_reg_2671;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_subdone;
wire   [0:0] icmp_ln74_fu_945_p2;
wire    ap_block_pp0_stage0_11001;
wire   [10:0] trunc_ln83_fu_961_p1;
reg   [10:0] trunc_ln83_reg_2675;
reg   [10:0] trunc_ln83_reg_2675_pp0_iter1_reg;
wire   [23:0] tmp_1_fu_977_p19;
reg   [23:0] tmp_1_reg_2727;
wire   [23:0] tmp_9_fu_1017_p19;
reg   [23:0] tmp_9_reg_2732;
wire   [23:0] tmp_18_fu_1057_p19;
reg   [23:0] tmp_18_reg_2737;
wire   [23:0] tmp_27_fu_1097_p19;
reg   [23:0] tmp_27_reg_2742;
wire   [23:0] tmp_36_fu_1137_p19;
reg   [23:0] tmp_36_reg_2747;
wire   [23:0] tmp_45_fu_1177_p19;
reg   [23:0] tmp_45_reg_2752;
wire   [23:0] tmp_54_fu_1217_p19;
reg   [23:0] tmp_54_reg_2757;
wire   [23:0] tmp_63_fu_1257_p19;
reg   [23:0] tmp_63_reg_2762;
wire   [23:0] select_ln83_3_fu_1453_p3;
reg   [23:0] select_ln83_3_reg_2767;
wire    ap_block_pp0_stage1_11001;
wire   [23:0] select_ln83_7_fu_1612_p3;
reg   [23:0] select_ln83_7_reg_2772;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_2777;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load_reg_2782;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_2787;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_2792;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_2797;
reg   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_2802;
wire   [23:0] select_ln83_11_fu_1794_p3;
reg   [23:0] select_ln83_11_reg_2807;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [23:0] select_ln83_15_fu_1952_p3;
reg   [23:0] select_ln83_15_reg_2812;
wire   [23:0] select_ln83_19_fu_2134_p3;
reg   [23:0] select_ln83_19_reg_2817;
wire    ap_block_pp0_stage3_11001;
wire   [23:0] select_ln83_23_fu_2292_p3;
reg   [23:0] select_ln83_23_reg_2822;
wire   [23:0] select_ln83_27_fu_2474_p3;
reg   [23:0] select_ln83_27_reg_2827;
wire   [23:0] select_ln83_31_fu_2632_p3;
reg   [23:0] select_ln83_31_reg_2832;
wire   [63:0] zext_ln83_fu_965_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln83_2_fu_1627_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln83_4_fu_1639_p1;
wire   [63:0] zext_ln83_6_fu_1967_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln83_8_fu_1979_p1;
wire   [63:0] zext_ln83_10_fu_2307_p1;
wire   [63:0] zext_ln83_12_fu_2319_p1;
wire   [63:0] zext_ln83_14_fu_2647_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln83_16_fu_2659_p1;
reg   [11:0] idx_fu_244;
wire   [11:0] idx_2_fu_951_p2;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_idx_1;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;
reg    C_we1_local;
reg   [23:0] C_d1_local;
reg    C_ce1_local;
reg   [13:0] C_address1_local;
reg    C_we0_local;
reg   [23:0] C_d0_local;
reg    C_ce0_local;
reg   [13:0] C_address0_local;
reg  signed [23:0] grp_fu_809_p0;
wire  signed [47:0] sext_ln83_1_fu_1307_p1;
wire  signed [47:0] sext_ln83_5_fu_1648_p1;
wire  signed [47:0] sext_ln83_9_fu_1988_p1;
wire  signed [47:0] sext_ln83_13_fu_2328_p1;
reg  signed [23:0] grp_fu_809_p1;
wire  signed [47:0] sext_ln83_fu_1302_p1;
wire  signed [47:0] sext_ln83_4_fu_1644_p1;
wire  signed [47:0] sext_ln83_8_fu_1984_p1;
wire  signed [47:0] sext_ln83_12_fu_2324_p1;
reg  signed [23:0] grp_fu_813_p0;
wire  signed [47:0] sext_ln83_3_fu_1466_p1;
wire  signed [47:0] sext_ln83_7_fu_1806_p1;
wire  signed [47:0] sext_ln83_11_fu_2146_p1;
wire  signed [47:0] sext_ln83_15_fu_2486_p1;
reg  signed [23:0] grp_fu_813_p1;
wire  signed [47:0] sext_ln83_2_fu_1461_p1;
wire  signed [47:0] sext_ln83_6_fu_1802_p1;
wire  signed [47:0] sext_ln83_10_fu_2142_p1;
wire  signed [47:0] sext_ln83_14_fu_2482_p1;
wire   [47:0] grp_fu_809_p2;
wire   [6:0] grp_fu_843_p3;
wire   [7:0] grp_fu_857_p3;
wire   [47:0] grp_fu_813_p2;
wire   [6:0] grp_fu_903_p3;
wire   [7:0] grp_fu_917_p3;
wire   [23:0] tmp_1_fu_977_p17;
wire   [2:0] jb_fu_957_p1;
wire   [23:0] tmp_9_fu_1017_p17;
wire   [23:0] tmp_18_fu_1057_p17;
wire   [23:0] tmp_27_fu_1097_p17;
wire   [23:0] tmp_36_fu_1137_p17;
wire   [23:0] tmp_45_fu_1177_p17;
wire   [23:0] tmp_54_fu_1217_p17;
wire   [23:0] tmp_63_fu_1257_p17;
wire   [0:0] grp_fu_835_p3;
wire   [23:0] grp_fu_825_p4;
wire   [23:0] zext_ln83_1_fu_1319_p1;
wire   [23:0] add_ln83_fu_1323_p2;
wire   [0:0] tmp_4_fu_1329_p3;
wire   [0:0] tmp_3_fu_1311_p3;
wire   [0:0] xor_ln83_fu_1337_p2;
wire   [0:0] and_ln83_fu_1343_p2;
wire   [0:0] grp_fu_865_p2;
wire   [0:0] grp_fu_871_p2;
wire   [0:0] tmp_5_fu_1349_p3;
wire   [0:0] grp_fu_851_p2;
wire   [0:0] xor_ln83_1_fu_1365_p2;
wire   [0:0] and_ln83_1_fu_1371_p2;
wire   [0:0] select_ln83_fu_1357_p3;
wire   [0:0] xor_ln83_2_fu_1391_p2;
wire   [0:0] grp_fu_817_p3;
wire   [0:0] or_ln83_fu_1397_p2;
wire   [0:0] xor_ln83_3_fu_1403_p2;
wire   [0:0] select_ln83_1_fu_1377_p3;
wire   [0:0] and_ln83_2_fu_1385_p2;
wire   [0:0] and_ln83_4_fu_1415_p2;
wire   [0:0] or_ln83_16_fu_1421_p2;
wire   [0:0] xor_ln83_4_fu_1427_p2;
wire   [0:0] and_ln83_3_fu_1409_p2;
wire   [0:0] and_ln83_5_fu_1433_p2;
wire   [0:0] or_ln83_1_fu_1447_p2;
wire   [23:0] select_ln83_2_fu_1439_p3;
wire   [0:0] grp_fu_895_p3;
wire   [23:0] grp_fu_885_p4;
wire   [23:0] zext_ln83_3_fu_1478_p1;
wire   [23:0] add_ln83_1_fu_1482_p2;
wire   [0:0] tmp_13_fu_1488_p3;
wire   [0:0] tmp_12_fu_1470_p3;
wire   [0:0] xor_ln83_5_fu_1496_p2;
wire   [0:0] and_ln83_6_fu_1502_p2;
wire   [0:0] grp_fu_925_p2;
wire   [0:0] grp_fu_931_p2;
wire   [0:0] tmp_14_fu_1508_p3;
wire   [0:0] grp_fu_911_p2;
wire   [0:0] xor_ln83_6_fu_1524_p2;
wire   [0:0] and_ln83_7_fu_1530_p2;
wire   [0:0] select_ln83_4_fu_1516_p3;
wire   [0:0] xor_ln83_7_fu_1550_p2;
wire   [0:0] grp_fu_877_p3;
wire   [0:0] or_ln83_2_fu_1556_p2;
wire   [0:0] xor_ln83_8_fu_1562_p2;
wire   [0:0] select_ln83_5_fu_1536_p3;
wire   [0:0] and_ln83_8_fu_1544_p2;
wire   [0:0] and_ln83_10_fu_1574_p2;
wire   [0:0] or_ln83_17_fu_1580_p2;
wire   [0:0] xor_ln83_9_fu_1586_p2;
wire   [0:0] and_ln83_9_fu_1568_p2;
wire   [0:0] and_ln83_11_fu_1592_p2;
wire   [0:0] or_ln83_3_fu_1606_p2;
wire   [23:0] select_ln83_6_fu_1598_p3;
wire   [13:0] tmp_s_fu_1620_p3;
wire   [13:0] tmp_8_fu_1632_p3;
wire   [23:0] zext_ln83_5_fu_1660_p1;
wire   [23:0] add_ln83_2_fu_1664_p2;
wire   [0:0] tmp_22_fu_1670_p3;
wire   [0:0] tmp_21_fu_1652_p3;
wire   [0:0] xor_ln83_10_fu_1678_p2;
wire   [0:0] and_ln83_12_fu_1684_p2;
wire   [0:0] tmp_23_fu_1690_p3;
wire   [0:0] xor_ln83_11_fu_1706_p2;
wire   [0:0] and_ln83_13_fu_1712_p2;
wire   [0:0] select_ln83_8_fu_1698_p3;
wire   [0:0] xor_ln83_12_fu_1732_p2;
wire   [0:0] or_ln83_4_fu_1738_p2;
wire   [0:0] xor_ln83_13_fu_1744_p2;
wire   [0:0] select_ln83_9_fu_1718_p3;
wire   [0:0] and_ln83_14_fu_1726_p2;
wire   [0:0] and_ln83_16_fu_1756_p2;
wire   [0:0] or_ln83_18_fu_1762_p2;
wire   [0:0] xor_ln83_14_fu_1768_p2;
wire   [0:0] and_ln83_15_fu_1750_p2;
wire   [0:0] and_ln83_17_fu_1774_p2;
wire   [0:0] or_ln83_5_fu_1788_p2;
wire   [23:0] select_ln83_10_fu_1780_p3;
wire   [23:0] zext_ln83_7_fu_1818_p1;
wire   [23:0] add_ln83_3_fu_1822_p2;
wire   [0:0] tmp_31_fu_1828_p3;
wire   [0:0] tmp_30_fu_1810_p3;
wire   [0:0] xor_ln83_15_fu_1836_p2;
wire   [0:0] and_ln83_18_fu_1842_p2;
wire   [0:0] tmp_32_fu_1848_p3;
wire   [0:0] xor_ln83_16_fu_1864_p2;
wire   [0:0] and_ln83_19_fu_1870_p2;
wire   [0:0] select_ln83_12_fu_1856_p3;
wire   [0:0] xor_ln83_17_fu_1890_p2;
wire   [0:0] or_ln83_6_fu_1896_p2;
wire   [0:0] xor_ln83_18_fu_1902_p2;
wire   [0:0] select_ln83_13_fu_1876_p3;
wire   [0:0] and_ln83_20_fu_1884_p2;
wire   [0:0] and_ln83_22_fu_1914_p2;
wire   [0:0] or_ln83_19_fu_1920_p2;
wire   [0:0] xor_ln83_19_fu_1926_p2;
wire   [0:0] and_ln83_21_fu_1908_p2;
wire   [0:0] and_ln83_23_fu_1932_p2;
wire   [0:0] or_ln83_7_fu_1946_p2;
wire   [23:0] select_ln83_14_fu_1938_p3;
wire   [13:0] tmp_17_fu_1960_p3;
wire   [13:0] tmp_26_fu_1972_p3;
wire   [23:0] zext_ln83_9_fu_2000_p1;
wire   [23:0] add_ln83_4_fu_2004_p2;
wire   [0:0] tmp_40_fu_2010_p3;
wire   [0:0] tmp_39_fu_1992_p3;
wire   [0:0] xor_ln83_20_fu_2018_p2;
wire   [0:0] and_ln83_24_fu_2024_p2;
wire   [0:0] tmp_41_fu_2030_p3;
wire   [0:0] xor_ln83_21_fu_2046_p2;
wire   [0:0] and_ln83_25_fu_2052_p2;
wire   [0:0] select_ln83_16_fu_2038_p3;
wire   [0:0] xor_ln83_22_fu_2072_p2;
wire   [0:0] or_ln83_8_fu_2078_p2;
wire   [0:0] xor_ln83_23_fu_2084_p2;
wire   [0:0] select_ln83_17_fu_2058_p3;
wire   [0:0] and_ln83_26_fu_2066_p2;
wire   [0:0] and_ln83_28_fu_2096_p2;
wire   [0:0] or_ln83_20_fu_2102_p2;
wire   [0:0] xor_ln83_24_fu_2108_p2;
wire   [0:0] and_ln83_27_fu_2090_p2;
wire   [0:0] and_ln83_29_fu_2114_p2;
wire   [0:0] or_ln83_9_fu_2128_p2;
wire   [23:0] select_ln83_18_fu_2120_p3;
wire   [23:0] zext_ln83_11_fu_2158_p1;
wire   [23:0] add_ln83_5_fu_2162_p2;
wire   [0:0] tmp_49_fu_2168_p3;
wire   [0:0] tmp_48_fu_2150_p3;
wire   [0:0] xor_ln83_25_fu_2176_p2;
wire   [0:0] and_ln83_30_fu_2182_p2;
wire   [0:0] tmp_50_fu_2188_p3;
wire   [0:0] xor_ln83_26_fu_2204_p2;
wire   [0:0] and_ln83_31_fu_2210_p2;
wire   [0:0] select_ln83_20_fu_2196_p3;
wire   [0:0] xor_ln83_27_fu_2230_p2;
wire   [0:0] or_ln83_10_fu_2236_p2;
wire   [0:0] xor_ln83_28_fu_2242_p2;
wire   [0:0] select_ln83_21_fu_2216_p3;
wire   [0:0] and_ln83_32_fu_2224_p2;
wire   [0:0] and_ln83_34_fu_2254_p2;
wire   [0:0] or_ln83_21_fu_2260_p2;
wire   [0:0] xor_ln83_29_fu_2266_p2;
wire   [0:0] and_ln83_33_fu_2248_p2;
wire   [0:0] and_ln83_35_fu_2272_p2;
wire   [0:0] or_ln83_11_fu_2286_p2;
wire   [23:0] select_ln83_22_fu_2278_p3;
wire   [13:0] tmp_35_fu_2300_p3;
wire   [13:0] tmp_44_fu_2312_p3;
wire   [23:0] zext_ln83_13_fu_2340_p1;
wire   [23:0] add_ln83_6_fu_2344_p2;
wire   [0:0] tmp_58_fu_2350_p3;
wire   [0:0] tmp_57_fu_2332_p3;
wire   [0:0] xor_ln83_30_fu_2358_p2;
wire   [0:0] and_ln83_36_fu_2364_p2;
wire   [0:0] tmp_59_fu_2370_p3;
wire   [0:0] xor_ln83_31_fu_2386_p2;
wire   [0:0] and_ln83_37_fu_2392_p2;
wire   [0:0] select_ln83_24_fu_2378_p3;
wire   [0:0] xor_ln83_32_fu_2412_p2;
wire   [0:0] or_ln83_12_fu_2418_p2;
wire   [0:0] xor_ln83_33_fu_2424_p2;
wire   [0:0] select_ln83_25_fu_2398_p3;
wire   [0:0] and_ln83_38_fu_2406_p2;
wire   [0:0] and_ln83_40_fu_2436_p2;
wire   [0:0] or_ln83_22_fu_2442_p2;
wire   [0:0] xor_ln83_34_fu_2448_p2;
wire   [0:0] and_ln83_39_fu_2430_p2;
wire   [0:0] and_ln83_41_fu_2454_p2;
wire   [0:0] or_ln83_13_fu_2468_p2;
wire   [23:0] select_ln83_26_fu_2460_p3;
wire   [23:0] zext_ln83_15_fu_2498_p1;
wire   [23:0] add_ln83_7_fu_2502_p2;
wire   [0:0] tmp_67_fu_2508_p3;
wire   [0:0] tmp_66_fu_2490_p3;
wire   [0:0] xor_ln83_35_fu_2516_p2;
wire   [0:0] and_ln83_42_fu_2522_p2;
wire   [0:0] tmp_68_fu_2528_p3;
wire   [0:0] xor_ln83_36_fu_2544_p2;
wire   [0:0] and_ln83_43_fu_2550_p2;
wire   [0:0] select_ln83_28_fu_2536_p3;
wire   [0:0] xor_ln83_37_fu_2570_p2;
wire   [0:0] or_ln83_14_fu_2576_p2;
wire   [0:0] xor_ln83_38_fu_2582_p2;
wire   [0:0] select_ln83_29_fu_2556_p3;
wire   [0:0] and_ln83_44_fu_2564_p2;
wire   [0:0] and_ln83_46_fu_2594_p2;
wire   [0:0] or_ln83_23_fu_2600_p2;
wire   [0:0] xor_ln83_39_fu_2606_p2;
wire   [0:0] and_ln83_45_fu_2588_p2;
wire   [0:0] and_ln83_47_fu_2612_p2;
wire   [0:0] or_ln83_15_fu_2626_p2;
wire   [23:0] select_ln83_30_fu_2618_p3;
wire   [13:0] tmp_53_fu_2640_p3;
wire   [13:0] tmp_62_fu_2652_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_1_fu_977_p1;
wire   [2:0] tmp_1_fu_977_p3;
wire   [2:0] tmp_1_fu_977_p5;
wire   [2:0] tmp_1_fu_977_p7;
wire  signed [2:0] tmp_1_fu_977_p9;
wire  signed [2:0] tmp_1_fu_977_p11;
wire  signed [2:0] tmp_1_fu_977_p13;
wire  signed [2:0] tmp_1_fu_977_p15;
wire   [2:0] tmp_9_fu_1017_p1;
wire   [2:0] tmp_9_fu_1017_p3;
wire   [2:0] tmp_9_fu_1017_p5;
wire   [2:0] tmp_9_fu_1017_p7;
wire  signed [2:0] tmp_9_fu_1017_p9;
wire  signed [2:0] tmp_9_fu_1017_p11;
wire  signed [2:0] tmp_9_fu_1017_p13;
wire  signed [2:0] tmp_9_fu_1017_p15;
wire   [2:0] tmp_18_fu_1057_p1;
wire   [2:0] tmp_18_fu_1057_p3;
wire   [2:0] tmp_18_fu_1057_p5;
wire   [2:0] tmp_18_fu_1057_p7;
wire  signed [2:0] tmp_18_fu_1057_p9;
wire  signed [2:0] tmp_18_fu_1057_p11;
wire  signed [2:0] tmp_18_fu_1057_p13;
wire  signed [2:0] tmp_18_fu_1057_p15;
wire   [2:0] tmp_27_fu_1097_p1;
wire   [2:0] tmp_27_fu_1097_p3;
wire   [2:0] tmp_27_fu_1097_p5;
wire   [2:0] tmp_27_fu_1097_p7;
wire  signed [2:0] tmp_27_fu_1097_p9;
wire  signed [2:0] tmp_27_fu_1097_p11;
wire  signed [2:0] tmp_27_fu_1097_p13;
wire  signed [2:0] tmp_27_fu_1097_p15;
wire   [2:0] tmp_36_fu_1137_p1;
wire   [2:0] tmp_36_fu_1137_p3;
wire   [2:0] tmp_36_fu_1137_p5;
wire   [2:0] tmp_36_fu_1137_p7;
wire  signed [2:0] tmp_36_fu_1137_p9;
wire  signed [2:0] tmp_36_fu_1137_p11;
wire  signed [2:0] tmp_36_fu_1137_p13;
wire  signed [2:0] tmp_36_fu_1137_p15;
wire   [2:0] tmp_45_fu_1177_p1;
wire   [2:0] tmp_45_fu_1177_p3;
wire   [2:0] tmp_45_fu_1177_p5;
wire   [2:0] tmp_45_fu_1177_p7;
wire  signed [2:0] tmp_45_fu_1177_p9;
wire  signed [2:0] tmp_45_fu_1177_p11;
wire  signed [2:0] tmp_45_fu_1177_p13;
wire  signed [2:0] tmp_45_fu_1177_p15;
wire   [2:0] tmp_54_fu_1217_p1;
wire   [2:0] tmp_54_fu_1217_p3;
wire   [2:0] tmp_54_fu_1217_p5;
wire   [2:0] tmp_54_fu_1217_p7;
wire  signed [2:0] tmp_54_fu_1217_p9;
wire  signed [2:0] tmp_54_fu_1217_p11;
wire  signed [2:0] tmp_54_fu_1217_p13;
wire  signed [2:0] tmp_54_fu_1217_p15;
wire   [2:0] tmp_63_fu_1257_p1;
wire   [2:0] tmp_63_fu_1257_p3;
wire   [2:0] tmp_63_fu_1257_p5;
wire   [2:0] tmp_63_fu_1257_p7;
wire  signed [2:0] tmp_63_fu_1257_p9;
wire  signed [2:0] tmp_63_fu_1257_p11;
wire  signed [2:0] tmp_63_fu_1257_p13;
wire  signed [2:0] tmp_63_fu_1257_p15;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 idx_fu_244 = 12'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U242(
    .din0(grp_fu_809_p0),
    .din1(grp_fu_809_p1),
    .dout(grp_fu_809_p2)
);

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U243(
    .din0(grp_fu_813_p0),
    .din1(grp_fu_813_p1),
    .dout(grp_fu_813_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U244(
    .din0(scale_reload),
    .din1(scale_8_reload),
    .din2(scale_16_reload),
    .din3(scale_24_reload),
    .din4(scale_32_reload),
    .din5(scale_40_reload),
    .din6(scale_48_reload),
    .din7(scale_56_reload),
    .def(tmp_1_fu_977_p17),
    .sel(jb_fu_957_p1),
    .dout(tmp_1_fu_977_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U245(
    .din0(scale_1_reload),
    .din1(scale_9_reload),
    .din2(scale_17_reload),
    .din3(scale_25_reload),
    .din4(scale_33_reload),
    .din5(scale_41_reload),
    .din6(scale_49_reload),
    .din7(scale_57_reload),
    .def(tmp_9_fu_1017_p17),
    .sel(jb_fu_957_p1),
    .dout(tmp_9_fu_1017_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U246(
    .din0(scale_2_reload),
    .din1(scale_10_reload),
    .din2(scale_18_reload),
    .din3(scale_26_reload),
    .din4(scale_34_reload),
    .din5(scale_42_reload),
    .din6(scale_50_reload),
    .din7(scale_58_reload),
    .def(tmp_18_fu_1057_p17),
    .sel(jb_fu_957_p1),
    .dout(tmp_18_fu_1057_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U247(
    .din0(scale_3_reload),
    .din1(scale_11_reload),
    .din2(scale_19_reload),
    .din3(scale_27_reload),
    .din4(scale_35_reload),
    .din5(scale_43_reload),
    .din6(scale_51_reload),
    .din7(scale_59_reload),
    .def(tmp_27_fu_1097_p17),
    .sel(jb_fu_957_p1),
    .dout(tmp_27_fu_1097_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U248(
    .din0(scale_4_reload),
    .din1(scale_12_reload),
    .din2(scale_20_reload),
    .din3(scale_28_reload),
    .din4(scale_36_reload),
    .din5(scale_44_reload),
    .din6(scale_52_reload),
    .din7(scale_60_reload),
    .def(tmp_36_fu_1137_p17),
    .sel(jb_fu_957_p1),
    .dout(tmp_36_fu_1137_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U249(
    .din0(scale_5_reload),
    .din1(scale_13_reload),
    .din2(scale_21_reload),
    .din3(scale_29_reload),
    .din4(scale_37_reload),
    .din5(scale_45_reload),
    .din6(scale_53_reload),
    .din7(scale_61_reload),
    .def(tmp_45_fu_1177_p17),
    .sel(jb_fu_957_p1),
    .dout(tmp_45_fu_1177_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U250(
    .din0(scale_6_reload),
    .din1(scale_14_reload),
    .din2(scale_22_reload),
    .din3(scale_30_reload),
    .din4(scale_38_reload),
    .din5(scale_46_reload),
    .din6(scale_54_reload),
    .din7(scale_62_reload),
    .def(tmp_54_fu_1217_p17),
    .sel(jb_fu_957_p1),
    .dout(tmp_54_fu_1217_p19)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_17_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_17_3_24_1_1_U251(
    .din0(scale_7_reload),
    .din1(scale_15_reload),
    .din2(scale_23_reload),
    .din3(scale_31_reload),
    .din4(scale_39_reload),
    .din5(scale_47_reload),
    .din6(scale_55_reload),
    .din7(scale_63_reload),
    .def(tmp_63_fu_1257_p17),
    .sel(jb_fu_957_p1),
    .dout(tmp_63_fu_1257_p19)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln74_fu_945_p2 == 1'd0))) begin
            idx_fu_244 <= idx_2_fu_951_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_244 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln74_reg_2671 <= icmp_ln74_fu_945_p2;
        select_ln83_27_reg_2827 <= select_ln83_27_fu_2474_p3;
        select_ln83_31_reg_2832 <= select_ln83_31_fu_2632_p3;
        tmp_18_reg_2737 <= tmp_18_fu_1057_p19;
        tmp_1_reg_2727 <= tmp_1_fu_977_p19;
        tmp_27_reg_2742 <= tmp_27_fu_1097_p19;
        tmp_36_reg_2747 <= tmp_36_fu_1137_p19;
        tmp_45_reg_2752 <= tmp_45_fu_1177_p19;
        tmp_54_reg_2757 <= tmp_54_fu_1217_p19;
        tmp_63_reg_2762 <= tmp_63_fu_1257_p19;
        tmp_9_reg_2732 <= tmp_9_fu_1017_p19;
        trunc_ln83_reg_2675 <= trunc_ln83_fu_961_p1;
        trunc_ln83_reg_2675_pp0_iter1_reg <= trunc_ln83_reg_2675;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        select_ln83_11_reg_2807 <= select_ln83_11_fu_1794_p3;
        select_ln83_15_reg_2812 <= select_ln83_15_fu_1952_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        select_ln83_19_reg_2817 <= select_ln83_19_fu_2134_p3;
        select_ln83_23_reg_2822 <= select_ln83_23_fu_2292_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln83_3_reg_2767 <= select_ln83_3_fu_1453_p3;
        select_ln83_7_reg_2772 <= select_ln83_7_fu_1612_p3;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_2802 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_2797 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_2792 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_2787 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load_reg_2782 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_2777 <= top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address0_local = zext_ln83_16_fu_2659_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address0_local = zext_ln83_12_fu_2319_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address0_local = zext_ln83_8_fu_1979_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address0_local = zext_ln83_4_fu_1639_p1;
    end else begin
        C_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address1_local = zext_ln83_14_fu_2647_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address1_local = zext_ln83_10_fu_2307_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address1_local = zext_ln83_6_fu_1967_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address1_local = zext_ln83_2_fu_1627_p1;
    end else begin
        C_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_ce0_local = 1'b1;
    end else begin
        C_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_ce1_local = 1'b1;
    end else begin
        C_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_d0_local = select_ln83_31_reg_2832;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_d0_local = select_ln83_23_reg_2822;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_d0_local = select_ln83_15_reg_2812;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_d0_local = select_ln83_7_reg_2772;
    end else begin
        C_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_d1_local = select_ln83_27_reg_2827;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_d1_local = select_ln83_19_reg_2817;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_d1_local = select_ln83_11_reg_2807;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_d1_local = select_ln83_3_reg_2767;
    end else begin
        C_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln74_reg_2671 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln74_reg_2671 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_we0_local = 1'b1;
    end else begin
        C_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln74_reg_2671 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln74_reg_2671 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        C_we1_local = 1'b1;
    end else begin
        C_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln74_reg_2671 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_idx_1 = 12'd0;
    end else begin
        ap_sig_allocacmp_idx_1 = idx_fu_244;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_809_p0 = sext_ln83_13_fu_2328_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_809_p0 = sext_ln83_9_fu_1988_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_809_p0 = sext_ln83_5_fu_1648_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_809_p0 = sext_ln83_1_fu_1307_p1;
    end else begin
        grp_fu_809_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_809_p1 = sext_ln83_12_fu_2324_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_809_p1 = sext_ln83_8_fu_1984_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_809_p1 = sext_ln83_4_fu_1644_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_809_p1 = sext_ln83_fu_1302_p1;
    end else begin
        grp_fu_809_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_813_p0 = sext_ln83_15_fu_2486_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_813_p0 = sext_ln83_11_fu_2146_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_813_p0 = sext_ln83_7_fu_1806_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_813_p0 = sext_ln83_3_fu_1466_p1;
    end else begin
        grp_fu_813_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_813_p1 = sext_ln83_14_fu_2482_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_813_p1 = sext_ln83_10_fu_2142_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_813_p1 = sext_ln83_6_fu_1802_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_813_p1 = sext_ln83_2_fu_1461_p1;
    end else begin
        grp_fu_813_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_address0 = C_address0_local;

assign C_address1 = C_address1_local;

assign C_ce0 = C_ce0_local;

assign C_ce1 = C_ce1_local;

assign C_d0 = C_d0_local;

assign C_d1 = C_d1_local;

assign C_we0 = C_we0_local;

assign C_we1 = C_we1_local;

assign add_ln83_1_fu_1482_p2 = (grp_fu_885_p4 + zext_ln83_3_fu_1478_p1);

assign add_ln83_2_fu_1664_p2 = (grp_fu_825_p4 + zext_ln83_5_fu_1660_p1);

assign add_ln83_3_fu_1822_p2 = (grp_fu_885_p4 + zext_ln83_7_fu_1818_p1);

assign add_ln83_4_fu_2004_p2 = (grp_fu_825_p4 + zext_ln83_9_fu_2000_p1);

assign add_ln83_5_fu_2162_p2 = (grp_fu_885_p4 + zext_ln83_11_fu_2158_p1);

assign add_ln83_6_fu_2344_p2 = (grp_fu_825_p4 + zext_ln83_13_fu_2340_p1);

assign add_ln83_7_fu_2502_p2 = (grp_fu_885_p4 + zext_ln83_15_fu_2498_p1);

assign add_ln83_fu_1323_p2 = (grp_fu_825_p4 + zext_ln83_1_fu_1319_p1);

assign and_ln83_10_fu_1574_p2 = (tmp_13_fu_1488_p3 & select_ln83_5_fu_1536_p3);

assign and_ln83_11_fu_1592_p2 = (xor_ln83_9_fu_1586_p2 & grp_fu_877_p3);

assign and_ln83_12_fu_1684_p2 = (xor_ln83_10_fu_1678_p2 & tmp_21_fu_1652_p3);

assign and_ln83_13_fu_1712_p2 = (xor_ln83_11_fu_1706_p2 & grp_fu_851_p2);

assign and_ln83_14_fu_1726_p2 = (grp_fu_865_p2 & and_ln83_12_fu_1684_p2);

assign and_ln83_15_fu_1750_p2 = (xor_ln83_13_fu_1744_p2 & or_ln83_4_fu_1738_p2);

assign and_ln83_16_fu_1756_p2 = (tmp_22_fu_1670_p3 & select_ln83_9_fu_1718_p3);

assign and_ln83_17_fu_1774_p2 = (xor_ln83_14_fu_1768_p2 & grp_fu_817_p3);

assign and_ln83_18_fu_1842_p2 = (xor_ln83_15_fu_1836_p2 & tmp_30_fu_1810_p3);

assign and_ln83_19_fu_1870_p2 = (xor_ln83_16_fu_1864_p2 & grp_fu_911_p2);

assign and_ln83_1_fu_1371_p2 = (xor_ln83_1_fu_1365_p2 & grp_fu_851_p2);

assign and_ln83_20_fu_1884_p2 = (grp_fu_925_p2 & and_ln83_18_fu_1842_p2);

assign and_ln83_21_fu_1908_p2 = (xor_ln83_18_fu_1902_p2 & or_ln83_6_fu_1896_p2);

assign and_ln83_22_fu_1914_p2 = (tmp_31_fu_1828_p3 & select_ln83_13_fu_1876_p3);

assign and_ln83_23_fu_1932_p2 = (xor_ln83_19_fu_1926_p2 & grp_fu_877_p3);

assign and_ln83_24_fu_2024_p2 = (xor_ln83_20_fu_2018_p2 & tmp_39_fu_1992_p3);

assign and_ln83_25_fu_2052_p2 = (xor_ln83_21_fu_2046_p2 & grp_fu_851_p2);

assign and_ln83_26_fu_2066_p2 = (grp_fu_865_p2 & and_ln83_24_fu_2024_p2);

assign and_ln83_27_fu_2090_p2 = (xor_ln83_23_fu_2084_p2 & or_ln83_8_fu_2078_p2);

assign and_ln83_28_fu_2096_p2 = (tmp_40_fu_2010_p3 & select_ln83_17_fu_2058_p3);

assign and_ln83_29_fu_2114_p2 = (xor_ln83_24_fu_2108_p2 & grp_fu_817_p3);

assign and_ln83_2_fu_1385_p2 = (grp_fu_865_p2 & and_ln83_fu_1343_p2);

assign and_ln83_30_fu_2182_p2 = (xor_ln83_25_fu_2176_p2 & tmp_48_fu_2150_p3);

assign and_ln83_31_fu_2210_p2 = (xor_ln83_26_fu_2204_p2 & grp_fu_911_p2);

assign and_ln83_32_fu_2224_p2 = (grp_fu_925_p2 & and_ln83_30_fu_2182_p2);

assign and_ln83_33_fu_2248_p2 = (xor_ln83_28_fu_2242_p2 & or_ln83_10_fu_2236_p2);

assign and_ln83_34_fu_2254_p2 = (tmp_49_fu_2168_p3 & select_ln83_21_fu_2216_p3);

assign and_ln83_35_fu_2272_p2 = (xor_ln83_29_fu_2266_p2 & grp_fu_877_p3);

assign and_ln83_36_fu_2364_p2 = (xor_ln83_30_fu_2358_p2 & tmp_57_fu_2332_p3);

assign and_ln83_37_fu_2392_p2 = (xor_ln83_31_fu_2386_p2 & grp_fu_851_p2);

assign and_ln83_38_fu_2406_p2 = (grp_fu_865_p2 & and_ln83_36_fu_2364_p2);

assign and_ln83_39_fu_2430_p2 = (xor_ln83_33_fu_2424_p2 & or_ln83_12_fu_2418_p2);

assign and_ln83_3_fu_1409_p2 = (xor_ln83_3_fu_1403_p2 & or_ln83_fu_1397_p2);

assign and_ln83_40_fu_2436_p2 = (tmp_58_fu_2350_p3 & select_ln83_25_fu_2398_p3);

assign and_ln83_41_fu_2454_p2 = (xor_ln83_34_fu_2448_p2 & grp_fu_817_p3);

assign and_ln83_42_fu_2522_p2 = (xor_ln83_35_fu_2516_p2 & tmp_66_fu_2490_p3);

assign and_ln83_43_fu_2550_p2 = (xor_ln83_36_fu_2544_p2 & grp_fu_911_p2);

assign and_ln83_44_fu_2564_p2 = (grp_fu_925_p2 & and_ln83_42_fu_2522_p2);

assign and_ln83_45_fu_2588_p2 = (xor_ln83_38_fu_2582_p2 & or_ln83_14_fu_2576_p2);

assign and_ln83_46_fu_2594_p2 = (tmp_67_fu_2508_p3 & select_ln83_29_fu_2556_p3);

assign and_ln83_47_fu_2612_p2 = (xor_ln83_39_fu_2606_p2 & grp_fu_877_p3);

assign and_ln83_4_fu_1415_p2 = (tmp_4_fu_1329_p3 & select_ln83_1_fu_1377_p3);

assign and_ln83_5_fu_1433_p2 = (xor_ln83_4_fu_1427_p2 & grp_fu_817_p3);

assign and_ln83_6_fu_1502_p2 = (xor_ln83_5_fu_1496_p2 & tmp_12_fu_1470_p3);

assign and_ln83_7_fu_1530_p2 = (xor_ln83_6_fu_1524_p2 & grp_fu_911_p2);

assign and_ln83_8_fu_1544_p2 = (grp_fu_925_p2 & and_ln83_6_fu_1502_p2);

assign and_ln83_9_fu_1568_p2 = (xor_ln83_8_fu_1562_p2 & or_ln83_2_fu_1556_p2);

assign and_ln83_fu_1343_p2 = (xor_ln83_fu_1337_p2 & tmp_3_fu_1311_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign grp_fu_817_p3 = grp_fu_809_p2[32'd47];

assign grp_fu_825_p4 = {{grp_fu_809_p2[39:16]}};

assign grp_fu_835_p3 = grp_fu_809_p2[32'd15];

assign grp_fu_843_p3 = {{grp_fu_809_p2[47:41]}};

assign grp_fu_851_p2 = ((grp_fu_843_p3 == 7'd127) ? 1'b1 : 1'b0);

assign grp_fu_857_p3 = {{grp_fu_809_p2[47:40]}};

assign grp_fu_865_p2 = ((grp_fu_857_p3 == 8'd255) ? 1'b1 : 1'b0);

assign grp_fu_871_p2 = ((grp_fu_857_p3 == 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_877_p3 = grp_fu_813_p2[32'd47];

assign grp_fu_885_p4 = {{grp_fu_813_p2[39:16]}};

assign grp_fu_895_p3 = grp_fu_813_p2[32'd15];

assign grp_fu_903_p3 = {{grp_fu_813_p2[47:41]}};

assign grp_fu_911_p2 = ((grp_fu_903_p3 == 7'd127) ? 1'b1 : 1'b0);

assign grp_fu_917_p3 = {{grp_fu_813_p2[47:40]}};

assign grp_fu_925_p2 = ((grp_fu_917_p3 == 8'd255) ? 1'b1 : 1'b0);

assign grp_fu_931_p2 = ((grp_fu_917_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_945_p2 = ((ap_sig_allocacmp_idx_1 == 12'd2048) ? 1'b1 : 1'b0);

assign idx_2_fu_951_p2 = (ap_sig_allocacmp_idx_1 + 12'd1);

assign jb_fu_957_p1 = ap_sig_allocacmp_idx_1[2:0];

assign or_ln83_10_fu_2236_p2 = (xor_ln83_27_fu_2230_p2 | tmp_49_fu_2168_p3);

assign or_ln83_11_fu_2286_p2 = (and_ln83_35_fu_2272_p2 | and_ln83_33_fu_2248_p2);

assign or_ln83_12_fu_2418_p2 = (xor_ln83_32_fu_2412_p2 | tmp_58_fu_2350_p3);

assign or_ln83_13_fu_2468_p2 = (and_ln83_41_fu_2454_p2 | and_ln83_39_fu_2430_p2);

assign or_ln83_14_fu_2576_p2 = (xor_ln83_37_fu_2570_p2 | tmp_67_fu_2508_p3);

assign or_ln83_15_fu_2626_p2 = (and_ln83_47_fu_2612_p2 | and_ln83_45_fu_2588_p2);

assign or_ln83_16_fu_1421_p2 = (and_ln83_4_fu_1415_p2 | and_ln83_2_fu_1385_p2);

assign or_ln83_17_fu_1580_p2 = (and_ln83_8_fu_1544_p2 | and_ln83_10_fu_1574_p2);

assign or_ln83_18_fu_1762_p2 = (and_ln83_16_fu_1756_p2 | and_ln83_14_fu_1726_p2);

assign or_ln83_19_fu_1920_p2 = (and_ln83_22_fu_1914_p2 | and_ln83_20_fu_1884_p2);

assign or_ln83_1_fu_1447_p2 = (and_ln83_5_fu_1433_p2 | and_ln83_3_fu_1409_p2);

assign or_ln83_20_fu_2102_p2 = (and_ln83_28_fu_2096_p2 | and_ln83_26_fu_2066_p2);

assign or_ln83_21_fu_2260_p2 = (and_ln83_34_fu_2254_p2 | and_ln83_32_fu_2224_p2);

assign or_ln83_22_fu_2442_p2 = (and_ln83_40_fu_2436_p2 | and_ln83_38_fu_2406_p2);

assign or_ln83_23_fu_2600_p2 = (and_ln83_46_fu_2594_p2 | and_ln83_44_fu_2564_p2);

assign or_ln83_2_fu_1556_p2 = (xor_ln83_7_fu_1550_p2 | tmp_13_fu_1488_p3);

assign or_ln83_3_fu_1606_p2 = (and_ln83_9_fu_1568_p2 | and_ln83_11_fu_1592_p2);

assign or_ln83_4_fu_1738_p2 = (xor_ln83_12_fu_1732_p2 | tmp_22_fu_1670_p3);

assign or_ln83_5_fu_1788_p2 = (and_ln83_17_fu_1774_p2 | and_ln83_15_fu_1750_p2);

assign or_ln83_6_fu_1896_p2 = (xor_ln83_17_fu_1890_p2 | tmp_31_fu_1828_p3);

assign or_ln83_7_fu_1946_p2 = (and_ln83_23_fu_1932_p2 | and_ln83_21_fu_1908_p2);

assign or_ln83_8_fu_2078_p2 = (xor_ln83_22_fu_2072_p2 | tmp_40_fu_2010_p3);

assign or_ln83_9_fu_2128_p2 = (and_ln83_29_fu_2114_p2 | and_ln83_27_fu_2090_p2);

assign or_ln83_fu_1397_p2 = (xor_ln83_2_fu_1391_p2 | tmp_4_fu_1329_p3);

assign select_ln83_10_fu_1780_p3 = ((and_ln83_15_fu_1750_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln83_11_fu_1794_p3 = ((or_ln83_5_fu_1788_p2[0:0] == 1'b1) ? select_ln83_10_fu_1780_p3 : add_ln83_2_fu_1664_p2);

assign select_ln83_12_fu_1856_p3 = ((and_ln83_18_fu_1842_p2[0:0] == 1'b1) ? grp_fu_925_p2 : grp_fu_931_p2);

assign select_ln83_13_fu_1876_p3 = ((and_ln83_18_fu_1842_p2[0:0] == 1'b1) ? and_ln83_19_fu_1870_p2 : grp_fu_925_p2);

assign select_ln83_14_fu_1938_p3 = ((and_ln83_21_fu_1908_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln83_15_fu_1952_p3 = ((or_ln83_7_fu_1946_p2[0:0] == 1'b1) ? select_ln83_14_fu_1938_p3 : add_ln83_3_fu_1822_p2);

assign select_ln83_16_fu_2038_p3 = ((and_ln83_24_fu_2024_p2[0:0] == 1'b1) ? grp_fu_865_p2 : grp_fu_871_p2);

assign select_ln83_17_fu_2058_p3 = ((and_ln83_24_fu_2024_p2[0:0] == 1'b1) ? and_ln83_25_fu_2052_p2 : grp_fu_865_p2);

assign select_ln83_18_fu_2120_p3 = ((and_ln83_27_fu_2090_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln83_19_fu_2134_p3 = ((or_ln83_9_fu_2128_p2[0:0] == 1'b1) ? select_ln83_18_fu_2120_p3 : add_ln83_4_fu_2004_p2);

assign select_ln83_1_fu_1377_p3 = ((and_ln83_fu_1343_p2[0:0] == 1'b1) ? and_ln83_1_fu_1371_p2 : grp_fu_865_p2);

assign select_ln83_20_fu_2196_p3 = ((and_ln83_30_fu_2182_p2[0:0] == 1'b1) ? grp_fu_925_p2 : grp_fu_931_p2);

assign select_ln83_21_fu_2216_p3 = ((and_ln83_30_fu_2182_p2[0:0] == 1'b1) ? and_ln83_31_fu_2210_p2 : grp_fu_925_p2);

assign select_ln83_22_fu_2278_p3 = ((and_ln83_33_fu_2248_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln83_23_fu_2292_p3 = ((or_ln83_11_fu_2286_p2[0:0] == 1'b1) ? select_ln83_22_fu_2278_p3 : add_ln83_5_fu_2162_p2);

assign select_ln83_24_fu_2378_p3 = ((and_ln83_36_fu_2364_p2[0:0] == 1'b1) ? grp_fu_865_p2 : grp_fu_871_p2);

assign select_ln83_25_fu_2398_p3 = ((and_ln83_36_fu_2364_p2[0:0] == 1'b1) ? and_ln83_37_fu_2392_p2 : grp_fu_865_p2);

assign select_ln83_26_fu_2460_p3 = ((and_ln83_39_fu_2430_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln83_27_fu_2474_p3 = ((or_ln83_13_fu_2468_p2[0:0] == 1'b1) ? select_ln83_26_fu_2460_p3 : add_ln83_6_fu_2344_p2);

assign select_ln83_28_fu_2536_p3 = ((and_ln83_42_fu_2522_p2[0:0] == 1'b1) ? grp_fu_925_p2 : grp_fu_931_p2);

assign select_ln83_29_fu_2556_p3 = ((and_ln83_42_fu_2522_p2[0:0] == 1'b1) ? and_ln83_43_fu_2550_p2 : grp_fu_925_p2);

assign select_ln83_2_fu_1439_p3 = ((and_ln83_3_fu_1409_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln83_30_fu_2618_p3 = ((and_ln83_45_fu_2588_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln83_31_fu_2632_p3 = ((or_ln83_15_fu_2626_p2[0:0] == 1'b1) ? select_ln83_30_fu_2618_p3 : add_ln83_7_fu_2502_p2);

assign select_ln83_3_fu_1453_p3 = ((or_ln83_1_fu_1447_p2[0:0] == 1'b1) ? select_ln83_2_fu_1439_p3 : add_ln83_fu_1323_p2);

assign select_ln83_4_fu_1516_p3 = ((and_ln83_6_fu_1502_p2[0:0] == 1'b1) ? grp_fu_925_p2 : grp_fu_931_p2);

assign select_ln83_5_fu_1536_p3 = ((and_ln83_6_fu_1502_p2[0:0] == 1'b1) ? and_ln83_7_fu_1530_p2 : grp_fu_925_p2);

assign select_ln83_6_fu_1598_p3 = ((and_ln83_9_fu_1568_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln83_7_fu_1612_p3 = ((or_ln83_3_fu_1606_p2[0:0] == 1'b1) ? select_ln83_6_fu_1598_p3 : add_ln83_1_fu_1482_p2);

assign select_ln83_8_fu_1698_p3 = ((and_ln83_12_fu_1684_p2[0:0] == 1'b1) ? grp_fu_865_p2 : grp_fu_871_p2);

assign select_ln83_9_fu_1718_p3 = ((and_ln83_12_fu_1684_p2[0:0] == 1'b1) ? and_ln83_13_fu_1712_p2 : grp_fu_865_p2);

assign select_ln83_fu_1357_p3 = ((and_ln83_fu_1343_p2[0:0] == 1'b1) ? grp_fu_865_p2 : grp_fu_871_p2);

assign sext_ln83_10_fu_2142_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load_reg_2792);

assign sext_ln83_11_fu_2146_p1 = $signed(tmp_45_reg_2752);

assign sext_ln83_12_fu_2324_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_reg_2797);

assign sext_ln83_13_fu_2328_p1 = $signed(tmp_54_reg_2757);

assign sext_ln83_14_fu_2482_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_reg_2802);

assign sext_ln83_15_fu_2486_p1 = $signed(tmp_63_reg_2762);

assign sext_ln83_1_fu_1307_p1 = $signed(tmp_1_reg_2727);

assign sext_ln83_2_fu_1461_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0);

assign sext_ln83_3_fu_1466_p1 = $signed(tmp_9_reg_2732);

assign sext_ln83_4_fu_1644_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_reg_2777);

assign sext_ln83_5_fu_1648_p1 = $signed(tmp_18_reg_2737);

assign sext_ln83_6_fu_1802_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load_reg_2782);

assign sext_ln83_7_fu_1806_p1 = $signed(tmp_27_reg_2742);

assign sext_ln83_8_fu_1984_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load_reg_2787);

assign sext_ln83_9_fu_1988_p1 = $signed(tmp_36_reg_2747);

assign sext_ln83_fu_1302_p1 = $signed(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0);

assign tmp_12_fu_1470_p3 = grp_fu_813_p2[32'd39];

assign tmp_13_fu_1488_p3 = add_ln83_1_fu_1482_p2[32'd23];

assign tmp_14_fu_1508_p3 = grp_fu_813_p2[32'd40];

assign tmp_17_fu_1960_p3 = {{trunc_ln83_reg_2675}, {3'd2}};

assign tmp_18_fu_1057_p17 = 'bx;

assign tmp_1_fu_977_p17 = 'bx;

assign tmp_21_fu_1652_p3 = grp_fu_809_p2[32'd39];

assign tmp_22_fu_1670_p3 = add_ln83_2_fu_1664_p2[32'd23];

assign tmp_23_fu_1690_p3 = grp_fu_809_p2[32'd40];

assign tmp_26_fu_1972_p3 = {{trunc_ln83_reg_2675}, {3'd3}};

assign tmp_27_fu_1097_p17 = 'bx;

assign tmp_30_fu_1810_p3 = grp_fu_813_p2[32'd39];

assign tmp_31_fu_1828_p3 = add_ln83_3_fu_1822_p2[32'd23];

assign tmp_32_fu_1848_p3 = grp_fu_813_p2[32'd40];

assign tmp_35_fu_2300_p3 = {{trunc_ln83_reg_2675}, {3'd4}};

assign tmp_36_fu_1137_p17 = 'bx;

assign tmp_39_fu_1992_p3 = grp_fu_809_p2[32'd39];

assign tmp_3_fu_1311_p3 = grp_fu_809_p2[32'd39];

assign tmp_40_fu_2010_p3 = add_ln83_4_fu_2004_p2[32'd23];

assign tmp_41_fu_2030_p3 = grp_fu_809_p2[32'd40];

assign tmp_44_fu_2312_p3 = {{trunc_ln83_reg_2675}, {3'd5}};

assign tmp_45_fu_1177_p17 = 'bx;

assign tmp_48_fu_2150_p3 = grp_fu_813_p2[32'd39];

assign tmp_49_fu_2168_p3 = add_ln83_5_fu_2162_p2[32'd23];

assign tmp_4_fu_1329_p3 = add_ln83_fu_1323_p2[32'd23];

assign tmp_50_fu_2188_p3 = grp_fu_813_p2[32'd40];

assign tmp_53_fu_2640_p3 = {{trunc_ln83_reg_2675_pp0_iter1_reg}, {3'd6}};

assign tmp_54_fu_1217_p17 = 'bx;

assign tmp_57_fu_2332_p3 = grp_fu_809_p2[32'd39];

assign tmp_58_fu_2350_p3 = add_ln83_6_fu_2344_p2[32'd23];

assign tmp_59_fu_2370_p3 = grp_fu_809_p2[32'd40];

assign tmp_5_fu_1349_p3 = grp_fu_809_p2[32'd40];

assign tmp_62_fu_2652_p3 = {{trunc_ln83_reg_2675_pp0_iter1_reg}, {3'd7}};

assign tmp_63_fu_1257_p17 = 'bx;

assign tmp_66_fu_2490_p3 = grp_fu_813_p2[32'd39];

assign tmp_67_fu_2508_p3 = add_ln83_7_fu_2502_p2[32'd23];

assign tmp_68_fu_2528_p3 = grp_fu_813_p2[32'd40];

assign tmp_8_fu_1632_p3 = {{trunc_ln83_reg_2675}, {3'd1}};

assign tmp_9_fu_1017_p17 = 'bx;

assign tmp_s_fu_1620_p3 = {{trunc_ln83_reg_2675}, {3'd0}};

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = zext_ln83_fu_965_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = zext_ln83_fu_965_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = zext_ln83_fu_965_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = zext_ln83_fu_965_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = zext_ln83_fu_965_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = zext_ln83_fu_965_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = zext_ln83_fu_965_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = zext_ln83_fu_965_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0_local;

assign trunc_ln83_fu_961_p1 = ap_sig_allocacmp_idx_1[10:0];

assign xor_ln83_10_fu_1678_p2 = (tmp_22_fu_1670_p3 ^ 1'd1);

assign xor_ln83_11_fu_1706_p2 = (tmp_23_fu_1690_p3 ^ 1'd1);

assign xor_ln83_12_fu_1732_p2 = (select_ln83_8_fu_1698_p3 ^ 1'd1);

assign xor_ln83_13_fu_1744_p2 = (grp_fu_817_p3 ^ 1'd1);

assign xor_ln83_14_fu_1768_p2 = (or_ln83_18_fu_1762_p2 ^ 1'd1);

assign xor_ln83_15_fu_1836_p2 = (tmp_31_fu_1828_p3 ^ 1'd1);

assign xor_ln83_16_fu_1864_p2 = (tmp_32_fu_1848_p3 ^ 1'd1);

assign xor_ln83_17_fu_1890_p2 = (select_ln83_12_fu_1856_p3 ^ 1'd1);

assign xor_ln83_18_fu_1902_p2 = (grp_fu_877_p3 ^ 1'd1);

assign xor_ln83_19_fu_1926_p2 = (or_ln83_19_fu_1920_p2 ^ 1'd1);

assign xor_ln83_1_fu_1365_p2 = (tmp_5_fu_1349_p3 ^ 1'd1);

assign xor_ln83_20_fu_2018_p2 = (tmp_40_fu_2010_p3 ^ 1'd1);

assign xor_ln83_21_fu_2046_p2 = (tmp_41_fu_2030_p3 ^ 1'd1);

assign xor_ln83_22_fu_2072_p2 = (select_ln83_16_fu_2038_p3 ^ 1'd1);

assign xor_ln83_23_fu_2084_p2 = (grp_fu_817_p3 ^ 1'd1);

assign xor_ln83_24_fu_2108_p2 = (or_ln83_20_fu_2102_p2 ^ 1'd1);

assign xor_ln83_25_fu_2176_p2 = (tmp_49_fu_2168_p3 ^ 1'd1);

assign xor_ln83_26_fu_2204_p2 = (tmp_50_fu_2188_p3 ^ 1'd1);

assign xor_ln83_27_fu_2230_p2 = (select_ln83_20_fu_2196_p3 ^ 1'd1);

assign xor_ln83_28_fu_2242_p2 = (grp_fu_877_p3 ^ 1'd1);

assign xor_ln83_29_fu_2266_p2 = (or_ln83_21_fu_2260_p2 ^ 1'd1);

assign xor_ln83_2_fu_1391_p2 = (select_ln83_fu_1357_p3 ^ 1'd1);

assign xor_ln83_30_fu_2358_p2 = (tmp_58_fu_2350_p3 ^ 1'd1);

assign xor_ln83_31_fu_2386_p2 = (tmp_59_fu_2370_p3 ^ 1'd1);

assign xor_ln83_32_fu_2412_p2 = (select_ln83_24_fu_2378_p3 ^ 1'd1);

assign xor_ln83_33_fu_2424_p2 = (grp_fu_817_p3 ^ 1'd1);

assign xor_ln83_34_fu_2448_p2 = (or_ln83_22_fu_2442_p2 ^ 1'd1);

assign xor_ln83_35_fu_2516_p2 = (tmp_67_fu_2508_p3 ^ 1'd1);

assign xor_ln83_36_fu_2544_p2 = (tmp_68_fu_2528_p3 ^ 1'd1);

assign xor_ln83_37_fu_2570_p2 = (select_ln83_28_fu_2536_p3 ^ 1'd1);

assign xor_ln83_38_fu_2582_p2 = (grp_fu_877_p3 ^ 1'd1);

assign xor_ln83_39_fu_2606_p2 = (or_ln83_23_fu_2600_p2 ^ 1'd1);

assign xor_ln83_3_fu_1403_p2 = (grp_fu_817_p3 ^ 1'd1);

assign xor_ln83_4_fu_1427_p2 = (or_ln83_16_fu_1421_p2 ^ 1'd1);

assign xor_ln83_5_fu_1496_p2 = (tmp_13_fu_1488_p3 ^ 1'd1);

assign xor_ln83_6_fu_1524_p2 = (tmp_14_fu_1508_p3 ^ 1'd1);

assign xor_ln83_7_fu_1550_p2 = (select_ln83_4_fu_1516_p3 ^ 1'd1);

assign xor_ln83_8_fu_1562_p2 = (grp_fu_877_p3 ^ 1'd1);

assign xor_ln83_9_fu_1586_p2 = (or_ln83_17_fu_1580_p2 ^ 1'd1);

assign xor_ln83_fu_1337_p2 = (tmp_4_fu_1329_p3 ^ 1'd1);

assign zext_ln83_10_fu_2307_p1 = tmp_35_fu_2300_p3;

assign zext_ln83_11_fu_2158_p1 = grp_fu_895_p3;

assign zext_ln83_12_fu_2319_p1 = tmp_44_fu_2312_p3;

assign zext_ln83_13_fu_2340_p1 = grp_fu_835_p3;

assign zext_ln83_14_fu_2647_p1 = tmp_53_fu_2640_p3;

assign zext_ln83_15_fu_2498_p1 = grp_fu_895_p3;

assign zext_ln83_16_fu_2659_p1 = tmp_62_fu_2652_p3;

assign zext_ln83_1_fu_1319_p1 = grp_fu_835_p3;

assign zext_ln83_2_fu_1627_p1 = tmp_s_fu_1620_p3;

assign zext_ln83_3_fu_1478_p1 = grp_fu_895_p3;

assign zext_ln83_4_fu_1639_p1 = tmp_8_fu_1632_p3;

assign zext_ln83_5_fu_1660_p1 = grp_fu_835_p3;

assign zext_ln83_6_fu_1967_p1 = tmp_17_fu_1960_p3;

assign zext_ln83_7_fu_1818_p1 = grp_fu_895_p3;

assign zext_ln83_8_fu_1979_p1 = tmp_26_fu_1972_p3;

assign zext_ln83_9_fu_2000_p1 = grp_fu_835_p3;

assign zext_ln83_fu_965_p1 = trunc_ln83_fu_961_p1;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_7
