`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = id_1,
    parameter id_2 = id_2
) (
    input logic id_3,
    input logic [id_3 : id_2] id_4,
    id_5,
    input [id_2 : id_5] id_6,
    input id_7,
    input id_8,
    output [id_6 : id_4] id_9,
    input logic id_10,
    input logic [id_1 : id_9] id_11,
    input [id_3 : 1] id_12,
    output [id_5 : id_10] id_13,
    input id_14,
    input [id_3 : id_1] id_15,
    input logic id_16,
    input id_17,
    input logic id_18
);
  assign id_14 = id_12;
  id_19 id_20 (
      .id_2 (1),
      .id_14(id_10),
      .id_9 (id_4),
      .id_11(id_7),
      .id_12(id_7)
  );
endmodule
