// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlation_accel_v3_frontEnd (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        NUMBER_OF_DAYS,
        NUMBER_OF_INDICES,
        in_indices_TDATA,
        in_indices_TVALID,
        in_indices_TREADY,
        in_indices_TKEEP,
        in_indices_TSTRB,
        in_indices_TUSER,
        in_indices_TLAST,
        in_indices_TID,
        in_indices_TDEST,
        sum_weight_out_V_din,
        sum_weight_out_V_full_n,
        sum_weight_out_V_write,
        sum_return_out_V_din,
        sum_return_out_V_full_n,
        sum_return_out_V_write,
        sum_weight_returnSquare_out_V_din,
        sum_weight_returnSquare_out_V_full_n,
        sum_weight_returnSquare_out_V_write,
        sum_weight_return_out_V_din,
        sum_weight_return_out_V_full_n,
        sum_weight_return_out_V_write,
        sum_weight_returnA_returnB_out_din,
        sum_weight_returnA_returnB_out_full_n,
        sum_weight_returnA_returnB_out_write,
        sum_returnA_out_V_din,
        sum_returnA_out_V_full_n,
        sum_returnA_out_V_write,
        sum_weight_returnSquareA_out_V_din,
        sum_weight_returnSquareA_out_V_full_n,
        sum_weight_returnSquareA_out_V_write,
        sum_weight_returnA_out_V_din,
        sum_weight_returnA_out_V_full_n,
        sum_weight_returnA_out_V_write,
        NUMBER_OF_DAYS_out_din,
        NUMBER_OF_DAYS_out_full_n,
        NUMBER_OF_DAYS_out_write,
        NUMBER_OF_INDICES_out_din,
        NUMBER_OF_INDICES_out_full_n,
        NUMBER_OF_INDICES_out_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 33'b1;
parameter    ap_ST_st2_fsm_1 = 33'b10;
parameter    ap_ST_st3_fsm_2 = 33'b100;
parameter    ap_ST_st4_fsm_3 = 33'b1000;
parameter    ap_ST_st5_fsm_4 = 33'b10000;
parameter    ap_ST_st6_fsm_5 = 33'b100000;
parameter    ap_ST_st7_fsm_6 = 33'b1000000;
parameter    ap_ST_st8_fsm_7 = 33'b10000000;
parameter    ap_ST_st9_fsm_8 = 33'b100000000;
parameter    ap_ST_st10_fsm_9 = 33'b1000000000;
parameter    ap_ST_st11_fsm_10 = 33'b10000000000;
parameter    ap_ST_st12_fsm_11 = 33'b100000000000;
parameter    ap_ST_st13_fsm_12 = 33'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 33'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 33'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 33'b1000000000000000;
parameter    ap_ST_pp0_stg0_fsm_16 = 33'b10000000000000000;
parameter    ap_ST_pp1_stg0_fsm_17 = 33'b100000000000000000;
parameter    ap_ST_pp1_stg1_fsm_18 = 33'b1000000000000000000;
parameter    ap_ST_pp1_stg2_fsm_19 = 33'b10000000000000000000;
parameter    ap_ST_pp1_stg3_fsm_20 = 33'b100000000000000000000;
parameter    ap_ST_pp1_stg4_fsm_21 = 33'b1000000000000000000000;
parameter    ap_ST_st69_fsm_22 = 33'b10000000000000000000000;
parameter    ap_ST_st70_fsm_23 = 33'b100000000000000000000000;
parameter    ap_ST_st71_fsm_24 = 33'b1000000000000000000000000;
parameter    ap_ST_st72_fsm_25 = 33'b10000000000000000000000000;
parameter    ap_ST_pp2_stg0_fsm_26 = 33'b100000000000000000000000000;
parameter    ap_ST_pp3_stg0_fsm_27 = 33'b1000000000000000000000000000;
parameter    ap_ST_pp3_stg1_fsm_28 = 33'b10000000000000000000000000000;
parameter    ap_ST_pp3_stg2_fsm_29 = 33'b100000000000000000000000000000;
parameter    ap_ST_pp3_stg3_fsm_30 = 33'b1000000000000000000000000000000;
parameter    ap_ST_pp3_stg4_fsm_31 = 33'b10000000000000000000000000000000;
parameter    ap_ST_st126_fsm_32 = 33'b100000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv31_2 = 31'b10;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_3F70A3D7 = 32'b111111011100001010001111010111;
parameter    ap_const_lv8_FC = 8'b11111100;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv31_7FFFFFFF = 31'b1111111111111111111111111111111;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] NUMBER_OF_DAYS;
input  [31:0] NUMBER_OF_INDICES;
input  [31:0] in_indices_TDATA;
input   in_indices_TVALID;
output   in_indices_TREADY;
input  [3:0] in_indices_TKEEP;
input  [3:0] in_indices_TSTRB;
input  [0:0] in_indices_TUSER;
input  [0:0] in_indices_TLAST;
input  [0:0] in_indices_TID;
input  [0:0] in_indices_TDEST;
output  [31:0] sum_weight_out_V_din;
input   sum_weight_out_V_full_n;
output   sum_weight_out_V_write;
output  [31:0] sum_return_out_V_din;
input   sum_return_out_V_full_n;
output   sum_return_out_V_write;
output  [31:0] sum_weight_returnSquare_out_V_din;
input   sum_weight_returnSquare_out_V_full_n;
output   sum_weight_returnSquare_out_V_write;
output  [31:0] sum_weight_return_out_V_din;
input   sum_weight_return_out_V_full_n;
output   sum_weight_return_out_V_write;
output  [31:0] sum_weight_returnA_returnB_out_din;
input   sum_weight_returnA_returnB_out_full_n;
output   sum_weight_returnA_returnB_out_write;
output  [31:0] sum_returnA_out_V_din;
input   sum_returnA_out_V_full_n;
output   sum_returnA_out_V_write;
output  [31:0] sum_weight_returnSquareA_out_V_din;
input   sum_weight_returnSquareA_out_V_full_n;
output   sum_weight_returnSquareA_out_V_write;
output  [31:0] sum_weight_returnA_out_V_din;
input   sum_weight_returnA_out_V_full_n;
output   sum_weight_returnA_out_V_write;
output  [31:0] NUMBER_OF_DAYS_out_din;
input   NUMBER_OF_DAYS_out_full_n;
output   NUMBER_OF_DAYS_out_write;
output  [31:0] NUMBER_OF_INDICES_out_din;
input   NUMBER_OF_INDICES_out_full_n;
output   NUMBER_OF_INDICES_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_indices_TREADY;
reg sum_weight_out_V_write;
reg sum_return_out_V_write;
reg sum_weight_returnSquare_out_V_write;
reg sum_weight_return_out_V_write;
reg sum_weight_returnA_returnB_out_write;
reg sum_returnA_out_V_write;
reg sum_weight_returnSquareA_out_V_write;
reg sum_weight_returnA_out_V_write;
reg NUMBER_OF_DAYS_out_write;
reg NUMBER_OF_INDICES_out_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm = 33'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_52;
reg   [7:0] weight_rom_address0;
reg    weight_rom_ce0;
reg    weight_rom_we0;
reg   [31:0] weight_rom_d0;
wire   [31:0] weight_rom_q0;
reg   [7:0] weight_rom_address1;
reg    weight_rom_ce1;
reg    weight_rom_we1;
reg   [31:0] weight_rom_d1;
wire   [31:0] weight_rom_q1;
reg   [7:0] lnReturnA_address0;
reg    lnReturnA_ce0;
reg    lnReturnA_we0;
wire   [31:0] lnReturnA_d0;
wire   [31:0] lnReturnA_q0;
reg   [31:0] tmp_4_i_reg_770;
reg   [31:0] tmp_5_i_reg_782;
reg   [31:0] i1_i_reg_791;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_16;
reg    ap_sig_bdd_147;
wire   [0:0] tmp_6_i_fu_1193_p2;
reg    ap_sig_bdd_154;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg   [31:0] tmp_9_reg_803;
reg   [31:0] tmp_1_reg_816;
reg   [31:0] tmp_2_reg_829;
reg   [2:0] i2_i_reg_842;
reg   [31:0] tmp_30_i_reg_865;
reg   [31:0] i4_i_reg_874;
reg    ap_sig_cseq_ST_pp2_stg0_fsm_26;
reg    ap_sig_bdd_295;
wire   [0:0] tmp_31_i_fu_1289_p2;
reg    ap_sig_bdd_300;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
reg    ap_reg_ppiten_pp2_it2 = 1'b0;
reg    ap_reg_ppiten_pp2_it3 = 1'b0;
reg    ap_reg_ppiten_pp2_it4 = 1'b0;
reg    ap_reg_ppiten_pp2_it5 = 1'b0;
reg    ap_reg_ppiten_pp2_it6 = 1'b0;
reg    ap_reg_ppiten_pp2_it7 = 1'b0;
reg    ap_reg_ppiten_pp2_it8 = 1'b0;
reg    ap_reg_ppiten_pp2_it9 = 1'b0;
reg    ap_reg_ppiten_pp2_it10 = 1'b0;
reg    ap_reg_ppiten_pp2_it11 = 1'b0;
reg    ap_reg_ppiten_pp2_it12 = 1'b0;
reg    ap_reg_ppiten_pp2_it13 = 1'b0;
reg    ap_reg_ppiten_pp2_it14 = 1'b0;
reg    ap_reg_ppiten_pp2_it15 = 1'b0;
reg    ap_reg_ppiten_pp2_it16 = 1'b0;
reg    ap_reg_ppiten_pp2_it17 = 1'b0;
reg    ap_reg_ppiten_pp2_it18 = 1'b0;
reg    ap_reg_ppiten_pp2_it19 = 1'b0;
reg    ap_reg_ppiten_pp2_it20 = 1'b0;
reg    ap_reg_ppiten_pp2_it21 = 1'b0;
reg    ap_reg_ppiten_pp2_it22 = 1'b0;
reg    ap_reg_ppiten_pp2_it23 = 1'b0;
reg    ap_reg_ppiten_pp2_it24 = 1'b0;
reg    ap_reg_ppiten_pp2_it25 = 1'b0;
reg    ap_reg_ppiten_pp2_it26 = 1'b0;
reg    ap_reg_ppiten_pp2_it27 = 1'b0;
reg    ap_reg_ppiten_pp2_it28 = 1'b0;
reg    ap_reg_ppiten_pp2_it29 = 1'b0;
reg    ap_reg_ppiten_pp2_it30 = 1'b0;
reg    ap_reg_ppiten_pp2_it31 = 1'b0;
reg    ap_reg_ppiten_pp2_it32 = 1'b0;
reg    ap_reg_ppiten_pp2_it33 = 1'b0;
reg    ap_reg_ppiten_pp2_it34 = 1'b0;
reg    ap_reg_ppiten_pp2_it35 = 1'b0;
reg    ap_reg_ppiten_pp2_it36 = 1'b0;
reg    ap_reg_ppiten_pp2_it37 = 1'b0;
reg    ap_reg_ppiten_pp2_it38 = 1'b0;
reg    ap_reg_ppiten_pp2_it39 = 1'b0;
reg    ap_reg_ppiten_pp2_it40 = 1'b0;
reg    ap_reg_ppiten_pp2_it41 = 1'b0;
reg    ap_reg_ppiten_pp2_it42 = 1'b0;
reg   [31:0] tmp_8_reg_886;
reg   [31:0] tmp_7_reg_899;
reg   [31:0] tmp_5_reg_912;
reg   [31:0] tmp_3_reg_925;
reg   [2:0] i8_i_reg_938;
wire   [31:0] grp_fu_987_p2;
reg   [31:0] reg_1048;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_440;
reg   [0:0] tmp_6_i_reg_1545;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it32;
reg   [0:0] tmp_31_i_reg_1669;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32;
reg   [31:0] reg_1056;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_bdd_465;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_bdd_472;
reg   [31:0] reg_1063;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it2;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it3;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it4;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it5;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it6;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it7;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it8;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it9;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it10;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it11;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it12;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it13;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it14;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it15;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it16;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it17;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it18;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it19;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it20;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it21;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it22;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it23;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it24;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it25;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it26;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it27;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it28;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it29;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it30;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it31;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it32;
reg   [31:0] ap_reg_ppstg_reg_1063_pp0_it33;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it2;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it3;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it4;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it5;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it6;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it7;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it8;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it9;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it10;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it11;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it12;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it13;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it14;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it15;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it16;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it17;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it18;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it19;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it20;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it21;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it22;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it23;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it24;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it25;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it26;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it27;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it28;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it29;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it30;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it31;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it32;
reg   [31:0] ap_reg_ppstg_reg_1063_pp2_it33;
wire   [31:0] grp_fu_950_p2;
reg   [31:0] reg_1073;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_bdd_560;
reg    ap_sig_cseq_ST_pp1_stg1_fsm_18;
reg    ap_sig_bdd_567;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg   [0:0] exitcond2_i_reg_1594;
reg   [0:0] ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1;
reg    ap_sig_cseq_ST_pp3_stg1_fsm_28;
reg    ap_sig_bdd_584;
reg    ap_reg_ppiten_pp3_it1 = 1'b0;
reg    ap_reg_ppiten_pp3_it0 = 1'b0;
reg   [0:0] exitcond_i_reg_1743;
reg   [0:0] ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1;
wire   [31:0] grp_fu_1009_p2;
reg   [31:0] reg_1080;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it15;
wire   [31:0] grp_fu_1013_p2;
reg   [31:0] reg_1085;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it28;
reg   [31:0] ap_reg_ppstg_reg_1085_pp0_it30;
reg   [31:0] ap_reg_ppstg_reg_1085_pp0_it31;
reg   [31:0] ap_reg_ppstg_reg_1085_pp0_it32;
reg   [31:0] ap_reg_ppstg_reg_1085_pp0_it33;
reg   [31:0] ap_reg_ppstg_reg_1085_pp0_it34;
reg   [31:0] ap_reg_ppstg_reg_1085_pp0_it35;
reg   [31:0] ap_reg_ppstg_reg_1085_pp2_it30;
reg   [31:0] ap_reg_ppstg_reg_1085_pp2_it31;
reg   [31:0] ap_reg_ppstg_reg_1085_pp2_it32;
reg   [31:0] ap_reg_ppstg_reg_1085_pp2_it33;
reg   [31:0] ap_reg_ppstg_reg_1085_pp2_it34;
reg   [31:0] ap_reg_ppstg_reg_1085_pp2_it35;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it28;
wire   [31:0] grp_fu_993_p2;
reg   [31:0] reg_1096;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it34;
wire   [31:0] acc_return_q0;
reg   [31:0] reg_1102;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it35;
wire   [31:0] acc_return_q1;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35;
wire   [31:0] acc_weight_return_q0;
reg   [31:0] reg_1109;
reg    ap_sig_cseq_ST_pp1_stg2_fsm_19;
reg    ap_sig_bdd_708;
wire   [31:0] acc_weight_return_q1;
reg    ap_sig_cseq_ST_pp3_stg3_fsm_30;
reg    ap_sig_bdd_721;
wire   [31:0] grp_fu_997_p2;
reg   [31:0] reg_1116;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34;
wire   [31:0] acc_weight_returnSquare_q0;
reg   [31:0] reg_1122;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it37;
wire   [31:0] acc_weight_returnSquare_q1;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37;
reg    ap_sig_cseq_ST_pp3_stg2_fsm_29;
reg    ap_sig_bdd_765;
reg   [31:0] reg_1129;
reg   [31:0] reg_1135;
reg    ap_sig_cseq_ST_pp1_stg3_fsm_20;
reg    ap_sig_bdd_781;
wire   [31:0] acc_weight_returnA_returnB_q0;
reg   [31:0] reg_1141;
reg    ap_sig_bdd_805;
wire   [7:0] i_fu_1158_p2;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_817;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_bdd_826;
wire   [0:0] tmp_69_i_i_fu_1168_p2;
wire   [30:0] i_1_fu_1178_p2;
reg   [30:0] i_1_reg_1439;
wire   [2:0] acc_return_addr_gep_fu_381_p3;
reg   [2:0] acc_return_addr_reg_1444;
wire   [2:0] acc_weight_returnSquare_addr_gep_fu_394_p3;
reg   [2:0] acc_weight_returnSquare_addr_reg_1449;
wire   [2:0] acc_weight_return_addr_gep_fu_407_p3;
reg   [2:0] acc_weight_return_addr_reg_1454;
wire   [2:0] acc_return_addr_1_gep_fu_420_p3;
reg   [2:0] acc_return_addr_1_reg_1459;
wire   [2:0] acc_weight_returnSquare_addr_1_gep_fu_432_p3;
reg   [2:0] acc_weight_returnSquare_addr_1_reg_1464;
wire   [2:0] acc_weight_return_addr_1_gep_fu_444_p3;
reg   [2:0] acc_weight_return_addr_1_reg_1469;
wire   [2:0] acc_return_addr_2_gep_fu_457_p3;
reg   [2:0] acc_return_addr_2_reg_1474;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_854;
wire   [2:0] acc_weight_returnSquare_addr_2_gep_fu_465_p3;
reg   [2:0] acc_weight_returnSquare_addr_2_reg_1479;
wire   [2:0] acc_weight_return_addr_2_gep_fu_473_p3;
reg   [2:0] acc_weight_return_addr_2_reg_1484;
wire   [2:0] acc_return_addr_3_gep_fu_481_p3;
reg   [2:0] acc_return_addr_3_reg_1489;
wire   [2:0] acc_weight_returnSquare_addr_3_gep_fu_489_p3;
reg   [2:0] acc_weight_returnSquare_addr_3_reg_1494;
wire   [2:0] acc_weight_return_addr_3_gep_fu_497_p3;
reg   [2:0] acc_weight_return_addr_3_reg_1499;
wire   [2:0] acc_return_addr_4_gep_fu_505_p3;
reg   [2:0] acc_return_addr_4_reg_1504;
wire   [2:0] acc_weight_returnSquare_addr_4_gep_fu_513_p3;
reg   [2:0] acc_weight_returnSquare_addr_4_reg_1509;
wire   [2:0] acc_weight_return_addr_4_gep_fu_521_p3;
reg   [2:0] acc_weight_return_addr_4_reg_1514;
wire   [2:0] acc_return_addr_5_gep_fu_529_p3;
reg   [2:0] acc_return_addr_5_reg_1519;
wire   [2:0] acc_weight_returnSquare_addr_5_gep_fu_537_p3;
reg   [2:0] acc_weight_returnSquare_addr_5_reg_1524;
wire   [2:0] acc_weight_return_addr_5_gep_fu_545_p3;
reg   [2:0] acc_weight_return_addr_5_reg_1529;
wire   [31:0] tmp_i_fu_1184_p1;
wire   [31:0] tmp_1_i_fu_1188_p2;
reg   [31:0] tmp_1_i_reg_1539;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it38;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it40;
reg   [0:0] ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it41;
wire   [30:0] tmp_fu_1198_p1;
reg   [30:0] tmp_reg_1549;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it1;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it2;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it3;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it4;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it5;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it6;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it7;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it8;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it9;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it10;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it11;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it12;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it13;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it14;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it15;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it16;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it17;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it18;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it19;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it20;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it21;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it22;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it23;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it24;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it25;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it26;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it27;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it28;
reg   [30:0] ap_reg_ppstg_tmp_reg_1549_pp0_it29;
wire   [31:0] tmp_5_i_tmp_4_i_fu_1208_p3;
reg   [31:0] tmp_5_i_tmp_4_i_reg_1554;
wire   [31:0] tmp_14_i_fu_1216_p1;
reg   [31:0] tmp_14_i_reg_1560;
wire   [31:0] i_3_fu_1231_p2;
reg   [31:0] i_3_reg_1571;
reg   [2:0] acc_return_addr_7_reg_1576;
reg   [2:0] ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it36;
reg   [2:0] ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it37;
reg   [2:0] ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it38;
reg   [2:0] ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it39;
reg   [2:0] acc_weight_returnSquare_addr_7_reg_1582;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it36;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it37;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it38;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it39;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it40;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it41;
reg   [2:0] acc_weight_return_addr_7_reg_1588;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it36;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it37;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it38;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it39;
wire   [0:0] exitcond2_i_fu_1254_p2;
reg    ap_sig_cseq_ST_pp1_stg0_fsm_17;
reg    ap_sig_bdd_1022;
wire   [2:0] i_2_fu_1260_p2;
reg   [2:0] i_2_reg_1598;
wire   [63:0] tmp_11_i_fu_1266_p1;
reg   [63:0] tmp_11_i_reg_1603;
wire   [2:0] acc_weight_returnA_returnB_add_gep_fu_614_p3;
reg   [2:0] acc_weight_returnA_returnB_add_reg_1631;
reg    ap_sig_cseq_ST_st69_fsm_22;
reg    ap_sig_bdd_1045;
wire   [2:0] acc_weight_returnA_returnB_add_1_gep_fu_621_p3;
reg   [2:0] acc_weight_returnA_returnB_add_1_reg_1636;
wire   [2:0] acc_weight_returnA_returnB_add_2_gep_fu_628_p3;
reg   [2:0] acc_weight_returnA_returnB_add_2_reg_1641;
wire   [2:0] acc_weight_returnA_returnB_add_3_gep_fu_635_p3;
reg   [2:0] acc_weight_returnA_returnB_add_3_reg_1646;
wire   [2:0] acc_weight_returnA_returnB_add_4_gep_fu_642_p3;
reg   [2:0] acc_weight_returnA_returnB_add_4_reg_1651;
wire   [2:0] acc_weight_returnA_returnB_add_5_gep_fu_649_p3;
reg   [2:0] acc_weight_returnA_returnB_add_5_reg_1656;
wire   [31:0] tmp_28_i_fu_1285_p1;
reg    ap_sig_cseq_ST_st72_fsm_25;
reg    ap_sig_bdd_1064;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it1;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it2;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it3;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it4;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it5;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it6;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it7;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it8;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it9;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it10;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it11;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it12;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it13;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it14;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it16;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it17;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it18;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it19;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it20;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it21;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it22;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it23;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it24;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it25;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it26;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it27;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it29;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it30;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it31;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it33;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it36;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it38;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it40;
reg   [0:0] ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it41;
wire   [30:0] tmp_4_fu_1297_p1;
reg   [30:0] tmp_4_reg_1673;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it1;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it2;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it3;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it4;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it5;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it6;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it7;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it8;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it9;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it10;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it11;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it12;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it13;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it14;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it15;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it16;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it17;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it18;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it19;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it20;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it21;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it22;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it23;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it24;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it25;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it26;
reg   [30:0] ap_reg_ppstg_tmp_4_reg_1673_pp2_it27;
wire   [31:0] tmp_30_i_shift_reg_load_i_fu_1307_p3;
reg   [31:0] tmp_30_i_shift_reg_load_i_reg_1678;
wire   [31:0] tmp_54_i_fu_1315_p1;
reg   [31:0] tmp_54_i_reg_1684;
wire   [31:0] i_5_fu_1330_p2;
reg   [31:0] i_5_reg_1694;
reg   [31:0] lnReturnA_load_reg_1704;
reg   [2:0] acc_return_addr_9_reg_1709;
reg   [2:0] ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it36;
reg   [2:0] ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it37;
reg   [2:0] ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it38;
reg   [2:0] ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it39;
reg   [2:0] acc_weight_returnSquare_addr_9_reg_1715;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it36;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it37;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it38;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it39;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it40;
reg   [2:0] ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it41;
reg   [2:0] acc_weight_return_addr_9_reg_1721;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it36;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it37;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it38;
reg   [2:0] ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it39;
reg   [2:0] acc_weight_returnA_returnB_add_6_reg_1727;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it36;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it37;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it38;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it39;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it40;
reg   [2:0] ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it41;
wire   [31:0] grp_fu_1001_p2;
reg   [31:0] tmp_60_i_reg_1733;
wire   [31:0] grp_fu_1005_p2;
reg   [31:0] tmp_67_i_reg_1738;
wire   [0:0] exitcond_i_fu_1359_p2;
reg    ap_sig_cseq_ST_pp3_stg0_fsm_27;
reg    ap_sig_bdd_1240;
wire   [2:0] i_4_fu_1365_p2;
reg   [2:0] i_4_reg_1747;
wire   [63:0] tmp_i_22_fu_1371_p1;
reg   [63:0] tmp_i_22_reg_1752;
reg    ap_sig_cseq_ST_pp3_stg4_fsm_31;
reg    ap_sig_bdd_1264;
wire   [30:0] column_index_fu_1376_p2;
reg    ap_sig_cseq_ST_st126_fsm_32;
reg    ap_sig_bdd_1275;
reg    ap_sig_bdd_1292;
reg    ap_sig_cseq_ST_pp1_stg4_fsm_21;
reg    ap_sig_bdd_1306;
reg   [2:0] acc_return_address0;
reg    acc_return_ce0;
reg    acc_return_we0;
reg   [31:0] acc_return_d0;
reg   [2:0] acc_return_address1;
reg    acc_return_ce1;
reg    acc_return_we1;
reg   [31:0] acc_return_d1;
reg   [2:0] acc_weight_returnSquare_address0;
reg    acc_weight_returnSquare_ce0;
reg    acc_weight_returnSquare_we0;
reg   [31:0] acc_weight_returnSquare_d0;
reg   [2:0] acc_weight_returnSquare_address1;
reg    acc_weight_returnSquare_ce1;
reg    acc_weight_returnSquare_we1;
reg   [31:0] acc_weight_returnSquare_d1;
reg   [2:0] acc_weight_return_address0;
reg    acc_weight_return_ce0;
reg    acc_weight_return_we0;
reg   [31:0] acc_weight_return_d0;
reg   [2:0] acc_weight_return_address1;
reg    acc_weight_return_ce1;
reg    acc_weight_return_we1;
reg   [31:0] acc_weight_return_d1;
reg   [2:0] acc_weight_returnA_returnB_address0;
reg    acc_weight_returnA_returnB_ce0;
reg    acc_weight_returnA_returnB_we0;
wire   [31:0] acc_weight_returnA_returnB_d0;
reg   [2:0] acc_weight_returnA_returnB_address1;
reg    acc_weight_returnA_returnB_ce1;
reg    acc_weight_returnA_returnB_we1;
reg   [31:0] acc_weight_returnA_returnB_d1;
reg   [31:0] tmp_i_i_reg_735;
reg   [7:0] i_i_i_reg_747;
reg   [30:0] i1_i_i_reg_759;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_1385;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_1393;
wire   [0:0] exitcond_i_i_fu_1147_p2;
reg   [31:0] tmp_4_i_phi_fu_774_p4;
reg   [31:0] tmp_5_i_phi_fu_785_p4;
reg   [31:0] i1_i_phi_fu_795_p4;
reg   [31:0] tmp_1_phi_fu_821_p4;
reg   [31:0] tmp_2_phi_fu_834_p4;
reg   [2:0] i2_i_phi_fu_846_p4;
reg   [30:0] column_index_i_reg_853;
reg   [31:0] tmp_30_i_phi_fu_868_p4;
reg   [31:0] i4_i_phi_fu_878_p4;
reg   [31:0] tmp_7_phi_fu_904_p4;
reg   [31:0] tmp_5_phi_fu_917_p4;
reg   [31:0] tmp_3_phi_fu_930_p4;
reg   [2:0] i8_i_phi_fu_942_p4;
wire   [63:0] tmp_70_i_i_fu_1153_p1;
wire   [63:0] tmp_71_i_i_fu_1173_p1;
wire   [63:0] tmp_16_i_fu_1220_p1;
wire   [63:0] tmp_25_i_fu_1242_p1;
wire   [63:0] tmp_17_i_fu_1247_p1;
wire   [63:0] tmp_56_i_fu_1319_p1;
wire   [63:0] tmp_65_i_fu_1346_p1;
wire   [63:0] tmp_57_i_fu_1351_p1;
reg   [31:0] shift_reg_load1_i_fu_224;
reg    ap_sig_cseq_ST_st70_fsm_23;
reg    ap_sig_bdd_1511;
wire   [0:0] tmp_26_i_fu_1280_p2;
reg    ap_sig_cseq_ST_st71_fsm_24;
reg    ap_sig_bdd_1524;
wire   [31:0] grp_fu_962_p2;
wire   [31:0] grp_fu_956_p2;
wire   [31:0] grp_fu_977_p2;
reg   [31:0] grp_fu_950_p0;
reg   [31:0] grp_fu_950_p1;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_1635;
reg   [31:0] grp_fu_956_p0;
reg   [31:0] grp_fu_956_p1;
reg   [31:0] grp_fu_962_p0;
reg   [31:0] grp_fu_962_p1;
wire   [31:0] grp_fu_977_p0;
wire   [31:0] grp_fu_977_p1;
reg   [31:0] grp_fu_987_p0;
reg   [31:0] grp_fu_987_p1;
reg   [31:0] grp_fu_993_p0;
reg   [31:0] grp_fu_993_p1;
reg   [31:0] grp_fu_997_p0;
reg   [31:0] grp_fu_997_p1;
wire   [31:0] grp_fu_1001_p0;
wire   [31:0] grp_fu_1001_p1;
wire   [31:0] grp_fu_1005_p0;
wire   [31:0] grp_fu_1005_p1;
reg   [31:0] grp_fu_1009_p0;
reg   [31:0] grp_fu_1009_p1;
wire   [31:0] grp_fu_1013_p1;
wire   [31:0] i1_i_cast_i_fu_1164_p1;
wire   [0:0] tmp_7_i_fu_1202_p2;
wire   [31:0] grp_fu_1225_p0;
wire   [3:0] grp_fu_1225_p1;
wire   [30:0] tmp_24_i_fu_1237_p2;
wire   [31:0] grp_fu_1225_p2;
wire   [31:0] column_index_cast_i_fu_1276_p1;
wire   [0:0] tmp_32_i_fu_1301_p2;
wire   [31:0] grp_fu_1324_p0;
wire   [3:0] grp_fu_1324_p1;
wire   [30:0] tmp_64_i_fu_1341_p2;
wire   [31:0] grp_fu_1324_p2;
reg    grp_fu_950_ce;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_1770;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_bdd_1778;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_bdd_1786;
reg    grp_fu_956_ce;
reg    grp_fu_962_ce;
reg    grp_fu_977_ce;
reg    grp_fu_987_ce;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_1854;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_1862;
reg    grp_fu_993_ce;
reg    grp_fu_997_ce;
reg    grp_fu_1001_ce;
reg    grp_fu_1005_ce;
reg    grp_fu_1009_ce;
wire   [31:0] grp_fu_1013_p0;
reg    grp_fu_1013_ce;
reg    grp_fu_1225_ce;
reg    grp_fu_1324_ce;
reg   [32:0] ap_NS_fsm;


correlation_accel_v3_frontEnd_weight_rom #(
    .DataWidth( 32 ),
    .AddressRange( 252 ),
    .AddressWidth( 8 ))
weight_rom_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( weight_rom_address0 ),
    .ce0( weight_rom_ce0 ),
    .we0( weight_rom_we0 ),
    .d0( weight_rom_d0 ),
    .q0( weight_rom_q0 ),
    .address1( weight_rom_address1 ),
    .ce1( weight_rom_ce1 ),
    .we1( weight_rom_we1 ),
    .d1( weight_rom_d1 ),
    .q1( weight_rom_q1 )
);

correlation_accel_v3_frontEnd_lnReturnA #(
    .DataWidth( 32 ),
    .AddressRange( 252 ),
    .AddressWidth( 8 ))
lnReturnA_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( lnReturnA_address0 ),
    .ce0( lnReturnA_ce0 ),
    .we0( lnReturnA_we0 ),
    .d0( lnReturnA_d0 ),
    .q0( lnReturnA_q0 )
);

correlation_accel_v3_frontEnd_acc_return #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_return_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_return_address0 ),
    .ce0( acc_return_ce0 ),
    .we0( acc_return_we0 ),
    .d0( acc_return_d0 ),
    .q0( acc_return_q0 ),
    .address1( acc_return_address1 ),
    .ce1( acc_return_ce1 ),
    .we1( acc_return_we1 ),
    .d1( acc_return_d1 ),
    .q1( acc_return_q1 )
);

correlation_accel_v3_frontEnd_acc_return #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_weight_returnSquare_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_weight_returnSquare_address0 ),
    .ce0( acc_weight_returnSquare_ce0 ),
    .we0( acc_weight_returnSquare_we0 ),
    .d0( acc_weight_returnSquare_d0 ),
    .q0( acc_weight_returnSquare_q0 ),
    .address1( acc_weight_returnSquare_address1 ),
    .ce1( acc_weight_returnSquare_ce1 ),
    .we1( acc_weight_returnSquare_we1 ),
    .d1( acc_weight_returnSquare_d1 ),
    .q1( acc_weight_returnSquare_q1 )
);

correlation_accel_v3_frontEnd_acc_return #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_weight_return_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_weight_return_address0 ),
    .ce0( acc_weight_return_ce0 ),
    .we0( acc_weight_return_we0 ),
    .d0( acc_weight_return_d0 ),
    .q0( acc_weight_return_q0 ),
    .address1( acc_weight_return_address1 ),
    .ce1( acc_weight_return_ce1 ),
    .we1( acc_weight_return_we1 ),
    .d1( acc_weight_return_d1 ),
    .q1( acc_weight_return_q1 )
);

correlation_accel_v3_frontEnd_acc_weight_returnA_returnB #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
acc_weight_returnA_returnB_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( acc_weight_returnA_returnB_address0 ),
    .ce0( acc_weight_returnA_returnB_ce0 ),
    .we0( acc_weight_returnA_returnB_we0 ),
    .d0( acc_weight_returnA_returnB_d0 ),
    .q0( acc_weight_returnA_returnB_q0 ),
    .address1( acc_weight_returnA_returnB_address1 ),
    .ce1( acc_weight_returnA_returnB_ce1 ),
    .we1( acc_weight_returnA_returnB_we1 ),
    .d1( acc_weight_returnA_returnB_d1 )
);

correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_950_p0 ),
    .din1( grp_fu_950_p1 ),
    .ce( grp_fu_950_ce ),
    .dout( grp_fu_950_p2 )
);

correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_956_p0 ),
    .din1( grp_fu_956_p1 ),
    .ce( grp_fu_956_ce ),
    .dout( grp_fu_956_p2 )
);

correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_962_p0 ),
    .din1( grp_fu_962_p1 ),
    .ce( grp_fu_962_ce ),
    .dout( grp_fu_962_p2 )
);

correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fadd_32ns_32ns_32_5_full_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_977_p0 ),
    .din1( grp_fu_977_p1 ),
    .ce( grp_fu_977_ce ),
    .dout( grp_fu_977_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_987_p0 ),
    .din1( grp_fu_987_p1 ),
    .ce( grp_fu_987_ce ),
    .dout( grp_fu_987_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_993_p0 ),
    .din1( grp_fu_993_p1 ),
    .ce( grp_fu_993_ce ),
    .dout( grp_fu_993_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_997_p0 ),
    .din1( grp_fu_997_p1 ),
    .ce( grp_fu_997_ce ),
    .dout( grp_fu_997_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1001_p0 ),
    .din1( grp_fu_1001_p1 ),
    .ce( grp_fu_1001_ce ),
    .dout( grp_fu_1001_p2 )
);

correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fmul_32ns_32ns_32_4_max_dsp_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1005_p0 ),
    .din1( grp_fu_1005_p1 ),
    .ce( grp_fu_1005_ce ),
    .dout( grp_fu_1005_p2 )
);

correlation_accel_v3_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_fdiv_32ns_32ns_32_16_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1009_p0 ),
    .din1( grp_fu_1009_p1 ),
    .ce( grp_fu_1009_ce ),
    .dout( grp_fu_1009_p2 )
);

correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_flog_32ns_32ns_32_13_full_dsp_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1013_p0 ),
    .din1( grp_fu_1013_p1 ),
    .ce( grp_fu_1013_ce ),
    .dout( grp_fu_1013_p2 )
);

correlation_accel_v3_urem_32ns_4ns_32_36 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_urem_32ns_4ns_32_36_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1225_p0 ),
    .din1( grp_fu_1225_p1 ),
    .ce( grp_fu_1225_ce ),
    .dout( grp_fu_1225_p2 )
);

correlation_accel_v3_urem_32ns_4ns_32_36 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
correlation_accel_v3_urem_32ns_4ns_32_36_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1324_p0 ),
    .din1( grp_fu_1324_p1 ),
    .ce( grp_fu_1324_ce ),
    .dout( grp_fu_1324_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) & (ap_const_lv1_0 == tmp_26_i_fu_1280_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(tmp_6_i_fu_1193_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (tmp_6_i_fu_1193_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(tmp_6_i_fu_1193_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

/// ap_reg_ppiten_pp0_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

/// ap_reg_ppiten_pp0_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

/// ap_reg_ppiten_pp0_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

/// ap_reg_ppiten_pp0_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

/// ap_reg_ppiten_pp0_it36 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

/// ap_reg_ppiten_pp0_it37 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

/// ap_reg_ppiten_pp0_it38 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

/// ap_reg_ppiten_pp0_it39 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it40 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

/// ap_reg_ppiten_pp0_it41 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

/// ap_reg_ppiten_pp0_it42 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_17) & ~(ap_const_lv1_0 == exitcond2_i_fu_1254_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(tmp_6_i_fu_1193_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == exitcond2_i_reg_1594) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_21))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(tmp_6_i_fu_1193_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_21) & ~(ap_const_lv1_0 == exitcond2_i_reg_1594)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == tmp_31_i_fu_1289_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if ((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp2_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_lv1_0 == tmp_31_i_fu_1289_p2) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if (((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == tmp_31_i_fu_1289_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it10 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it10 <= ap_reg_ppiten_pp2_it9;
        end
    end
end

/// ap_reg_ppiten_pp2_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it11 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it11 <= ap_reg_ppiten_pp2_it10;
        end
    end
end

/// ap_reg_ppiten_pp2_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it12 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it12 <= ap_reg_ppiten_pp2_it11;
        end
    end
end

/// ap_reg_ppiten_pp2_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it13 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it13 <= ap_reg_ppiten_pp2_it12;
        end
    end
end

/// ap_reg_ppiten_pp2_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it14 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it14 <= ap_reg_ppiten_pp2_it13;
        end
    end
end

/// ap_reg_ppiten_pp2_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it15 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it15 <= ap_reg_ppiten_pp2_it14;
        end
    end
end

/// ap_reg_ppiten_pp2_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it16 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it16 <= ap_reg_ppiten_pp2_it15;
        end
    end
end

/// ap_reg_ppiten_pp2_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it17 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it17 <= ap_reg_ppiten_pp2_it16;
        end
    end
end

/// ap_reg_ppiten_pp2_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it18 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it18 <= ap_reg_ppiten_pp2_it17;
        end
    end
end

/// ap_reg_ppiten_pp2_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it19 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it19 <= ap_reg_ppiten_pp2_it18;
        end
    end
end

/// ap_reg_ppiten_pp2_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it2 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it2 <= ap_reg_ppiten_pp2_it1;
        end
    end
end

/// ap_reg_ppiten_pp2_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it20 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it20 <= ap_reg_ppiten_pp2_it19;
        end
    end
end

/// ap_reg_ppiten_pp2_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it21 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it21 <= ap_reg_ppiten_pp2_it20;
        end
    end
end

/// ap_reg_ppiten_pp2_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it22 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it22 <= ap_reg_ppiten_pp2_it21;
        end
    end
end

/// ap_reg_ppiten_pp2_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it23 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it23 <= ap_reg_ppiten_pp2_it22;
        end
    end
end

/// ap_reg_ppiten_pp2_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it24 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it24 <= ap_reg_ppiten_pp2_it23;
        end
    end
end

/// ap_reg_ppiten_pp2_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it25 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it25 <= ap_reg_ppiten_pp2_it24;
        end
    end
end

/// ap_reg_ppiten_pp2_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it26 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it26 <= ap_reg_ppiten_pp2_it25;
        end
    end
end

/// ap_reg_ppiten_pp2_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it27 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it27 <= ap_reg_ppiten_pp2_it26;
        end
    end
end

/// ap_reg_ppiten_pp2_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it28 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it28 <= ap_reg_ppiten_pp2_it27;
        end
    end
end

/// ap_reg_ppiten_pp2_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it29 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it29 <= ap_reg_ppiten_pp2_it28;
        end
    end
end

/// ap_reg_ppiten_pp2_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it3 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it3 <= ap_reg_ppiten_pp2_it2;
        end
    end
end

/// ap_reg_ppiten_pp2_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it30 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it30 <= ap_reg_ppiten_pp2_it29;
        end
    end
end

/// ap_reg_ppiten_pp2_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it31 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it31 <= ap_reg_ppiten_pp2_it30;
        end
    end
end

/// ap_reg_ppiten_pp2_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it32 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it32 <= ap_reg_ppiten_pp2_it31;
        end
    end
end

/// ap_reg_ppiten_pp2_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it33 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it33 <= ap_reg_ppiten_pp2_it32;
        end
    end
end

/// ap_reg_ppiten_pp2_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it34 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it34 <= ap_reg_ppiten_pp2_it33;
        end
    end
end

/// ap_reg_ppiten_pp2_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it35 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it35 <= ap_reg_ppiten_pp2_it34;
        end
    end
end

/// ap_reg_ppiten_pp2_it36 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it36 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it36 <= ap_reg_ppiten_pp2_it35;
        end
    end
end

/// ap_reg_ppiten_pp2_it37 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it37 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it37 <= ap_reg_ppiten_pp2_it36;
        end
    end
end

/// ap_reg_ppiten_pp2_it38 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it38 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it38 <= ap_reg_ppiten_pp2_it37;
        end
    end
end

/// ap_reg_ppiten_pp2_it39 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it39 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it39 <= ap_reg_ppiten_pp2_it38;
        end
    end
end

/// ap_reg_ppiten_pp2_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it4 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it4 <= ap_reg_ppiten_pp2_it3;
        end
    end
end

/// ap_reg_ppiten_pp2_it40 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it40 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it40 <= ap_reg_ppiten_pp2_it39;
        end
    end
end

/// ap_reg_ppiten_pp2_it41 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it41 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it41 <= ap_reg_ppiten_pp2_it40;
        end
    end
end

/// ap_reg_ppiten_pp2_it42 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it42 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it42 <= ap_reg_ppiten_pp2_it41;
        end else if ((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25))) begin
            ap_reg_ppiten_pp2_it42 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it5 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it5 <= ap_reg_ppiten_pp2_it4;
        end
    end
end

/// ap_reg_ppiten_pp2_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it6 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it6 <= ap_reg_ppiten_pp2_it5;
        end
    end
end

/// ap_reg_ppiten_pp2_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it7 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it7 <= ap_reg_ppiten_pp2_it6;
        end
    end
end

/// ap_reg_ppiten_pp2_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it8 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it8 <= ap_reg_ppiten_pp2_it7;
        end
    end
end

/// ap_reg_ppiten_pp2_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it9 <= ap_const_logic_0;
    end else begin
        if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
            ap_reg_ppiten_pp2_it9 <= ap_reg_ppiten_pp2_it8;
        end
    end
end

/// ap_reg_ppiten_pp3_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_27) & ~(ap_const_lv1_0 == exitcond_i_fu_1359_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == tmp_31_i_fu_1289_p2))) begin
            ap_reg_ppiten_pp3_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp3_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp3_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == exitcond_i_reg_1743) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_31))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == tmp_31_i_fu_1289_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_31) & ~(ap_const_lv1_0 == exitcond_i_reg_1743)))) begin
            ap_reg_ppiten_pp3_it1 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_22)) begin
        column_index_i_reg_853 <= ap_const_lv31_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st126_fsm_32) & ~ap_sig_bdd_1292)) begin
        column_index_i_reg_853 <= column_index_fu_1376_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond_i_i_fu_1147_p2))) begin
        i1_i_i_reg_759 <= ap_const_lv31_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        i1_i_i_reg_759 <= i_1_reg_1439;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == tmp_6_i_reg_1545))) begin
        i1_i_reg_791 <= i_3_reg_1571;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0))) begin
        i1_i_reg_791 <= ap_const_lv32_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(tmp_6_i_fu_1193_p2 == ap_const_lv1_0))) begin
        i2_i_reg_842 <= ap_const_lv3_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond2_i_reg_1594) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_17))) begin
        i2_i_reg_842 <= i_2_reg_1598;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == tmp_31_i_reg_1669))) begin
        i4_i_reg_874 <= i_5_reg_1694;
    end else if ((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25))) begin
        i4_i_reg_874 <= ap_const_lv32_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == tmp_31_i_fu_1289_p2))) begin
        i8_i_reg_938 <= ap_const_lv3_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_i_reg_1743) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_27))) begin
        i8_i_reg_938 <= i_4_reg_1747;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        i_i_i_reg_747 <= i_fu_1158_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_805)) begin
        i_i_i_reg_747 <= ap_const_lv8_2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0))) begin
        reg_1056 <= weight_rom_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        reg_1056 <= weight_rom_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == tmp_6_i_reg_1545))) begin
        reg_1063 <= weight_rom_q1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st8_fsm_7) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == tmp_31_i_reg_1669)))) begin
        reg_1063 <= weight_rom_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg1_fsm_28) & (ap_const_lv1_0 == exitcond_i_reg_1743)))) begin
        reg_1102 <= acc_return_q1;
    end else if (((~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it35)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_18) & (ap_const_lv1_0 == exitcond2_i_reg_1594)))) begin
        reg_1102 <= acc_return_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35)) | ((ap_const_lv1_0 == exitcond_i_reg_1743) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_30)))) begin
        reg_1109 <= acc_weight_return_q1;
    end else if (((~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it35)) | ((ap_const_lv1_0 == exitcond2_i_reg_1594) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_19)))) begin
        reg_1109 <= acc_weight_return_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37)) | ((ap_const_lv1_0 == exitcond_i_reg_1743) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_29)))) begin
        reg_1122 <= acc_weight_returnSquare_q1;
    end else if ((((ap_const_lv1_0 == exitcond2_i_reg_1594) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_19)) | (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it37)))) begin
        reg_1122 <= acc_weight_returnSquare_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_lv1_0 == tmp_31_i_fu_1289_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)))) begin
        shift_reg_load1_i_fu_224 <= tmp_54_i_fu_1315_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_22)) begin
        shift_reg_load1_i_fu_224 <= tmp_4_i_reg_770;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(tmp_6_i_fu_1193_p2 == ap_const_lv1_0))) begin
        tmp_1_reg_816 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_20))) begin
        tmp_1_reg_816 <= reg_1129;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(tmp_6_i_fu_1193_p2 == ap_const_lv1_0))) begin
        tmp_2_reg_829 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_19))) begin
        tmp_2_reg_829 <= reg_1073;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == tmp_31_i_reg_1669))) begin
        tmp_30_i_reg_865 <= tmp_30_i_shift_reg_load_i_reg_1678;
    end else if ((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25))) begin
        tmp_30_i_reg_865 <= tmp_28_i_fu_1285_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == tmp_31_i_fu_1289_p2))) begin
        tmp_3_reg_925 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_29))) begin
        tmp_3_reg_925 <= reg_1073;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == tmp_6_i_reg_1545))) begin
        tmp_5_i_reg_782 <= tmp_5_i_tmp_4_i_reg_1554;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0))) begin
        tmp_5_i_reg_782 <= tmp_i_fu_1184_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == tmp_31_i_fu_1289_p2))) begin
        tmp_5_reg_912 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_30))) begin
        tmp_5_reg_912 <= reg_1129;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == tmp_31_i_fu_1289_p2))) begin
        tmp_7_reg_899 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_31))) begin
        tmp_7_reg_899 <= reg_1135;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == tmp_31_i_fu_1289_p2))) begin
        tmp_8_reg_886 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_31))) begin
        tmp_8_reg_886 <= grp_fu_950_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(tmp_6_i_fu_1193_p2 == ap_const_lv1_0))) begin
        tmp_9_reg_803 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_20))) begin
        tmp_9_reg_803 <= grp_fu_950_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        tmp_i_i_reg_735 <= reg_1048;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_805)) begin
        tmp_i_i_reg_735 <= ap_const_lv32_3F800000;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it34))) begin
        acc_return_addr_7_reg_1576 <= tmp_17_i_fu_1247_p1;
        acc_weight_returnSquare_addr_7_reg_1582 <= tmp_17_i_fu_1247_p1;
        acc_weight_return_addr_7_reg_1588 <= tmp_17_i_fu_1247_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34))) begin
        acc_return_addr_9_reg_1709 <= tmp_57_i_fu_1351_p1;
        acc_weight_returnA_returnB_add_6_reg_1727 <= tmp_57_i_fu_1351_p1;
        acc_weight_returnSquare_addr_9_reg_1715 <= tmp_57_i_fu_1351_p1;
        acc_weight_return_addr_9_reg_1721 <= tmp_57_i_fu_1351_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it36 <= acc_return_addr_7_reg_1576;
        ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it37 <= ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it36;
        ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it38 <= ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it37;
        ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it39 <= ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it38;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it36 <= acc_weight_returnSquare_addr_7_reg_1582;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it37 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it36;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it38 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it37;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it39 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it38;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it40 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it39;
        ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it41 <= ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it40;
        ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it36 <= acc_weight_return_addr_7_reg_1588;
        ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it37 <= ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it36;
        ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it38 <= ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it37;
        ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it39 <= ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it38;
        ap_reg_ppstg_reg_1063_pp0_it10 <= ap_reg_ppstg_reg_1063_pp0_it9;
        ap_reg_ppstg_reg_1063_pp0_it11 <= ap_reg_ppstg_reg_1063_pp0_it10;
        ap_reg_ppstg_reg_1063_pp0_it12 <= ap_reg_ppstg_reg_1063_pp0_it11;
        ap_reg_ppstg_reg_1063_pp0_it13 <= ap_reg_ppstg_reg_1063_pp0_it12;
        ap_reg_ppstg_reg_1063_pp0_it14 <= ap_reg_ppstg_reg_1063_pp0_it13;
        ap_reg_ppstg_reg_1063_pp0_it15 <= ap_reg_ppstg_reg_1063_pp0_it14;
        ap_reg_ppstg_reg_1063_pp0_it16 <= ap_reg_ppstg_reg_1063_pp0_it15;
        ap_reg_ppstg_reg_1063_pp0_it17 <= ap_reg_ppstg_reg_1063_pp0_it16;
        ap_reg_ppstg_reg_1063_pp0_it18 <= ap_reg_ppstg_reg_1063_pp0_it17;
        ap_reg_ppstg_reg_1063_pp0_it19 <= ap_reg_ppstg_reg_1063_pp0_it18;
        ap_reg_ppstg_reg_1063_pp0_it2 <= reg_1063;
        ap_reg_ppstg_reg_1063_pp0_it20 <= ap_reg_ppstg_reg_1063_pp0_it19;
        ap_reg_ppstg_reg_1063_pp0_it21 <= ap_reg_ppstg_reg_1063_pp0_it20;
        ap_reg_ppstg_reg_1063_pp0_it22 <= ap_reg_ppstg_reg_1063_pp0_it21;
        ap_reg_ppstg_reg_1063_pp0_it23 <= ap_reg_ppstg_reg_1063_pp0_it22;
        ap_reg_ppstg_reg_1063_pp0_it24 <= ap_reg_ppstg_reg_1063_pp0_it23;
        ap_reg_ppstg_reg_1063_pp0_it25 <= ap_reg_ppstg_reg_1063_pp0_it24;
        ap_reg_ppstg_reg_1063_pp0_it26 <= ap_reg_ppstg_reg_1063_pp0_it25;
        ap_reg_ppstg_reg_1063_pp0_it27 <= ap_reg_ppstg_reg_1063_pp0_it26;
        ap_reg_ppstg_reg_1063_pp0_it28 <= ap_reg_ppstg_reg_1063_pp0_it27;
        ap_reg_ppstg_reg_1063_pp0_it29 <= ap_reg_ppstg_reg_1063_pp0_it28;
        ap_reg_ppstg_reg_1063_pp0_it3 <= ap_reg_ppstg_reg_1063_pp0_it2;
        ap_reg_ppstg_reg_1063_pp0_it30 <= ap_reg_ppstg_reg_1063_pp0_it29;
        ap_reg_ppstg_reg_1063_pp0_it31 <= ap_reg_ppstg_reg_1063_pp0_it30;
        ap_reg_ppstg_reg_1063_pp0_it32 <= ap_reg_ppstg_reg_1063_pp0_it31;
        ap_reg_ppstg_reg_1063_pp0_it33 <= ap_reg_ppstg_reg_1063_pp0_it32;
        ap_reg_ppstg_reg_1063_pp0_it4 <= ap_reg_ppstg_reg_1063_pp0_it3;
        ap_reg_ppstg_reg_1063_pp0_it5 <= ap_reg_ppstg_reg_1063_pp0_it4;
        ap_reg_ppstg_reg_1063_pp0_it6 <= ap_reg_ppstg_reg_1063_pp0_it5;
        ap_reg_ppstg_reg_1063_pp0_it7 <= ap_reg_ppstg_reg_1063_pp0_it6;
        ap_reg_ppstg_reg_1063_pp0_it8 <= ap_reg_ppstg_reg_1063_pp0_it7;
        ap_reg_ppstg_reg_1063_pp0_it9 <= ap_reg_ppstg_reg_1063_pp0_it8;
        ap_reg_ppstg_reg_1085_pp0_it30 <= reg_1085;
        ap_reg_ppstg_reg_1085_pp0_it31 <= ap_reg_ppstg_reg_1085_pp0_it30;
        ap_reg_ppstg_reg_1085_pp0_it32 <= ap_reg_ppstg_reg_1085_pp0_it31;
        ap_reg_ppstg_reg_1085_pp0_it33 <= ap_reg_ppstg_reg_1085_pp0_it32;
        ap_reg_ppstg_reg_1085_pp0_it34 <= ap_reg_ppstg_reg_1085_pp0_it33;
        ap_reg_ppstg_reg_1085_pp0_it35 <= ap_reg_ppstg_reg_1085_pp0_it34;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it10 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it9;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it11 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it10;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it12 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it11;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it13 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it12;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it14 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it13;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it15 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it14;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it16 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it15;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it17 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it16;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it18 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it17;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it19 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it18;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it2 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it1;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it20 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it19;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it21 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it20;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it22 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it21;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it23 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it22;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it24 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it23;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it25 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it24;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it26 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it25;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it27 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it26;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it28 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it27;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it29 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it28;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it3 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it2;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it30 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it29;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it31 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it30;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it32 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it31;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it33 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it32;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it34 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it33;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it35 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it34;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it36 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it35;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it37 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it36;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it38 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it37;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it38;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it4 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it3;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it40 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it41 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it40;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it5 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it4;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it6 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it5;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it7 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it6;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it8 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it7;
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it9 <= ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it8;
        ap_reg_ppstg_tmp_reg_1549_pp0_it10 <= ap_reg_ppstg_tmp_reg_1549_pp0_it9;
        ap_reg_ppstg_tmp_reg_1549_pp0_it11 <= ap_reg_ppstg_tmp_reg_1549_pp0_it10;
        ap_reg_ppstg_tmp_reg_1549_pp0_it12 <= ap_reg_ppstg_tmp_reg_1549_pp0_it11;
        ap_reg_ppstg_tmp_reg_1549_pp0_it13 <= ap_reg_ppstg_tmp_reg_1549_pp0_it12;
        ap_reg_ppstg_tmp_reg_1549_pp0_it14 <= ap_reg_ppstg_tmp_reg_1549_pp0_it13;
        ap_reg_ppstg_tmp_reg_1549_pp0_it15 <= ap_reg_ppstg_tmp_reg_1549_pp0_it14;
        ap_reg_ppstg_tmp_reg_1549_pp0_it16 <= ap_reg_ppstg_tmp_reg_1549_pp0_it15;
        ap_reg_ppstg_tmp_reg_1549_pp0_it17 <= ap_reg_ppstg_tmp_reg_1549_pp0_it16;
        ap_reg_ppstg_tmp_reg_1549_pp0_it18 <= ap_reg_ppstg_tmp_reg_1549_pp0_it17;
        ap_reg_ppstg_tmp_reg_1549_pp0_it19 <= ap_reg_ppstg_tmp_reg_1549_pp0_it18;
        ap_reg_ppstg_tmp_reg_1549_pp0_it2 <= ap_reg_ppstg_tmp_reg_1549_pp0_it1;
        ap_reg_ppstg_tmp_reg_1549_pp0_it20 <= ap_reg_ppstg_tmp_reg_1549_pp0_it19;
        ap_reg_ppstg_tmp_reg_1549_pp0_it21 <= ap_reg_ppstg_tmp_reg_1549_pp0_it20;
        ap_reg_ppstg_tmp_reg_1549_pp0_it22 <= ap_reg_ppstg_tmp_reg_1549_pp0_it21;
        ap_reg_ppstg_tmp_reg_1549_pp0_it23 <= ap_reg_ppstg_tmp_reg_1549_pp0_it22;
        ap_reg_ppstg_tmp_reg_1549_pp0_it24 <= ap_reg_ppstg_tmp_reg_1549_pp0_it23;
        ap_reg_ppstg_tmp_reg_1549_pp0_it25 <= ap_reg_ppstg_tmp_reg_1549_pp0_it24;
        ap_reg_ppstg_tmp_reg_1549_pp0_it26 <= ap_reg_ppstg_tmp_reg_1549_pp0_it25;
        ap_reg_ppstg_tmp_reg_1549_pp0_it27 <= ap_reg_ppstg_tmp_reg_1549_pp0_it26;
        ap_reg_ppstg_tmp_reg_1549_pp0_it28 <= ap_reg_ppstg_tmp_reg_1549_pp0_it27;
        ap_reg_ppstg_tmp_reg_1549_pp0_it29 <= ap_reg_ppstg_tmp_reg_1549_pp0_it28;
        ap_reg_ppstg_tmp_reg_1549_pp0_it3 <= ap_reg_ppstg_tmp_reg_1549_pp0_it2;
        ap_reg_ppstg_tmp_reg_1549_pp0_it4 <= ap_reg_ppstg_tmp_reg_1549_pp0_it3;
        ap_reg_ppstg_tmp_reg_1549_pp0_it5 <= ap_reg_ppstg_tmp_reg_1549_pp0_it4;
        ap_reg_ppstg_tmp_reg_1549_pp0_it6 <= ap_reg_ppstg_tmp_reg_1549_pp0_it5;
        ap_reg_ppstg_tmp_reg_1549_pp0_it7 <= ap_reg_ppstg_tmp_reg_1549_pp0_it6;
        ap_reg_ppstg_tmp_reg_1549_pp0_it8 <= ap_reg_ppstg_tmp_reg_1549_pp0_it7;
        ap_reg_ppstg_tmp_reg_1549_pp0_it9 <= ap_reg_ppstg_tmp_reg_1549_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it36 <= acc_return_addr_9_reg_1709;
        ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it37 <= ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it36;
        ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it38 <= ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it37;
        ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it39 <= ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it38;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it36 <= acc_weight_returnA_returnB_add_6_reg_1727;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it37 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it36;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it38 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it37;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it39 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it38;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it40 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it39;
        ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it41 <= ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it40;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it36 <= acc_weight_returnSquare_addr_9_reg_1715;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it37 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it36;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it38 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it37;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it39 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it38;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it40 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it39;
        ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it41 <= ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it40;
        ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it36 <= acc_weight_return_addr_9_reg_1721;
        ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it37 <= ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it36;
        ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it38 <= ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it37;
        ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it39 <= ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it38;
        ap_reg_ppstg_reg_1063_pp2_it10 <= ap_reg_ppstg_reg_1063_pp2_it9;
        ap_reg_ppstg_reg_1063_pp2_it11 <= ap_reg_ppstg_reg_1063_pp2_it10;
        ap_reg_ppstg_reg_1063_pp2_it12 <= ap_reg_ppstg_reg_1063_pp2_it11;
        ap_reg_ppstg_reg_1063_pp2_it13 <= ap_reg_ppstg_reg_1063_pp2_it12;
        ap_reg_ppstg_reg_1063_pp2_it14 <= ap_reg_ppstg_reg_1063_pp2_it13;
        ap_reg_ppstg_reg_1063_pp2_it15 <= ap_reg_ppstg_reg_1063_pp2_it14;
        ap_reg_ppstg_reg_1063_pp2_it16 <= ap_reg_ppstg_reg_1063_pp2_it15;
        ap_reg_ppstg_reg_1063_pp2_it17 <= ap_reg_ppstg_reg_1063_pp2_it16;
        ap_reg_ppstg_reg_1063_pp2_it18 <= ap_reg_ppstg_reg_1063_pp2_it17;
        ap_reg_ppstg_reg_1063_pp2_it19 <= ap_reg_ppstg_reg_1063_pp2_it18;
        ap_reg_ppstg_reg_1063_pp2_it2 <= reg_1063;
        ap_reg_ppstg_reg_1063_pp2_it20 <= ap_reg_ppstg_reg_1063_pp2_it19;
        ap_reg_ppstg_reg_1063_pp2_it21 <= ap_reg_ppstg_reg_1063_pp2_it20;
        ap_reg_ppstg_reg_1063_pp2_it22 <= ap_reg_ppstg_reg_1063_pp2_it21;
        ap_reg_ppstg_reg_1063_pp2_it23 <= ap_reg_ppstg_reg_1063_pp2_it22;
        ap_reg_ppstg_reg_1063_pp2_it24 <= ap_reg_ppstg_reg_1063_pp2_it23;
        ap_reg_ppstg_reg_1063_pp2_it25 <= ap_reg_ppstg_reg_1063_pp2_it24;
        ap_reg_ppstg_reg_1063_pp2_it26 <= ap_reg_ppstg_reg_1063_pp2_it25;
        ap_reg_ppstg_reg_1063_pp2_it27 <= ap_reg_ppstg_reg_1063_pp2_it26;
        ap_reg_ppstg_reg_1063_pp2_it28 <= ap_reg_ppstg_reg_1063_pp2_it27;
        ap_reg_ppstg_reg_1063_pp2_it29 <= ap_reg_ppstg_reg_1063_pp2_it28;
        ap_reg_ppstg_reg_1063_pp2_it3 <= ap_reg_ppstg_reg_1063_pp2_it2;
        ap_reg_ppstg_reg_1063_pp2_it30 <= ap_reg_ppstg_reg_1063_pp2_it29;
        ap_reg_ppstg_reg_1063_pp2_it31 <= ap_reg_ppstg_reg_1063_pp2_it30;
        ap_reg_ppstg_reg_1063_pp2_it32 <= ap_reg_ppstg_reg_1063_pp2_it31;
        ap_reg_ppstg_reg_1063_pp2_it33 <= ap_reg_ppstg_reg_1063_pp2_it32;
        ap_reg_ppstg_reg_1063_pp2_it4 <= ap_reg_ppstg_reg_1063_pp2_it3;
        ap_reg_ppstg_reg_1063_pp2_it5 <= ap_reg_ppstg_reg_1063_pp2_it4;
        ap_reg_ppstg_reg_1063_pp2_it6 <= ap_reg_ppstg_reg_1063_pp2_it5;
        ap_reg_ppstg_reg_1063_pp2_it7 <= ap_reg_ppstg_reg_1063_pp2_it6;
        ap_reg_ppstg_reg_1063_pp2_it8 <= ap_reg_ppstg_reg_1063_pp2_it7;
        ap_reg_ppstg_reg_1063_pp2_it9 <= ap_reg_ppstg_reg_1063_pp2_it8;
        ap_reg_ppstg_reg_1085_pp2_it30 <= reg_1085;
        ap_reg_ppstg_reg_1085_pp2_it31 <= ap_reg_ppstg_reg_1085_pp2_it30;
        ap_reg_ppstg_reg_1085_pp2_it32 <= ap_reg_ppstg_reg_1085_pp2_it31;
        ap_reg_ppstg_reg_1085_pp2_it33 <= ap_reg_ppstg_reg_1085_pp2_it32;
        ap_reg_ppstg_reg_1085_pp2_it34 <= ap_reg_ppstg_reg_1085_pp2_it33;
        ap_reg_ppstg_reg_1085_pp2_it35 <= ap_reg_ppstg_reg_1085_pp2_it34;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it10 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it9;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it11 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it10;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it12 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it11;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it13 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it12;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it14 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it13;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it15 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it14;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it16 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it15;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it17 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it16;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it18 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it17;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it19 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it18;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it2 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it1;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it20 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it19;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it21 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it20;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it22 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it21;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it23 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it22;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it24 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it23;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it25 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it24;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it26 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it25;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it27 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it26;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it28 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it27;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it29 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it28;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it3 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it2;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it30 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it29;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it31 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it30;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it31;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it33 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it33;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it36 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it36;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it38 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it38;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it4 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it3;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it40 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it41 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it40;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it5 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it4;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it6 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it5;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it7 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it6;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it8 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it7;
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it9 <= ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it8;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it10 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it9;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it11 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it10;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it12 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it11;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it13 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it12;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it14 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it13;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it15 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it14;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it16 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it15;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it17 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it16;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it18 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it17;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it19 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it18;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it2 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it1;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it20 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it19;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it21 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it20;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it22 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it21;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it23 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it22;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it24 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it23;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it25 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it24;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it26 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it25;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it27 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it26;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it3 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it2;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it4 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it3;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it5 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it4;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it6 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it5;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it7 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it6;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it8 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it7;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it9 <= ap_reg_ppstg_tmp_4_reg_1673_pp2_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_17)) begin
        ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1 <= exitcond2_i_reg_1594;
        exitcond2_i_reg_1594 <= exitcond2_i_fu_1254_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_27)) begin
        ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1 <= exitcond_i_reg_1743;
        exitcond_i_reg_1743 <= exitcond_i_fu_1359_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)))) begin
        ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it1 <= tmp_31_i_reg_1669;
        ap_reg_ppstg_tmp_4_reg_1673_pp2_it1 <= tmp_4_reg_1673;
        tmp_31_i_reg_1669 <= tmp_31_i_fu_1289_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it1 <= tmp_6_i_reg_1545;
        ap_reg_ppstg_tmp_reg_1549_pp0_it1 <= tmp_reg_1549;
        tmp_6_i_reg_1545 <= tmp_6_i_fu_1193_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & ~(ap_const_lv1_0 == tmp_69_i_i_fu_1168_p2))) begin
        i_1_reg_1439 <= i_1_fu_1178_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_17))) begin
        i_2_reg_1598 <= i_2_fu_1260_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (tmp_6_i_fu_1193_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        i_3_reg_1571 <= i_3_fu_1231_p2;
        tmp_14_i_reg_1560 <= tmp_14_i_fu_1216_p1;
        tmp_5_i_tmp_4_i_reg_1554 <= tmp_5_i_tmp_4_i_fu_1208_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_27))) begin
        i_4_reg_1747 <= i_4_fu_1365_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_lv1_0 == tmp_31_i_fu_1289_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)))) begin
        i_5_reg_1694 <= i_5_fu_1330_p2;
        tmp_30_i_shift_reg_load_i_reg_1678 <= tmp_30_i_shift_reg_load_i_fu_1307_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it28))) begin
        lnReturnA_load_reg_1704 <= lnReturnA_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it32)) | (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32)))) begin
        reg_1048 <= grp_fu_987_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg1_fsm_28) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1)))) begin
        reg_1073 <= grp_fu_950_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it15)) | (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it15)))) begin
        reg_1080 <= grp_fu_1009_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it28)) | (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it28)))) begin
        reg_1085 <= grp_fu_1013_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32)) | (~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it34)))) begin
        reg_1096 <= grp_fu_993_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it36)) | (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34)))) begin
        reg_1116 <= grp_fu_997_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_29)))) begin
        reg_1129 <= grp_fu_950_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_30)))) begin
        reg_1135 <= grp_fu_950_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_lv1_0 == exitcond_i_reg_1743) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_30)) | (~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37)))) begin
        reg_1141 <= acc_weight_returnA_returnB_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_17) & (ap_const_lv1_0 == exitcond2_i_fu_1254_p2))) begin
        tmp_11_i_reg_1603[0] <= tmp_11_i_fu_1266_p1[0];
tmp_11_i_reg_1603[1] <= tmp_11_i_fu_1266_p1[1];
tmp_11_i_reg_1603[2] <= tmp_11_i_fu_1266_p1[2];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0))) begin
        tmp_1_i_reg_1539 <= tmp_1_i_fu_1188_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == tmp_6_i_reg_1545))) begin
        tmp_4_i_reg_770 <= tmp_14_i_reg_1560;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_lv1_0 == tmp_31_i_fu_1289_p2) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)))) begin
        tmp_4_reg_1673 <= tmp_4_fu_1297_p1;
        tmp_54_i_reg_1684 <= tmp_54_i_fu_1315_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it36))) begin
        tmp_60_i_reg_1733 <= grp_fu_1001_p2;
        tmp_67_i_reg_1738 <= grp_fu_1005_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_27) & (ap_const_lv1_0 == exitcond_i_fu_1359_p2))) begin
        tmp_i_22_reg_1752[0] <= tmp_i_22_fu_1371_p1[0];
tmp_i_22_reg_1752[1] <= tmp_i_22_fu_1371_p1[1];
tmp_i_22_reg_1752[2] <= tmp_i_22_fu_1371_p1[2];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (tmp_6_i_fu_1193_p2 == ap_const_lv1_0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        tmp_reg_1549 <= tmp_fu_1198_p1;
    end
end

/// NUMBER_OF_DAYS_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_805)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_805)) begin
        NUMBER_OF_DAYS_out_write = ap_const_logic_1;
    end else begin
        NUMBER_OF_DAYS_out_write = ap_const_logic_0;
    end
end

/// NUMBER_OF_INDICES_out_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_805)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_805)) begin
        NUMBER_OF_INDICES_out_write = ap_const_logic_1;
    end else begin
        NUMBER_OF_INDICES_out_write = ap_const_logic_0;
    end
end

/// acc_return_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp2_it40 or ap_sig_cseq_ST_st16_fsm_15 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st7_fsm_6 or acc_return_addr_1_reg_1459 or ap_sig_cseq_ST_st15_fsm_14 or acc_return_addr_3_reg_1489 or acc_return_addr_5_reg_1519 or ap_sig_cseq_ST_pp1_stg0_fsm_17 or tmp_11_i_fu_1266_p1 or ap_sig_cseq_ST_st72_fsm_25 or ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it39 or tmp_17_i_fu_1247_p1 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it40)) begin
        acc_return_address0 = ap_reg_ppstg_acc_return_addr_9_reg_1709_pp2_it39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) begin
        acc_return_address0 = acc_return_addr_5_reg_1519;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24)) begin
        acc_return_address0 = acc_return_addr_3_reg_1489;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23)) begin
        acc_return_address0 = acc_return_addr_1_reg_1459;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        acc_return_address0 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        acc_return_address0 = ap_const_lv64_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        acc_return_address0 = ap_const_lv64_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_17))) begin
        acc_return_address0 = tmp_11_i_fu_1266_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) begin
        acc_return_address0 = tmp_17_i_fu_1247_p1;
    end else begin
        acc_return_address0 = 'bx;
    end
end

/// acc_return_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or ap_reg_ppiten_pp2_it35 or ap_sig_cseq_ST_st16_fsm_15 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_st7_fsm_6 or acc_return_addr_reg_1444 or acc_return_addr_2_reg_1474 or ap_sig_cseq_ST_st15_fsm_14 or acc_return_addr_4_reg_1504 or ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it39 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_pp3_stg0_fsm_27 or tmp_i_22_fu_1371_p1 or tmp_57_i_fu_1351_p1 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) begin
        acc_return_address1 = acc_return_addr_4_reg_1504;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24)) begin
        acc_return_address1 = acc_return_addr_2_reg_1474;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23)) begin
        acc_return_address1 = acc_return_addr_reg_1444;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_return_address1 = ap_reg_ppstg_acc_return_addr_7_reg_1576_pp0_it39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        acc_return_address1 = ap_const_lv64_5;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        acc_return_address1 = ap_const_lv64_3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        acc_return_address1 = ap_const_lv64_1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_27))) begin
        acc_return_address1 = tmp_i_22_fu_1371_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it35)) begin
        acc_return_address1 = tmp_57_i_fu_1351_p1;
    end else begin
        acc_return_address1 = 'bx;
    end
end

/// acc_return_ce0 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it35 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it40 or ap_sig_cseq_ST_st16_fsm_15 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_pp1_stg0_fsm_17 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_17)) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it40) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))))) begin
        acc_return_ce0 = ap_const_logic_1;
    end else begin
        acc_return_ce0 = ap_const_logic_0;
    end
end

/// acc_return_ce1 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it40 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it35 or ap_sig_cseq_ST_st16_fsm_15 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_pp3_stg0_fsm_27 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_27)) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it35) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))))) begin
        acc_return_ce1 = ap_const_logic_1;
    end else begin
        acc_return_ce1 = ap_const_logic_0;
    end
end

/// acc_return_d0 assign process. ///
always @ (ap_reg_ppiten_pp2_it40 or ap_sig_cseq_ST_st16_fsm_15 or grp_fu_950_p2 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it40)) begin
        acc_return_d0 = grp_fu_950_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24))) begin
        acc_return_d0 = ap_const_lv32_0;
    end else begin
        acc_return_d0 = 'bx;
    end
end

/// acc_return_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st16_fsm_15 or grp_fu_950_p2 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_return_d1 = grp_fu_950_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24))) begin
        acc_return_d1 = ap_const_lv32_0;
    end else begin
        acc_return_d1 = 'bx;
    end
end

/// acc_return_we0 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it40 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st7_fsm_6 or tmp_69_i_i_fu_1168_p2 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39 or ap_sig_cseq_ST_st70_fsm_23 or tmp_26_i_fu_1280_p2 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_69_i_i_fu_1168_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) & ~(ap_const_lv1_0 == tmp_26_i_fu_1280_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it40) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39)))) begin
        acc_return_we0 = ap_const_logic_1;
    end else begin
        acc_return_we0 = ap_const_logic_0;
    end
end

/// acc_return_we1 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st7_fsm_6 or tmp_69_i_i_fu_1168_p2 or ap_sig_cseq_ST_st15_fsm_14 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or tmp_26_i_fu_1280_p2 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_69_i_i_fu_1168_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) & ~(ap_const_lv1_0 == tmp_26_i_fu_1280_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39)))) begin
        acc_return_we1 = ap_const_logic_1;
    end else begin
        acc_return_we1 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_returnB_address0 assign process. ///
always @ (ap_reg_ppiten_pp2_it37 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_pp3_stg2_fsm_29 or acc_weight_returnA_returnB_add_reg_1631 or acc_weight_returnA_returnB_add_2_reg_1641 or acc_weight_returnA_returnB_add_4_reg_1651 or ap_sig_cseq_ST_st72_fsm_25 or ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it36 or tmp_i_22_reg_1752 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) begin
        acc_weight_returnA_returnB_address0 = acc_weight_returnA_returnB_add_4_reg_1651;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24)) begin
        acc_weight_returnA_returnB_address0 = acc_weight_returnA_returnB_add_2_reg_1641;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23)) begin
        acc_weight_returnA_returnB_address0 = acc_weight_returnA_returnB_add_reg_1631;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_29))) begin
        acc_weight_returnA_returnB_address0 = tmp_i_22_reg_1752;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it37)) begin
        acc_weight_returnA_returnB_address0 = ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it36;
    end else begin
        acc_weight_returnA_returnB_address0 = 'bx;
    end
end

/// acc_weight_returnA_returnB_address1 assign process. ///
always @ (ap_reg_ppiten_pp2_it42 or acc_weight_returnA_returnB_add_1_reg_1636 or acc_weight_returnA_returnB_add_3_reg_1646 or acc_weight_returnA_returnB_add_5_reg_1656 or ap_sig_cseq_ST_st72_fsm_25 or ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it41 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it42)) begin
        acc_weight_returnA_returnB_address1 = ap_reg_ppstg_acc_weight_returnA_returnB_add_6_reg_1727_pp2_it41;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) begin
        acc_weight_returnA_returnB_address1 = acc_weight_returnA_returnB_add_5_reg_1656;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24)) begin
        acc_weight_returnA_returnB_address1 = acc_weight_returnA_returnB_add_3_reg_1646;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23)) begin
        acc_weight_returnA_returnB_address1 = acc_weight_returnA_returnB_add_1_reg_1636;
    end else begin
        acc_weight_returnA_returnB_address1 = 'bx;
    end
end

/// acc_weight_returnA_returnB_ce0 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it37 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_pp3_stg2_fsm_29 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if (((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_29)) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it37) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))))) begin
        acc_weight_returnA_returnB_ce0 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_returnB_ce0 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_returnB_ce1 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it42 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if (((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it42) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))))) begin
        acc_weight_returnA_returnB_ce1 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_returnB_ce1 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_returnB_d1 assign process. ///
always @ (ap_reg_ppiten_pp2_it42 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24 or grp_fu_977_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it42)) begin
        acc_weight_returnA_returnB_d1 = grp_fu_977_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24))) begin
        acc_weight_returnA_returnB_d1 = ap_const_lv32_0;
    end else begin
        acc_weight_returnA_returnB_d1 = 'bx;
    end
end

/// acc_weight_returnA_returnB_we0 assign process. ///
always @ (in_indices_TVALID or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or tmp_26_i_fu_1280_p2 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if (((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) & ~(ap_const_lv1_0 == tmp_26_i_fu_1280_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24))) begin
        acc_weight_returnA_returnB_we0 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_returnB_we0 = ap_const_logic_0;
    end
end

/// acc_weight_returnA_returnB_we1 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it42 or ap_sig_cseq_ST_st72_fsm_25 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it41 or ap_sig_cseq_ST_st70_fsm_23 or tmp_26_i_fu_1280_p2 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if (((~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) & ~(ap_const_lv1_0 == tmp_26_i_fu_1280_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it42) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it41)))) begin
        acc_weight_returnA_returnB_we1 = ap_const_logic_1;
    end else begin
        acc_weight_returnA_returnB_we1 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquare_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp2_it42 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_pp1_stg1_fsm_18 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st7_fsm_6 or acc_weight_returnSquare_addr_1_reg_1464 or ap_sig_cseq_ST_st15_fsm_14 or acc_weight_returnSquare_addr_3_reg_1494 or acc_weight_returnSquare_addr_5_reg_1524 or ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it36 or tmp_11_i_reg_1603 or ap_sig_cseq_ST_st72_fsm_25 or ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it41 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it42)) begin
        acc_weight_returnSquare_address0 = ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it41;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) begin
        acc_weight_returnSquare_address0 = acc_weight_returnSquare_addr_5_reg_1524;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24)) begin
        acc_weight_returnSquare_address0 = acc_weight_returnSquare_addr_3_reg_1494;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23)) begin
        acc_weight_returnSquare_address0 = acc_weight_returnSquare_addr_1_reg_1464;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        acc_weight_returnSquare_address0 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        acc_weight_returnSquare_address0 = ap_const_lv64_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        acc_weight_returnSquare_address0 = ap_const_lv64_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        acc_weight_returnSquare_address0 = tmp_11_i_reg_1603;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it37)) begin
        acc_weight_returnSquare_address0 = ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it36;
    end else begin
        acc_weight_returnSquare_address0 = 'bx;
    end
end

/// acc_weight_returnSquare_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it42 or ap_reg_ppiten_pp2_it37 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_pp3_stg1_fsm_28 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_st7_fsm_6 or acc_weight_returnSquare_addr_reg_1449 or ap_sig_cseq_ST_st15_fsm_14 or acc_weight_returnSquare_addr_2_reg_1479 or acc_weight_returnSquare_addr_4_reg_1509 or ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it41 or ap_sig_cseq_ST_st72_fsm_25 or ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it36 or tmp_i_22_reg_1752 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) begin
        acc_weight_returnSquare_address1 = acc_weight_returnSquare_addr_4_reg_1509;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24)) begin
        acc_weight_returnSquare_address1 = acc_weight_returnSquare_addr_2_reg_1479;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23)) begin
        acc_weight_returnSquare_address1 = acc_weight_returnSquare_addr_reg_1449;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) begin
        acc_weight_returnSquare_address1 = ap_reg_ppstg_acc_weight_returnSquare_addr_7_reg_1582_pp0_it41;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        acc_weight_returnSquare_address1 = ap_const_lv64_5;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        acc_weight_returnSquare_address1 = ap_const_lv64_3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        acc_weight_returnSquare_address1 = ap_const_lv64_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg1_fsm_28) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
        acc_weight_returnSquare_address1 = tmp_i_22_reg_1752;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it37)) begin
        acc_weight_returnSquare_address1 = ap_reg_ppstg_acc_weight_returnSquare_addr_9_reg_1715_pp2_it36;
    end else begin
        acc_weight_returnSquare_address1 = 'bx;
    end
end

/// acc_weight_returnSquare_ce0 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it37 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it42 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_pp1_stg1_fsm_18 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it42) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))))) begin
        acc_weight_returnSquare_ce0 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquare_ce0 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquare_ce1 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it42 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it37 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_pp3_stg1_fsm_28 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg1_fsm_28) & (ap_const_logic_1 == ap_reg_ppiten_pp3_it0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it37) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))))) begin
        acc_weight_returnSquare_ce1 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquare_ce1 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquare_d0 assign process. ///
always @ (ap_reg_ppiten_pp2_it42 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24 or grp_fu_962_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it42)) begin
        acc_weight_returnSquare_d0 = grp_fu_962_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24))) begin
        acc_weight_returnSquare_d0 = ap_const_lv32_0;
    end else begin
        acc_weight_returnSquare_d0 = 'bx;
    end
end

/// acc_weight_returnSquare_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it42 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24 or grp_fu_962_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it42)) begin
        acc_weight_returnSquare_d1 = grp_fu_962_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24))) begin
        acc_weight_returnSquare_d1 = ap_const_lv32_0;
    end else begin
        acc_weight_returnSquare_d1 = 'bx;
    end
end

/// acc_weight_returnSquare_we0 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it42 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st7_fsm_6 or tmp_69_i_i_fu_1168_p2 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it41 or ap_sig_cseq_ST_st70_fsm_23 or tmp_26_i_fu_1280_p2 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_69_i_i_fu_1168_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) & ~(ap_const_lv1_0 == tmp_26_i_fu_1280_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it42) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it41)))) begin
        acc_weight_returnSquare_we0 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquare_we0 = ap_const_logic_0;
    end
end

/// acc_weight_returnSquare_we1 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it42 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st7_fsm_6 or tmp_69_i_i_fu_1168_p2 or ap_sig_cseq_ST_st15_fsm_14 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it41 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or tmp_26_i_fu_1280_p2 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_69_i_i_fu_1168_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) & ~(ap_const_lv1_0 == tmp_26_i_fu_1280_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it41)))) begin
        acc_weight_returnSquare_we1 = ap_const_logic_1;
    end else begin
        acc_weight_returnSquare_we1 = ap_const_logic_0;
    end
end

/// acc_weight_return_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp2_it40 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_pp1_stg1_fsm_18 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st7_fsm_6 or acc_weight_return_addr_1_reg_1469 or ap_sig_cseq_ST_st15_fsm_14 or acc_weight_return_addr_3_reg_1499 or acc_weight_return_addr_5_reg_1529 or tmp_11_i_reg_1603 or ap_sig_cseq_ST_st72_fsm_25 or ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it39 or tmp_17_i_fu_1247_p1 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it40)) begin
        acc_weight_return_address0 = ap_reg_ppstg_acc_weight_return_addr_9_reg_1721_pp2_it39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) begin
        acc_weight_return_address0 = acc_weight_return_addr_5_reg_1529;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24)) begin
        acc_weight_return_address0 = acc_weight_return_addr_3_reg_1499;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23)) begin
        acc_weight_return_address0 = acc_weight_return_addr_1_reg_1469;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        acc_weight_return_address0 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        acc_weight_return_address0 = ap_const_lv64_2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        acc_weight_return_address0 = ap_const_lv64_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
        acc_weight_return_address0 = tmp_11_i_reg_1603;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35)) begin
        acc_weight_return_address0 = tmp_17_i_fu_1247_p1;
    end else begin
        acc_weight_return_address0 = 'bx;
    end
end

/// acc_weight_return_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or ap_reg_ppiten_pp2_it35 or ap_sig_cseq_ST_st16_fsm_15 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_pp3_stg2_fsm_29 or ap_sig_cseq_ST_st7_fsm_6 or acc_weight_return_addr_reg_1454 or ap_sig_cseq_ST_st15_fsm_14 or acc_weight_return_addr_2_reg_1484 or acc_weight_return_addr_4_reg_1514 or ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it39 or ap_sig_cseq_ST_st72_fsm_25 or tmp_i_22_reg_1752 or tmp_57_i_fu_1351_p1 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) begin
        acc_weight_return_address1 = acc_weight_return_addr_4_reg_1514;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24)) begin
        acc_weight_return_address1 = acc_weight_return_addr_2_reg_1484;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23)) begin
        acc_weight_return_address1 = acc_weight_return_addr_reg_1454;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_weight_return_address1 = ap_reg_ppstg_acc_weight_return_addr_7_reg_1588_pp0_it39;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        acc_weight_return_address1 = ap_const_lv64_5;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        acc_weight_return_address1 = ap_const_lv64_3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        acc_weight_return_address1 = ap_const_lv64_1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_29))) begin
        acc_weight_return_address1 = tmp_i_22_reg_1752;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it35)) begin
        acc_weight_return_address1 = tmp_57_i_fu_1351_p1;
    end else begin
        acc_weight_return_address1 = 'bx;
    end
end

/// acc_weight_return_ce0 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it35 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it40 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_pp1_stg1_fsm_18 or ap_reg_ppiten_pp1_it0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it40) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))))) begin
        acc_weight_return_ce0 = ap_const_logic_1;
    end else begin
        acc_weight_return_ce0 = ap_const_logic_0;
    end
end

/// acc_weight_return_ce1 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it40 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it35 or ap_sig_cseq_ST_st16_fsm_15 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_pp3_stg2_fsm_29 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_29)) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it35) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))))) begin
        acc_weight_return_ce1 = ap_const_logic_1;
    end else begin
        acc_weight_return_ce1 = ap_const_logic_0;
    end
end

/// acc_weight_return_d0 assign process. ///
always @ (ap_reg_ppiten_pp2_it40 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24 or grp_fu_956_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it40)) begin
        acc_weight_return_d0 = grp_fu_956_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24))) begin
        acc_weight_return_d0 = ap_const_lv32_0;
    end else begin
        acc_weight_return_d0 = 'bx;
    end
end

/// acc_weight_return_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or ap_sig_cseq_ST_st71_fsm_24 or grp_fu_956_p2)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40)) begin
        acc_weight_return_d1 = grp_fu_956_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24))) begin
        acc_weight_return_d1 = ap_const_lv32_0;
    end else begin
        acc_weight_return_d1 = 'bx;
    end
end

/// acc_weight_return_we0 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it40 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st7_fsm_6 or tmp_69_i_i_fu_1168_p2 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st72_fsm_25 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39 or ap_sig_cseq_ST_st70_fsm_23 or tmp_26_i_fu_1280_p2 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_69_i_i_fu_1168_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) & ~(ap_const_lv1_0 == tmp_26_i_fu_1280_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it40) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39)))) begin
        acc_weight_return_we0 = ap_const_logic_1;
    end else begin
        acc_weight_return_we0 = ap_const_logic_0;
    end
end

/// acc_weight_return_we1 assign process. ///
always @ (in_indices_TVALID or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it40 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st7_fsm_6 or tmp_69_i_i_fu_1168_p2 or ap_sig_cseq_ST_st15_fsm_14 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39 or ap_sig_cseq_ST_st72_fsm_25 or ap_sig_cseq_ST_st70_fsm_23 or tmp_26_i_fu_1280_p2 or ap_sig_cseq_ST_st71_fsm_24)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) & (ap_const_lv1_0 == tmp_69_i_i_fu_1168_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) & ~(ap_const_lv1_0 == tmp_26_i_fu_1280_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_24) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it40) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39)))) begin
        acc_weight_return_we1 = ap_const_logic_1;
    end else begin
        acc_weight_return_we1 = ap_const_logic_0;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st70_fsm_23 or tmp_26_i_fu_1280_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) & (ap_const_lv1_0 == tmp_26_i_fu_1280_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st70_fsm_23 or tmp_26_i_fu_1280_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_23) & (ap_const_lv1_0 == tmp_26_i_fu_1280_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_16 assign process. ///
always @ (ap_sig_bdd_147)
begin
    if (ap_sig_bdd_147) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_16 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg0_fsm_17 assign process. ///
always @ (ap_sig_bdd_1022)
begin
    if (ap_sig_bdd_1022) begin
        ap_sig_cseq_ST_pp1_stg0_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg0_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg1_fsm_18 assign process. ///
always @ (ap_sig_bdd_567)
begin
    if (ap_sig_bdd_567) begin
        ap_sig_cseq_ST_pp1_stg1_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg1_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg2_fsm_19 assign process. ///
always @ (ap_sig_bdd_708)
begin
    if (ap_sig_bdd_708) begin
        ap_sig_cseq_ST_pp1_stg2_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg2_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg3_fsm_20 assign process. ///
always @ (ap_sig_bdd_781)
begin
    if (ap_sig_bdd_781) begin
        ap_sig_cseq_ST_pp1_stg3_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg3_fsm_20 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp1_stg4_fsm_21 assign process. ///
always @ (ap_sig_bdd_1306)
begin
    if (ap_sig_bdd_1306) begin
        ap_sig_cseq_ST_pp1_stg4_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp1_stg4_fsm_21 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp2_stg0_fsm_26 assign process. ///
always @ (ap_sig_bdd_295)
begin
    if (ap_sig_bdd_295) begin
        ap_sig_cseq_ST_pp2_stg0_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg0_fsm_26 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg0_fsm_27 assign process. ///
always @ (ap_sig_bdd_1240)
begin
    if (ap_sig_bdd_1240) begin
        ap_sig_cseq_ST_pp3_stg0_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg0_fsm_27 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg1_fsm_28 assign process. ///
always @ (ap_sig_bdd_584)
begin
    if (ap_sig_bdd_584) begin
        ap_sig_cseq_ST_pp3_stg1_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg1_fsm_28 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg2_fsm_29 assign process. ///
always @ (ap_sig_bdd_765)
begin
    if (ap_sig_bdd_765) begin
        ap_sig_cseq_ST_pp3_stg2_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg2_fsm_29 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg3_fsm_30 assign process. ///
always @ (ap_sig_bdd_721)
begin
    if (ap_sig_bdd_721) begin
        ap_sig_cseq_ST_pp3_stg3_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg3_fsm_30 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp3_stg4_fsm_31 assign process. ///
always @ (ap_sig_bdd_1264)
begin
    if (ap_sig_bdd_1264) begin
        ap_sig_cseq_ST_pp3_stg4_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp3_stg4_fsm_31 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_1770)
begin
    if (ap_sig_bdd_1770) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_10 assign process. ///
always @ (ap_sig_bdd_1778)
begin
    if (ap_sig_bdd_1778) begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st126_fsm_32 assign process. ///
always @ (ap_sig_bdd_1275)
begin
    if (ap_sig_bdd_1275) begin
        ap_sig_cseq_ST_st126_fsm_32 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st126_fsm_32 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_11 assign process. ///
always @ (ap_sig_bdd_1786)
begin
    if (ap_sig_bdd_1786) begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_12 assign process. ///
always @ (ap_sig_bdd_560)
begin
    if (ap_sig_bdd_560) begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st14_fsm_13 assign process. ///
always @ (ap_sig_bdd_1385)
begin
    if (ap_sig_bdd_1385) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st15_fsm_14 assign process. ///
always @ (ap_sig_bdd_854)
begin
    if (ap_sig_bdd_854) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st16_fsm_15 assign process. ///
always @ (ap_sig_bdd_472)
begin
    if (ap_sig_bdd_472) begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_52)
begin
    if (ap_sig_bdd_52) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_1393)
begin
    if (ap_sig_bdd_1393) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_1854)
begin
    if (ap_sig_bdd_1854) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_1862)
begin
    if (ap_sig_bdd_1862) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_440)
begin
    if (ap_sig_bdd_440) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st69_fsm_22 assign process. ///
always @ (ap_sig_bdd_1045)
begin
    if (ap_sig_bdd_1045) begin
        ap_sig_cseq_ST_st69_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st69_fsm_22 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_817)
begin
    if (ap_sig_bdd_817) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st70_fsm_23 assign process. ///
always @ (ap_sig_bdd_1511)
begin
    if (ap_sig_bdd_1511) begin
        ap_sig_cseq_ST_st70_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st70_fsm_23 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st71_fsm_24 assign process. ///
always @ (ap_sig_bdd_1524)
begin
    if (ap_sig_bdd_1524) begin
        ap_sig_cseq_ST_st71_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st71_fsm_24 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st72_fsm_25 assign process. ///
always @ (ap_sig_bdd_1064)
begin
    if (ap_sig_bdd_1064) begin
        ap_sig_cseq_ST_st72_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st72_fsm_25 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st7_fsm_6 assign process. ///
always @ (ap_sig_bdd_826)
begin
    if (ap_sig_bdd_826) begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st8_fsm_7 assign process. ///
always @ (ap_sig_bdd_465)
begin
    if (ap_sig_bdd_465) begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_1635)
begin
    if (ap_sig_bdd_1635) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// grp_fu_1001_ce assign process. ///
always @ (ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it33 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it36)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it33)))) begin
        grp_fu_1001_ce = ap_const_logic_1;
    end else begin
        grp_fu_1001_ce = ap_const_logic_0;
    end
end

/// grp_fu_1005_ce assign process. ///
always @ (ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it33 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it36)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it33)))) begin
        grp_fu_1005_ce = ap_const_logic_1;
    end else begin
        grp_fu_1005_ce = ap_const_logic_0;
    end
end

/// grp_fu_1009_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or tmp_6_i_reg_1545 or tmp_31_i_reg_1669 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it15 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it15 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it1 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it2 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it3 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it4 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it5 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it6 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it7 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it8 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it9 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it10 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it11 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it12 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it13 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it14 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it1 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it2 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it3 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it4 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it5 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it6 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it7 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it8 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it9 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it10 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it11 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it12 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it13 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it14)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ((ap_const_lv1_0 == tmp_6_i_reg_1545) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it1) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it2) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it3) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it4) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it13) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it14))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ((ap_const_lv1_0 == tmp_31_i_reg_1669) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it1) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it2) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it3) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it4) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it13) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it14))))) begin
        grp_fu_1009_ce = ap_const_logic_1;
    end else begin
        grp_fu_1009_ce = ap_const_logic_0;
    end
end

/// grp_fu_1009_p0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_reg_ppiten_pp2_it1 or tmp_5_i_tmp_4_i_reg_1554 or tmp_30_i_shift_reg_load_i_reg_1678)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        grp_fu_1009_p0 = tmp_30_i_shift_reg_load_i_reg_1678;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        grp_fu_1009_p0 = tmp_5_i_tmp_4_i_reg_1554;
    end else begin
        grp_fu_1009_p0 = 'bx;
    end
end

/// grp_fu_1009_p1 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_reg_ppiten_pp2_it1 or tmp_14_i_reg_1560 or tmp_54_i_reg_1684)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        grp_fu_1009_p1 = tmp_54_i_reg_1684;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        grp_fu_1009_p1 = tmp_14_i_reg_1560;
    end else begin
        grp_fu_1009_p1 = 'bx;
    end
end

/// grp_fu_1013_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it28 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it28 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it16 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it17 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it18 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it19 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it20 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it21 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it22 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it23 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it24 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it25 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it26 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it27 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it16 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it17 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it18 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it19 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it20 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it21 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it22 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it23 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it24 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it25 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it26 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it27)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it21) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it23) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it27))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it27) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it21) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it23) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it26))))) begin
        grp_fu_1013_ce = ap_const_logic_1;
    end else begin
        grp_fu_1013_ce = ap_const_logic_0;
    end
end

/// grp_fu_1225_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_16 or tmp_6_i_fu_1193_p2 or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or tmp_6_i_reg_1545 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it32 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it15 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it28 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it34 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it1 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it2 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it3 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it4 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it5 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it6 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it7 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it8 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it9 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it10 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it11 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it12 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it13 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it14 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it16 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it17 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it18 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it19 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it20 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it21 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it22 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it23 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it24 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it25 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it26 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it27 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it29 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it30 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it31 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it33)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ((tmp_6_i_fu_1193_p2 == ap_const_lv1_0) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it32) | (ap_const_lv1_0 == tmp_6_i_reg_1545) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it1) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it2) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it3) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it4) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it13) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it21) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it23) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it26) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it27)))) begin
        grp_fu_1225_ce = ap_const_logic_1;
    end else begin
        grp_fu_1225_ce = ap_const_logic_0;
    end
end

/// grp_fu_1324_ce assign process. ///
always @ (ap_sig_cseq_ST_pp2_stg0_fsm_26 or tmp_31_i_fu_1289_p2 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or tmp_31_i_reg_1669 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it15 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it28 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it1 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it2 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it3 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it4 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it5 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it6 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it7 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it8 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it9 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it10 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it11 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it12 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it13 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it14 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it16 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it17 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it18 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it19 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it20 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it21 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it22 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it23 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it24 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it25 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it26 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it27 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it29 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it30 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it31 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it33)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ((ap_const_lv1_0 == tmp_31_i_fu_1289_p2) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32) | (ap_const_lv1_0 == tmp_31_i_reg_1669) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it28) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it27) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it33) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it1) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it2) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it3) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it4) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it5) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it6) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it7) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it8) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it13) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it20) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it21) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it22) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it23) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it24) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it25) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it26)))) begin
        grp_fu_1324_ce = ap_const_logic_1;
    end else begin
        grp_fu_1324_ce = ap_const_logic_0;
    end
end

/// grp_fu_950_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_st13_fsm_12 or ap_sig_cseq_ST_pp1_stg1_fsm_18 or exitcond2_i_reg_1594 or ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1 or ap_sig_cseq_ST_pp3_stg1_fsm_28 or exitcond_i_reg_1743 or ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it35 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35 or ap_sig_cseq_ST_pp1_stg2_fsm_19 or ap_sig_cseq_ST_pp3_stg3_fsm_30 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it36 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it37 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37 or ap_sig_cseq_ST_pp3_stg2_fsm_29 or ap_sig_cseq_ST_pp1_stg3_fsm_20 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it38 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39 or ap_sig_cseq_ST_pp1_stg0_fsm_17 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it36 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it38 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39 or ap_sig_cseq_ST_pp3_stg0_fsm_27 or ap_sig_cseq_ST_pp3_stg4_fsm_31 or ap_sig_cseq_ST_pp1_stg4_fsm_21 or ap_sig_cseq_ST_st9_fsm_8 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st11_fsm_10 or ap_sig_cseq_ST_st12_fsm_11)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_12) | (ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_10) | (ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_11) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it38))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_19) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1) | (ap_const_lv1_0 == exitcond2_i_reg_1594))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_20) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1) | (ap_const_lv1_0 == exitcond2_i_reg_1594))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_21) & (ap_const_lv1_0 == exitcond2_i_reg_1594)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_17) & (ap_const_lv1_0 == exitcond2_i_reg_1594)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg1_fsm_18) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it38))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_29) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1) | (ap_const_lv1_0 == exitcond_i_reg_1743))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_30) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1) | (ap_const_lv1_0 == exitcond_i_reg_1743))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_31) & ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1) | (ap_const_lv1_0 == exitcond_i_reg_1743))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_27) & (ap_const_lv1_0 == exitcond_i_reg_1743)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg1_fsm_28) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1)))) begin
        grp_fu_950_ce = ap_const_logic_1;
    end else begin
        grp_fu_950_ce = ap_const_logic_0;
    end
end

/// grp_fu_950_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it36 or tmp_9_reg_803 or ap_reg_ppiten_pp2_it36 or tmp_8_reg_886 or reg_1063 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it0 or acc_return_q0 or acc_return_q1 or ap_sig_cseq_ST_pp1_stg2_fsm_19 or ap_sig_cseq_ST_pp3_stg3_fsm_30 or ap_sig_cseq_ST_pp3_stg2_fsm_29 or ap_sig_cseq_ST_pp1_stg3_fsm_20 or ap_sig_cseq_ST_pp3_stg0_fsm_27 or ap_sig_cseq_ST_pp3_stg4_fsm_31 or ap_sig_cseq_ST_pp1_stg4_fsm_21 or tmp_1_phi_fu_821_p4 or tmp_2_phi_fu_834_p4 or tmp_7_phi_fu_904_p4 or tmp_5_phi_fu_917_p4 or tmp_3_phi_fu_930_p4 or ap_sig_cseq_ST_st9_fsm_8)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_27))) begin
        grp_fu_950_p0 = tmp_8_reg_886;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_31))) begin
        grp_fu_950_p0 = tmp_7_phi_fu_904_p4;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_30))) begin
        grp_fu_950_p0 = tmp_5_phi_fu_917_p4;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_29))) begin
        grp_fu_950_p0 = tmp_3_phi_fu_930_p4;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it36)) begin
        grp_fu_950_p0 = acc_return_q1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_21))) begin
        grp_fu_950_p0 = tmp_9_reg_803;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_20))) begin
        grp_fu_950_p0 = tmp_1_phi_fu_821_p4;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_19))) begin
        grp_fu_950_p0 = tmp_2_phi_fu_834_p4;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) begin
        grp_fu_950_p0 = acc_return_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        grp_fu_950_p0 = reg_1063;
    end else begin
        grp_fu_950_p0 = 'bx;
    end
end

/// grp_fu_950_p1 assign process. ///
always @ (ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp2_it36 or reg_1056 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it0 or ap_reg_ppstg_reg_1085_pp0_it35 or ap_reg_ppstg_reg_1085_pp2_it35 or reg_1102 or reg_1109 or ap_sig_cseq_ST_pp1_stg2_fsm_19 or ap_sig_cseq_ST_pp3_stg3_fsm_30 or reg_1122 or ap_sig_cseq_ST_pp3_stg2_fsm_29 or ap_sig_cseq_ST_pp1_stg3_fsm_20 or reg_1141 or ap_sig_cseq_ST_pp3_stg0_fsm_27 or ap_sig_cseq_ST_pp3_stg4_fsm_31 or ap_sig_cseq_ST_pp1_stg4_fsm_21 or ap_sig_cseq_ST_st9_fsm_8)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_27))) begin
        grp_fu_950_p1 = reg_1141;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it36)) begin
        grp_fu_950_p1 = ap_reg_ppstg_reg_1085_pp2_it35;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg4_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_31)))) begin
        grp_fu_950_p1 = reg_1109;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_30)))) begin
        grp_fu_950_p1 = reg_1122;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_19)))) begin
        grp_fu_950_p1 = reg_1102;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) begin
        grp_fu_950_p1 = ap_reg_ppstg_reg_1085_pp0_it35;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        grp_fu_950_p1 = reg_1056;
    end else begin
        grp_fu_950_p1 = 'bx;
    end
end

/// grp_fu_956_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it35 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it36 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it37 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it38 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it36 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it38 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it38))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it38))))) begin
        grp_fu_956_ce = ap_const_logic_1;
    end else begin
        grp_fu_956_ce = ap_const_logic_0;
    end
end

/// grp_fu_956_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp2_it36 or acc_weight_return_q0 or acc_weight_return_q1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it36)) begin
        grp_fu_956_p0 = acc_weight_return_q1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) begin
        grp_fu_956_p0 = acc_weight_return_q0;
    end else begin
        grp_fu_956_p0 = 'bx;
    end
end

/// grp_fu_956_p1 assign process. ///
always @ (ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp2_it36 or reg_1096 or reg_1116)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it36)) begin
        grp_fu_956_p1 = reg_1116;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it36)) begin
        grp_fu_956_p1 = reg_1096;
    end else begin
        grp_fu_956_p1 = 'bx;
    end
end

/// grp_fu_962_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it37 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it38 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it40 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it41 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it38 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it40 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it41)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it41) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it38) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it40))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it41) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it38) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it40))))) begin
        grp_fu_962_ce = ap_const_logic_1;
    end else begin
        grp_fu_962_ce = ap_const_logic_0;
    end
end

/// grp_fu_962_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp2_it38 or acc_weight_returnSquare_q0 or acc_weight_returnSquare_q1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it38)) begin
        grp_fu_962_p0 = acc_weight_returnSquare_q1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it38)) begin
        grp_fu_962_p0 = acc_weight_returnSquare_q0;
    end else begin
        grp_fu_962_p0 = 'bx;
    end
end

/// grp_fu_962_p1 assign process. ///
always @ (ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp2_it38 or reg_1116 or tmp_60_i_reg_1733)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it38)) begin
        grp_fu_962_p1 = tmp_60_i_reg_1733;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it38)) begin
        grp_fu_962_p1 = reg_1116;
    end else begin
        grp_fu_962_p1 = 'bx;
    end
end

/// grp_fu_977_ce assign process. ///
always @ (ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it38 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it40 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it41)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it37) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it39) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it41) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it38) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it40)))) begin
        grp_fu_977_ce = ap_const_logic_1;
    end else begin
        grp_fu_977_ce = ap_const_logic_0;
    end
end

/// grp_fu_987_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_st5_fsm_4 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it32 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it29 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it30 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it31 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it29 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it30 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it31 or ap_sig_cseq_ST_st2_fsm_1 or exitcond_i_i_fu_1147_p2 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond_i_i_fu_1147_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it31))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it31))))) begin
        grp_fu_987_ce = ap_const_logic_1;
    end else begin
        grp_fu_987_ce = ap_const_logic_0;
    end
end

/// grp_fu_987_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp2_it30 or reg_1085 or tmp_i_i_reg_735 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) | (ap_const_logic_1 == ap_reg_ppiten_pp2_it30))) begin
        grp_fu_987_p0 = reg_1085;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_987_p0 = tmp_i_i_reg_735;
    end else begin
        grp_fu_987_p0 = 'bx;
    end
end

/// grp_fu_987_p1 assign process. ///
always @ (ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp2_it30 or reg_1085 or ap_sig_cseq_ST_st2_fsm_1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) | (ap_const_logic_1 == ap_reg_ppiten_pp2_it30))) begin
        grp_fu_987_p1 = reg_1085;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        grp_fu_987_p1 = ap_const_lv32_3F70A3D7;
    end else begin
        grp_fu_987_p1 = 'bx;
    end
end

/// grp_fu_993_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it32 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it34 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it31 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it33 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it29 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it30 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it31)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it29) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it30) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it31))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it33))))) begin
        grp_fu_993_ce = ap_const_logic_1;
    end else begin
        grp_fu_993_ce = ap_const_logic_0;
    end
end

/// grp_fu_993_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp2_it30 or ap_reg_ppstg_reg_1085_pp0_it31 or lnReturnA_load_reg_1704)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it30)) begin
        grp_fu_993_p0 = lnReturnA_load_reg_1704;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it32)) begin
        grp_fu_993_p0 = ap_reg_ppstg_reg_1085_pp0_it31;
    end else begin
        grp_fu_993_p0 = 'bx;
    end
end

/// grp_fu_993_p1 assign process. ///
always @ (ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp2_it30 or ap_reg_ppstg_reg_1063_pp0_it31 or reg_1085)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it30)) begin
        grp_fu_993_p1 = reg_1085;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it32)) begin
        grp_fu_993_p1 = ap_reg_ppstg_reg_1063_pp0_it31;
    end else begin
        grp_fu_993_p1 = 'bx;
    end
end

/// grp_fu_997_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it34 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it35 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it36 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it33 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it31 or ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it33)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it35) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it36) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it33))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it32) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it31) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_31_i_reg_1669_pp2_it33))))) begin
        grp_fu_997_ce = ap_const_logic_1;
    end else begin
        grp_fu_997_ce = ap_const_logic_0;
    end
end

/// grp_fu_997_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp2_it32 or reg_1048 or ap_reg_ppstg_reg_1085_pp2_it31)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it32)) begin
        grp_fu_997_p0 = ap_reg_ppstg_reg_1085_pp2_it31;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it34)) begin
        grp_fu_997_p0 = reg_1048;
    end else begin
        grp_fu_997_p0 = 'bx;
    end
end

/// grp_fu_997_p1 assign process. ///
always @ (ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp2_it32 or ap_reg_ppstg_reg_1063_pp0_it33 or ap_reg_ppstg_reg_1063_pp2_it31)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it32)) begin
        grp_fu_997_p1 = ap_reg_ppstg_reg_1063_pp2_it31;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it34)) begin
        grp_fu_997_p1 = ap_reg_ppstg_reg_1063_pp0_it33;
    end else begin
        grp_fu_997_p1 = 'bx;
    end
end

/// i1_i_phi_fu_795_p4 assign process. ///
always @ (i1_i_reg_791 or ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_reg_ppiten_pp0_it1 or tmp_6_i_reg_1545 or i_3_reg_1571)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_6_i_reg_1545))) begin
        i1_i_phi_fu_795_p4 = i_3_reg_1571;
    end else begin
        i1_i_phi_fu_795_p4 = i1_i_reg_791;
    end
end

/// i2_i_phi_fu_846_p4 assign process. ///
always @ (i2_i_reg_842 or ap_reg_ppiten_pp1_it1 or exitcond2_i_reg_1594 or ap_sig_cseq_ST_pp1_stg0_fsm_17 or i_2_reg_1598)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == exitcond2_i_reg_1594) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg0_fsm_17))) begin
        i2_i_phi_fu_846_p4 = i_2_reg_1598;
    end else begin
        i2_i_phi_fu_846_p4 = i2_i_reg_842;
    end
end

/// i4_i_phi_fu_878_p4 assign process. ///
always @ (i4_i_reg_874 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_reg_ppiten_pp2_it1 or tmp_31_i_reg_1669 or i_5_reg_1694)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == tmp_31_i_reg_1669))) begin
        i4_i_phi_fu_878_p4 = i_5_reg_1694;
    end else begin
        i4_i_phi_fu_878_p4 = i4_i_reg_874;
    end
end

/// i8_i_phi_fu_942_p4 assign process. ///
always @ (i8_i_reg_938 or ap_reg_ppiten_pp3_it1 or exitcond_i_reg_1743 or ap_sig_cseq_ST_pp3_stg0_fsm_27 or i_4_reg_1747)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == exitcond_i_reg_1743) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg0_fsm_27))) begin
        i8_i_phi_fu_942_p4 = i_4_reg_1747;
    end else begin
        i8_i_phi_fu_942_p4 = i8_i_reg_938;
    end
end

/// in_indices_TREADY assign process. ///
always @ (in_indices_TVALID or ap_sig_cseq_ST_pp0_stg0_fsm_16 or tmp_6_i_fu_1193_p2 or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or tmp_31_i_fu_1289_p2 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_st16_fsm_15 or ap_sig_cseq_ST_st72_fsm_25)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st16_fsm_15) & ~(in_indices_TVALID == ap_const_logic_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (tmp_6_i_fu_1193_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | (~(in_indices_TVALID == ap_const_logic_0) & (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_25)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_lv1_0 == tmp_31_i_fu_1289_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))))) begin
        in_indices_TREADY = ap_const_logic_1;
    end else begin
        in_indices_TREADY = ap_const_logic_0;
    end
end

/// lnReturnA_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp2_it28 or tmp_25_i_fu_1242_p1 or tmp_65_i_fu_1346_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it30)) begin
        lnReturnA_address0 = tmp_25_i_fu_1242_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp2_it28)) begin
        lnReturnA_address0 = tmp_65_i_fu_1346_p1;
    end else begin
        lnReturnA_address0 = 'bx;
    end
end

/// lnReturnA_ce0 assign process. ///
always @ (ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it30 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it28)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it28) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))))) begin
        lnReturnA_ce0 = ap_const_logic_1;
    end else begin
        lnReturnA_ce0 = ap_const_logic_0;
    end
end

/// lnReturnA_we0 assign process. ///
always @ (ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it30 or ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it29)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_6_i_reg_1545_pp0_it29))) begin
        lnReturnA_we0 = ap_const_logic_1;
    end else begin
        lnReturnA_we0 = ap_const_logic_0;
    end
end

/// sum_returnA_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st126_fsm_32 or ap_sig_bdd_1292)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st126_fsm_32) & ~ap_sig_bdd_1292)) begin
        sum_returnA_out_V_write = ap_const_logic_1;
    end else begin
        sum_returnA_out_V_write = ap_const_logic_0;
    end
end

/// sum_return_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st126_fsm_32 or ap_sig_bdd_1292)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st126_fsm_32) & ~ap_sig_bdd_1292)) begin
        sum_return_out_V_write = ap_const_logic_1;
    end else begin
        sum_return_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st126_fsm_32 or ap_sig_bdd_1292)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st126_fsm_32) & ~ap_sig_bdd_1292)) begin
        sum_weight_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_returnA_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st126_fsm_32 or ap_sig_bdd_1292)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st126_fsm_32) & ~ap_sig_bdd_1292)) begin
        sum_weight_returnA_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_returnA_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_returnA_returnB_out_write assign process. ///
always @ (ap_sig_cseq_ST_st126_fsm_32 or ap_sig_bdd_1292)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st126_fsm_32) & ~ap_sig_bdd_1292)) begin
        sum_weight_returnA_returnB_out_write = ap_const_logic_1;
    end else begin
        sum_weight_returnA_returnB_out_write = ap_const_logic_0;
    end
end

/// sum_weight_returnSquareA_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st126_fsm_32 or ap_sig_bdd_1292)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st126_fsm_32) & ~ap_sig_bdd_1292)) begin
        sum_weight_returnSquareA_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_returnSquareA_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_returnSquare_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st126_fsm_32 or ap_sig_bdd_1292)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st126_fsm_32) & ~ap_sig_bdd_1292)) begin
        sum_weight_returnSquare_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_returnSquare_out_V_write = ap_const_logic_0;
    end
end

/// sum_weight_return_out_V_write assign process. ///
always @ (ap_sig_cseq_ST_st126_fsm_32 or ap_sig_bdd_1292)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st126_fsm_32) & ~ap_sig_bdd_1292)) begin
        sum_weight_return_out_V_write = ap_const_logic_1;
    end else begin
        sum_weight_return_out_V_write = ap_const_logic_0;
    end
end

/// tmp_1_phi_fu_821_p4 assign process. ///
always @ (tmp_1_reg_816 or ap_reg_ppiten_pp1_it1 or ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1 or reg_1129 or ap_sig_cseq_ST_pp1_stg3_fsm_20)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_20))) begin
        tmp_1_phi_fu_821_p4 = reg_1129;
    end else begin
        tmp_1_phi_fu_821_p4 = tmp_1_reg_816;
    end
end

/// tmp_2_phi_fu_834_p4 assign process. ///
always @ (tmp_2_reg_829 or reg_1073 or ap_reg_ppiten_pp1_it1 or ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1 or ap_sig_cseq_ST_pp1_stg2_fsm_19)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_reg_1594_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg2_fsm_19))) begin
        tmp_2_phi_fu_834_p4 = reg_1073;
    end else begin
        tmp_2_phi_fu_834_p4 = tmp_2_reg_829;
    end
end

/// tmp_30_i_phi_fu_868_p4 assign process. ///
always @ (tmp_30_i_reg_865 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_reg_ppiten_pp2_it1 or tmp_31_i_reg_1669 or tmp_30_i_shift_reg_load_i_reg_1678)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == tmp_31_i_reg_1669))) begin
        tmp_30_i_phi_fu_868_p4 = tmp_30_i_shift_reg_load_i_reg_1678;
    end else begin
        tmp_30_i_phi_fu_868_p4 = tmp_30_i_reg_865;
    end
end

/// tmp_3_phi_fu_930_p4 assign process. ///
always @ (tmp_3_reg_925 or reg_1073 or ap_reg_ppiten_pp3_it1 or ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1 or ap_sig_cseq_ST_pp3_stg2_fsm_29)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg2_fsm_29))) begin
        tmp_3_phi_fu_930_p4 = reg_1073;
    end else begin
        tmp_3_phi_fu_930_p4 = tmp_3_reg_925;
    end
end

/// tmp_4_i_phi_fu_774_p4 assign process. ///
always @ (tmp_4_i_reg_770 or ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_reg_ppiten_pp0_it1 or tmp_6_i_reg_1545 or tmp_14_i_reg_1560)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_6_i_reg_1545))) begin
        tmp_4_i_phi_fu_774_p4 = tmp_14_i_reg_1560;
    end else begin
        tmp_4_i_phi_fu_774_p4 = tmp_4_i_reg_770;
    end
end

/// tmp_5_i_phi_fu_785_p4 assign process. ///
always @ (tmp_5_i_reg_782 or ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_reg_ppiten_pp0_it1 or tmp_6_i_reg_1545 or tmp_5_i_tmp_4_i_reg_1554)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_6_i_reg_1545))) begin
        tmp_5_i_phi_fu_785_p4 = tmp_5_i_tmp_4_i_reg_1554;
    end else begin
        tmp_5_i_phi_fu_785_p4 = tmp_5_i_reg_782;
    end
end

/// tmp_5_phi_fu_917_p4 assign process. ///
always @ (tmp_5_reg_912 or ap_reg_ppiten_pp3_it1 or ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1 or ap_sig_cseq_ST_pp3_stg3_fsm_30 or reg_1129)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg3_fsm_30))) begin
        tmp_5_phi_fu_917_p4 = reg_1129;
    end else begin
        tmp_5_phi_fu_917_p4 = tmp_5_reg_912;
    end
end

/// tmp_7_phi_fu_904_p4 assign process. ///
always @ (tmp_7_reg_899 or ap_reg_ppiten_pp3_it1 or ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1 or reg_1135 or ap_sig_cseq_ST_pp3_stg4_fsm_31)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_reg_1743_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_31))) begin
        tmp_7_phi_fu_904_p4 = reg_1135;
    end else begin
        tmp_7_phi_fu_904_p4 = tmp_7_reg_899;
    end
end

/// weight_rom_address0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14 or tmp_70_i_i_fu_1153_p1 or tmp_56_i_fu_1319_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        weight_rom_address0 = tmp_70_i_i_fu_1153_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        weight_rom_address0 = tmp_56_i_fu_1319_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        weight_rom_address0 = ap_const_lv8_0;
    end else begin
        weight_rom_address0 = 'bx;
    end
end

/// weight_rom_address1 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st14_fsm_13 or tmp_71_i_i_fu_1173_p1 or tmp_16_i_fu_1220_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        weight_rom_address1 = ap_const_lv8_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        weight_rom_address1 = ap_const_lv8_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        weight_rom_address1 = tmp_16_i_fu_1220_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6)) begin
        weight_rom_address1 = tmp_71_i_i_fu_1173_p1;
    end else begin
        weight_rom_address1 = 'bx;
    end
end

/// weight_rom_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_pp2_stg0_fsm_26 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_sig_bdd_805 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st15_fsm_14)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_805) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | (ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_26) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))))) begin
        weight_rom_ce0 = ap_const_logic_1;
    end else begin
        weight_rom_ce0 = ap_const_logic_0;
    end
end

/// weight_rom_ce1 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_pp0_stg0_fsm_16 or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_805 or ap_sig_cseq_ST_st7_fsm_6 or ap_sig_cseq_ST_st14_fsm_13)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_805) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_6) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_16) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        weight_rom_ce1 = ap_const_logic_1;
    end else begin
        weight_rom_ce1 = ap_const_logic_0;
    end
end

/// weight_rom_d0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or reg_1048 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        weight_rom_d0 = reg_1048;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        weight_rom_d0 = ap_const_lv32_3F800000;
    end else begin
        weight_rom_d0 = 'bx;
    end
end

/// weight_rom_d1 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or reg_1073 or ap_sig_cseq_ST_st14_fsm_13)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        weight_rom_d1 = reg_1073;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) begin
        weight_rom_d1 = ap_const_lv32_3F800000;
    end else begin
        weight_rom_d1 = 'bx;
    end
end

/// weight_rom_we0 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_805 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_805) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        weight_rom_we0 = ap_const_logic_1;
    end else begin
        weight_rom_we0 = ap_const_logic_0;
    end
end

/// weight_rom_we1 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_805 or ap_sig_cseq_ST_st14_fsm_13)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_805) | (ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13))) begin
        weight_rom_we1 = ap_const_logic_1;
    end else begin
        weight_rom_we1 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or in_indices_TVALID or tmp_6_i_fu_1193_p2 or ap_sig_bdd_154 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it41 or ap_reg_ppiten_pp0_it42 or tmp_31_i_fu_1289_p2 or ap_sig_bdd_300 or ap_reg_ppiten_pp2_it0 or ap_reg_ppiten_pp2_it1 or ap_reg_ppiten_pp2_it41 or ap_reg_ppiten_pp2_it42 or ap_reg_ppiten_pp1_it1 or ap_reg_ppiten_pp1_it0 or ap_reg_ppiten_pp3_it1 or ap_reg_ppiten_pp3_it0 or ap_sig_cseq_ST_pp1_stg3_fsm_20 or ap_sig_bdd_805 or tmp_69_i_i_fu_1168_p2 or exitcond2_i_fu_1254_p2 or exitcond_i_fu_1359_p2 or ap_sig_cseq_ST_pp3_stg4_fsm_31 or ap_sig_bdd_1292 or exitcond_i_i_fu_1147_p2 or tmp_26_i_fu_1280_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_805) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_i_i_fu_1147_p2)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st7_fsm_6 : 
        begin
            if ((ap_const_lv1_0 == tmp_69_i_i_fu_1168_p2)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            if (~(in_indices_TVALID == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_pp0_stg0_fsm_16 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it41)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(tmp_6_i_fu_1193_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_16;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_154 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) & ~(tmp_6_i_fu_1193_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_16;
            end
        end
        ap_ST_pp1_stg0_fsm_17 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_const_lv1_0 == exitcond2_i_fu_1254_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
                ap_NS_fsm = ap_ST_pp1_stg1_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st69_fsm_22;
            end
        end
        ap_ST_pp1_stg1_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg2_fsm_19;
        end
        ap_ST_pp1_stg2_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg3_fsm_20;
        end
        ap_ST_pp1_stg3_fsm_20 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp1_stg3_fsm_20) & ~(ap_const_logic_1 == ap_reg_ppiten_pp1_it0))) begin
                ap_NS_fsm = ap_ST_pp1_stg4_fsm_21;
            end else begin
                ap_NS_fsm = ap_ST_st69_fsm_22;
            end
        end
        ap_ST_pp1_stg4_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_pp1_stg0_fsm_17;
        end
        ap_ST_st69_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st70_fsm_23;
        end
        ap_ST_st70_fsm_23 : 
        begin
            if ((ap_const_lv1_0 == tmp_26_i_fu_1280_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st71_fsm_24;
            end
        end
        ap_ST_st71_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st72_fsm_25;
        end
        ap_ST_st72_fsm_25 : 
        begin
            if (~(in_indices_TVALID == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_st72_fsm_25;
            end
        end
        ap_ST_pp2_stg0_fsm_26 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp2_it42) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it41)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == tmp_31_i_fu_1289_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_26;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp2_it42) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_300 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == tmp_31_i_fu_1289_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_27;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_26;
            end
        end
        ap_ST_pp3_stg0_fsm_27 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp3_it0) & ~(ap_const_lv1_0 == exitcond_i_fu_1359_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it1))) begin
                ap_NS_fsm = ap_ST_pp3_stg1_fsm_28;
            end else begin
                ap_NS_fsm = ap_ST_st126_fsm_32;
            end
        end
        ap_ST_pp3_stg1_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg2_fsm_29;
        end
        ap_ST_pp3_stg2_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg3_fsm_30;
        end
        ap_ST_pp3_stg3_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_pp3_stg4_fsm_31;
        end
        ap_ST_pp3_stg4_fsm_31 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp3_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp3_stg4_fsm_31) & ~(ap_const_logic_1 == ap_reg_ppiten_pp3_it0))) begin
                ap_NS_fsm = ap_ST_pp3_stg0_fsm_27;
            end else begin
                ap_NS_fsm = ap_ST_st126_fsm_32;
            end
        end
        ap_ST_st126_fsm_32 : 
        begin
            if (~ap_sig_bdd_1292) begin
                ap_NS_fsm = ap_ST_st70_fsm_23;
            end else begin
                ap_NS_fsm = ap_ST_st126_fsm_32;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign NUMBER_OF_DAYS_out_din = NUMBER_OF_DAYS;
assign NUMBER_OF_INDICES_out_din = NUMBER_OF_INDICES;
assign acc_return_addr_1_gep_fu_420_p3 = ap_const_lv64_1;
assign acc_return_addr_2_gep_fu_457_p3 = ap_const_lv64_2;
assign acc_return_addr_3_gep_fu_481_p3 = ap_const_lv64_3;
assign acc_return_addr_4_gep_fu_505_p3 = ap_const_lv64_4;
assign acc_return_addr_5_gep_fu_529_p3 = ap_const_lv64_5;
assign acc_return_addr_gep_fu_381_p3 = ap_const_lv64_0;
assign acc_weight_returnA_returnB_add_1_gep_fu_621_p3 = ap_const_lv64_1;
assign acc_weight_returnA_returnB_add_2_gep_fu_628_p3 = ap_const_lv64_2;
assign acc_weight_returnA_returnB_add_3_gep_fu_635_p3 = ap_const_lv64_3;
assign acc_weight_returnA_returnB_add_4_gep_fu_642_p3 = ap_const_lv64_4;
assign acc_weight_returnA_returnB_add_5_gep_fu_649_p3 = ap_const_lv64_5;
assign acc_weight_returnA_returnB_add_gep_fu_614_p3 = ap_const_lv64_0;
assign acc_weight_returnA_returnB_d0 = ap_const_lv32_0;
assign acc_weight_returnSquare_addr_1_gep_fu_432_p3 = ap_const_lv64_1;
assign acc_weight_returnSquare_addr_2_gep_fu_465_p3 = ap_const_lv64_2;
assign acc_weight_returnSquare_addr_3_gep_fu_489_p3 = ap_const_lv64_3;
assign acc_weight_returnSquare_addr_4_gep_fu_513_p3 = ap_const_lv64_4;
assign acc_weight_returnSquare_addr_5_gep_fu_537_p3 = ap_const_lv64_5;
assign acc_weight_returnSquare_addr_gep_fu_394_p3 = ap_const_lv64_0;
assign acc_weight_return_addr_1_gep_fu_444_p3 = ap_const_lv64_1;
assign acc_weight_return_addr_2_gep_fu_473_p3 = ap_const_lv64_2;
assign acc_weight_return_addr_3_gep_fu_497_p3 = ap_const_lv64_3;
assign acc_weight_return_addr_4_gep_fu_521_p3 = ap_const_lv64_4;
assign acc_weight_return_addr_5_gep_fu_545_p3 = ap_const_lv64_5;
assign acc_weight_return_addr_gep_fu_407_p3 = ap_const_lv64_0;

/// ap_sig_bdd_1022 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1022 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_1045 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1045 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end

/// ap_sig_bdd_1064 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1064 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end

/// ap_sig_bdd_1240 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1240 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end

/// ap_sig_bdd_1264 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1264 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end

/// ap_sig_bdd_1275 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1275 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_20]);
end

/// ap_sig_bdd_1292 assign process. ///
always @ (sum_weight_out_V_full_n or sum_return_out_V_full_n or sum_weight_returnSquare_out_V_full_n or sum_weight_return_out_V_full_n or sum_weight_returnA_returnB_out_full_n or sum_returnA_out_V_full_n or sum_weight_returnSquareA_out_V_full_n or sum_weight_returnA_out_V_full_n)
begin
    ap_sig_bdd_1292 = ((sum_weight_out_V_full_n == ap_const_logic_0) | (sum_return_out_V_full_n == ap_const_logic_0) | (sum_weight_returnSquare_out_V_full_n == ap_const_logic_0) | (sum_weight_return_out_V_full_n == ap_const_logic_0) | (sum_weight_returnA_returnB_out_full_n == ap_const_logic_0) | (sum_returnA_out_V_full_n == ap_const_logic_0) | (sum_weight_returnSquareA_out_V_full_n == ap_const_logic_0) | (sum_weight_returnA_out_V_full_n == ap_const_logic_0));
end

/// ap_sig_bdd_1306 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1306 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end

/// ap_sig_bdd_1385 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1385 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_1393 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1393 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_147 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_147 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end

/// ap_sig_bdd_1511 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1511 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end

/// ap_sig_bdd_1524 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1524 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end

/// ap_sig_bdd_154 assign process. ///
always @ (in_indices_TVALID or tmp_6_i_fu_1193_p2)
begin
    ap_sig_bdd_154 = ((in_indices_TVALID == ap_const_logic_0) & (tmp_6_i_fu_1193_p2 == ap_const_lv1_0));
end

/// ap_sig_bdd_1635 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1635 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_1770 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1770 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_1778 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1778 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end

/// ap_sig_bdd_1786 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1786 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end

/// ap_sig_bdd_1854 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1854 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_1862 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_1862 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_295 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_295 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end

/// ap_sig_bdd_300 assign process. ///
always @ (in_indices_TVALID or tmp_31_i_fu_1289_p2)
begin
    ap_sig_bdd_300 = ((in_indices_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == tmp_31_i_fu_1289_p2));
end

/// ap_sig_bdd_440 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_440 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_465 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_465 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_472 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_472 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end

/// ap_sig_bdd_52 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_52 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_560 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_560 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end

/// ap_sig_bdd_567 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_567 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_584 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_584 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end

/// ap_sig_bdd_708 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_708 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_721 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_721 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end

/// ap_sig_bdd_765 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_765 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end

/// ap_sig_bdd_781 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_781 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end

/// ap_sig_bdd_805 assign process. ///
always @ (ap_start or ap_done_reg or NUMBER_OF_DAYS_out_full_n or NUMBER_OF_INDICES_out_full_n)
begin
    ap_sig_bdd_805 = ((NUMBER_OF_INDICES_out_full_n == ap_const_logic_0) | (NUMBER_OF_DAYS_out_full_n == ap_const_logic_0) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_817 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_817 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_826 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_826 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_854 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_854 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end
assign column_index_cast_i_fu_1276_p1 = column_index_i_reg_853;
assign column_index_fu_1376_p2 = (column_index_i_reg_853 + ap_const_lv31_1);
assign exitcond2_i_fu_1254_p2 = (i2_i_phi_fu_846_p4 == ap_const_lv3_6? 1'b1: 1'b0);
assign exitcond_i_fu_1359_p2 = (i8_i_phi_fu_942_p4 == ap_const_lv3_6? 1'b1: 1'b0);
assign exitcond_i_i_fu_1147_p2 = (i_i_i_reg_747 == ap_const_lv8_FC? 1'b1: 1'b0);
assign grp_fu_1001_p0 = reg_1048;
assign grp_fu_1001_p1 = ap_reg_ppstg_reg_1063_pp2_it33;
assign grp_fu_1005_p0 = reg_1096;
assign grp_fu_1005_p1 = ap_reg_ppstg_reg_1063_pp2_it33;
assign grp_fu_1013_p0 = ap_const_lv32_0;
assign grp_fu_1013_p1 = reg_1080;
assign grp_fu_1225_p0 = i1_i_phi_fu_795_p4;
assign grp_fu_1225_p1 = ap_const_lv32_6;
assign grp_fu_1324_p0 = i4_i_phi_fu_878_p4;
assign grp_fu_1324_p1 = ap_const_lv32_6;
assign grp_fu_977_p0 = acc_weight_returnA_returnB_q0;
assign grp_fu_977_p1 = tmp_67_i_reg_1738;
assign i1_i_cast_i_fu_1164_p1 = i1_i_i_reg_759;
assign i_1_fu_1178_p2 = (i1_i_i_reg_759 + ap_const_lv31_1);
assign i_2_fu_1260_p2 = (i2_i_phi_fu_846_p4 + ap_const_lv3_1);
assign i_3_fu_1231_p2 = (i1_i_phi_fu_795_p4 + ap_const_lv32_1);
assign i_4_fu_1365_p2 = (i8_i_phi_fu_942_p4 + ap_const_lv3_1);
assign i_5_fu_1330_p2 = (i4_i_phi_fu_878_p4 + ap_const_lv32_1);
assign i_fu_1158_p2 = (i_i_i_reg_747 + ap_const_lv8_1);
assign lnReturnA_d0 = reg_1085;
assign sum_returnA_out_V_din = tmp_2_reg_829;
assign sum_return_out_V_din = tmp_3_reg_925;
assign sum_weight_out_V_din = reg_1056;
assign sum_weight_returnA_out_V_din = tmp_9_reg_803;
assign sum_weight_returnA_returnB_out_din = tmp_8_reg_886;
assign sum_weight_returnSquareA_out_V_din = tmp_1_reg_816;
assign sum_weight_returnSquare_out_V_din = tmp_5_reg_912;
assign sum_weight_return_out_V_din = tmp_7_reg_899;
assign tmp_11_i_fu_1266_p1 = i2_i_phi_fu_846_p4;
assign tmp_14_i_fu_1216_p1 = in_indices_TDATA;
assign tmp_16_i_fu_1220_p1 = i1_i_phi_fu_795_p4;
assign tmp_17_i_fu_1247_p1 = grp_fu_1225_p2;
assign tmp_1_i_fu_1188_p2 = ($signed(NUMBER_OF_DAYS) + $signed(ap_const_lv32_FFFFFFFF));
assign tmp_24_i_fu_1237_p2 = ($signed(ap_reg_ppstg_tmp_reg_1549_pp0_it29) + $signed(ap_const_lv31_7FFFFFFF));
assign tmp_25_i_fu_1242_p1 = tmp_24_i_fu_1237_p2;
assign tmp_26_i_fu_1280_p2 = ($signed(column_index_cast_i_fu_1276_p1) < $signed(NUMBER_OF_INDICES)? 1'b1: 1'b0);
assign tmp_28_i_fu_1285_p1 = in_indices_TDATA;
assign tmp_30_i_shift_reg_load_i_fu_1307_p3 = ((tmp_32_i_fu_1301_p2)? tmp_30_i_phi_fu_868_p4: shift_reg_load1_i_fu_224);
assign tmp_31_i_fu_1289_p2 = ($signed(i4_i_phi_fu_878_p4) > $signed(tmp_1_i_reg_1539)? 1'b1: 1'b0);
assign tmp_32_i_fu_1301_p2 = (i4_i_phi_fu_878_p4 == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_4_fu_1297_p1 = i4_i_phi_fu_878_p4[30:0];
assign tmp_54_i_fu_1315_p1 = in_indices_TDATA;
assign tmp_56_i_fu_1319_p1 = i4_i_phi_fu_878_p4;
assign tmp_57_i_fu_1351_p1 = grp_fu_1324_p2;
assign tmp_5_i_tmp_4_i_fu_1208_p3 = ((tmp_7_i_fu_1202_p2)? tmp_5_i_phi_fu_785_p4: tmp_4_i_phi_fu_774_p4);
assign tmp_64_i_fu_1341_p2 = ($signed(ap_reg_ppstg_tmp_4_reg_1673_pp2_it27) + $signed(ap_const_lv31_7FFFFFFF));
assign tmp_65_i_fu_1346_p1 = tmp_64_i_fu_1341_p2;
assign tmp_69_i_i_fu_1168_p2 = ($signed(i1_i_cast_i_fu_1164_p1) < $signed(NUMBER_OF_DAYS)? 1'b1: 1'b0);
assign tmp_6_i_fu_1193_p2 = ($signed(i1_i_phi_fu_795_p4) > $signed(tmp_1_i_reg_1539)? 1'b1: 1'b0);
assign tmp_70_i_i_fu_1153_p1 = i_i_i_reg_747;
assign tmp_71_i_i_fu_1173_p1 = i1_i_i_reg_759;
assign tmp_7_i_fu_1202_p2 = (i1_i_phi_fu_795_p4 == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_fu_1198_p1 = i1_i_phi_fu_795_p4[30:0];
assign tmp_i_22_fu_1371_p1 = i8_i_phi_fu_942_p4;
assign tmp_i_fu_1184_p1 = in_indices_TDATA;
always @ (posedge ap_clk)
begin
    acc_return_addr_reg_1444[2:0] <= 3'b000;
    acc_weight_returnSquare_addr_reg_1449[2:0] <= 3'b000;
    acc_weight_return_addr_reg_1454[2:0] <= 3'b000;
    acc_return_addr_1_reg_1459[2:0] <= 3'b001;
    acc_weight_returnSquare_addr_1_reg_1464[2:0] <= 3'b001;
    acc_weight_return_addr_1_reg_1469[2:0] <= 3'b001;
    acc_return_addr_2_reg_1474[2:0] <= 3'b010;
    acc_weight_returnSquare_addr_2_reg_1479[2:0] <= 3'b010;
    acc_weight_return_addr_2_reg_1484[2:0] <= 3'b010;
    acc_return_addr_3_reg_1489[2:0] <= 3'b011;
    acc_weight_returnSquare_addr_3_reg_1494[2:0] <= 3'b011;
    acc_weight_return_addr_3_reg_1499[2:0] <= 3'b011;
    acc_return_addr_4_reg_1504[2:0] <= 3'b100;
    acc_weight_returnSquare_addr_4_reg_1509[2:0] <= 3'b100;
    acc_weight_return_addr_4_reg_1514[2:0] <= 3'b100;
    acc_return_addr_5_reg_1519[2:0] <= 3'b101;
    acc_weight_returnSquare_addr_5_reg_1524[2:0] <= 3'b101;
    acc_weight_return_addr_5_reg_1529[2:0] <= 3'b101;
    tmp_11_i_reg_1603[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    acc_weight_returnA_returnB_add_reg_1631[2:0] <= 3'b000;
    acc_weight_returnA_returnB_add_1_reg_1636[2:0] <= 3'b001;
    acc_weight_returnA_returnB_add_2_reg_1641[2:0] <= 3'b010;
    acc_weight_returnA_returnB_add_3_reg_1646[2:0] <= 3'b011;
    acc_weight_returnA_returnB_add_4_reg_1651[2:0] <= 3'b100;
    acc_weight_returnA_returnB_add_5_reg_1656[2:0] <= 3'b101;
    tmp_i_22_reg_1752[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end



endmodule //correlation_accel_v3_frontEnd

