<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="26" Lut="63" T_Register="2566(26)" T_Alu="364(0)" T_Lut="5935(63)" T_Bsram="14(0)">
    <SubModule name="cpu_1" Register="542" Alu="64" Lut="1640" T_Register="1534(542)" T_Alu="187(64)" T_Lut="2952(1640)">
        <SubModule name="cpu_regs" Register="992" Alu="10" Lut="1061" T_Register="992(992)" T_Alu="10(10)" T_Lut="1061(1061)"/>
        <SubModule name="SignExtendSelector" Lut="44" T_Lut="44(44)"/>
        <SubModule name="control_stall_id" Alu="10" Lut="1" T_Alu="10(10)" T_Lut="1(1)"/>
        <SubModule name="cpu_alu" Alu="83" Lut="120" T_Alu="83(83)" T_Lut="120(120)"/>
        <SubModule name="control_bypass_ex" Alu="20" T_Alu="20(20)"/>
        <SubModule name="mem_write_selector" Lut="86" T_Lut="86(86)"/>
    </SubModule>
    <SubModule name="bu" Lut="338" T_Lut="338(338)"/>
    <SubModule name="mem" Register="79" Lut="134" Bsram="8" T_Register="79(79)" T_Lut="134(134)" T_Bsram="8(8)"/>
    <SubModule name="bm" Register="1" Lut="4" T_Register="1(1)" T_Lut="4(4)"/>
    <SubModule name="flashController" Register="91" Lut="333" T_Register="218(91)" T_Lut="552(333)">
        <SubModule name="navigator" Register="127" Lut="219" T_Register="127(127)" T_Lut="219(219)"/>
    </SubModule>
    <SubModule name="programMemory_inst" Lut="12" T_Lut="12(12)" T_Bsram="4(0)">
        <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
        <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
    </SubModule>
    <SubModule name="Gowin_PLL_inst"/>
    <SubModule name="Gowin_CLKDIV_inst"/>
    <SubModule name="u_Reset_Sync" Register="4" Alu="4" Lut="2" T_Register="4(4)" T_Alu="4(4)" T_Lut="2(2)"/>
    <SubModule name="svo_hdmi_inst_1" Register="4" Lut="1" T_Register="529(4)" T_Alu="111(0)" T_Lut="1678(1)" T_Bsram="2(0)">
        <SubModule name="svo_tcard" Register="92" Lut="1171" T_Register="92(92)" T_Lut="1171(1171)" T_Bsram="2(0)">
            <SubModule name="text_Buffer" Bsram="1" T_Bsram="1(1)"/>
            <SubModule name="attributes_Buffer" Bsram="1" T_Bsram="1(1)"/>
        </SubModule>
        <SubModule name="svo_enc" Register="328" Alu="6" Lut="260" T_Register="328(328)" T_Alu="6(6)" T_Lut="260(260)"/>
        <SubModule name="svo_tmds_0" Register="38" Alu="35" Lut="96" T_Register="38(38)" T_Alu="35(35)" T_Lut="96(96)"/>
        <SubModule name="svo_tmds_1" Register="29" Alu="35" Lut="59" T_Register="29(29)" T_Alu="35(35)" T_Lut="59(59)"/>
        <SubModule name="svo_tmds_2" Register="38" Alu="35" Lut="91" T_Register="38(38)" T_Alu="35(35)" T_Lut="91(91)"/>
    </SubModule>
    <SubModule name="uart_controller" Register="10" Lut="22" T_Register="89(10)" T_Lut="161(22)">
        <SubModule name="uart_inst" Register="79" Lut="139" T_Register="79(79)" T_Lut="139(139)"/>
    </SubModule>
    <SubModule name="counter1mhz" Register="43" Alu="31" Lut="20" T_Register="43(43)" T_Alu="31(31)" T_Lut="20(20)"/>
    <SubModule name="counter27mhz" Register="43" Alu="31" Lut="19" T_Register="43(43)" T_Alu="31(31)" T_Lut="19(19)"/>
</Module>
