/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 256 192)
	(text "dac5672_interface" (rect 5 0 78 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "Mod_Data[13..0]" (rect 0 0 66 12)(font "Arial" ))
		(text "Mod_Data[13..0]" (rect 21 27 87 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "A_Data_nomod[13..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "A_Data_nomod[13..0]" (rect 21 43 110 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "B_Data_nomod[13..0]" (rect 0 0 87 12)(font "Arial" ))
		(text "B_Data_nomod[13..0]" (rect 21 59 108 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "clk240" (rect 0 0 25 12)(font "Arial" ))
		(text "clk240" (rect 21 75 46 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "POR[1..0]" (rect 0 0 40 12)(font "Arial" ))
		(text "POR[1..0]" (rect 21 91 61 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "tx" (rect 0 0 7 12)(font "Arial" ))
		(text "tx" (rect 21 107 28 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "modsel_A_B" (rect 0 0 54 12)(font "Arial" ))
		(text "modsel_A_B" (rect 21 123 75 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 240 32)
		(output)
		(text "DA[13..0]" (rect 0 0 38 12)(font "Arial" ))
		(text "DA[13..0]" (rect 181 27 219 39)(font "Arial" ))
		(line (pt 240 32)(pt 224 32)(line_width 3))
	)
	(port
		(pt 240 48)
		(output)
		(text "SELECTIQ" (rect 0 0 48 12)(font "Arial" ))
		(text "SELECTIQ" (rect 171 43 219 55)(font "Arial" ))
		(line (pt 240 48)(pt 224 48)(line_width 1))
	)
	(port
		(pt 240 64)
		(output)
		(text "RESETIQ" (rect 0 0 43 12)(font "Arial" ))
		(text "RESETIQ" (rect 176 59 219 71)(font "Arial" ))
		(line (pt 240 64)(pt 224 64)(line_width 1))
	)
	(port
		(pt 240 80)
		(output)
		(text "B_clk" (rect 0 0 22 12)(font "Arial" ))
		(text "B_clk" (rect 197 75 219 87)(font "Arial" ))
		(line (pt 240 80)(pt 224 80)(line_width 1))
	)
	(port
		(pt 240 96)
		(output)
		(text "A_clk" (rect 0 0 24 12)(font "Arial" ))
		(text "A_clk" (rect 195 91 219 103)(font "Arial" ))
		(line (pt 240 96)(pt 224 96)(line_width 1))
	)
	(port
		(pt 240 112)
		(output)
		(text "DAC_clk" (rect 0 0 38 12)(font "Arial" ))
		(text "DAC_clk" (rect 181 107 219 119)(font "Arial" ))
		(line (pt 240 112)(pt 224 112)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 224 160)(line_width 1))
	)
)
