{
  "design": {
    "design_info": {
      "boundary_crc": "0x2131C630A25EC801",
      "device": "xc7k480tffg1156-2",
      "gen_directory": "../../../../video_cap.gen/sources_1/bd/video_to_pcie",
      "name": "video_to_pcie",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "video_cap_c2h_bridge_0": "",
      "color_bar_0": "",
      "register_bank_0": "",
      "xdma_0": "",
      "clk_wiz_0": "",
      "v_vid_in_axi4s_0": "",
      "axi_interconnect_0": {
        "s00_couplers": {}
      },
      "util_ds_buf_0": "",
      "util_vector_logic_0": "",
      "vcc": "",
      "proc_sys_reset_1": "",
      "xlconcat_0": "",
      "color_bar_yuv422_0": "",
      "v_vid_in_axi4s_1": "",
      "axis_rgb888_to_xbgr32_0": "",
      "axis_dwidth_converter_0": "",
      "video_cap_c2h_bridge_1": "",
      "xlconcat_1": "",
      "xlslice_0": "",
      "xlslice_1": ""
    },
    "interface_ports": {
      "sys": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "sys_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_P": {
            "physical_name": "sys_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "pci_exp": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pci_exp_rxn",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pci_exp_rxp",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "txn": {
            "physical_name": "pci_exp_txn",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "txp": {
            "physical_name": "pci_exp_txp",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "sys_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "sys_clk_200m": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "video_to_pcie_sys_clk_200m",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "video_cap_c2h_bridge_0": {
        "vlnv": "xilinx.com:module_ref:video_cap_c2h_bridge:1.0",
        "ip_revision": "1",
        "xci_name": "video_to_pcie_video_cap_c2h_bridge_0_0",
        "xci_path": "ip\\video_to_pcie_video_cap_c2h_bridge_0_0\\video_to_pcie_video_cap_c2h_bridge_0_0.xci",
        "inst_hier_path": "video_cap_c2h_bridge_0",
        "parameters": {
          "USER_IRQ_WIDTH": {
            "value": "4"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "video_cap_c2h_bridge",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "axis_pix": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "video_to_pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_pix_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "axis_pix_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "axis_pix_tuser",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "axis_pix_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "axis_pix_tready",
                "direction": "O"
              }
            }
          },
          "s_axis_c2h": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "video_to_pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_c2h_tdata",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "s_axis_c2h_tkeep",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_c2h_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "s_axis_c2h_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "s_axis_c2h_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "axi_aresetn",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "axis_pix:s_axis_c2h",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "video_to_pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ctrl_enable": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "ctrl_soft_reset": {
            "type": "rst",
            "direction": "I"
          },
          "vid_vsync": {
            "direction": "I"
          },
          "vid_fifo_overflow": {
            "direction": "I"
          },
          "vid_fifo_underflow": {
            "direction": "I"
          },
          "usr_irq_req": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "usr_irq_ack": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sts_fifo_overflow": {
            "direction": "O"
          }
        }
      },
      "color_bar_0": {
        "vlnv": "xilinx.com:module_ref:color_bar:1.0",
        "ip_revision": "1",
        "xci_name": "video_to_pcie_color_bar_0_0",
        "xci_path": "ip\\video_to_pcie_color_bar_0_0\\video_to_pcie_color_bar_0_0.xci",
        "inst_hier_path": "color_bar_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "color_bar",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "hs": {
            "direction": "O"
          },
          "vs": {
            "direction": "O"
          },
          "de": {
            "direction": "O"
          },
          "rgb_r": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rgb_g": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rgb_b": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "register_bank_0": {
        "vlnv": "xilinx.com:module_ref:register_bank:1.0",
        "ip_revision": "1",
        "xci_name": "video_to_pcie_register_bank_0_0",
        "xci_path": "ip\\video_to_pcie_register_bank_0_0\\video_to_pcie_register_bank_0_0.xci",
        "inst_hier_path": "register_bank_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register_bank",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axil": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "16",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "video_to_pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "memory_map_ref": "s_axil",
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axil_awaddr",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axil_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axil_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axil_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axil_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axil_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axil_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axil_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axil_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axil_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axil_araddr",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axil_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axil_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axil_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axil_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axil_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axil_rready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axil",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "video_to_pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ctrl0_enable": {
            "direction": "O",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "ctrl0_soft_reset": {
            "type": "rst",
            "direction": "O"
          },
          "ctrl0_test_mode": {
            "direction": "O"
          },
          "ctrl0_vid_format": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ctrl1_enable": {
            "direction": "O"
          },
          "ctrl1_soft_reset": {
            "type": "rst",
            "direction": "O"
          },
          "ctrl1_test_mode": {
            "direction": "O"
          },
          "ctrl1_vid_format": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ctrl_enable_ch": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ctrl_test_mode_ch": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ctrl_soft_reset_ch": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ctrl_vid_format_ch": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "sts_idle": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "sts_mig_calib": {
            "direction": "I"
          },
          "sts_fifo_overflow": {
            "direction": "I"
          },
          "sts_pcie_link_up": {
            "direction": "I"
          },
          "irq_frame_done": {
            "direction": "O"
          },
          "irq_error": {
            "direction": "O"
          }
        }
      },
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "ip_revision": "31",
        "xci_name": "video_to_pcie_xdma_0_0",
        "xci_path": "ip\\video_to_pcie_xdma_0_0\\video_to_pcie_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "axilite_master_en": {
            "value": "true"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "pf0_base_class_menu": {
            "value": "Multimedia_device"
          },
          "pf0_msix_enabled": {
            "value": "true"
          },
          "pf0_sub_class_interface_menu": {
            "value": "Video_device"
          },
          "pl_link_cap_max_link_speed": {
            "value": "5.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X8"
          },
          "xdma_axi_intf_mm": {
            "value": "AXI_Stream"
          },
          "xdma_num_usr_irq": {
            "value": "4"
          },
          "xdma_rnum_chnl": {
            "value": "2"
          },
          "xdma_wnum_chnl": {
            "value": "2"
          }
        },
        "interface_ports": {
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "video_to_pcie_clk_wiz_0_0",
        "xci_path": "ip\\video_to_pcie_clk_wiz_0_0\\video_to_pcie_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "50.0"
          },
          "CLKOUT1_JITTER": {
            "value": "215.720"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "245.344"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "148.5"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "37.125"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "5.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.250"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "8"
          },
          "PRIM_IN_FREQ": {
            "value": "200.000"
          },
          "PRIM_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "v_vid_in_axi4s_0": {
        "vlnv": "xilinx.com:ip:v_vid_in_axi4s:5.0",
        "ip_revision": "5",
        "xci_name": "video_to_pcie_v_vid_in_axi4s_0_0",
        "xci_path": "ip\\video_to_pcie_v_vid_in_axi4s_0_0\\video_to_pcie_v_vid_in_axi4s_0_0.xci",
        "inst_hier_path": "v_vid_in_axi4s_0",
        "parameters": {
          "C_ADDR_WIDTH": {
            "value": "13"
          },
          "C_HAS_ASYNC_CLK": {
            "value": "1"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\video_to_pcie_axi_interconnect_0_0\\video_to_pcie_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "video_to_pcie_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "M00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "7",
        "xci_name": "video_to_pcie_util_ds_buf_0_0",
        "xci_path": "ip\\video_to_pcie_util_ds_buf_0_0\\video_to_pcie_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "video_to_pcie_util_vector_logic_0_0",
        "xci_path": "ip\\video_to_pcie_util_vector_logic_0_0\\video_to_pcie_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "vcc": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "video_to_pcie_xlconstant_0_0",
        "xci_path": "ip\\video_to_pcie_xlconstant_0_0\\video_to_pcie_xlconstant_0_0.xci",
        "inst_hier_path": "vcc"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "video_to_pcie_proc_sys_reset_0_1",
        "xci_path": "ip\\video_to_pcie_proc_sys_reset_0_1\\video_to_pcie_proc_sys_reset_0_1.xci",
        "inst_hier_path": "proc_sys_reset_1"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "video_to_pcie_xlconcat_0_0",
        "xci_path": "ip\\video_to_pcie_xlconcat_0_0\\video_to_pcie_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "color_bar_yuv422_0": {
        "vlnv": "xilinx.com:module_ref:color_bar_yuv422:1.0",
        "ip_revision": "1",
        "xci_name": "video_to_pcie_color_bar_yuv422_0_0",
        "xci_path": "ip\\video_to_pcie_color_bar_yuv422_0_0\\video_to_pcie_color_bar_yuv422_0_0.xci",
        "inst_hier_path": "color_bar_yuv422_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "color_bar_yuv422",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "hs": {
            "direction": "O"
          },
          "vs": {
            "direction": "O"
          },
          "de": {
            "direction": "O"
          },
          "data": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "v_vid_in_axi4s_1": {
        "vlnv": "xilinx.com:ip:v_vid_in_axi4s:5.0",
        "ip_revision": "5",
        "xci_name": "video_to_pcie_v_vid_in_axi4s_0_1",
        "xci_path": "ip\\video_to_pcie_v_vid_in_axi4s_0_1\\video_to_pcie_v_vid_in_axi4s_0_1.xci",
        "inst_hier_path": "v_vid_in_axi4s_1",
        "parameters": {
          "C_ADDR_WIDTH": {
            "value": "13"
          },
          "C_HAS_ASYNC_CLK": {
            "value": "1"
          },
          "C_M_AXIS_VIDEO_FORMAT": {
            "value": "0"
          }
        }
      },
      "axis_rgb888_to_xbgr32_0": {
        "vlnv": "xilinx.com:module_ref:axis_rgb888_to_xbgr32:1.0",
        "ip_revision": "1",
        "xci_name": "video_to_pcie_axis_rgb888_to_xbgr32_0_0",
        "xci_path": "ip\\video_to_pcie_axis_rgb888_to_xbgr32_0_0\\video_to_pcie_axis_rgb888_to_xbgr32_0_0.xci",
        "inst_hier_path": "axis_rgb888_to_xbgr32_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_rgb888_to_xbgr32",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "video_to_pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "m_axis_tuser",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "video_to_pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "s_axis_tuser",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "video_to_pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "axis_dwidth_converter_0": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "ip_revision": "32",
        "xci_name": "video_to_pcie_axis_dwidth_converter_0_0",
        "xci_path": "ip\\video_to_pcie_axis_dwidth_converter_0_0\\video_to_pcie_axis_dwidth_converter_0_0.xci",
        "inst_hier_path": "axis_dwidth_converter_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TUSER_BITS_PER_BYTE": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          }
        }
      },
      "video_cap_c2h_bridge_1": {
        "vlnv": "xilinx.com:module_ref:video_cap_c2h_bridge:1.0",
        "ip_revision": "1",
        "xci_name": "video_to_pcie_video_cap_c2h_bridge_0_1",
        "xci_path": "ip\\video_to_pcie_video_cap_c2h_bridge_0_1\\video_to_pcie_video_cap_c2h_bridge_0_1.xci",
        "inst_hier_path": "video_cap_c2h_bridge_1",
        "parameters": {
          "USER_IRQ_WIDTH": {
            "value": "4"
          },
          "VSYNC_IRQ_BIT": {
            "value": "2"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "video_cap_c2h_bridge",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "axis_pix": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "video_to_pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_pix_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "axis_pix_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "axis_pix_tuser",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "axis_pix_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "axis_pix_tready",
                "direction": "O"
              }
            }
          },
          "s_axis_c2h": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "video_to_pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_c2h_tdata",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "s_axis_c2h_tkeep",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_c2h_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "s_axis_c2h_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "s_axis_c2h_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "axi_aresetn",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "axis_pix:s_axis_c2h",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "video_to_pcie_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "ctrl_enable": {
            "direction": "I"
          },
          "ctrl_soft_reset": {
            "type": "rst",
            "direction": "I"
          },
          "vid_vsync": {
            "direction": "I"
          },
          "vid_fifo_overflow": {
            "direction": "I"
          },
          "vid_fifo_underflow": {
            "direction": "I"
          },
          "usr_irq_req": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "usr_irq_ack": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sts_fifo_overflow": {
            "direction": "O"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "video_to_pcie_xlconcat_1_0",
        "xci_path": "ip\\video_to_pcie_xlconcat_1_0\\video_to_pcie_xlconcat_1_0.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "video_to_pcie_xlslice_0_0",
        "xci_path": "ip\\video_to_pcie_xlslice_0_0\\video_to_pcie_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "4",
        "xci_name": "video_to_pcie_xlslice_0_1",
        "xci_path": "ip\\video_to_pcie_xlslice_0_1\\video_to_pcie_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "sys",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "xdma_0/M_AXI_LITE"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "register_bank_0/s_axil",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axis_dwidth_converter_0_M_AXIS": {
        "interface_ports": [
          "video_cap_c2h_bridge_1/axis_pix",
          "axis_dwidth_converter_0/M_AXIS"
        ]
      },
      "axis_rgb888_to_xbgr32_0_m_axis": {
        "interface_ports": [
          "video_cap_c2h_bridge_0/axis_pix",
          "axis_rgb888_to_xbgr32_0/m_axis"
        ]
      },
      "v_vid_in_axi4s_0_video_out": {
        "interface_ports": [
          "axis_rgb888_to_xbgr32_0/s_axis",
          "v_vid_in_axi4s_0/video_out"
        ]
      },
      "v_vid_in_axi4s_1_video_out": {
        "interface_ports": [
          "axis_dwidth_converter_0/S_AXIS",
          "v_vid_in_axi4s_1/video_out"
        ]
      },
      "video_cap_c2h_bridge_0_s_axis_c2h": {
        "interface_ports": [
          "xdma_0/S_AXIS_C2H_0",
          "video_cap_c2h_bridge_0/s_axis_c2h"
        ]
      },
      "video_cap_c2h_bridge_1_s_axis_c2h": {
        "interface_ports": [
          "video_cap_c2h_bridge_1/s_axis_c2h",
          "xdma_0/S_AXIS_C2H_1"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pci_exp",
          "xdma_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "color_bar_0/clk",
          "v_vid_in_axi4s_0/vid_io_in_clk",
          "proc_sys_reset_1/slowest_sync_clk",
          "v_vid_in_axi4s_1/vid_io_in_clk",
          "color_bar_yuv422_0/clk"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "sys_clk_200m",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "color_bar_0_de": {
        "ports": [
          "color_bar_0/de",
          "v_vid_in_axi4s_0/vid_active_video"
        ]
      },
      "color_bar_0_hs": {
        "ports": [
          "color_bar_0/hs",
          "v_vid_in_axi4s_0/vid_hsync"
        ]
      },
      "color_bar_0_rgb_b": {
        "ports": [
          "color_bar_0/rgb_b",
          "xlconcat_0/In0"
        ]
      },
      "color_bar_0_rgb_g": {
        "ports": [
          "color_bar_0/rgb_g",
          "xlconcat_0/In1"
        ]
      },
      "color_bar_0_rgb_r": {
        "ports": [
          "color_bar_0/rgb_r",
          "xlconcat_0/In2"
        ]
      },
      "color_bar_0_vs": {
        "ports": [
          "color_bar_0/vs",
          "v_vid_in_axi4s_0/vid_vsync",
          "video_cap_c2h_bridge_0/vid_vsync"
        ]
      },
      "color_bar_yuv422_0_data": {
        "ports": [
          "color_bar_yuv422_0/data",
          "v_vid_in_axi4s_1/vid_data"
        ]
      },
      "color_bar_yuv422_0_de": {
        "ports": [
          "color_bar_yuv422_0/de",
          "v_vid_in_axi4s_1/vid_active_video"
        ]
      },
      "color_bar_yuv422_0_hs": {
        "ports": [
          "color_bar_yuv422_0/hs",
          "v_vid_in_axi4s_1/vid_hsync"
        ]
      },
      "color_bar_yuv422_0_vs": {
        "ports": [
          "color_bar_yuv422_0/vs",
          "v_vid_in_axi4s_1/vid_vsync",
          "video_cap_c2h_bridge_1/vid_vsync"
        ]
      },
      "proc_sys_reset_1_peripheral_reset": {
        "ports": [
          "proc_sys_reset_1/peripheral_reset",
          "color_bar_0/rst",
          "color_bar_yuv422_0/rst"
        ]
      },
      "register_bank_0_ctrl1_enable": {
        "ports": [
          "register_bank_0/ctrl1_enable",
          "video_cap_c2h_bridge_1/ctrl_enable"
        ]
      },
      "register_bank_0_ctrl1_soft_reset": {
        "ports": [
          "register_bank_0/ctrl1_soft_reset",
          "video_cap_c2h_bridge_1/ctrl_soft_reset"
        ]
      },
      "register_bank_0_ctrl_enable": {
        "ports": [
          "register_bank_0/ctrl0_enable",
          "util_vector_logic_0/Op1",
          "video_cap_c2h_bridge_0/ctrl_enable"
        ]
      },
      "register_bank_0_ctrl_soft_reset": {
        "ports": [
          "register_bank_0/ctrl0_soft_reset",
          "video_cap_c2h_bridge_0/ctrl_soft_reset"
        ]
      },
      "sys_rst_n_0_1": {
        "ports": [
          "sys_rst_n",
          "xdma_0/sys_rst_n"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "xdma_0/sys_clk"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "register_bank_0/sts_idle"
        ]
      },
      "v_vid_in_axi4s_0_overflow": {
        "ports": [
          "v_vid_in_axi4s_0/overflow",
          "video_cap_c2h_bridge_0/vid_fifo_overflow"
        ]
      },
      "v_vid_in_axi4s_0_underflow": {
        "ports": [
          "v_vid_in_axi4s_0/underflow",
          "video_cap_c2h_bridge_0/vid_fifo_underflow"
        ]
      },
      "v_vid_in_axi4s_1_overflow": {
        "ports": [
          "v_vid_in_axi4s_1/overflow",
          "video_cap_c2h_bridge_1/vid_fifo_overflow"
        ]
      },
      "v_vid_in_axi4s_1_underflow": {
        "ports": [
          "v_vid_in_axi4s_1/underflow",
          "video_cap_c2h_bridge_1/vid_fifo_underflow"
        ]
      },
      "video_cap_c2h_bridge_0_sts_fifo_overflow": {
        "ports": [
          "video_cap_c2h_bridge_0/sts_fifo_overflow",
          "register_bank_0/sts_fifo_overflow"
        ]
      },
      "video_cap_c2h_bridge_0_usr_irq_req": {
        "ports": [
          "video_cap_c2h_bridge_0/usr_irq_req",
          "xlslice_0/Din"
        ]
      },
      "video_cap_c2h_bridge_1_usr_irq_req": {
        "ports": [
          "video_cap_c2h_bridge_1/usr_irq_req",
          "xlslice_1/Din"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "v_vid_in_axi4s_0/aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "v_vid_in_axi4s_1/aclk",
          "axis_rgb888_to_xbgr32_0/aclk",
          "axis_dwidth_converter_0/aclk",
          "register_bank_0/aclk",
          "video_cap_c2h_bridge_0/axi_aclk",
          "video_cap_c2h_bridge_1/axi_aclk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "v_vid_in_axi4s_0/aresetn",
          "v_vid_in_axi4s_1/aresetn",
          "axis_rgb888_to_xbgr32_0/aresetn",
          "axis_dwidth_converter_0/aresetn",
          "register_bank_0/aresetn",
          "video_cap_c2h_bridge_0/axi_aresetn",
          "video_cap_c2h_bridge_1/axi_aresetn"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "register_bank_0/sts_pcie_link_up"
        ]
      },
      "xdma_0_usr_irq_ack": {
        "ports": [
          "xdma_0/usr_irq_ack",
          "video_cap_c2h_bridge_1/usr_irq_ack",
          "video_cap_c2h_bridge_0/usr_irq_ack"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "v_vid_in_axi4s_0/vid_data"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "xdma_0/usr_irq_req"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "vcc/dout",
          "register_bank_0/sts_mig_calib"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "xlconcat_1/In1"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "xlconcat_1/In2"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI_LITE": {
            "segments": {
              "SEG_register_bank_0_reg0": {
                "address_block": "/register_bank_0/s_axil/reg0",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}