TimeQuest Timing Analyzer report for radioberry
Sat Aug 12 15:12:21 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'spi_ce0'
 15. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 16. Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk'
 17. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 18. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 19. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 20. Slow 1200mV 85C Model Setup: 'spi_ce1'
 21. Slow 1200mV 85C Model Hold: 'spi_sck'
 22. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 23. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 24. Slow 1200mV 85C Model Hold: 'spi_ce1'
 25. Slow 1200mV 85C Model Hold: 'spi_ce0'
 26. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 27. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 28. Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. MTBF Summary
 45. Synchronizer Summary
 46. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
 76. Slow 1200mV 0C Model Fmax Summary
 77. Slow 1200mV 0C Model Setup Summary
 78. Slow 1200mV 0C Model Hold Summary
 79. Slow 1200mV 0C Model Recovery Summary
 80. Slow 1200mV 0C Model Removal Summary
 81. Slow 1200mV 0C Model Minimum Pulse Width Summary
 82. Slow 1200mV 0C Model Setup: 'spi_ce0'
 83. Slow 1200mV 0C Model Setup: 'spi_sck'
 84. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 85. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 86. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 87. Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk'
 88. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 89. Slow 1200mV 0C Model Setup: 'spi_ce1'
 90. Slow 1200mV 0C Model Hold: 'spi_sck'
 91. Slow 1200mV 0C Model Hold: 'ad9866_clk'
 92. Slow 1200mV 0C Model Hold: 'clk_10mhz'
 93. Slow 1200mV 0C Model Hold: 'spi_ce1'
 94. Slow 1200mV 0C Model Hold: 'spi_ce0'
 95. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 96. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 97. Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
104. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
105. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
106. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
107. Setup Times
108. Hold Times
109. Clock to Output Times
110. Minimum Clock to Output Times
111. Propagation Delay
112. Minimum Propagation Delay
113. MTBF Summary
114. Synchronizer Summary
115. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
145. Fast 1200mV 0C Model Setup Summary
146. Fast 1200mV 0C Model Hold Summary
147. Fast 1200mV 0C Model Recovery Summary
148. Fast 1200mV 0C Model Removal Summary
149. Fast 1200mV 0C Model Minimum Pulse Width Summary
150. Fast 1200mV 0C Model Setup: 'spi_sck'
151. Fast 1200mV 0C Model Setup: 'ad9866_clk'
152. Fast 1200mV 0C Model Setup: 'spi_ce0'
153. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
154. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
155. Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk'
156. Fast 1200mV 0C Model Setup: 'clk_10mhz'
157. Fast 1200mV 0C Model Setup: 'spi_ce1'
158. Fast 1200mV 0C Model Hold: 'ad9866_clk'
159. Fast 1200mV 0C Model Hold: 'spi_sck'
160. Fast 1200mV 0C Model Hold: 'spi_ce0'
161. Fast 1200mV 0C Model Hold: 'spi_ce1'
162. Fast 1200mV 0C Model Hold: 'clk_10mhz'
163. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
164. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
165. Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk'
166. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
167. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'
168. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'
169. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
170. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
171. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'
172. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'
173. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
174. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
175. Setup Times
176. Hold Times
177. Clock to Output Times
178. Minimum Clock to Output Times
179. Propagation Delay
180. Minimum Propagation Delay
181. MTBF Summary
182. Synchronizer Summary
183. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
213. Multicorner Timing Analysis Summary
214. Setup Times
215. Hold Times
216. Clock to Output Times
217. Minimum Clock to Output Times
218. Propagation Delay
219. Minimum Propagation Delay
220. Board Trace Model Assignments
221. Input Transition Times
222. Slow Corner Signal Integrity Metrics
223. Fast Corner Signal Integrity Metrics
224. Setup Transfers
225. Hold Transfers
226. Recovery Transfers
227. Removal Transfers
228. Report TCCS
229. Report RSKM
230. Unconstrained Paths
231. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; radioberry                                         ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C25E144C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; radioberry.sdc ; OK     ; Sat Aug 12 15:12:00 2017 ;
+----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                      ;
+-----------------------------------+---------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type    ; Period   ; Frequency ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+---------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; ad9866_clk                        ; Base    ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_clk }                        ;
; ad9866_rxclk                      ; Base    ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_rxclk }                      ;
; ad9866_txclk                      ; Base    ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_txclk }                      ;
; clk_10mhz                         ; Base    ; 100.000  ; 10.0 MHz  ; 0.000 ; 50.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_10mhz }                         ;
; spi_ce0                           ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ce[0] }                         ;
; spi_ce1                           ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ce[1] }                         ;
; spi_sck                           ; Base    ; 64.000   ; 15.63 MHz ; 0.000 ; 32.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_sck }                           ;
; spi_slave:spi_slave_rx2_inst|done ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_slave:spi_slave_rx2_inst|done } ;
; spi_slave:spi_slave_rx_inst|done  ; Base    ; 2500.000 ; 0.4 MHz   ; 0.000 ; 1250.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_slave:spi_slave_rx_inst|done }  ;
; virt_ad9866_clk                   ; Virtual ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }                                   ;
; virt_ad9866_rxclk                 ; Virtual ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }                                   ;
; virt_ad9866_txclk                 ; Virtual ; 13.563   ; 73.73 MHz ; 0.000 ; 6.781    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { }                                   ;
+-----------------------------------+---------+----------+-----------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+------------+-----------------+------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                              ;
+------------+-----------------+------------+---------------------------------------------------+
; 27.19 MHz  ; 27.19 MHz       ; spi_sck    ;                                                   ;
; 82.05 MHz  ; 63.75 MHz       ; ad9866_clk ; limit due to minimum port rate restriction (tmin) ;
; 171.09 MHz ; 171.09 MHz      ; spi_ce0    ;                                                   ;
; 175.93 MHz ; 175.93 MHz      ; clk_10mhz  ;                                                   ;
; 265.6 MHz  ; 238.04 MHz      ; spi_ce1    ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-----------------------------------+----------+---------------+
; Clock                             ; Slack    ; End Point TNS ;
+-----------------------------------+----------+---------------+
; spi_sck                           ; 0.226    ; 0.000         ;
; spi_ce0                           ; 0.230    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 0.585    ; 0.000         ;
; virt_ad9866_rxclk                 ; 0.928    ; 0.000         ;
; ad9866_clk                        ; 1.126    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1.192    ; 0.000         ;
; clk_10mhz                         ; 94.316   ; 0.000         ;
; spi_ce1                           ; 2496.235 ; 0.000         ;
+-----------------------------------+----------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; spi_sck                           ; 0.317  ; 0.000         ;
; ad9866_clk                        ; 0.396  ; 0.000         ;
; clk_10mhz                         ; 0.454  ; 0.000         ;
; spi_ce1                           ; 0.455  ; 0.000         ;
; spi_ce0                           ; 0.459  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 1.059  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1.093  ; 0.000         ;
; virt_ad9866_rxclk                 ; 13.644 ; 0.000         ;
+-----------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-----------------------------------+----------+---------------+
; Clock                             ; Slack    ; End Point TNS ;
+-----------------------------------+----------+---------------+
; ad9866_clk                        ; -2.123   ; -4.246        ;
; ad9866_rxclk                      ; -2.123   ; -2.123        ;
; ad9866_txclk                      ; -2.123   ; -2.123        ;
; spi_sck                           ; 31.642   ; 0.000         ;
; clk_10mhz                         ; 49.759   ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1249.495 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 1249.544 ; 0.000         ;
; spi_ce0                           ; 1249.577 ; 0.000         ;
; spi_ce1                           ; 1249.631 ; 0.000         ;
+-----------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                          ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.226 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.314      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.248 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.549      ; 6.292      ;
; 0.306 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.508      ; 6.193      ;
; 0.306 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.508      ; 6.193      ;
; 0.306 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.508      ; 6.193      ;
; 0.306 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.508      ; 6.193      ;
; 0.306 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.508      ; 6.193      ;
; 0.306 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.508      ; 6.193      ;
; 0.306 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.508      ; 6.193      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.331 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.542      ; 6.202      ;
; 0.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.507      ; 6.153      ;
; 0.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.507      ; 6.153      ;
; 0.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.507      ; 6.153      ;
; 0.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.507      ; 6.153      ;
; 0.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.507      ; 6.153      ;
; 0.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.507      ; 6.153      ;
; 0.345 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.507      ; 6.153      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.353 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.149      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.357 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.511      ; 6.145      ;
; 0.368 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.575      ; 6.198      ;
; 0.368 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.575      ; 6.198      ;
; 0.368 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.575      ; 6.198      ;
; 0.368 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.575      ; 6.198      ;
; 0.368 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.575      ; 6.198      ;
; 0.368 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.575      ; 6.198      ;
; 0.368 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.575      ; 6.198      ;
; 0.368 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.575      ; 6.198      ;
; 0.368 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.575      ; 6.198      ;
; 0.388 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.508      ; 6.111      ;
; 0.388 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.508      ; 6.111      ;
; 0.388 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.508      ; 6.111      ;
; 0.388 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.508      ; 6.111      ;
; 0.388 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.508      ; 6.111      ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                             ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.230    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.990      ; 2.798      ;
; 0.331    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.011      ; 2.718      ;
; 0.350    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.990      ; 2.678      ;
; 0.360    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.062      ; 2.740      ;
; 0.432    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.954      ; 2.560      ;
; 0.508    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.943      ; 2.473      ;
; 0.544    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.946      ; 2.440      ;
; 0.562    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.937      ; 2.413      ;
; 0.565    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.737      ; 2.210      ;
; 0.571    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.943      ; 2.410      ;
; 0.597    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.946      ; 2.387      ;
; 0.601    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.946      ; 2.383      ;
; 0.610    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.685      ; 2.113      ;
; 0.629    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.737      ; 2.146      ;
; 0.631    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.943      ; 2.350      ;
; 0.650    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.068      ; 2.456      ;
; 0.687    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.737      ; 2.088      ;
; 0.710    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.990      ; 2.318      ;
; 0.745    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.062      ; 2.355      ;
; 0.949    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.967      ; 2.056      ;
; 0.952    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.967      ; 2.053      ;
; 0.981    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.967      ; 2.024      ;
; 0.981    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.745      ; 1.802      ;
; 0.993    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.068      ; 2.113      ;
; 1.000    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.990      ; 2.028      ;
; 1.010    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.745      ; 1.773      ;
; 1.021    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.745      ; 1.762      ;
; 1.058    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.745      ; 1.725      ;
; 1.113    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 3.000        ; 0.917      ; 2.842      ;
; 1.240    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 3.000        ; 0.917      ; 2.715      ;
; 1.262    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 3.000        ; 0.917      ; 2.693      ;
; 1.537    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 3.000        ; 0.917      ; 2.418      ;
; 2494.155 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 5.766      ;
; 2494.308 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.094     ; 5.619      ;
; 2494.376 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 5.596      ;
; 2494.926 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 4.995      ;
; 2494.959 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 4.962      ;
; 2495.231 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 4.746      ;
; 2495.244 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 4.677      ;
; 2495.257 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 4.720      ;
; 2495.392 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.030     ; 4.599      ;
; 2495.418 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.030     ; 4.573      ;
; 2495.452 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.007      ; 4.576      ;
; 2495.478 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.007      ; 4.550      ;
; 2495.677 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 4.244      ;
; 2495.707 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.772      ; 5.133      ;
; 2495.710 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.764      ; 5.122      ;
; 2495.744 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.690      ; 5.014      ;
; 2495.779 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.815      ; 5.104      ;
; 2495.892 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.100     ; 4.029      ;
; 2496.002 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 3.975      ;
; 2496.028 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 3.949      ;
; 2496.035 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 3.942      ;
; 2496.045 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.094     ; 3.882      ;
; 2496.058 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.699      ; 4.709      ;
; 2496.061 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 3.916      ;
; 2496.082 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.712      ; 4.698      ;
; 2496.085 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.149     ; 3.787      ;
; 2496.113 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.049     ; 3.859      ;
; 2496.204 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.149     ; 3.668      ;
; 2496.243 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.119     ; 3.659      ;
; 2496.320 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 3.657      ;
; 2496.346 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.044     ; 3.631      ;
; 2496.374 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.772      ; 4.466      ;
; 2496.377 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.764      ; 4.455      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[20]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[19]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[18]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[17]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[16]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[15]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[14]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[13]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 3.476      ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                       ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.585 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 3.269      ;
; 0.660 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 3.194      ;
; 0.710 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 3.206      ;
; 0.712 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 3.142      ;
; 0.726 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.028      ; 3.293      ;
; 0.729 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 3.125      ;
; 0.731 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 3.123      ;
; 0.737 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 3.179      ;
; 0.742 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 3.174      ;
; 0.747 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 3.169      ;
; 0.779 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 3.075      ;
; 0.789 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 3.127      ;
; 0.803 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 3.051      ;
; 0.804 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 3.112      ;
; 0.804 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 3.050      ;
; 0.816 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 3.038      ;
; 0.824 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 3.092      ;
; 0.827 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.175      ; 3.090      ;
; 0.828 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 3.026      ;
; 0.833 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.113      ; 3.022      ;
; 0.843 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.241     ; 2.907      ;
; 0.849 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 3.067      ;
; 0.852 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 3.002      ;
; 0.889 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 2.965      ;
; 0.892 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.113      ; 2.963      ;
; 0.896 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.113      ; 2.959      ;
; 0.918 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.175      ; 2.999      ;
; 0.925 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.991      ;
; 0.928 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.010      ; 3.073      ;
; 0.929 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.034     ; 3.028      ;
; 0.936 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.175      ; 2.981      ;
; 0.938 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 2.916      ;
; 0.956 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.010      ; 3.045      ;
; 0.967 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.949      ;
; 0.982 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.957      ;
; 0.984 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.932      ;
; 0.991 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 2.863      ;
; 0.995 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.921      ;
; 1.005 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.911      ;
; 1.010 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 2.844      ;
; 1.012 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.904      ;
; 1.019 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.185     ; 2.538      ;
; 1.040 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.175      ; 2.877      ;
; 1.047 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 2.807      ;
; 1.050 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 2.804      ;
; 1.063 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 2.791      ;
; 1.063 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.116      ; 2.795      ;
; 1.071 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 2.783      ;
; 1.073 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.184     ; 2.485      ;
; 1.087 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.829      ;
; 1.090 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.826      ;
; 1.090 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.057     ; 2.844      ;
; 1.092 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 2.762      ;
; 1.113 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 2.741      ;
; 1.115 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.175      ; 2.802      ;
; 1.119 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.052     ; 2.820      ;
; 1.120 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.731      ;
; 1.131 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.113      ; 2.724      ;
; 1.136 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 2.718      ;
; 1.137 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.122      ; 2.727      ;
; 1.140 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.184      ; 2.786      ;
; 1.140 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.776      ;
; 1.149 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.702      ;
; 1.152 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.122      ; 2.712      ;
; 1.154 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.112      ; 2.700      ;
; 1.170 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.122      ; 2.694      ;
; 1.176 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.675      ;
; 1.176 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.740      ;
; 1.184 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.113      ; 2.671      ;
; 1.186 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.126      ; 2.682      ;
; 1.190 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.726      ;
; 1.198 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.718      ;
; 1.199 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.717      ;
; 1.208 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.034     ; 2.749      ;
; 1.210 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.126      ; 2.658      ;
; 1.214 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.171      ; 2.699      ;
; 1.218 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.171      ; 2.695      ;
; 1.221 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.171      ; 2.692      ;
; 1.229 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.184      ; 2.697      ;
; 1.243 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.171      ; 2.670      ;
; 1.247 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.604      ;
; 1.252 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.122      ; 2.612      ;
; 1.258 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.171      ; 2.655      ;
; 1.266 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.650      ;
; 1.279 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.116      ; 2.579      ;
; 1.290 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.122      ; 2.574      ;
; 1.295 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.184      ; 2.631      ;
; 1.299 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.171      ; 2.614      ;
; 1.307 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.178      ; 2.613      ;
; 1.309 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.188      ; 2.621      ;
; 1.319 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.178      ; 2.601      ;
; 1.385 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.178      ; 2.535      ;
; 1.387 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.464      ;
; 1.393 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.331     ; 2.267      ;
; 1.395 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.034     ; 2.562      ;
; 1.408 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.109      ; 2.443      ;
; 1.418 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.498      ;
; 1.423 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.175      ; 2.494      ;
; 1.424 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.116      ; 2.434      ;
; 1.432 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.174      ; 2.484      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'virt_ad9866_rxclk'                                                                                                ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 0.928 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.105     ; 6.947      ;
; 2.169 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -2.965     ; 5.846      ;
; 3.069 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.050     ; 4.861      ;
; 3.096 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.105     ; 4.779      ;
; 3.245 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.119     ; 4.616      ;
; 3.362 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.119     ; 4.499      ;
; 3.456 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.119     ; 4.405      ;
; 3.476 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.422     ; 4.082      ;
; 3.911 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.119     ; 3.950      ;
; 4.352 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.119     ; 3.509      ;
; 4.439 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.298     ; 3.243      ;
; 4.451 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.298     ; 3.231      ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                        ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.126 ; ad9866_clk                                                                                                                       ; ad9866_rxclk                                                                                                   ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.656      ;
; 1.126 ; ad9866_clk                                                                                                                       ; ad9866_txclk                                                                                                   ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.656      ;
; 1.197 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                            ; spi_miso                                                                                                       ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.646     ; 9.127      ;
; 1.274 ; ad9866_adio[2]                                                                                                                   ; adc[2]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.602      ; 4.892      ;
; 1.300 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                             ; spi_miso                                                                                                       ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.682     ; 8.988      ;
; 1.368 ; ad9866_adio[7]                                                                                                                   ; adc[7]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.187      ; 5.383      ;
; 1.375 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.146     ; 7.042      ;
; 1.377 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.136     ; 7.050      ;
; 1.389 ; ad9866_adio[4]                                                                                                                   ; adc[4]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.132      ; 5.307      ;
; 1.409 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.131     ; 7.023      ;
; 1.410 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.115     ; 7.038      ;
; 1.449 ; ad9866_adio[8]                                                                                                                   ; adc[8]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.917      ; 5.032      ;
; 1.459 ; ad9866_adio[11]                                                                                                                  ; adc[11]                                                                                                        ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.201      ; 5.306      ;
; 1.479 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.174     ; 6.910      ;
; 1.507 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.136     ; 6.920      ;
; 1.542 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[3]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.430     ; 6.591      ;
; 1.561 ; ad9866_adio[0]                                                                                                                   ; adc[0]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.073      ; 5.076      ;
; 1.655 ; ad9866_adio[6]                                                                                                                   ; adc[6]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.158      ; 5.067      ;
; 1.698 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[3]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.277     ; 6.588      ;
; 1.699 ; ad9866_adio[5]                                                                                                                   ; adc[5]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.158      ; 5.023      ;
; 1.718 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.420     ; 6.425      ;
; 1.719 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.146     ; 6.698      ;
; 1.740 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[4]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.277     ; 6.546      ;
; 1.755 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.136     ; 6.672      ;
; 1.766 ; ad9866_adio[3]                                                                                                                   ; adc[3]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.042      ; 4.840      ;
; 1.771 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[5]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.494     ; 6.298      ;
; 1.858 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.174     ; 6.531      ;
; 1.875 ; ad9866_adio[10]                                                                                                                  ; adc[10]                                                                                                        ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.812      ; 5.501      ;
; 1.906 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[6]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.388     ; 6.269      ;
; 1.915 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.241     ; 6.407      ;
; 1.915 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[0]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.430     ; 6.218      ;
; 1.915 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.136     ; 6.512      ;
; 1.940 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.131     ; 6.492      ;
; 1.953 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.131     ; 6.479      ;
; 1.990 ; ad9866_adio[1]                                                                                                                   ; adc[1]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.191      ; 4.765      ;
; 2.013 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.317     ; 6.233      ;
; 2.015 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[5]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.247     ; 6.301      ;
; 2.037 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[2]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.277     ; 6.249      ;
; 2.044 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[0]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.277     ; 6.242      ;
; 2.051 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.064     ; 6.448      ;
; 2.071 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.064     ; 6.428      ;
; 2.081 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[7]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.247     ; 6.235      ;
; 2.090 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.387     ; 6.086      ;
; 2.100 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[4]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.494     ; 5.969      ;
; 2.144 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[2]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.494     ; 5.925      ;
; 2.158 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[0]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.420     ; 5.985      ;
; 2.183 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.181     ; 6.199      ;
; 2.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.443     ; 5.934      ;
; 2.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[6]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.247     ; 6.129      ;
; 2.224 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[8]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.388     ; 5.951      ;
; 2.321 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.090     ; 6.152      ;
; 2.341 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.090     ; 6.132      ;
; 2.352 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[0]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.241     ; 5.970      ;
; 2.360 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[8]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.247     ; 5.956      ;
; 2.390 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[6]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.317     ; 5.856      ;
; 2.426 ; ad9866_adio[9]                                                                                                                   ; adc[9]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.291      ; 4.429      ;
; 2.442 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[7]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.494     ; 5.627      ;
; 2.524 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.407     ; 5.632      ;
; 2.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[2]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.387     ; 5.649      ;
; 2.546 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.115     ; 5.902      ;
; 2.546 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.115     ; 5.902      ;
; 2.564 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[4]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.443     ; 5.556      ;
; 2.583 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.223     ; 5.757      ;
; 2.594 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[6]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.407     ; 5.562      ;
; 2.653 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[2]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.223     ; 5.687      ;
; 2.655 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[4]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.223     ; 5.685      ;
; 2.907 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.064     ; 5.592      ;
; 2.914 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.064     ; 5.585      ;
; 2.936 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.064     ; 5.563      ;
; 2.985 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[1]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.494     ; 5.084      ;
; 3.010 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.115     ; 5.438      ;
; 3.135 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[1]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.277     ; 5.151      ;
; 3.238 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]                                                                 ; transmitter:transmitter_inst|out_data[9]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.010      ; 3.574      ;
; 3.394 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.115     ; 5.054      ;
; 3.513 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 9.269      ;
; 3.516 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.064     ; 4.983      ;
; 3.588 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[37] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 9.194      ;
; 3.659 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[36] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 9.123      ;
; 3.691 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[1]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.387     ; 4.485      ;
; 3.734 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 9.048      ;
; 3.805 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.977      ;
; 3.819 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[1]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.223     ; 4.521      ;
; 3.880 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.902      ;
; 3.934 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.848      ;
; 3.945 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 1.375      ; 11.014     ;
; 3.951 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.831      ;
; 3.980 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[37] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.802      ;
; 4.009 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[37] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.773      ;
; 4.010 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.772      ;
; 4.026 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.756      ;
; 4.047 ; receiver:receiver_inst|firX8R8:fir2|wstate[0]                                                                                    ; receiver:receiver_inst|firX8R8:fir2|Racc[23]                                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.988     ; 8.549      ;
; 4.068 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 1.375      ; 10.891     ;
; 4.080 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[36] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.702      ;
; 4.085 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 1.234      ; 10.733     ;
; 4.095 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 1.375      ; 10.864     ;
; 4.096 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 1.417      ; 10.905     ;
; 4.097 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[30] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.685      ;
; 4.126 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.656      ;
; 4.155 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.627      ;
; 4.156 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[36] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.802     ; 8.626      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.192 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.115      ; 2.665      ;
; 1.324 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.701     ; 1.966      ;
; 1.383 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 2.480      ;
; 1.409 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.211     ; 2.122      ;
; 1.526 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 2.337      ;
; 1.528 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.113      ; 2.327      ;
; 1.537 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.113      ; 2.318      ;
; 1.542 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 2.321      ;
; 1.544 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.219     ; 1.979      ;
; 1.568 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.161     ; 2.013      ;
; 1.569 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.113      ; 2.286      ;
; 1.580 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.219     ; 1.943      ;
; 1.580 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.115      ; 2.277      ;
; 1.582 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 2.281      ;
; 1.582 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.159     ; 2.001      ;
; 1.583 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.113      ; 2.272      ;
; 1.584 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.115      ; 2.273      ;
; 1.585 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 2.278      ;
; 1.594 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.493     ; 1.655      ;
; 1.597 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.211     ; 1.934      ;
; 1.598 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.211     ; 1.933      ;
; 1.611 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.113      ; 2.244      ;
; 1.619 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.113      ; 2.236      ;
; 1.633 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.115      ; 2.224      ;
; 1.647 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.115      ; 2.210      ;
; 1.655 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 2.208      ;
; 1.784 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.113      ; 2.071      ;
; 1.815 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.050     ; 2.126      ;
; 1.820 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.493     ; 1.429      ;
; 1.841 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.161     ; 1.740      ;
; 1.841 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.161     ; 1.740      ;
; 1.847 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.159     ; 1.736      ;
; 1.856 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.115      ; 2.001      ;
; 1.856 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 2.007      ;
; 1.861 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.161     ; 1.720      ;
; 1.863 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.159     ; 1.720      ;
; 1.863 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 2.000      ;
; 1.867 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.219     ; 1.656      ;
; 1.868 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.159     ; 1.715      ;
; 1.869 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.113      ; 1.986      ;
; 1.869 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 1.994      ;
; 1.870 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.115      ; 1.987      ;
; 1.874 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 1.989      ;
; 1.877 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.115      ; 1.980      ;
; 1.879 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.115      ; 1.978      ;
; 1.881 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.219     ; 1.642      ;
; 1.888 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.115      ; 1.969      ;
; 1.888 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 1.975      ;
; 1.890 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.161     ; 1.691      ;
; 1.891 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.219     ; 1.632      ;
; 1.901 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.219     ; 1.622      ;
; 1.903 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 1.960      ;
; 1.908 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.219     ; 1.615      ;
; 1.910 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.115      ; 1.947      ;
; 1.911 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.115      ; 1.946      ;
; 1.913 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.219     ; 1.610      ;
; 1.916 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.113      ; 1.939      ;
; 1.916 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.493     ; 1.333      ;
; 1.920 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.493     ; 1.329      ;
; 1.926 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.493     ; 1.323      ;
; 1.931 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.211     ; 1.600      ;
; 1.933 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.159     ; 1.650      ;
; 1.935 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.049     ; 2.007      ;
; 1.936 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.219     ; 1.587      ;
; 1.936 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.159     ; 1.647      ;
; 1.948 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.048     ; 1.995      ;
; 1.949 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 1.914      ;
; 1.960 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 1.903      ;
; 2.006 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.042     ; 1.943      ;
; 2.011 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.040     ; 1.940      ;
; 2.040 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.044     ; 1.907      ;
; 2.040 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.044     ; 1.907      ;
; 2.080 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.044     ; 1.867      ;
; 2.101 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.042     ; 1.848      ;
; 2.142 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.042     ; 1.807      ;
; 2.143 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.042     ; 1.806      ;
; 2.251 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.042     ; 1.698      ;
; 2.256 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.042     ; 1.693      ;
; 2.257 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.042     ; 1.692      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.316 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.607      ;
; 94.316 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.607      ;
; 94.316 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.607      ;
; 94.316 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.607      ;
; 94.316 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.607      ;
; 94.316 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.607      ;
; 94.316 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.607      ;
; 94.316 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.607      ;
; 94.316 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.607      ;
; 94.426 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.497      ;
; 94.426 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.497      ;
; 94.426 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.497      ;
; 94.426 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.497      ;
; 94.426 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.497      ;
; 94.426 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.497      ;
; 94.426 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.497      ;
; 94.426 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.497      ;
; 94.426 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.497      ;
; 94.434 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.489      ;
; 94.434 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.489      ;
; 94.434 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.489      ;
; 94.434 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.489      ;
; 94.434 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.489      ;
; 94.434 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.489      ;
; 94.434 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.489      ;
; 94.434 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.489      ;
; 94.434 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.489      ;
; 94.555 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.367      ;
; 94.555 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.367      ;
; 94.555 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.367      ;
; 94.555 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.367      ;
; 94.555 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.367      ;
; 94.555 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.367      ;
; 94.555 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.367      ;
; 94.633 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.290      ;
; 94.633 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.290      ;
; 94.633 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.290      ;
; 94.633 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.290      ;
; 94.633 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.290      ;
; 94.633 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.290      ;
; 94.633 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.290      ;
; 94.633 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.290      ;
; 94.633 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.290      ;
; 94.665 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.257      ;
; 94.665 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.257      ;
; 94.665 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.257      ;
; 94.665 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.257      ;
; 94.665 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.257      ;
; 94.665 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.257      ;
; 94.665 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.257      ;
; 94.673 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.249      ;
; 94.673 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.249      ;
; 94.673 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.249      ;
; 94.673 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.249      ;
; 94.673 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.249      ;
; 94.673 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.249      ;
; 94.673 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.249      ;
; 94.791 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.130      ;
; 94.791 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.130      ;
; 94.791 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.130      ;
; 94.791 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.130      ;
; 94.791 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.130      ;
; 94.791 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.130      ;
; 94.791 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.130      ;
; 94.791 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.130      ;
; 94.791 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.130      ;
; 94.791 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.130      ;
; 94.791 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 5.130      ;
; 94.816 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.107      ;
; 94.816 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.107      ;
; 94.816 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.107      ;
; 94.816 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.107      ;
; 94.816 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.107      ;
; 94.816 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.107      ;
; 94.816 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.107      ;
; 94.816 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.107      ;
; 94.816 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.078     ; 5.107      ;
; 94.872 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.050      ;
; 94.872 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.050      ;
; 94.872 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.050      ;
; 94.872 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.050      ;
; 94.872 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.050      ;
; 94.872 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.050      ;
; 94.872 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 5.050      ;
; 95.009 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.912      ;
; 95.009 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.912      ;
; 95.009 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.912      ;
; 95.009 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.912      ;
; 95.009 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.912      ;
; 95.009 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.912      ;
; 95.009 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.912      ;
; 95.009 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.912      ;
; 95.009 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.912      ;
; 95.009 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.912      ;
; 95.009 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.080     ; 4.912      ;
; 95.055 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.867      ;
; 95.055 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.867      ;
; 95.055 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.867      ;
; 95.055 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.867      ;
; 95.055 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.079     ; 4.867      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                 ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2496.235 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 3.677      ;
; 2496.253 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 3.659      ;
; 2496.302 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 3.610      ;
; 2496.346 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 3.566      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.381 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.059     ; 3.476      ;
; 2496.451 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 3.461      ;
; 2496.469 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 3.443      ;
; 2496.518 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 3.394      ;
; 2496.562 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 3.350      ;
; 2496.937 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.286      ; 3.397      ;
; 2497.088 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 2.824      ;
; 2497.125 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 2.787      ;
; 2497.147 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 2.765      ;
; 2497.219 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.703      ;
; 2497.237 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.685      ;
; 2497.286 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.636      ;
; 2497.287 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 2.625      ;
; 2497.304 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 2.608      ;
; 2497.305 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.285      ; 3.028      ;
; 2497.320 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.602      ;
; 2497.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 2.571      ;
; 2497.366 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.566      ;
; 2497.514 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.418      ;
; 2497.618 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.065     ; 2.318      ;
; 2497.684 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.296      ; 2.660      ;
; 2497.796 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.126      ;
; 2497.805 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.296      ; 2.539      ;
; 2497.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.099      ;
; 2497.829 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 2.083      ;
; 2497.836 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.089     ; 2.076      ;
; 2497.844 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.088      ;
; 2497.848 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.074      ;
; 2497.857 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.075      ;
; 2497.869 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 2.053      ;
; 2497.884 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.065     ; 2.052      ;
; 2497.904 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 2.028      ;
; 2497.973 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.295      ; 2.370      ;
; 2498.005 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.295      ; 2.338      ;
; 2498.039 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.893      ;
; 2498.039 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.893      ;
; 2498.042 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.295      ; 2.301      ;
; 2498.043 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.889      ;
; 2498.048 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.874      ;
; 2498.051 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.881      ;
; 2498.056 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.866      ;
; 2498.061 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.861      ;
; 2498.076 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.846      ;
; 2498.080 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.069     ; 1.852      ;
; 2498.082 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.840      ;
; 2498.088 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.834      ;
; 2498.113 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.809      ;
; 2498.164 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.295      ; 2.179      ;
; 2498.170 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.079     ; 1.752      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.317 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.774      ; 1.303      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.423 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.640      ; 3.305      ;
; 0.473 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.118      ; 0.803      ;
; 0.473 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.118      ; 0.803      ;
; 0.480 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.632      ; 3.354      ;
; 0.480 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.632      ; 3.354      ;
; 0.480 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.632      ; 3.354      ;
; 0.480 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.632      ; 3.354      ;
; 0.480 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.632      ; 3.354      ;
; 0.480 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.632      ; 3.354      ;
; 0.480 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.632      ; 3.354      ;
; 0.480 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[38]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.632      ; 3.354      ;
; 0.483 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.933      ; 3.658      ;
; 0.483 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.933      ; 3.658      ;
; 0.483 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.933      ; 3.658      ;
; 0.483 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.933      ; 3.658      ;
; 0.483 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.933      ; 3.658      ;
; 0.483 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.933      ; 3.658      ;
; 0.483 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.933      ; 3.658      ;
; 0.483 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.933      ; 3.658      ;
; 0.484 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.804      ;
; 0.485 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.805      ;
; 0.486 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.928      ; 3.656      ;
; 0.486 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.928      ; 3.656      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.108      ; 0.820      ;
; 0.510 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.919      ; 3.671      ;
; 0.522 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.825      ; 3.589      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.792      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.523 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_slave:spi_slave_rx_inst|treg[47]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.795      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.792      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.796      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.525 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_slave:spi_slave_rx_inst|treg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.059      ; 0.797      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.793      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.796      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.058      ; 0.797      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.528 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.056      ; 0.796      ;
; 0.529 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.054      ; 0.795      ;
; 0.531 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 0.000        ; 2.957      ; 3.730      ;
; 0.531 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 0.000        ; 2.957      ; 3.730      ;
; 0.531 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 0.000        ; 2.957      ; 3.730      ;
; 0.537 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.802      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.802      ;
; 0.538 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.053      ; 0.803      ;
; 0.539 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.052      ; 0.803      ;
; 0.539 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.288      ; 4.069      ;
; 0.548 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.817      ;
; 0.549 ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_slave:spi_slave_rx_inst|rreg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.818      ;
; 0.550 ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_slave:spi_slave_rx_inst|rreg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.057      ; 0.819      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.396 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.622      ; 1.230      ;
; 0.402 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.622      ; 1.236      ;
; 0.404 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.622      ; 1.238      ;
; 0.406 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.622      ; 1.240      ;
; 0.413 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.377      ; 1.002      ;
; 0.417 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[17]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.595      ; 1.224      ;
; 0.427 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[21]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.595      ; 1.234      ;
; 0.443 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.622      ; 1.277      ;
; 0.447 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.377      ; 1.036      ;
; 0.448 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[4]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.622      ; 1.282      ;
; 0.456 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[20]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.595      ; 1.263      ;
; 0.473 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[18]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.595      ; 1.280      ;
; 0.474 ; transmitter:transmitter_inst|tx_IQ_data[5]                                                                                         ; transmitter:transmitter_inst|fir_q[5]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.108      ; 0.794      ;
; 0.475 ; transmitter:transmitter_inst|tx_IQ_data[1]                                                                                         ; transmitter:transmitter_inst|fir_q[1]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.108      ; 0.795      ;
; 0.475 ; transmitter:transmitter_inst|tx_IQ_data[3]                                                                                         ; transmitter:transmitter_inst|fir_q[3]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.108      ; 0.795      ;
; 0.476 ; transmitter:transmitter_inst|tx_IQ_data[4]                                                                                         ; transmitter:transmitter_inst|fir_q[4]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.108      ; 0.796      ;
; 0.477 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                                      ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.540      ; 1.229      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.487 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|sub_parity6a[1]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.104      ; 0.803      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[1]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.117      ; 0.819      ;
; 0.493 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|sub_parity6a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.117      ; 0.822      ;
; 0.496 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.540      ; 1.248      ;
; 0.497 ; agc_delaycnt[0]                                                                                                                    ; agc_delaycnt[0]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.500 ; transmitter:transmitter_inst|CicInterpM5:in2|q1[4]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[4]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.279      ; 0.991      ;
; 0.504 ; transmitter:transmitter_inst|CicInterpM5:in2|q1[2]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[2]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.279      ; 0.995      ;
; 0.506 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[4]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.117      ; 0.835      ;
; 0.507 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[2]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.117      ; 0.836      ;
; 0.508 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][2]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.777      ;
; 0.511 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][2]                                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.777      ;
; 0.511 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][6]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][6]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.778      ;
; 0.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|sub_parity6a[0]                ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|parity5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.778      ;
; 0.513 ; receiver:receiver_inst|cordic:cordic_inst|Z[11][3]                                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][3]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.779      ;
; 0.515 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][0]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.779      ;
; 0.515 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[15][3]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][3]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.779      ;
; 0.517 ; transmitter:transmitter_inst|CicInterpM5:in2|dx0[19]                                                                               ; transmitter:transmitter_inst|CicInterpM5:in2|x1[20]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.785      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|sub_parity6a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.104      ; 0.838      ;
; 0.524 ; agc_delaycnt[21]                                                                                                                   ; agc_delaycnt[21]                                                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.785      ;
; 0.524 ; transmitter:transmitter_inst|CicInterpM5:in2|q1[5]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[5]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.279      ; 1.015      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[7]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; adc[0]                                                                                                                             ; adcpipe[0][0]                                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.794      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[0]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.795      ;
; 0.526 ; transmitter:transmitter_inst|CicInterpM5:in2|q1[7]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[7]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.279      ; 1.017      ;
; 0.527 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.088      ; 0.827      ;
; 0.527 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[5]                      ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.088      ; 0.827      ;
; 0.527 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.795      ;
; 0.527 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][0]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[15][0]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][0]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][3]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][3]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.794      ;
; 0.527 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.793      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.758      ;
; 0.505 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.796      ;
; 0.510 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.802      ;
; 0.512 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.804      ;
; 0.538 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.830      ;
; 0.699 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.991      ;
; 0.700 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.992      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.992      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.994      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 0.994      ;
; 0.703 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.994      ;
; 0.736 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.736 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.043      ;
; 0.763 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.056      ;
; 0.767 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.059      ;
; 0.795 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.087      ;
; 0.805 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.097      ;
; 0.809 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.101      ;
; 0.817 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.109      ;
; 0.818 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.110      ;
; 0.874 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.166      ;
; 0.903 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.195      ;
; 0.913 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.205      ;
; 0.915 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.207      ;
; 0.951 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.243      ;
; 0.953 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.245      ;
; 0.959 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.251      ;
; 0.967 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.259      ;
; 0.968 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.260      ;
; 0.991 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.283      ;
; 1.015 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.307      ;
; 1.024 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.316      ;
; 1.034 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.326      ;
; 1.034 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.326      ;
; 1.034 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.326      ;
; 1.034 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.326      ;
; 1.034 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.326      ;
; 1.034 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.326      ;
; 1.034 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.326      ;
; 1.072 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.364      ;
; 1.090 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.382      ;
; 1.091 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.093 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.385      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.746      ;
; 0.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.803      ;
; 0.530 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.821      ;
; 0.531 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.822      ;
; 0.532 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.823      ;
; 0.535 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.826      ;
; 0.627 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.918      ;
; 0.660 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.951      ;
; 0.662 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 0.953      ;
; 0.682 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.393      ;
; 0.709 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.000      ;
; 0.709 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.000      ;
; 0.728 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.019      ;
; 0.741 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.032      ;
; 0.794 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.085      ;
; 0.808 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.519      ;
; 0.814 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.525      ;
; 0.868 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.579      ;
; 1.008 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.719      ;
; 1.009 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.310      ;
; 1.010 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.311      ;
; 1.046 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.757      ;
; 1.057 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.768      ;
; 1.060 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.351      ;
; 1.077 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.368      ;
; 1.080 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.791      ;
; 1.108 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.819      ;
; 1.122 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.833      ;
; 1.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.489      ;
; 1.230 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.521      ;
; 1.234 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 1.945      ;
; 1.291 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.582      ;
; 1.312 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.603      ;
; 1.321 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.612      ;
; 1.324 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.625      ;
; 1.345 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.636      ;
; 1.360 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 2.071      ;
; 1.389 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.680      ;
; 1.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 2.112      ;
; 1.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.702      ;
; 1.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.703      ;
; 1.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.697      ;
; 1.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.716      ;
; 1.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.718      ;
; 1.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.718      ;
; 1.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 2.139      ;
; 1.435 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.736      ;
; 1.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.781      ;
; 1.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.816      ;
; 1.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 2.226      ;
; 1.516 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.817      ;
; 1.519 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.820      ;
; 1.554 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.855      ;
; 1.573 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 1.874      ;
; 1.585 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.876      ;
; 1.604 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.093      ; 1.909      ;
; 1.639 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.920      ;
; 1.641 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.457      ; 2.352      ;
; 1.642 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 1.923      ;
; 1.646 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.937      ;
; 1.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 1.958      ;
; 1.809 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.093      ; 2.114      ;
; 1.846 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 2.147      ;
; 1.912 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.089      ; 2.213      ;
; 2.085 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.376      ;
; 2.097 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.447      ; 2.798      ;
; 2.115 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.396      ;
; 2.143 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.424      ;
; 2.162 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.443      ;
; 2.172 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.463      ;
; 2.234 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.525      ;
; 2.237 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.079      ; 2.528      ;
; 2.248 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.529      ;
; 2.346 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.627      ;
; 2.365 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 2.646      ;
; 2.421 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.447      ; 3.122      ;
; 2.800 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 3.081      ;
; 2.879 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 3.160      ;
; 2.941 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 3.222      ;
; 2.944 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 3.225      ;
; 3.003 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 3.284      ;
; 3.082 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.069      ; 3.363      ;
; 3.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 3.350      ;
; 3.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 3.350      ;
; 3.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 3.350      ;
; 3.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 3.350      ;
; 3.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 3.350      ;
; 3.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 3.350      ;
; 3.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 3.350      ;
; 3.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 3.350      ;
; 3.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 3.350      ;
; 3.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.044      ; 3.350      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.459 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 0.819      ;
; 0.460 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 0.820      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.496 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.120      ; 0.828      ;
; 0.497 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.120      ; 0.829      ;
; 0.510 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.780      ;
; 0.539 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 0.804      ;
; 0.542 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.812      ;
; 0.542 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.812      ;
; 0.547 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.816      ;
; 0.551 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 0.818      ;
; 0.561 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.829      ;
; 0.567 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 0.835      ;
; 0.568 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.032      ; 0.812      ;
; 0.577 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.021      ; 0.810      ;
; 0.584 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.032      ; 0.828      ;
; 0.586 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.005      ; 0.803      ;
; 0.587 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.005      ; 0.804      ;
; 0.594 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 0.820      ;
; 0.629 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 0.855      ;
; 0.644 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.120      ; 0.976      ;
; 0.647 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 0.917      ;
; 0.648 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.010      ; 1.912      ;
; 0.650 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.120      ; 0.982      ;
; 0.658 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 1.018      ;
; 0.663 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.128      ; 1.003      ;
; 0.664 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.977      ; 1.895      ;
; 0.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.103      ; 0.997      ;
; 0.683 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.123      ; 1.018      ;
; 0.684 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.010      ; 1.948      ;
; 0.688 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.977      ; 1.919      ;
; 0.691 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.113      ; 1.016      ;
; 0.692 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.113      ; 1.017      ;
; 0.699 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.032      ; 0.943      ;
; 0.719 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.120      ; 1.051      ;
; 0.724 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.099      ; 1.035      ;
; 0.730 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.120      ; 1.062      ;
; 0.735 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.120      ; 1.067      ;
; 0.736 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.080      ; 1.028      ;
; 0.744 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.120      ; 1.076      ;
; 0.749 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.080      ; 1.041      ;
; 0.754 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.120      ; 1.086      ;
; 0.764 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.058      ; 1.034      ;
; 0.767 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 1.033      ;
; 0.768 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.035      ;
; 0.770 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.053      ; 1.035      ;
; 0.770 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.037      ;
; 0.772 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.032      ; 1.016      ;
; 0.776 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.036      ;
; 0.801 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.113      ; 1.126      ;
; 0.818 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.085      ;
; 0.819 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.086      ;
; 0.825 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.120      ; 1.157      ;
; 0.832 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.100      ;
; 0.835 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 1.061      ;
; 0.838 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.148      ; 1.198      ;
; 0.845 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.091      ; 2.190      ;
; 0.861 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 1.087      ;
; 0.866 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.133      ;
; 0.883 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.063      ; 2.200      ;
; 0.899 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.120      ; 1.231      ;
; 0.899 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.977      ; 2.130      ;
; 0.902 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.018      ; 2.174      ;
; 0.903 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.170      ;
; 0.903 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.021      ; 1.136      ;
; 0.907 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 1.167      ;
; 0.922 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.981      ; 2.157      ;
; 0.929 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.087      ; 1.228      ;
; 0.930 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.991      ; 2.175      ;
; 0.940 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.988      ; 2.182      ;
; 0.951 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.056      ; 1.219      ;
; 0.953 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.063      ; 2.270      ;
; 0.958 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 1.091      ; 2.303      ;
; 0.962 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.064      ; 1.238      ;
; 0.963 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.014      ; 1.189      ;
; 0.988 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 1.325      ;
; 0.994 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.125      ; 1.331      ;
; 1.004 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.955      ; 2.213      ;
; 1.006 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.977      ; 2.237      ;
; 1.006 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.055      ; 1.273      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.059 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.260      ; 1.561      ;
; 1.089 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.260      ; 1.591      ;
; 1.224 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.260      ; 1.726      ;
; 1.233 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.260      ; 1.735      ;
; 1.257 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.181      ; 1.680      ;
; 1.264 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.260      ; 1.766      ;
; 1.295 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.260      ; 1.797      ;
; 1.306 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.200      ; 1.748      ;
; 1.320 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.200      ; 1.762      ;
; 1.323 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.260      ; 1.825      ;
; 1.342 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.260      ; 1.844      ;
; 1.352 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.200      ; 1.794      ;
; 1.376 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.200      ; 1.818      ;
; 1.384 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.241      ; 1.867      ;
; 1.388 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.200      ; 1.830      ;
; 1.409 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.241      ; 1.892      ;
; 1.437 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.260      ; 1.939      ;
; 1.521 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.200      ; 1.963      ;
; 1.523 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.476      ; 1.808      ;
; 1.538 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.465      ; 1.812      ;
; 1.553 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 1.767      ;
; 1.574 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.476      ; 1.859      ;
; 1.586 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.476      ; 1.871      ;
; 1.614 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.200      ; 2.056      ;
; 1.625 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.200      ; 2.067      ;
; 1.653 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.241      ; 2.136      ;
; 1.665 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.465      ; 1.939      ;
; 1.716 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.465      ; 1.990      ;
; 1.720 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.200      ; 2.162      ;
; 1.761 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.260      ; 2.263      ;
; 1.771 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.476      ; 2.056      ;
; 1.793 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.416      ; 2.018      ;
; 1.805 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.465      ; 2.079      ;
; 1.806 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.476      ; 2.091      ;
; 1.808 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 2.022      ;
; 1.814 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.465      ; 2.088      ;
; 1.819 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.416      ; 2.044      ;
; 1.819 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.458      ; 2.086      ;
; 1.829 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 2.043      ;
; 1.846 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.472      ; 2.127      ;
; 1.854 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 2.068      ;
; 1.857 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.084     ; 2.015      ;
; 1.859 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.200      ; 2.301      ;
; 1.866 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.132      ; 1.807      ;
; 1.876 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 2.090      ;
; 1.881 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.472      ; 2.162      ;
; 1.883 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.416      ; 2.108      ;
; 1.885 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 2.099      ;
; 1.891 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.476      ; 2.176      ;
; 1.896 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.458      ; 2.163      ;
; 1.897 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.398      ; 2.104      ;
; 1.899 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.412      ; 2.120      ;
; 1.903 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.465      ; 2.177      ;
; 1.904 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.128      ; 1.841      ;
; 1.912 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.472      ; 2.193      ;
; 1.920 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.416      ; 2.145      ;
; 1.938 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.398      ; 2.145      ;
; 1.939 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.472      ; 2.220      ;
; 1.946 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.401      ; 2.156      ;
; 1.955 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.458      ; 2.222      ;
; 1.963 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.398      ; 2.170      ;
; 1.965 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 2.179      ;
; 1.970 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.462      ; 2.241      ;
; 1.981 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.465      ; 2.255      ;
; 1.991 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.462      ; 2.262      ;
; 1.997 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.402      ; 2.208      ;
; 1.997 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.398      ; 2.204      ;
; 2.000 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.461      ; 2.270      ;
; 2.006 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.398      ; 2.213      ;
; 2.010 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.461      ; 2.280      ;
; 2.021 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.465      ; 2.295      ;
; 2.021 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.461      ; 2.291      ;
; 2.027 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.465      ; 2.301      ;
; 2.033 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.476      ; 2.318      ;
; 2.052 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.472      ; 2.333      ;
; 2.055 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.200      ; 2.497      ;
; 2.057 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.458      ; 2.324      ;
; 2.083 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.398      ; 2.290      ;
; 2.087 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.412      ; 2.308      ;
; 2.093 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.458      ; 2.360      ;
; 2.100 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.458      ; 2.367      ;
; 2.109 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.416      ; 2.334      ;
; 2.125 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.472      ; 2.406      ;
; 2.128 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.416      ; 2.353      ;
; 2.135 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.176      ; 2.553      ;
; 2.138 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.458      ; 2.405      ;
; 2.141 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.458      ; 2.408      ;
; 2.142 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.181      ; 2.565      ;
; 2.147 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.458      ; 2.414      ;
; 2.157 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.412      ; 2.378      ;
; 2.162 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.241      ; 2.645      ;
; 2.163 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.398      ; 2.370      ;
; 2.168 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.412      ; 2.389      ;
; 2.174 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.461      ; 2.444      ;
; 2.177 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.200      ; 2.619      ;
; 2.181 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.472      ; 2.462      ;
; 2.187 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.461      ; 2.457      ;
; 2.188 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.412      ; 2.409      ;
; 2.188 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.405      ; 2.402      ;
; 2.191 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.398      ; 2.398      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.093 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.191      ; 1.526      ;
; 1.103 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.191      ; 1.536      ;
; 1.104 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.191      ; 1.537      ;
; 1.194 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.191      ; 1.627      ;
; 1.194 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.191      ; 1.627      ;
; 1.277 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.191      ; 1.710      ;
; 1.292 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.189      ; 1.723      ;
; 1.334 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.185      ; 1.761      ;
; 1.339 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.184      ; 1.765      ;
; 1.347 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.189      ; 1.778      ;
; 1.351 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.189      ; 1.782      ;
; 1.359 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.191      ; 1.792      ;
; 1.370 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.193      ; 1.805      ;
; 1.475 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.694      ;
; 1.485 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.704      ;
; 1.499 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.183      ; 1.924      ;
; 1.517 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.730      ;
; 1.519 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.738      ;
; 1.526 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.745      ;
; 1.542 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.402      ; 1.753      ;
; 1.542 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.755      ;
; 1.544 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.763      ;
; 1.547 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.760      ;
; 1.550 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.769      ;
; 1.553 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.766      ;
; 1.554 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.767      ;
; 1.554 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.142      ; 1.505      ;
; 1.556 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.775      ;
; 1.562 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.142      ; 1.513      ;
; 1.567 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.786      ;
; 1.568 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.781      ;
; 1.572 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.785      ;
; 1.583 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.402      ; 1.794      ;
; 1.588 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 1.454      ;
; 1.588 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.065      ; 1.462      ;
; 1.588 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.140      ; 1.537      ;
; 1.589 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 1.455      ;
; 1.606 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 1.472      ;
; 1.609 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.142      ; 1.560      ;
; 1.611 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.142      ; 1.562      ;
; 1.618 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 1.484      ;
; 1.623 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.140      ; 1.572      ;
; 1.628 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.142      ; 1.579      ;
; 1.631 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 1.497      ;
; 1.632 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.205     ; 1.236      ;
; 1.632 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 1.498      ;
; 1.635 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.402      ; 1.846      ;
; 1.638 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.140      ; 1.587      ;
; 1.641 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.140      ; 1.590      ;
; 1.645 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.205     ; 1.249      ;
; 1.645 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.205     ; 1.249      ;
; 1.646 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 1.512      ;
; 1.722 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.935      ;
; 1.736 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.205     ; 1.340      ;
; 1.749 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.962      ;
; 1.762 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 1.975      ;
; 1.767 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.402      ; 1.978      ;
; 1.776 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 1.995      ;
; 1.777 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.402      ; 1.988      ;
; 1.784 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 2.003      ;
; 1.789 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 2.002      ;
; 1.803 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.402      ; 2.014      ;
; 1.804 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.402      ; 2.015      ;
; 1.812 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 2.031      ;
; 1.821 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.402      ; 2.032      ;
; 1.825 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.142      ; 1.776      ;
; 1.836 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.065      ; 1.710      ;
; 1.845 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.402      ; 2.056      ;
; 1.848 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 2.067      ;
; 1.856 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 2.075      ;
; 1.865 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.140      ; 1.814      ;
; 1.870 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 1.736      ;
; 1.877 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.065      ; 1.751      ;
; 1.877 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.057      ; 1.743      ;
; 1.921 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.205     ; 1.525      ;
; 1.923 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.442     ; 1.723      ;
; 2.080 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.410      ; 2.299      ;
; 2.106 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.404      ; 2.319      ;
; 2.133 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.065      ; 2.007      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'virt_ad9866_rxclk'                                                                                                  ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 13.644 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.174     ; 3.209      ;
; 13.646 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.174     ; 3.211      ;
; 13.689 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.002     ; 3.426      ;
; 14.082 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.002     ; 3.819      ;
; 14.519 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.293     ; 3.965      ;
; 14.525 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.002     ; 4.262      ;
; 14.545 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.002     ; 4.282      ;
; 14.624 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.002     ; 4.361      ;
; 14.842 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.989     ; 4.592      ;
; 14.882 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.936     ; 4.685      ;
; 15.633 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.854     ; 5.518      ;
; 17.012 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.989     ; 6.762      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'                                                                                            ;
+--------+--------------+----------------+-----------------+------------+------------+---------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                        ;
+--------+--------------+----------------+-----------------+------------+------------+---------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_rxclk                                                  ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_txclk                                                  ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[0]  ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[10] ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[11] ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[12] ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[13] ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[14] ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[15] ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[16] ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[17] ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[1]  ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[2]  ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[3]  ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[4]  ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[5]  ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[6]  ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[7]  ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[8]  ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_coef[9]  ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[18]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[19]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[20]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[21]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[22]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[23]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[24]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[25]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[26]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[27]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[28]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[29]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[30]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[31]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[32]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[33]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[34]    ;
; 6.199  ; 6.600        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:F|reg_q[35]    ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[0]      ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[10]     ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[11]     ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[12]     ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[13]     ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[14]     ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[15]     ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[16]     ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[17]     ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[1]      ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[2]      ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[3]      ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[4]      ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[5]      ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[6]      ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[7]      ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[8]      ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_coef[9]      ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[18]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[19]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[20]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[21]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[22]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[23]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[24]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[25]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[26]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[27]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[28]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[29]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[30]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[31]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[32]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[33]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[34]        ;
; 6.206  ; 6.607        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:F|reg_q[35]        ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[0]  ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[10] ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[11] ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[12] ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[13] ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[14] ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[15] ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[16] ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[17] ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[1]  ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[2]  ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[3]  ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[4]  ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[5]  ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[6]  ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[7]  ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[8]  ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_coef[9]  ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[18]    ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[19]    ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[20]    ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[21]    ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[22]    ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[23]    ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[24]    ;
; 6.207  ; 6.608        ; 0.401          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:B|reg_q[25]    ;
+--------+--------------+----------------+-----------------+------------+------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 31.642 ; 31.862       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[40]  ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]   ;
; 31.682 ; 31.902       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]   ;
; 31.683 ; 31.903       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]   ;
; 31.683 ; 31.903       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]   ;
; 31.683 ; 31.903       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]   ;
; 31.683 ; 31.903       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]   ;
; 31.683 ; 31.903       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]   ;
; 31.683 ; 31.903       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]   ;
; 31.683 ; 31.903       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]   ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[41]  ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[42]  ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[43]  ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[44]  ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[45]  ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[46]  ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[47]  ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]   ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]   ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]   ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]   ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]   ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]   ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]   ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]   ;
; 31.684 ; 31.904       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]   ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14]  ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15]  ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]   ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[30]  ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[31]  ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[32]  ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[33]  ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[34]  ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[35]  ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[36]  ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[37]  ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[38]  ;
; 31.685 ; 31.905       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[39]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[24]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[25]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[26]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[27]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[28]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[29]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[40]  ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]    ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]   ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]   ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]   ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]   ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]   ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]   ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]    ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]    ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]    ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]    ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]    ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]    ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]    ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]    ;
; 31.686 ; 31.906       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]    ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]   ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10]  ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11]  ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12]  ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13]  ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[2]   ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[3]   ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[4]   ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[5]   ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[6]   ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[7]   ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[8]   ;
; 31.693 ; 31.913       ; 0.220          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[9]   ;
; 31.708 ; 31.928       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[22]  ;
; 31.708 ; 31.928       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[25]  ;
; 31.715 ; 31.935       ; 0.220          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[40] ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.759 ; 49.947       ; 0.188          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.830 ; 50.050       ; 0.220          ; High Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                           ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.495 ; 1249.896     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.547 ; 1249.948     ; 0.401          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.633 ; 1250.034     ; 0.401          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                          ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]~_Duplicate_1  ;
; 1249.544 ; 1249.945     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]~_Duplicate_1  ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 1249.545 ; 1249.946     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]               ;
; 1249.546 ; 1249.947     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]               ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; 1249.550 ; 1249.951     ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                 ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.577 ; 1249.812     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ;
; 1249.578 ; 1249.813     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ;
; 1249.578 ; 1249.813     ; 0.235          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ;
; 1249.706 ; 1249.941     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[12]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[13]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[14]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[15]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[16]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[17]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[18]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[19]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[20]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[21]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[22]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[23]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[24]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[25]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[26]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[27]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[28]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[29]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[30]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[31]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[32]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[33]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[34]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[35]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[36]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[37]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ;
; 1249.711 ; 1249.946     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ;
; 1249.714 ; 1249.949     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ;
; 1249.714 ; 1249.949     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ;
; 1249.715 ; 1249.950     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ;
; 1249.715 ; 1249.950     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ;
; 1249.715 ; 1249.950     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ;
; 1249.716 ; 1249.951     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ;
; 1249.717 ; 1249.952     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_we_reg        ;
; 1249.718 ; 1249.953     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ;
; 1249.722 ; 1249.942     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ;
; 1249.722 ; 1249.942     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ;
; 1249.722 ; 1249.942     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ;
; 1249.722 ; 1249.942     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ;
; 1249.722 ; 1249.942     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ;
; 1249.722 ; 1249.942     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ;
; 1249.722 ; 1249.942     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ;
; 1249.722 ; 1249.942     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ;
; 1249.724 ; 1249.959     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_we_reg       ;
; 1249.725 ; 1249.960     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ;
; 1249.730 ; 1249.950     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ;
; 1249.730 ; 1249.950     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ;
; 1249.730 ; 1249.950     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ;
; 1249.730 ; 1249.950     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ;
; 1249.730 ; 1249.950     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ;
; 1249.730 ; 1249.950     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ;
; 1249.730 ; 1249.950     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ;
; 1249.730 ; 1249.950     ; 0.220          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ;
; 1249.732 ; 1249.967     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ;
; 1249.732 ; 1249.967     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_we_reg        ;
; 1249.733 ; 1249.968     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ;
; 1249.735 ; 1249.970     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.736 ; 1249.971     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ;
; 1249.736 ; 1249.971     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_we_reg        ;
; 1249.737 ; 1249.972     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ;
; 1249.738 ; 1249.973     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ;
; 1249.738 ; 1249.973     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ;
; 1249.739 ; 1249.974     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[0]                           ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[10]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[11]                          ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[1]                           ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[2]                           ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[3]                           ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[4]                           ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[5]                           ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[6]                           ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[7]                           ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[8]                           ;
; 1249.740 ; 1249.975     ; 0.235          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[9]                           ;
; 1249.761 ; 1249.949     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ;
; 1249.761 ; 1249.949     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ;
; 1249.761 ; 1249.949     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ;
; 1249.761 ; 1249.949     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ;
; 1249.762 ; 1249.950     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ;
; 1249.762 ; 1249.950     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ;
; 1249.762 ; 1249.950     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ;
; 1249.762 ; 1249.950     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ;
; 1249.762 ; 1249.950     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ;
; 1249.762 ; 1249.950     ; 0.188          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                   ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.631 ; 1249.866     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[0]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[10]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[11]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[12]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[13]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[14]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[15]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[16]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[17]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[18]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[19]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[1]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[20]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[21]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[22]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[23]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[24]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[25]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[26]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[27]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[28]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[29]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[2]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[30]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[31]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[32]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[33]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[34]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[35]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[36]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[37]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[3]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[4]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[5]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[6]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[7]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[8]                           ;
; 1249.636 ; 1249.871     ; 0.235          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[9]                           ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ;
; 1249.680 ; 1249.900     ; 0.220          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ;
; 1249.876 ; 1249.876     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|outclk                                                                                                     ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a0|clk1                                                          ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a12|clk1                                                         ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a0|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a1|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a2|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a3|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a4|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a5|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a6|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a7|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a8|clk                                                            ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity2|clk                                                               ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0]|clk                                                       ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]|clk                                                       ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2]|clk                                                       ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]|clk                                                                      ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4]|clk                                                                      ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[5]|clk                                                                      ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[6]|clk                                                                      ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[7]|clk                                                                      ;
; 1249.879 ; 1249.879     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]|clk                                                                      ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|inclk[0]                                                                                                   ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~input|o                                                                                                                 ;
; 1249.893 ; 1250.128     ; 0.235          ; Low Pulse Width  ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[0]                           ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 2.140 ; 2.269 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.726 ; 1.982 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.249 ; 1.553 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 2.140 ; 2.269 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.487 ; 1.777 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.866 ; 2.154 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.574 ; 1.844 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.634 ; 1.888 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.930 ; 2.175 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.863 ; 2.094 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 0.789 ; 1.117 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 1.431 ; 1.668 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 1.840 ; 2.084 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 1.189 ; 1.287 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 1.189 ; 1.167 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 1.135 ; 1.287 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 3.859 ; 4.125 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 2.744 ; 2.722 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 2.351 ; 2.639 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 2.744 ; 2.722 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.314 ; -0.617 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -1.229 ; -1.463 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.763 ; -1.043 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -1.668 ; -1.773 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -1.020 ; -1.297 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -1.357 ; -1.623 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -1.078 ; -1.324 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -1.136 ; -1.367 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -1.417 ; -1.641 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -1.376 ; -1.584 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.314 ; -0.617 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.887 ; -1.103 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -1.327 ; -1.549 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.453 ; -0.474 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.453 ; -0.474 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -0.513 ; -0.481 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -3.150 ; -3.415 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -1.872 ; -1.942 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -1.872 ; -2.145 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -2.063 ; -1.942 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.633  ; 4.656  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.633  ; 4.656  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 10.598 ; 10.865 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 10.783 ; 11.021 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 11.188 ; 11.168 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 9.926  ; 10.052 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 6.628  ; 6.573  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 7.069  ; 6.984  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 6.526  ; 6.529  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 6.541  ; 6.530  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.524  ; 7.465  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.911  ; 7.816  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 7.735  ; 7.556  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 7.504  ; 7.438  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 7.884  ; 7.774  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 7.618  ; 7.453  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 9.926  ; 10.052 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.811  ; 8.598  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.633  ; 4.656  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.633  ; 4.656  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 12.773 ; 12.596 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.566  ; 4.591  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.566  ; 4.591  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 8.278  ; 8.476  ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 8.474  ; 8.599  ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 8.607  ; 8.766  ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 6.383  ; 6.385  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 6.480  ; 6.428  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 6.903  ; 6.821  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 6.383  ; 6.385  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 6.397  ; 6.385  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.341  ; 7.284  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.713  ; 7.621  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 7.536  ; 7.363  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 7.321  ; 7.258  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 7.687  ; 7.581  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 7.424  ; 7.264  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 9.751  ; 9.880  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.577  ; 8.372  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.566  ; 4.591  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.566  ; 4.591  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 12.382 ; 12.285 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 10.954 ; 10.715 ; 11.243 ; 11.047 ;
; ptt_in     ; ad9866_adio[0]  ; 9.058  ; 8.674  ; 9.416  ; 9.032  ;
; ptt_in     ; ad9866_adio[1]  ; 8.895  ; 8.511  ; 9.234  ; 8.850  ;
; ptt_in     ; ad9866_adio[2]  ; 9.046  ; 8.662  ; 9.415  ; 9.031  ;
; ptt_in     ; ad9866_adio[3]  ; 9.046  ; 8.662  ; 9.415  ; 9.031  ;
; ptt_in     ; ad9866_adio[4]  ; 9.068  ; 8.684  ; 9.388  ; 9.004  ;
; ptt_in     ; ad9866_adio[5]  ; 9.068  ; 8.684  ; 9.388  ; 9.004  ;
; ptt_in     ; ad9866_adio[6]  ; 9.062  ; 8.678  ; 9.399  ; 9.015  ;
; ptt_in     ; ad9866_adio[7]  ; 9.062  ; 8.678  ; 9.399  ; 9.015  ;
; ptt_in     ; ad9866_adio[8]  ; 8.641  ; 8.257  ; 8.985  ; 8.601  ;
; ptt_in     ; ad9866_adio[9]  ; 8.641  ; 8.257  ; 8.985  ; 8.601  ;
; ptt_in     ; ad9866_adio[10] ; 8.611  ; 8.227  ; 8.977  ; 8.593  ;
; ptt_in     ; ad9866_adio[11] ; 8.658  ; 8.274  ; 8.996  ; 8.612  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.445 ; 11.992 ;        ;
; ptt_in     ; ad9866_txen     ; 8.861  ;        ;        ; 9.204  ;
; ptt_in     ; ptt_out         ; 8.281  ;        ;        ; 8.391  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 10.641 ; 10.407 ; 10.918 ; 10.725 ;
; ptt_in     ; ad9866_adio[0]  ; 8.728  ; 8.360  ; 9.071  ; 8.703  ;
; ptt_in     ; ad9866_adio[1]  ; 8.572  ; 8.204  ; 8.896  ; 8.528  ;
; ptt_in     ; ad9866_adio[2]  ; 8.716  ; 8.348  ; 9.070  ; 8.702  ;
; ptt_in     ; ad9866_adio[3]  ; 8.716  ; 8.348  ; 9.070  ; 8.702  ;
; ptt_in     ; ad9866_adio[4]  ; 8.737  ; 8.369  ; 9.045  ; 8.677  ;
; ptt_in     ; ad9866_adio[5]  ; 8.737  ; 8.369  ; 9.045  ; 8.677  ;
; ptt_in     ; ad9866_adio[6]  ; 8.732  ; 8.364  ; 9.055  ; 8.687  ;
; ptt_in     ; ad9866_adio[7]  ; 8.732  ; 8.364  ; 9.055  ; 8.687  ;
; ptt_in     ; ad9866_adio[8]  ; 8.328  ; 7.960  ; 8.658  ; 8.290  ;
; ptt_in     ; ad9866_adio[9]  ; 8.328  ; 7.960  ; 8.658  ; 8.290  ;
; ptt_in     ; ad9866_adio[10] ; 8.300  ; 7.932  ; 8.651  ; 8.283  ;
; ptt_in     ; ad9866_adio[11] ; 8.344  ; 7.976  ; 8.669  ; 8.301  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.219 ; 11.751 ;        ;
; ptt_in     ; ad9866_txen     ; 8.635  ;        ;        ; 8.963  ;
; ptt_in     ; ptt_out         ; 8.074  ;        ;        ; 8.177  ;
+------------+-----------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.028 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.028                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;                        ;              ;                  ; 12.651       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5] ;                        ;              ;                  ; 1.377        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.155                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;                        ;              ;                  ; 12.648       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3] ;                        ;              ;                  ; 1.507        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.194                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;                        ;              ;                  ; 12.439       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4] ;                        ;              ;                  ; 1.755        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.352                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;                        ;              ;                  ; 12.281       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6] ;                        ;              ;                  ; 2.071        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.354                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;                        ;              ;                  ; 12.439       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2] ;                        ;              ;                  ; 1.915        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.699                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;                        ;              ;                  ; 12.648       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7] ;                        ;              ;                  ; 2.051        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.781                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;                        ;              ;                  ; 12.440       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8] ;                        ;              ;                  ; 2.341        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 14.828                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;                        ;              ;                  ; 11.921       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ;                        ;              ;                  ; 2.907        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.848                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;                        ;              ;                  ; 11.912       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0] ;                        ;              ;                  ; 2.936        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.972                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;                        ;              ;                  ; 12.651       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9] ;                        ;              ;                  ; 2.321        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.037                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;                        ;              ;                  ; 12.123       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1] ;                        ;              ;                  ; 2.914        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 15.956                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;                        ;              ;                  ; 12.440       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ;                        ;              ;                  ; 3.516        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.015                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 1.718        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 27.205                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 1.915        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.245                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.158        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.312                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 2.013        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.381                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 2.090        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 27.432                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.352        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 27.474                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 2.183        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.480                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.440       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.390        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.487                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 2.186        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.611                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 2.527        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.654                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.649       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.441       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 2.564        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 27.683                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.439       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.594        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 27.732                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.644       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 2.653        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 27.736                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.645       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 2.655        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 27.825                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.650       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.651       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 2.524        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 27.876                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.647       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 2.583        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 28.774                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.648       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.435       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 3.691        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 28.901                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.646       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.436       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 3.819        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+------------+-----------------+------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                              ;
+------------+-----------------+------------+---------------------------------------------------+
; 29.25 MHz  ; 29.25 MHz       ; spi_sck    ;                                                   ;
; 85.75 MHz  ; 63.75 MHz       ; ad9866_clk ; limit due to minimum port rate restriction (tmin) ;
; 179.66 MHz ; 179.66 MHz      ; spi_ce0    ;                                                   ;
; 183.62 MHz ; 183.62 MHz      ; clk_10mhz  ;                                                   ;
; 286.7 MHz  ; 238.04 MHz      ; spi_ce1    ; limit due to minimum period restriction (tmin)    ;
+------------+-----------------+------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-----------------------------------+----------+---------------+
; Clock                             ; Slack    ; End Point TNS ;
+-----------------------------------+----------+---------------+
; spi_ce0                           ; 0.160    ; 0.000         ;
; spi_sck                           ; 0.339    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 0.589    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1.150    ; 0.000         ;
; ad9866_clk                        ; 1.281    ; 0.000         ;
; virt_ad9866_rxclk                 ; 1.325    ; 0.000         ;
; clk_10mhz                         ; 94.554   ; 0.000         ;
; spi_ce1                           ; 2496.512 ; 0.000         ;
+-----------------------------------+----------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; spi_sck                           ; 0.235  ; 0.000         ;
; ad9866_clk                        ; 0.321  ; 0.000         ;
; clk_10mhz                         ; 0.402  ; 0.000         ;
; spi_ce1                           ; 0.406  ; 0.000         ;
; spi_ce0                           ; 0.432  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 1.076  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1.111  ; 0.000         ;
; virt_ad9866_rxclk                 ; 13.329 ; 0.000         ;
+-----------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-----------------------------------+----------+---------------+
; Clock                             ; Slack    ; End Point TNS ;
+-----------------------------------+----------+---------------+
; ad9866_clk                        ; -2.123   ; -4.246        ;
; ad9866_rxclk                      ; -2.123   ; -2.123        ;
; ad9866_txclk                      ; -2.123   ; -2.123        ;
; spi_sck                           ; 31.550   ; 0.000         ;
; clk_10mhz                         ; 49.752   ; 0.000         ;
; spi_ce0                           ; 1249.449 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1249.523 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 1249.576 ; 0.000         ;
; spi_ce1                           ; 1249.628 ; 0.000         ;
+-----------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                              ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.160    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.844      ; 2.713      ;
; 0.251    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.888      ; 2.666      ;
; 0.270    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.844      ; 2.603      ;
; 0.293    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.863      ; 2.599      ;
; 0.393    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.815      ; 2.451      ;
; 0.434    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.785      ; 2.380      ;
; 0.483    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.784      ; 2.330      ;
; 0.491    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.785      ; 2.323      ;
; 0.492    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.593      ; 2.130      ;
; 0.503    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.803      ; 2.329      ;
; 0.527    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.532      ; 2.034      ;
; 0.546    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.803      ; 2.286      ;
; 0.547    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.593      ; 2.075      ;
; 0.550    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.785      ; 2.264      ;
; 0.557    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.803      ; 2.275      ;
; 0.557    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.889      ; 2.361      ;
; 0.606    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.593      ; 2.016      ;
; 0.633    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.844      ; 2.240      ;
; 0.665    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.888      ; 2.252      ;
; 0.883    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.814      ; 1.960      ;
; 0.886    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.814      ; 1.957      ;
; 0.897    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.889      ; 2.021      ;
; 0.899    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.814      ; 1.944      ;
; 0.901    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.600      ; 1.728      ;
; 0.922    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.600      ; 1.707      ;
; 0.922    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.844      ; 1.951      ;
; 0.932    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.600      ; 1.697      ;
; 0.969    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.600      ; 1.660      ;
; 1.048    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 3.000        ; 0.763      ; 2.744      ;
; 1.153    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 3.000        ; 0.763      ; 2.639      ;
; 1.181    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 3.000        ; 0.763      ; 2.611      ;
; 1.466    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 3.000        ; 0.763      ; 2.326      ;
; 2494.434 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.085     ; 5.503      ;
; 2494.516 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.086     ; 5.420      ;
; 2494.617 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.043     ; 5.362      ;
; 2495.166 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.085     ; 4.771      ;
; 2495.196 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.085     ; 4.741      ;
; 2495.449 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.085     ; 4.488      ;
; 2495.508 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.037     ; 4.477      ;
; 2495.528 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.037     ; 4.457      ;
; 2495.596 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.032     ; 4.394      ;
; 2495.616 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.032     ; 4.374      ;
; 2495.691 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.005      ; 4.336      ;
; 2495.711 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.005      ; 4.316      ;
; 2495.851 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.714      ; 4.922      ;
; 2495.852 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.721      ; 4.928      ;
; 2495.873 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.635      ; 4.821      ;
; 2495.907 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.739      ; 4.891      ;
; 2495.912 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.085     ; 4.025      ;
; 2496.140 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.085     ; 3.797      ;
; 2496.181 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.654      ; 4.532      ;
; 2496.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.653      ; 4.513      ;
; 2496.222 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.086     ; 3.714      ;
; 2496.240 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.037     ; 3.745      ;
; 2496.260 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.037     ; 3.725      ;
; 2496.262 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.128     ; 3.632      ;
; 2496.270 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.037     ; 3.715      ;
; 2496.290 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.037     ; 3.695      ;
; 2496.323 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.043     ; 3.656      ;
; 2496.374 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.128     ; 3.520      ;
; 2496.384 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.105     ; 3.533      ;
; 2496.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.714      ; 4.280      ;
; 2496.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.721      ; 4.286      ;
; 2496.515 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.635      ; 4.179      ;
; 2496.523 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.037     ; 3.462      ;
; 2496.540 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.660      ; 4.179      ;
; 2496.543 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.037     ; 3.442      ;
; 2496.549 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.739      ; 4.249      ;
; 2496.589 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.614      ; 4.084      ;
; 2496.604 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.105     ; 3.313      ;
; 2496.681 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.695      ; 4.073      ;
; 2496.692 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.660      ; 4.027      ;
; 2496.728 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.618      ; 3.949      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[37]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[36]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[35]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[34]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[33]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[32]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[31]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[30]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[29]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[28]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[27]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[26]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[25]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[24]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[23]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[22]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.739 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[21]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 3.157      ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                           ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.339 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.947      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.447 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.801      ;
; 0.489 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.758      ;
; 0.489 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.758      ;
; 0.489 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.758      ;
; 0.489 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.758      ;
; 0.489 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.758      ;
; 0.489 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.758      ;
; 0.489 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.758      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.511 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.529      ; 6.010      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.532 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.294      ; 5.754      ;
; 0.606 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.641      ;
; 0.606 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.641      ;
; 0.606 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.641      ;
; 0.606 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.641      ;
; 0.606 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.641      ;
; 0.606 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.641      ;
; 0.606 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.255      ; 5.641      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.635 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce1      ; spi_sck     ; 3.000        ; 3.256      ; 5.613      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.695 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.286      ; 5.583      ;
; 0.715 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce0      ; spi_sck     ; 3.000        ; 3.255      ; 5.532      ;
+-------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.589 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 3.133      ;
; 0.651 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 3.071      ;
; 0.700 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 3.078      ;
; 0.712 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 3.010      ;
; 0.715 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 3.007      ;
; 0.716 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 3.006      ;
; 0.726 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 3.052      ;
; 0.731 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.109     ; 3.152      ;
; 0.743 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 3.035      ;
; 0.749 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 3.029      ;
; 0.754 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 3.024      ;
; 0.779 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.943      ;
; 0.787 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.935      ;
; 0.788 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.990      ;
; 0.796 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.926      ;
; 0.799 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.979      ;
; 0.808 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.914      ;
; 0.809 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.012      ; 2.962      ;
; 0.811 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.911      ;
; 0.821 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.044     ; 2.894      ;
; 0.832 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.946      ;
; 0.833 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.365     ; 2.794      ;
; 0.847 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.875      ;
; 0.853 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.044     ; 2.862      ;
; 0.870 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.044     ; 2.845      ;
; 0.873 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.849      ;
; 0.897 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.012      ; 2.874      ;
; 0.899 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.165     ; 2.928      ;
; 0.918 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.123     ; 2.951      ;
; 0.927 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.795      ;
; 0.933 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.012      ; 2.838      ;
; 0.935 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.843      ;
; 0.937 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.123     ; 2.932      ;
; 0.950 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.828      ;
; 0.969 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.809      ;
; 0.976 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.746      ;
; 0.981 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.179     ; 2.832      ;
; 0.986 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.792      ;
; 0.987 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.012      ; 2.784      ;
; 0.996 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.782      ;
; 0.999 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.723      ;
; 1.000 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.778      ;
; 1.007 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.332     ; 2.420      ;
; 1.037 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.685      ;
; 1.038 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.684      ;
; 1.040 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 2.678      ;
; 1.048 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.674      ;
; 1.050 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.339     ; 2.370      ;
; 1.063 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.715      ;
; 1.064 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.658      ;
; 1.067 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.711      ;
; 1.071 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.186     ; 2.735      ;
; 1.079 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.643      ;
; 1.080 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.012      ; 2.691      ;
; 1.093 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.047     ; 2.619      ;
; 1.103 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.619      ;
; 1.112 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.044     ; 2.603      ;
; 1.113 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.609      ;
; 1.114 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.664      ;
; 1.117 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.661      ;
; 1.120 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.602      ;
; 1.122 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.600      ;
; 1.130 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.592      ;
; 1.137 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.047     ; 2.575      ;
; 1.141 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.179     ; 2.672      ;
; 1.146 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.576      ;
; 1.146 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.632      ;
; 1.147 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.034     ; 2.578      ;
; 1.148 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.047     ; 2.564      ;
; 1.162 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.616      ;
; 1.164 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.034     ; 2.561      ;
; 1.165 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.044     ; 2.550      ;
; 1.166 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.612      ;
; 1.170 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.608      ;
; 1.185 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.009      ; 2.583      ;
; 1.190 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.009      ; 2.578      ;
; 1.195 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.009      ; 2.573      ;
; 1.203 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.575      ;
; 1.207 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.009      ; 2.561      ;
; 1.215 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.164     ; 2.613      ;
; 1.220 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.047     ; 2.492      ;
; 1.221 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.501      ;
; 1.231 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.009      ; 2.537      ;
; 1.247 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.531      ;
; 1.253 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 2.465      ;
; 1.255 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.523      ;
; 1.264 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.022      ; 2.517      ;
; 1.266 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.009      ; 2.502      ;
; 1.267 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.015      ; 2.507      ;
; 1.268 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.015      ; 2.506      ;
; 1.277 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.037     ; 2.445      ;
; 1.339 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.015      ; 2.435      ;
; 1.343 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.460     ; 2.189      ;
; 1.359 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.047     ; 2.353      ;
; 1.368 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.047     ; 2.344      ;
; 1.376 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.164     ; 2.452      ;
; 1.384 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.012      ; 2.387      ;
; 1.386 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.019      ; 2.392      ;
; 1.390 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; -0.041     ; 2.328      ;
; 1.400 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.012      ; 2.371      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.150 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 2.563      ;
; 1.302 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.808     ; 1.882      ;
; 1.337 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.035     ; 2.387      ;
; 1.381 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.337     ; 2.041      ;
; 1.479 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.047     ; 2.233      ;
; 1.484 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 2.230      ;
; 1.486 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.035     ; 2.238      ;
; 1.496 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.047     ; 2.216      ;
; 1.504 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.349     ; 1.906      ;
; 1.519 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.047     ; 2.193      ;
; 1.522 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.315     ; 1.922      ;
; 1.523 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 1.919      ;
; 1.527 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 2.187      ;
; 1.531 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 2.183      ;
; 1.532 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.047     ; 2.180      ;
; 1.534 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.035     ; 2.190      ;
; 1.540 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.035     ; 2.184      ;
; 1.544 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.349     ; 1.866      ;
; 1.559 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.047     ; 2.153      ;
; 1.563 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.047     ; 2.149      ;
; 1.563 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.337     ; 1.859      ;
; 1.564 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.619     ; 1.576      ;
; 1.571 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.337     ; 1.851      ;
; 1.576 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 2.137      ;
; 1.593 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 2.121      ;
; 1.605 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.044     ; 2.110      ;
; 1.722 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.047     ; 1.990      ;
; 1.770 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.181     ; 2.041      ;
; 1.783 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 1.659      ;
; 1.786 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.316     ; 1.657      ;
; 1.787 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.619     ; 1.353      ;
; 1.789 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 1.653      ;
; 1.792 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 1.922      ;
; 1.794 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 1.919      ;
; 1.795 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.044     ; 1.920      ;
; 1.802 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 1.912      ;
; 1.806 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.316     ; 1.637      ;
; 1.807 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.315     ; 1.637      ;
; 1.807 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.044     ; 1.908      ;
; 1.809 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 1.633      ;
; 1.811 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 1.903      ;
; 1.812 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.047     ; 1.900      ;
; 1.817 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 1.897      ;
; 1.819 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.349     ; 1.591      ;
; 1.820 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 1.894      ;
; 1.823 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 1.890      ;
; 1.825 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.044     ; 1.890      ;
; 1.833 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.349     ; 1.577      ;
; 1.835 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 1.879      ;
; 1.839 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.317     ; 1.603      ;
; 1.839 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 1.874      ;
; 1.847 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.046     ; 1.866      ;
; 1.851 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.349     ; 1.559      ;
; 1.851 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.349     ; 1.559      ;
; 1.855 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.047     ; 1.857      ;
; 1.862 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.349     ; 1.548      ;
; 1.867 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.349     ; 1.543      ;
; 1.875 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.316     ; 1.568      ;
; 1.878 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.619     ; 1.262      ;
; 1.879 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.315     ; 1.565      ;
; 1.883 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.619     ; 1.257      ;
; 1.886 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.045     ; 1.828      ;
; 1.887 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.044     ; 1.828      ;
; 1.888 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.185     ; 1.919      ;
; 1.888 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.619     ; 1.252      ;
; 1.891 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.179     ; 1.922      ;
; 1.894 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.337     ; 1.528      ;
; 1.897 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.349     ; 1.513      ;
; 1.979 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.169     ; 1.844      ;
; 1.984 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.167     ; 1.841      ;
; 1.999 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.180     ; 1.813      ;
; 2.002 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.180     ; 1.810      ;
; 2.029 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.180     ; 1.783      ;
; 2.064 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.169     ; 1.759      ;
; 2.099 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.169     ; 1.724      ;
; 2.099 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.169     ; 1.724      ;
; 2.184 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.178     ; 1.630      ;
; 2.211 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.169     ; 1.612      ;
; 2.212 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.169     ; 1.611      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                        ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.281 ; ad9866_clk                                                                                                                       ; ad9866_rxclk                                                                                                   ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.501      ;
; 1.281 ; ad9866_clk                                                                                                                       ; ad9866_txclk                                                                                                   ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 4.501      ;
; 1.589 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                            ; spi_miso                                                                                                       ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.376     ; 9.005      ;
; 1.616 ; ad9866_adio[2]                                                                                                                   ; adc[2]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.485      ; 4.434      ;
; 1.688 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                             ; spi_miso                                                                                                       ; spi_sck         ; ad9866_clk  ; 15.000       ; -3.408     ; 8.874      ;
; 1.831 ; ad9866_adio[7]                                                                                                                   ; adc[7]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.072      ; 4.806      ;
; 1.848 ; ad9866_adio[4]                                                                                                                   ; adc[4]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.008      ; 4.725      ;
; 1.889 ; ad9866_adio[8]                                                                                                                   ; adc[8]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.800      ; 4.476      ;
; 1.901 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.987     ; 6.675      ;
; 1.906 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.994     ; 6.663      ;
; 1.915 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[3]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.243     ; 6.405      ;
; 1.919 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.943     ; 6.701      ;
; 1.919 ; ad9866_adio[11]                                                                                                                  ; adc[11]                                                                                                        ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.090      ; 4.736      ;
; 1.920 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.927     ; 6.716      ;
; 1.986 ; ad9866_adio[0]                                                                                                                   ; adc[0]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.934      ; 4.513      ;
; 1.995 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.023     ; 6.545      ;
; 2.025 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.985     ; 6.553      ;
; 2.081 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.235     ; 6.247      ;
; 2.089 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[4]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.077     ; 6.397      ;
; 2.091 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[3]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.077     ; 6.395      ;
; 2.108 ; ad9866_adio[6]                                                                                                                   ; adc[6]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.049      ; 4.506      ;
; 2.145 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[5]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.315     ; 6.103      ;
; 2.147 ; ad9866_adio[5]                                                                                                                   ; adc[5]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.049      ; 4.467      ;
; 2.160 ; ad9866_adio[3]                                                                                                                   ; adc[3]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 2.906      ; 4.311      ;
; 2.207 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.994     ; 6.362      ;
; 2.227 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[0]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.243     ; 6.093      ;
; 2.261 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.987     ; 6.315      ;
; 2.267 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[6]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.224     ; 6.072      ;
; 2.290 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.048     ; 6.225      ;
; 2.296 ; ad9866_adio[10]                                                                                                                  ; adc[10]                                                                                                        ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.649      ; 4.918      ;
; 2.326 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.023     ; 6.214      ;
; 2.358 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[5]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.051     ; 6.154      ;
; 2.368 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[0]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.077     ; 6.118      ;
; 2.374 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.149     ; 6.040      ;
; 2.388 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[2]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.077     ; 6.098      ;
; 2.398 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.985     ; 6.180      ;
; 2.403 ; ad9866_adio[1]                                                                                                                   ; adc[1]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.083      ; 4.245      ;
; 2.421 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[7]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.051     ; 6.091      ;
; 2.447 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.943     ; 6.173      ;
; 2.449 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.943     ; 6.171      ;
; 2.452 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[4]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.315     ; 5.796      ;
; 2.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.223     ; 5.879      ;
; 2.473 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[0]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.235     ; 5.855      ;
; 2.473 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[2]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.315     ; 5.775      ;
; 2.497 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.988     ; 6.078      ;
; 2.513 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[6]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.051     ; 5.999      ;
; 2.537 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.261     ; 5.765      ;
; 2.549 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[8]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.224     ; 5.790      ;
; 2.568 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 6.121      ;
; 2.590 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 6.099      ;
; 2.680 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[0]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.048     ; 5.835      ;
; 2.713 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[6]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.149     ; 5.701      ;
; 2.715 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[8]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.051     ; 5.797      ;
; 2.754 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[7]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.315     ; 5.494      ;
; 2.800 ; ad9866_adio[9]                                                                                                                   ; adc[9]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 3.169      ; 3.934      ;
; 2.809 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.900     ; 5.854      ;
; 2.831 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.900     ; 5.832      ;
; 2.843 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.209     ; 5.511      ;
; 2.851 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[2]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.223     ; 5.489      ;
; 2.876 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[4]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.261     ; 5.426      ;
; 2.910 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[6]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.209     ; 5.444      ;
; 2.922 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.032     ; 5.609      ;
; 2.962 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.927     ; 5.674      ;
; 2.962 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.927     ; 5.674      ;
; 2.989 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[2]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.032     ; 5.542      ;
; 2.990 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[4]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.032     ; 5.541      ;
; 3.269 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]                                                                 ; transmitter:transmitter_inst|out_data[9]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; -0.090     ; 3.444      ;
; 3.298 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[1]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.315     ; 4.950      ;
; 3.300 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 5.389      ;
; 3.331 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 5.358      ;
; 3.355 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 5.334      ;
; 3.384 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.927     ; 5.252      ;
; 3.415 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[1]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.077     ; 5.071      ;
; 3.720 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.927     ; 4.916      ;
; 3.841 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -3.874     ; 4.848      ;
; 3.948 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[1]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.223     ; 4.392      ;
; 4.088 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[1]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -4.032     ; 4.443      ;
; 4.270 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]                                                                 ; transmitter:transmitter_inst|out_data[5]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; -0.233     ; 2.300      ;
; 4.340 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]                                                                 ; transmitter:transmitter_inst|out_data[4]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; -0.233     ; 2.230      ;
; 4.346 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[37] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.757     ; 8.482      ;
; 4.385 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.757     ; 8.443      ;
; 4.469 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                                                                ; transmitter:transmitter_inst|out_data[13]                                                                      ; ad9866_clk      ; ad9866_clk  ; 6.781        ; -0.493     ; 1.841      ;
; 4.472 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.757     ; 8.356      ;
; 4.511 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[36] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.757     ; 8.317      ;
; 4.531 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]                                                                 ; transmitter:transmitter_inst|out_data[7]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; -0.419     ; 1.853      ;
; 4.549 ; receiver:receiver_inst|firX8R8:fir2|wstate[0]                                                                                    ; receiver:receiver_inst|firX8R8:fir2|Racc[23]                                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.000     ; 8.036      ;
; 4.574 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 1.339      ; 10.350     ;
; 4.598 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.757     ; 8.230      ;
; 4.637 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.757     ; 8.191      ;
; 4.650 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; receiver:receiver_inst|firX8R8:fir2|Iacc[23]                                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.666     ; 8.269      ;
; 4.675 ; receiver:receiver_inst|firX8R8:fir2|wstate[0]                                                                                    ; receiver:receiver_inst|firX8R8:fir2|Racc[21]                                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.000     ; 7.910      ;
; 4.677 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[37]                                                                              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][20]                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 1.339      ; 10.247     ;
; 4.708 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][22]                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 1.195      ; 10.072     ;
; 4.711 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|X[0][22]                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 1.339      ; 10.213     ;
; 4.712 ; transmitter:transmitter_inst|CicInterpM5:in2|s5[35]                                                                              ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Y[0][18]                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; 1.339      ; 10.212     ;
; 4.714 ; receiver:receiver_inst|firX8R8:fir2|wstate[0]                                                                                    ; receiver:receiver_inst|firX8R8:fir2|Racc[22]                                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.000     ; 7.871      ;
; 4.721 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                    ; receiver:receiver_inst|firX8R8:fir2|Racc[23]                                                                   ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.612     ; 8.252      ;
; 4.724 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[31] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.757     ; 8.104      ;
; 4.731 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]                                                                 ; transmitter:transmitter_inst|out_data[2]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; -0.358     ; 1.714      ;
; 4.751 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11]                                                                ; transmitter:transmitter_inst|out_data[11]                                                                      ; ad9866_clk      ; ad9866_clk  ; 6.781        ; -0.358     ; 1.694      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'virt_ad9866_rxclk'                                                                                                 ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 1.325 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -2.877     ; 6.778      ;
; 2.525 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -2.748     ; 5.707      ;
; 3.431 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -2.825     ; 4.724      ;
; 3.441 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -2.877     ; 4.662      ;
; 3.586 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -2.889     ; 4.505      ;
; 3.696 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -2.889     ; 4.395      ;
; 3.776 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -2.889     ; 4.315      ;
; 3.827 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.168     ; 3.985      ;
; 4.209 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -2.889     ; 3.882      ;
; 4.627 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -2.889     ; 3.464      ;
; 4.743 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.035     ; 3.202      ;
; 4.758 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -3.035     ; 3.187      ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 94.554 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.378      ;
; 94.554 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.378      ;
; 94.554 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.378      ;
; 94.554 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.378      ;
; 94.554 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.378      ;
; 94.554 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.378      ;
; 94.554 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.378      ;
; 94.554 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.378      ;
; 94.554 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.378      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.270      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.270      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.270      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.270      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.270      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.270      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.270      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.270      ;
; 94.662 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.270      ;
; 94.667 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.265      ;
; 94.667 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.265      ;
; 94.667 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.265      ;
; 94.667 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.265      ;
; 94.667 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.265      ;
; 94.667 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.265      ;
; 94.667 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.265      ;
; 94.667 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.265      ;
; 94.667 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.265      ;
; 94.795 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.136      ;
; 94.795 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.136      ;
; 94.795 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.136      ;
; 94.795 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.136      ;
; 94.795 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.136      ;
; 94.795 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.136      ;
; 94.795 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.136      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.076      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.076      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.076      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.076      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.076      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.076      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.076      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.076      ;
; 94.856 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 5.076      ;
; 94.903 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.028      ;
; 94.903 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.028      ;
; 94.903 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.028      ;
; 94.903 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.028      ;
; 94.903 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.028      ;
; 94.903 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.028      ;
; 94.903 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.028      ;
; 94.908 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.023      ;
; 94.908 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.023      ;
; 94.908 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.023      ;
; 94.908 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.023      ;
; 94.908 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.023      ;
; 94.908 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.023      ;
; 94.908 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 5.023      ;
; 95.032 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.899      ;
; 95.032 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.899      ;
; 95.032 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.899      ;
; 95.032 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.899      ;
; 95.032 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.899      ;
; 95.032 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.899      ;
; 95.032 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.899      ;
; 95.032 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.899      ;
; 95.032 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.899      ;
; 95.032 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.899      ;
; 95.032 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.899      ;
; 95.097 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.834      ;
; 95.097 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.834      ;
; 95.097 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.834      ;
; 95.097 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.834      ;
; 95.097 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.834      ;
; 95.097 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.834      ;
; 95.097 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.834      ;
; 95.143 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.789      ;
; 95.143 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.789      ;
; 95.143 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.789      ;
; 95.143 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.789      ;
; 95.143 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.789      ;
; 95.143 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.789      ;
; 95.143 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.789      ;
; 95.143 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.789      ;
; 95.143 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.070     ; 4.789      ;
; 95.255 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.676      ;
; 95.255 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.676      ;
; 95.255 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.676      ;
; 95.255 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.676      ;
; 95.255 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.676      ;
; 95.255 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.676      ;
; 95.255 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.676      ;
; 95.255 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.676      ;
; 95.255 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.676      ;
; 95.255 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.676      ;
; 95.255 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.676      ;
; 95.384 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.547      ;
; 95.384 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.547      ;
; 95.384 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.547      ;
; 95.384 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.547      ;
; 95.384 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.071     ; 4.547      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2496.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 3.416      ;
; 2496.531 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 3.397      ;
; 2496.563 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 3.365      ;
; 2496.592 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 3.336      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.048     ; 3.157      ;
; 2496.737 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 3.191      ;
; 2496.754 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 3.174      ;
; 2496.799 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 3.129      ;
; 2496.841 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 3.087      ;
; 2497.140 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.272      ; 3.171      ;
; 2497.287 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 2.641      ;
; 2497.304 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 2.624      ;
; 2497.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 2.606      ;
; 2497.451 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.483      ;
; 2497.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.464      ;
; 2497.488 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.271      ; 2.822      ;
; 2497.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 2.439      ;
; 2497.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.062     ; 2.439      ;
; 2497.502 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.432      ;
; 2497.508 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 2.420      ;
; 2497.531 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 2.403      ;
; 2497.540 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 2.388      ;
; 2497.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.062     ; 2.285      ;
; 2497.735 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.058     ; 2.209      ;
; 2497.801 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.278      ; 2.516      ;
; 2497.914 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.278      ; 2.403      ;
; 2497.964 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 1.964      ;
; 2497.972 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.074     ; 1.956      ;
; 2497.987 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.062     ; 1.953      ;
; 2497.988 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.062     ; 1.952      ;
; 2497.989 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.945      ;
; 2498.006 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.058     ; 1.938      ;
; 2498.008 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.926      ;
; 2498.038 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.062     ; 1.902      ;
; 2498.040 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.894      ;
; 2498.057 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.277      ; 2.259      ;
; 2498.060 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.874      ;
; 2498.084 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.277      ; 2.232      ;
; 2498.116 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.277      ; 2.200      ;
; 2498.131 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.062     ; 1.809      ;
; 2498.135 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.062     ; 1.805      ;
; 2498.169 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.062     ; 1.771      ;
; 2498.175 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.062     ; 1.765      ;
; 2498.179 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.755      ;
; 2498.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.062     ; 1.735      ;
; 2498.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.718      ;
; 2498.226 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.708      ;
; 2498.235 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.699      ;
; 2498.235 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.699      ;
; 2498.243 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.691      ;
; 2498.259 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.277      ; 2.057      ;
; 2498.267 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.667      ;
; 2498.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.068     ; 1.616      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.235 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.744      ; 1.174      ;
; 0.366 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.815      ; 3.406      ;
; 0.366 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.815      ; 3.406      ;
; 0.366 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.815      ; 3.406      ;
; 0.366 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.815      ; 3.406      ;
; 0.366 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.815      ; 3.406      ;
; 0.366 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.815      ; 3.406      ;
; 0.366 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.815      ; 3.406      ;
; 0.366 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.815      ; 3.406      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[30]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[25]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[24]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[23]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[19]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[18]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[17]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[15]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[14]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[13]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[2]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[1]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.376 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[0]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.524      ; 3.125      ;
; 0.429 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.120      ; 0.744      ;
; 0.430 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.120      ; 0.745      ;
; 0.435 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.512      ; 3.172      ;
; 0.435 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.512      ; 3.172      ;
; 0.435 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.512      ; 3.172      ;
; 0.435 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.512      ; 3.172      ;
; 0.435 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.512      ; 3.172      ;
; 0.435 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.512      ; 3.172      ;
; 0.435 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[3]   ; spi_ce0      ; spi_sck     ; 0.000        ; 2.512      ; 3.172      ;
; 0.435 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 0.000        ; 3.148      ; 3.808      ;
; 0.435 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[38]  ; spi_ce0      ; spi_sck     ; 0.000        ; 2.512      ; 3.172      ;
; 0.443 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.745      ;
; 0.443 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rdata[4]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.745      ;
; 0.446 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.702      ; 3.373      ;
; 0.458 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.107      ; 0.760      ;
; 0.470 ; spi_slave:spi_slave_rx2_inst|rreg[13] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.399      ; 1.064      ;
; 0.481 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.811      ; 3.517      ;
; 0.481 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.811      ; 3.517      ;
; 0.487 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.818      ; 3.530      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.736      ;
; 0.491 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|rreg[35] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_slave:spi_slave_rx_inst|treg[47]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.736      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.736      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.736      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_slave:spi_slave_rx2_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|rreg[33] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|rreg[32] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[6]      ; spi_ce0      ; spi_sck     ; 0.000        ; 2.802      ; 3.520      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_slave:spi_slave_rx_inst|treg[42]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_slave:spi_slave_rx_inst|treg[29]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_slave:spi_slave_rx_inst|treg[28]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_slave:spi_slave_rx2_inst|treg[45]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.737      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_slave:spi_slave_rx2_inst|treg[26]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.738      ;
; 0.493 ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_slave:spi_slave_rx2_inst|treg[32]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.736      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|rreg[34] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|rreg[38]  ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_slave:spi_slave_rx2_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.738      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_slave:spi_slave_rx2_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_slave:spi_slave_rx2_inst|treg[25]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_slave:spi_slave_rx2_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.737      ;
; 0.494 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.740      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.739      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.738      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_slave:spi_slave_rx_inst|treg[2]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.740      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rreg[27]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.744      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rreg[4]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.744      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rreg[31]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.745      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rreg[6]    ; spi_sck      ; spi_sck     ; 0.000        ; 0.048      ; 0.747      ;
; 0.507 ; spi_slave:spi_slave_rx2_inst|rreg[23] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.398      ; 1.100      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_slave:spi_slave_rx_inst|rreg[14]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.050      ; 0.757      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[20] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.759      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rreg[18] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.051      ; 0.759      ;
+-------+---------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.321 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[17]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.571      ; 1.087      ;
; 0.332 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[21]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.571      ; 1.098      ;
; 0.339 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.583      ; 1.117      ;
; 0.340 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.583      ; 1.118      ;
; 0.341 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                                ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.366      ; 0.902      ;
; 0.353 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.583      ; 1.131      ;
; 0.358 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]                                   ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.583      ; 1.136      ;
; 0.361 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[20]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.571      ; 1.127      ;
; 0.366 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.583      ; 1.144      ;
; 0.367 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36]                                ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.366      ; 0.928      ;
; 0.372 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[4]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.583      ; 1.150      ;
; 0.373 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[18]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.571      ; 1.139      ;
; 0.387 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.510      ; 1.092      ;
; 0.404 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.510      ; 1.109      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                     ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                     ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a3                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a7                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a8                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.431 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[6]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[6]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.465      ; 1.091      ;
; 0.433 ; transmitter:transmitter_inst|CicInterpM5:in2|q1[4]                                                                                ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[4]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.257      ; 0.885      ;
; 0.435 ; transmitter:transmitter_inst|tx_IQ_data[5]                                                                                        ; transmitter:transmitter_inst|fir_q[5]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.737      ;
; 0.436 ; transmitter:transmitter_inst|tx_IQ_data[1]                                                                                        ; transmitter:transmitter_inst|fir_q[1]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.738      ;
; 0.436 ; transmitter:transmitter_inst|tx_IQ_data[3]                                                                                        ; transmitter:transmitter_inst|fir_q[3]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.738      ;
; 0.436 ; transmitter:transmitter_inst|tx_IQ_data[4]                                                                                        ; transmitter:transmitter_inst|fir_q[4]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.107      ; 0.738      ;
; 0.439 ; transmitter:transmitter_inst|CicInterpM5:in2|q1[2]                                                                                ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[2]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.257      ; 0.891      ;
; 0.440 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|sub_parity6a[1]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.102      ; 0.737      ;
; 0.445 ; agc_delaycnt[0]                                                                                                                   ; agc_delaycnt[0]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.450 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35]                        ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[35]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.261      ; 0.906      ;
; 0.453 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|sub_parity6a[0]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.114      ; 0.762      ;
; 0.454 ; transmitter:transmitter_inst|CicInterpM5:in2|q1[5]                                                                                ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[5]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.257      ; 0.906      ;
; 0.456 ; transmitter:transmitter_inst|CicInterpM5:in2|q1[7]                                                                                ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[7]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.257      ; 0.908      ;
; 0.457 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[1]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.114      ; 0.766      ;
; 0.468 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36]                                    ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.219      ; 0.882      ;
; 0.470 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[4]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.114      ; 0.779      ;
; 0.471 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[2]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.114      ; 0.780      ;
; 0.471 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][6]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][6]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.716      ;
; 0.472 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|sub_parity6a[0]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|parity5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.717      ;
; 0.472 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][2]                                                                                ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.715      ;
; 0.472 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][2]                                                                            ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.717      ;
; 0.473 ; receiver:receiver_inst|cordic:cordic_inst|Z[11][3]                                                                                ; receiver:receiver_inst|cordic:cordic_inst|Z[12][3]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.048      ; 0.716      ;
; 0.474 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|sub_parity6a[0]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.102      ; 0.771      ;
; 0.474 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][0]                                                                      ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.716      ;
; 0.474 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[34]                                    ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[34]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.219      ; 0.888      ;
; 0.475 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[15][3]                                                                      ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][3]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.047      ; 0.717      ;
; 0.476 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[4]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[4]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.096      ; 0.767      ;
; 0.477 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[5]                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[5]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.096      ; 0.768      ;
; 0.477 ; transmitter:transmitter_inst|CicInterpM5:in2|dx0[19]                                                                              ; transmitter:transmitter_inst|CicInterpM5:in2|x1[20]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.724      ;
; 0.484 ; agc_delaycnt[21]                                                                                                                  ; agc_delaycnt[21]                                                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.723      ;
; 0.486 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[26]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[26]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.479      ; 1.160      ;
; 0.487 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36]                        ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[36]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.261      ; 0.943      ;
; 0.487 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.460      ; 1.142      ;
; 0.488 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.101      ; 0.784      ;
; 0.488 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.735      ;
; 0.488 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[35]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[35]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.212      ; 0.895      ;
; 0.488 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][0]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.735      ;
; 0.489 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.736      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|parity5                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.736      ;
; 0.490 ; receiver:receiver_inst|cordic:cordic_inst|Z[9][0]                                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[10][0]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.052      ; 0.737      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.471 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.738      ;
; 0.474 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.740      ;
; 0.476 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.742      ;
; 0.497 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.764      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.915      ;
; 0.683 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.950      ;
; 0.683 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.950      ;
; 0.684 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.684 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.709 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.713 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 0.981      ;
; 0.718 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.985      ;
; 0.743 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.009      ;
; 0.751 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.017      ;
; 0.756 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.022      ;
; 0.758 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.025      ;
; 0.768 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.034      ;
; 0.798 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.064      ;
; 0.834 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.101      ;
; 0.848 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 1.116      ;
; 0.848 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 1.116      ;
; 0.854 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.121      ;
; 0.869 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.136      ;
; 0.873 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 1.141      ;
; 0.875 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.142      ;
; 0.887 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.154      ;
; 0.902 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.168      ;
; 0.914 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 1.182      ;
; 0.941 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.207      ;
; 0.961 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.228      ;
; 0.961 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.228      ;
; 0.961 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.228      ;
; 0.961 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.228      ;
; 0.961 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.228      ;
; 0.961 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.228      ;
; 0.961 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.228      ;
; 1.005 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.273      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.669      ;
; 0.475 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.738      ;
; 0.492 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.755      ;
; 0.493 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.756      ;
; 0.493 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.756      ;
; 0.501 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.764      ;
; 0.583 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.846      ;
; 0.612 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.875      ;
; 0.613 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.876      ;
; 0.637 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.412      ; 1.279      ;
; 0.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.921      ;
; 0.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.922      ;
; 0.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.928      ;
; 0.691 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 0.954      ;
; 0.736 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.412      ; 1.378      ;
; 0.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.007      ;
; 0.746 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.412      ; 1.388      ;
; 0.789 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.413      ; 1.432      ;
; 0.897 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.166      ;
; 0.899 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.168      ;
; 0.922 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.413      ; 1.565      ;
; 0.959 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.413      ; 1.602      ;
; 0.971 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.413      ; 1.614      ;
; 0.977 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.413      ; 1.620      ;
; 1.005 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.268      ;
; 1.009 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.413      ; 1.652      ;
; 1.020 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.283      ;
; 1.021 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.412      ; 1.663      ;
; 1.118 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.381      ;
; 1.120 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.383      ;
; 1.140 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.412      ; 1.782      ;
; 1.177 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.440      ;
; 1.195 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.464      ;
; 1.196 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.459      ;
; 1.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.468      ;
; 1.226 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.412      ; 1.868      ;
; 1.226 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.489      ;
; 1.246 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.509      ;
; 1.248 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.517      ;
; 1.249 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.518      ;
; 1.259 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.412      ; 1.901      ;
; 1.285 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.548      ;
; 1.289 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.412      ; 1.931      ;
; 1.304 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.573      ;
; 1.304 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.567      ;
; 1.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.571      ;
; 1.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.573      ;
; 1.362 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.625      ;
; 1.374 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.643      ;
; 1.380 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.413      ; 2.023      ;
; 1.385 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.654      ;
; 1.396 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.665      ;
; 1.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.671      ;
; 1.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.697      ;
; 1.449 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 1.722      ;
; 1.452 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.715      ;
; 1.473 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 1.730      ;
; 1.473 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 1.730      ;
; 1.499 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.413      ; 2.142      ;
; 1.511 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.774      ;
; 1.530 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 1.793      ;
; 1.628 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.078      ; 1.901      ;
; 1.644 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.913      ;
; 1.702 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.074      ; 1.971      ;
; 1.897 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.160      ;
; 1.934 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 2.191      ;
; 1.961 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 2.218      ;
; 1.964 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.406      ; 2.600      ;
; 1.985 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 2.242      ;
; 1.997 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.260      ;
; 2.015 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 2.272      ;
; 2.056 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.319      ;
; 2.070 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.068      ; 2.333      ;
; 2.124 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 2.381      ;
; 2.126 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 2.383      ;
; 2.255 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.407      ; 2.892      ;
; 2.579 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 2.836      ;
; 2.658 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 2.915      ;
; 2.713 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 2.970      ;
; 2.713 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 2.970      ;
; 2.727 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 2.984      ;
; 2.813 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.062      ; 3.070      ;
; 2.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.032      ; 3.045      ;
; 2.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.032      ; 3.045      ;
; 2.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.032      ; 3.045      ;
; 2.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.032      ; 3.045      ;
; 2.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.032      ; 3.045      ;
; 2.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.032      ; 3.045      ;
; 2.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.032      ; 3.045      ;
; 2.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.032      ; 3.045      ;
; 2.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.032      ; 3.045      ;
; 2.823 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.032      ; 3.045      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.042      ; 0.669      ;
; 0.441 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.123      ; 0.759      ;
; 0.442 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.123      ; 0.760      ;
; 0.470 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 0.767      ;
; 0.470 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 0.767      ;
; 0.474 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.718      ;
; 0.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.737      ;
; 0.502 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.746      ;
; 0.503 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.747      ;
; 0.503 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.749      ;
; 0.514 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.756      ;
; 0.515 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.035      ; 0.745      ;
; 0.519 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.765      ;
; 0.522 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 0.768      ;
; 0.529 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 0.744      ;
; 0.535 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.035      ; 0.765      ;
; 0.545 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.005      ; 0.745      ;
; 0.547 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.005      ; 0.747      ;
; 0.552 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.016      ; 0.763      ;
; 0.581 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.919      ; 1.730      ;
; 0.582 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.016      ; 0.793      ;
; 0.588 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.116      ; 0.899      ;
; 0.593 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 0.890      ;
; 0.596 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.885      ; 1.711      ;
; 0.601 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 0.898      ;
; 0.601 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.845      ;
; 0.601 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.919      ; 1.750      ;
; 0.618 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.123      ; 0.936      ;
; 0.621 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.075      ; 0.891      ;
; 0.636 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.885      ; 1.751      ;
; 0.636 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.105      ; 0.936      ;
; 0.640 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.035      ; 0.870      ;
; 0.641 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.098      ; 0.934      ;
; 0.642 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.098      ; 0.935      ;
; 0.647 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.076      ; 0.918      ;
; 0.658 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.076      ; 0.929      ;
; 0.662 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.080      ; 0.937      ;
; 0.669 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 0.966      ;
; 0.684 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.076      ; 0.955      ;
; 0.686 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 0.983      ;
; 0.687 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 0.984      ;
; 0.689 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.931      ;
; 0.691 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 0.933      ;
; 0.700 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 0.997      ;
; 0.704 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.038      ; 0.937      ;
; 0.709 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.035      ; 0.939      ;
; 0.709 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 1.006      ;
; 0.711 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.955      ;
; 0.713 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.957      ;
; 0.714 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.049      ; 0.958      ;
; 0.749 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.098      ; 1.042      ;
; 0.764 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.006      ;
; 0.766 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.008      ;
; 0.770 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 1.016      ;
; 0.774 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.016      ; 0.985      ;
; 0.775 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 1.072      ;
; 0.776 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.963      ; 1.969      ;
; 0.796 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.016      ; 1.007      ;
; 0.797 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.123      ; 1.115      ;
; 0.799 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.926      ; 1.955      ;
; 0.809 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.047      ; 1.051      ;
; 0.816 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.885      ; 1.931      ;
; 0.816 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.945      ; 1.991      ;
; 0.817 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.906      ; 1.953      ;
; 0.825 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.076      ; 1.096      ;
; 0.826 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.038      ; 1.059      ;
; 0.829 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.895      ; 1.954      ;
; 0.840 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.020      ; 1.055      ;
; 0.841 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.035      ; 1.071      ;
; 0.842 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.900      ; 1.972      ;
; 0.849 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.102      ; 1.146      ;
; 0.866 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.016      ; 1.077      ;
; 0.867 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.051      ; 1.113      ;
; 0.871 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.039      ; 1.105      ;
; 0.877 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.945      ; 2.052      ;
; 0.881 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.963      ; 2.074      ;
; 0.893 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.076      ; 1.164      ;
; 0.902 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.885      ; 2.017      ;
; 0.919 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.857      ; 2.006      ;
; 0.919 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 1.224      ;
; 0.927 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.110      ; 1.232      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.076 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 1.403      ;
; 1.105 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 1.432      ;
; 1.234 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 1.561      ;
; 1.240 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 1.567      ;
; 1.266 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.033      ; 1.524      ;
; 1.281 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 1.608      ;
; 1.286 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 1.613      ;
; 1.312 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 1.585      ;
; 1.317 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 1.644      ;
; 1.317 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 1.590      ;
; 1.335 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 1.662      ;
; 1.343 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 1.616      ;
; 1.357 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 1.630      ;
; 1.389 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.087      ; 1.701      ;
; 1.396 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 1.669      ;
; 1.405 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.087      ; 1.717      ;
; 1.425 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 1.752      ;
; 1.492 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 1.765      ;
; 1.523 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.282      ; 1.634      ;
; 1.530 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.275      ; 1.634      ;
; 1.545 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.221      ; 1.595      ;
; 1.568 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.282      ; 1.679      ;
; 1.585 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 1.858      ;
; 1.587 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.282      ; 1.698      ;
; 1.594 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 1.867      ;
; 1.642 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.087      ; 1.954      ;
; 1.644 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.275      ; 1.748      ;
; 1.667 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 1.940      ;
; 1.688 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.275      ; 1.792      ;
; 1.730 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.102      ; 2.057      ;
; 1.746 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.282      ; 1.857      ;
; 1.762 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.228      ; 1.819      ;
; 1.766 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.275      ; 1.870      ;
; 1.771 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.221      ; 1.821      ;
; 1.774 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.275      ; 1.878      ;
; 1.777 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.282      ; 1.888      ;
; 1.785 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.228      ; 1.842      ;
; 1.787 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.221      ; 1.837      ;
; 1.793 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.268      ; 1.890      ;
; 1.810 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.236     ; 1.799      ;
; 1.810 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.221      ; 1.860      ;
; 1.815 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 2.088      ;
; 1.819 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.280      ; 1.928      ;
; 1.831 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.221      ; 1.881      ;
; 1.835 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.228      ; 1.892      ;
; 1.846 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.280      ; 1.955      ;
; 1.847 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.268      ; 1.944      ;
; 1.851 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.221      ; 1.901      ;
; 1.855 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.275      ; 1.959      ;
; 1.857 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.282      ; 1.968      ;
; 1.858 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.056     ; 1.631      ;
; 1.865 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.214      ; 1.908      ;
; 1.866 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.226      ; 1.921      ;
; 1.870 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.280      ; 1.979      ;
; 1.874 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.225      ; 1.928      ;
; 1.877 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.228      ; 1.934      ;
; 1.893 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.058     ; 1.664      ;
; 1.894 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.280      ; 2.003      ;
; 1.897 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.214      ; 1.940      ;
; 1.899 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.214      ; 1.942      ;
; 1.906 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.272      ; 2.007      ;
; 1.913 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.221      ; 1.963      ;
; 1.923 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.275      ; 2.027      ;
; 1.923 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.268      ; 2.020      ;
; 1.926 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.279      ; 2.034      ;
; 1.933 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.272      ; 2.034      ;
; 1.933 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.214      ; 1.976      ;
; 1.934 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.218      ; 1.981      ;
; 1.934 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.279      ; 2.042      ;
; 1.956 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.279      ; 2.064      ;
; 1.957 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.214      ; 2.000      ;
; 1.960 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.275      ; 2.064      ;
; 1.963 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.275      ; 2.067      ;
; 1.978 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.282      ; 2.089      ;
; 1.986 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 2.259      ;
; 1.995 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.280      ; 2.104      ;
; 2.009 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.268      ; 2.106      ;
; 2.018 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.214      ; 2.061      ;
; 2.033 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.226      ; 2.088      ;
; 2.033 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.026      ; 2.284      ;
; 2.040 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.268      ; 2.137      ;
; 2.041 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.228      ; 2.098      ;
; 2.044 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.268      ; 2.141      ;
; 2.057 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.280      ; 2.166      ;
; 2.069 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.228      ; 2.126      ;
; 2.074 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.279      ; 2.182      ;
; 2.076 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.033      ; 2.334      ;
; 2.078 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.268      ; 2.175      ;
; 2.081 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.087      ; 2.393      ;
; 2.085 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 2.358      ;
; 2.085 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.268      ; 2.182      ;
; 2.085 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.268      ; 2.182      ;
; 2.089 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.226      ; 2.144      ;
; 2.090 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.279      ; 2.198      ;
; 2.092 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.221      ; 2.142      ;
; 2.096 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.280      ; 2.205      ;
; 2.104 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.214      ; 2.147      ;
; 2.109 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.226      ; 2.164      ;
; 2.110 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.226      ; 2.165      ;
; 2.111 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.214      ; 2.154      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 1.111 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.034      ; 1.370      ;
; 1.117 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 1.384      ;
; 1.117 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 1.384      ;
; 1.197 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 1.464      ;
; 1.197 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 1.464      ;
; 1.280 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 1.547      ;
; 1.299 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.032      ; 1.556      ;
; 1.303 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.033      ; 1.561      ;
; 1.347 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.027      ; 1.599      ;
; 1.361 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.032      ; 1.618      ;
; 1.362 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.044      ; 1.631      ;
; 1.362 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.032      ; 1.619      ;
; 1.368 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.042      ; 1.635      ;
; 1.470 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 1.516      ;
; 1.475 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.031      ; 1.731      ;
; 1.482 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.218      ; 1.529      ;
; 1.503 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.216      ; 1.548      ;
; 1.514 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 1.560      ;
; 1.514 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.218      ; 1.561      ;
; 1.526 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 1.570      ;
; 1.531 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 1.577      ;
; 1.533 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.216      ; 1.578      ;
; 1.535 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 1.581      ;
; 1.537 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.216      ; 1.582      ;
; 1.538 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.218      ; 1.585      ;
; 1.540 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 1.586      ;
; 1.543 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 1.589      ;
; 1.550 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 1.596      ;
; 1.555 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.218      ; 1.602      ;
; 1.557 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.216      ; 1.602      ;
; 1.562 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 1.606      ;
; 1.566 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.042     ; 1.353      ;
; 1.573 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.089     ; 1.313      ;
; 1.573 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.043     ; 1.359      ;
; 1.576 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.100     ; 1.305      ;
; 1.577 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.100     ; 1.306      ;
; 1.595 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.044     ; 1.380      ;
; 1.595 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.100     ; 1.324      ;
; 1.605 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.100     ; 1.334      ;
; 1.609 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 1.653      ;
; 1.616 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.100     ; 1.345      ;
; 1.616 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.042     ; 1.403      ;
; 1.617 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.100     ; 1.346      ;
; 1.618 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.043     ; 1.404      ;
; 1.627 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.044     ; 1.412      ;
; 1.631 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.100     ; 1.360      ;
; 1.635 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.043     ; 1.421      ;
; 1.636 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.044     ; 1.421      ;
; 1.638 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.044     ; 1.423      ;
; 1.643 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.359     ; 1.113      ;
; 1.656 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.359     ; 1.126      ;
; 1.657 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.359     ; 1.127      ;
; 1.682 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 1.728      ;
; 1.711 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.216      ; 1.756      ;
; 1.724 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 1.768      ;
; 1.725 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 1.771      ;
; 1.727 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.226      ; 1.782      ;
; 1.734 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 1.778      ;
; 1.734 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.226      ; 1.789      ;
; 1.736 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.359     ; 1.206      ;
; 1.747 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 1.793      ;
; 1.758 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 1.802      ;
; 1.759 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 1.803      ;
; 1.769 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.217      ; 1.815      ;
; 1.774 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 1.818      ;
; 1.785 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.089     ; 1.525      ;
; 1.798 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.215      ; 1.842      ;
; 1.805 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.226      ; 1.860      ;
; 1.805 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.042     ; 1.592      ;
; 1.806 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.218      ; 1.853      ;
; 1.826 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.100     ; 1.555      ;
; 1.829 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.089     ; 1.569      ;
; 1.831 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.100     ; 1.560      ;
; 1.839 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.044     ; 1.624      ;
; 1.880 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.570     ; 1.535      ;
; 1.892 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.359     ; 1.362      ;
; 2.004 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.226      ; 2.059      ;
; 2.025 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.216      ; 2.070      ;
; 2.061 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.089     ; 1.801      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'virt_ad9866_rxclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 13.329 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.928     ; 3.140      ;
; 13.330 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.928     ; 3.141      ;
; 13.379 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.788     ; 3.330      ;
; 13.709 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.788     ; 3.660      ;
; 14.147 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.788     ; 4.098      ;
; 14.153 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.788     ; 4.104      ;
; 14.154 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -3.056     ; 3.837      ;
; 14.239 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.788     ; 4.190      ;
; 14.459 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.776     ; 4.422      ;
; 14.489 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.727     ; 4.501      ;
; 15.162 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.653     ; 5.248      ;
; 16.746 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.776     ; 6.709      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_rxclk                                                               ;
; -2.123 ; 13.563       ; 15.686         ; Port Rate        ; ad9866_clk ; Rise       ; ad9866_txclk                                                               ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[0]               ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[10]              ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[11]              ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[12]              ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[13]              ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[14]              ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[15]              ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[16]              ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[17]              ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[1]               ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[2]               ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[3]               ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[4]               ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[5]               ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[6]               ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[7]               ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[8]               ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_coef[9]               ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[18]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[19]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[20]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[21]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[22]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[23]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[24]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[25]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[26]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[27]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[28]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[29]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[30]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[31]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[32]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[33]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[34]                 ;
; 6.084  ; 6.466        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:A|reg_q[35]                 ;
; 6.095  ; 6.311        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Imult[35]                 ;
; 6.095  ; 6.311        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|Rmult[32]                 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[0]~_Duplicate_1  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[10]~_Duplicate_1 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[11]~_Duplicate_1 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[12]~_Duplicate_1 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[13]~_Duplicate_1 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[14]~_Duplicate_1 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[15]~_Duplicate_1 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[16]~_Duplicate_1 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[17]~_Duplicate_1 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[1]~_Duplicate_1  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[2]~_Duplicate_1  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[3]~_Duplicate_1  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[4]~_Duplicate_1  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[5]~_Duplicate_1  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[6]~_Duplicate_1  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[7]~_Duplicate_1  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[8]~_Duplicate_1  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_coef[9]~_Duplicate_1  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[0]                  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[10]                 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[11]                 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[12]                 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[13]                 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[14]                 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[15]                 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[16]                 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[17]                 ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[1]                  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[2]                  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[3]                  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[4]                  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[5]                  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[6]                  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[7]                  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[8]                  ;
; 6.135  ; 6.517        ; 0.382          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:D|reg_q[9]                  ;
; 6.138  ; 6.354        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[0]                  ;
; 6.138  ; 6.354        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[1]                  ;
; 6.138  ; 6.354        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[2]                  ;
; 6.138  ; 6.354        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[3]                  ;
; 6.138  ; 6.354        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[4]                  ;
; 6.138  ; 6.354        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[5]                  ;
; 6.138  ; 6.354        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[6]                  ;
; 6.138  ; 6.354        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:E|raddr[7]                  ;
; 6.138  ; 6.354        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|fir_q[0]                                      ;
; 6.138  ; 6.354        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; transmitter:transmitter_inst|fir_q[12]                                     ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[11]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[12]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[13]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[15]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[17]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[18]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[19]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[22]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[23]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[24]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[25]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[26]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[31]                 ;
; 6.142  ; 6.358        ; 0.216          ; High Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|firX8R8:fir2|fir256:H|Rmult[32]                 ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                      ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+
; -2.123 ; 13.563       ; 15.686         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+--------+--------------+----------------+-----------+--------------+------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 31.550 ; 31.766       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[40]  ;
; 31.621 ; 31.837       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|done       ;
; 31.623 ; 31.839       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done      ;
; 31.624 ; 31.840       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[22]  ;
; 31.624 ; 31.840       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[25]  ;
; 31.631 ; 31.847       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[6]      ;
; 31.632 ; 31.848       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[14]  ;
; 31.632 ; 31.848       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[16]  ;
; 31.632 ; 31.848       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[18]  ;
; 31.632 ; 31.848       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[19]  ;
; 31.632 ; 31.848       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[20]  ;
; 31.632 ; 31.848       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[21]  ;
; 31.632 ; 31.848       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[24]  ;
; 31.632 ; 31.848       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[40]  ;
; 31.637 ; 31.853       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[18] ;
; 31.647 ; 31.863       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[10]  ;
; 31.647 ; 31.863       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[11]  ;
; 31.647 ; 31.863       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[20]  ;
; 31.647 ; 31.863       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[21]  ;
; 31.647 ; 31.863       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[22]  ;
; 31.647 ; 31.863       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[7]   ;
; 31.647 ; 31.863       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[8]   ;
; 31.647 ; 31.863       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[9]   ;
; 31.649 ; 31.865       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[40] ;
; 31.696 ; 31.912       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[2]     ;
; 31.696 ; 31.912       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[4]     ;
; 31.696 ; 31.912       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[6]     ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[26]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[27]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[28]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[29]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[31]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[33]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[34]  ;
; 31.704 ; 31.920       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rdata[41]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[10]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[11]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[26]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[27]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[28]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[29]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[32]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[33]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[35]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[36]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[37]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[39]  ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[3]   ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[5]   ;
; 31.705 ; 31.921       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[9]   ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[0]      ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[4]      ;
; 31.707 ; 31.923       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[5]      ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[0]   ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[12]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[13]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[15]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[17]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[1]   ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[2]   ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[30]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[31]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[38]  ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[6]   ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[7]   ;
; 31.708 ; 31.924       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[8]   ;
; 31.709 ; 31.925       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[34]   ;
; 31.709 ; 31.925       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[40]   ;
; 31.709 ; 31.925       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[7]    ;
; 31.709 ; 31.925       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[8]    ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[0]     ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[1]     ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[3]     ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[5]     ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[4]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[26]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[27]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[28]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[29]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[30]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[31]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[32]   ;
; 31.714 ; 31.930       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[33]   ;
; 31.715 ; 31.931       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[1]      ;
; 31.715 ; 31.931       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[2]      ;
; 31.715 ; 31.931       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|nb[3]      ;
; 31.715 ; 31.931       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[11]   ;
; 31.715 ; 31.931       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[18]   ;
; 31.715 ; 31.931       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[19]   ;
; 31.715 ; 31.931       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[20]   ;
; 31.715 ; 31.931       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[25]   ;
; 31.715 ; 31.931       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[38]   ;
; 31.715 ; 31.931       ; 0.216          ; High Pulse Width ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|rreg[39]   ;
; 31.718 ; 31.902       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]   ;
; 31.718 ; 31.902       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10]  ;
; 31.718 ; 31.902       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11]  ;
; 31.718 ; 31.902       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12]  ;
; 31.718 ; 31.902       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13]  ;
; 31.718 ; 31.902       ; 0.184          ; Low Pulse Width  ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[2]   ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; 49.752 ; 49.936       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; 49.753 ; 49.937       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.754 ; 49.938       ; 0.184          ; Low Pulse Width  ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.841 ; 50.057       ; 0.216          ; High Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                        ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                  ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.449 ; 1249.679     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ;
; 1249.450 ; 1249.680     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ;
; 1249.450 ; 1249.680     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ;
; 1249.667 ; 1249.851     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ;
; 1249.667 ; 1249.851     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ;
; 1249.667 ; 1249.851     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ;
; 1249.670 ; 1249.670     ; 0.000          ; High Pulse Width ; spi_ce0 ; Rise       ; txFIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block3a24|clk0                                                         ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; 1249.677 ; 1249.861     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; 1249.679 ; 1249.863     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ;
; 1249.679 ; 1249.863     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ;
; 1249.679 ; 1249.863     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ;
; 1249.679 ; 1249.863     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ;
; 1249.679 ; 1249.863     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ;
; 1249.679 ; 1249.863     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ;
; 1249.679 ; 1249.863     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ;
; 1249.682 ; 1249.866     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[12]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[13]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[14]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[15]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[16]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[17]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[18]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[19]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[20]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[21]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[22]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[23]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[24]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[25]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[26]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[27]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[28]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[29]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[30]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[31]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[32]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[33]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[34]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[35]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[36]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[37]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ;
; 1249.687 ; 1249.917     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[0]                           ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[10]                          ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[11]                          ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[1]                           ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[2]                           ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[3]                           ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[4]                           ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[5]                           ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[6]                           ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[7]                           ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[8]                           ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[9]                           ;
; 1249.689 ; 1249.919     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.691 ; 1249.921     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; 1249.694 ; 1249.878     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; 1249.696 ; 1249.880     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ;
; 1249.696 ; 1249.880     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ;
; 1249.696 ; 1249.880     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ;
; 1249.696 ; 1249.880     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ;
; 1249.696 ; 1249.880     ; 0.184          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ;
; 1249.701 ; 1249.931     ; 0.230          ; Low Pulse Width  ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                            ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.523 ; 1249.905     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.646 ; 1250.028     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.647 ; 1250.029     ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                           ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]               ;
; 1249.576 ; 1249.958     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]               ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]~_Duplicate_1  ;
; 1249.577 ; 1249.959     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]~_Duplicate_1  ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_1  ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]~_Duplicate_1   ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]~_Duplicate_1   ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]~_Duplicate_1   ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]~_Duplicate_1   ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]~_Duplicate_1   ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]~_Duplicate_1   ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]~_Duplicate_1   ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]~_Duplicate_1   ;
; 1249.580 ; 1249.962     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]~_Duplicate_1   ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.582 ; 1249.964     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]               ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]                ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[2]                ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[3]                ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[4]                ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[5]                ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[6]                ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[7]                ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[8]                ;
; 1249.583 ; 1249.965     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[9]                ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.587 ; 1249.969     ; 0.382          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                    ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.628 ; 1249.858     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.628 ; 1249.858     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[0]                           ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[10]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[11]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[12]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[13]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[14]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[15]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[16]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[17]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[18]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[19]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[1]                           ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[20]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[21]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[22]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[23]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[24]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[25]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[26]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[27]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[28]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[29]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[2]                           ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[30]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[31]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[32]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[33]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[34]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[35]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[36]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[37]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[3]                           ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[4]                           ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[5]                           ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[6]                           ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[7]                           ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[8]                           ;
; 1249.630 ; 1249.860     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[9]                           ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ;
; 1249.686 ; 1249.902     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ;
; 1249.689 ; 1249.905     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a0|clk1                                                          ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a12|clk1                                                         ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a1|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a2|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a3|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a4|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a5|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a6|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a7|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a8|clk                                                            ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2]|clk                                                       ;
; 1249.863 ; 1249.863     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]|clk                                                                      ;
; 1249.866 ; 1249.866     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|outclk                                                                                                     ;
; 1249.867 ; 1249.867     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a0|clk                                                            ;
; 1249.867 ; 1249.867     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity2|clk                                                               ;
; 1249.867 ; 1249.867     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0]|clk                                                       ;
; 1249.867 ; 1249.867     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]|clk                                                       ;
; 1249.867 ; 1249.867     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]|clk                                                                      ;
; 1249.867 ; 1249.867     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.867 ; 1249.867     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.867 ; 1249.867     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
; 1249.867 ; 1249.867     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4]|clk                                                                      ;
; 1249.867 ; 1249.867     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[5]|clk                                                                      ;
; 1249.867 ; 1249.867     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[6]|clk                                                                      ;
; 1249.867 ; 1249.867     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[7]|clk                                                                      ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|inclk[0]                                                                                                   ;
; 1249.881 ; 1249.881     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~input|o                                                                                                                 ;
; 1249.909 ; 1250.093     ; 0.184          ; Low Pulse Width  ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 1.927 ; 1.863 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.439 ; 1.557 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 0.928 ; 1.140 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 1.927 ; 1.863 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.193 ; 1.383 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.552 ; 1.695 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.252 ; 1.396 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.319 ; 1.435 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.596 ; 1.712 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.603 ; 1.654 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 0.505 ; 0.743 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 1.127 ; 1.247 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 1.559 ; 1.624 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 1.127 ; 1.079 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 1.127 ; 1.079 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 1.068 ; 1.041 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 3.482 ; 3.490 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 2.631 ; 2.438 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 2.124 ; 2.275 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 2.631 ; 2.438 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.073 ; -0.294 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.989 ; -1.095 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.487 ; -0.682 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -1.494 ; -1.421 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.770 ; -0.954 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -1.087 ; -1.219 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.801 ; -0.931 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.865 ; -0.968 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -1.128 ; -1.231 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -1.158 ; -1.197 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.073 ; -0.294 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.632 ; -0.739 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -1.088 ; -1.143 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.396 ; -0.349 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.406 ; -0.349 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -0.396 ; -0.365 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -2.795 ; -2.894 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -1.694 ; -1.712 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -1.694 ; -1.841 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -2.070 ; -1.712 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.546  ; 4.501  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.546  ; 4.501  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 10.074 ; 10.474 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 10.210 ; 10.648 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 10.662 ; 10.648 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 9.644  ; 9.655  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 6.353  ; 6.245  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 6.771  ; 6.589  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 6.222  ; 6.193  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 6.237  ; 6.194  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.204  ; 7.051  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.549  ; 7.400  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 7.394  ; 7.148  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 7.153  ; 7.051  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 7.539  ; 7.370  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 7.284  ; 7.052  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 9.644  ; 9.655  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.455  ; 8.101  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.546  ; 4.501  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.546  ; 4.501  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 12.381 ; 11.944 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.484  ; 4.446  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.484  ; 4.446  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 7.895  ; 8.222  ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 8.105  ; 8.357  ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 8.163  ; 8.460  ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 6.096  ; 6.068  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 6.222  ; 6.118  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 6.623  ; 6.448  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 6.096  ; 6.068  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 6.111  ; 6.069  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.040  ; 6.892  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.371  ; 7.228  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 7.214  ; 6.978  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 6.990  ; 6.893  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 7.361  ; 7.198  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 7.110  ; 6.886  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 9.485  ; 9.504  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.241  ; 7.901  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.484  ; 4.446  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.484  ; 4.446  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 12.016 ; 11.683 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 10.382 ; 9.967  ; 10.507 ; 10.129 ;
; ptt_in     ; ad9866_adio[0]  ; 8.516  ; 8.140  ; 8.631  ; 8.255  ;
; ptt_in     ; ad9866_adio[1]  ; 8.382  ; 8.006  ; 8.462  ; 8.086  ;
; ptt_in     ; ad9866_adio[2]  ; 8.500  ; 8.124  ; 8.636  ; 8.260  ;
; ptt_in     ; ad9866_adio[3]  ; 8.500  ; 8.124  ; 8.636  ; 8.260  ;
; ptt_in     ; ad9866_adio[4]  ; 8.511  ; 8.135  ; 8.624  ; 8.248  ;
; ptt_in     ; ad9866_adio[5]  ; 8.511  ; 8.135  ; 8.624  ; 8.248  ;
; ptt_in     ; ad9866_adio[6]  ; 8.506  ; 8.130  ; 8.616  ; 8.240  ;
; ptt_in     ; ad9866_adio[7]  ; 8.506  ; 8.130  ; 8.616  ; 8.240  ;
; ptt_in     ; ad9866_adio[8]  ; 8.109  ; 7.733  ; 8.252  ; 7.876  ;
; ptt_in     ; ad9866_adio[9]  ; 8.109  ; 7.733  ; 8.252  ; 7.876  ;
; ptt_in     ; ad9866_adio[10] ; 8.087  ; 7.711  ; 8.244  ; 7.868  ;
; ptt_in     ; ad9866_adio[11] ; 8.128  ; 7.752  ; 8.263  ; 7.887  ;
; ptt_in     ; ad9866_rxen     ;        ; 10.961 ; 11.252 ;        ;
; ptt_in     ; ad9866_txen     ; 8.377  ;        ;        ; 8.464  ;
; ptt_in     ; ptt_out         ; 7.829  ;        ;        ; 7.751  ;
+------------+-----------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+------------+-----------------+--------+--------+--------+-------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF    ;
+------------+-----------------+--------+--------+--------+-------+
; ptt_in     ; DEBUG_LED4      ; 10.094 ; 9.689  ; 10.214 ; 9.846 ;
; ptt_in     ; ad9866_adio[0]  ; 8.209  ; 7.848  ; 8.320  ; 7.959 ;
; ptt_in     ; ad9866_adio[1]  ; 8.079  ; 7.718  ; 8.158  ; 7.797 ;
; ptt_in     ; ad9866_adio[2]  ; 8.193  ; 7.832  ; 8.324  ; 7.963 ;
; ptt_in     ; ad9866_adio[3]  ; 8.193  ; 7.832  ; 8.324  ; 7.963 ;
; ptt_in     ; ad9866_adio[4]  ; 8.203  ; 7.842  ; 8.313  ; 7.952 ;
; ptt_in     ; ad9866_adio[5]  ; 8.203  ; 7.842  ; 8.313  ; 7.952 ;
; ptt_in     ; ad9866_adio[6]  ; 8.198  ; 7.837  ; 8.306  ; 7.945 ;
; ptt_in     ; ad9866_adio[7]  ; 8.198  ; 7.837  ; 8.306  ; 7.945 ;
; ptt_in     ; ad9866_adio[8]  ; 7.818  ; 7.457  ; 7.957  ; 7.596 ;
; ptt_in     ; ad9866_adio[9]  ; 7.818  ; 7.457  ; 7.957  ; 7.596 ;
; ptt_in     ; ad9866_adio[10] ; 7.797  ; 7.436  ; 7.949  ; 7.588 ;
; ptt_in     ; ad9866_adio[11] ; 7.836  ; 7.475  ; 7.967  ; 7.606 ;
; ptt_in     ; ad9866_rxen     ;        ; 10.755 ; 11.043 ;       ;
; ptt_in     ; ad9866_txen     ; 8.171  ;        ;        ; 8.255 ;
; ptt_in     ; ptt_out         ; 7.640  ;        ;        ; 7.565 ;
+------------+-----------------+--------+--------+--------+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.641 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.641                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;                        ;              ;                  ; 12.740       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5] ;                        ;              ;                  ; 1.901        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.763                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;                        ;              ;                  ; 12.738       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3] ;                        ;              ;                  ; 2.025        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.792                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;                        ;              ;                  ; 12.531       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4] ;                        ;              ;                  ; 2.261        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.930                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;                        ;              ;                  ; 12.532       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2] ;                        ;              ;                  ; 2.398        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 14.972                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;                        ;              ;                  ; 12.382       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6] ;                        ;              ;                  ; 2.590        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 15.294                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;                        ;              ;                  ; 11.994       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ;                        ;              ;                  ; 3.300        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.307                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;                        ;              ;                  ; 12.739       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7] ;                        ;              ;                  ; 2.568        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.341                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;                        ;              ;                  ; 11.986       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0] ;                        ;              ;                  ; 3.355        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.365                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;                        ;              ;                  ; 12.534       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8] ;                        ;              ;                  ; 2.831        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.507                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;                        ;              ;                  ; 12.176       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1] ;                        ;              ;                  ; 3.331        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 15.552                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;                        ;              ;                  ; 12.743       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9] ;                        ;              ;                  ; 2.809        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 16.376                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;                        ;              ;                  ; 12.535       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ;                        ;              ;                  ; 3.841        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.558                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 2.081        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.742                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.473        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 27.764                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 12.736       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 2.290        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.857                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 2.374        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.935                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 2.461        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 27.947                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 12.530       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 2.680        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 27.976                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 2.497        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 27.988                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.534       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.713        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 28.018                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 12.740       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 2.537        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 28.120                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.530       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 2.851        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 28.149                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.534       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 2.876        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 28.187                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 12.535       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 2.910        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 28.257                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 12.737       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 12.531       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 2.989        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 28.260                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 12.738       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 2.990        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 28.328                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 12.742       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 12.743       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 2.843        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 28.402                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 12.741       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 2.922        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 29.217                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.530       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 3.948        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 29.359                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 12.739       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 12.532       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 4.088        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-----------------------------------+----------+---------------+
; Clock                             ; Slack    ; End Point TNS ;
+-----------------------------------+----------+---------------+
; spi_sck                           ; 0.716    ; 0.000         ;
; ad9866_clk                        ; 1.774    ; 0.000         ;
; spi_ce0                           ; 1.829    ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 2.611    ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 2.944    ; 0.000         ;
; virt_ad9866_rxclk                 ; 4.902    ; 0.000         ;
; clk_10mhz                         ; 97.593   ; 0.000         ;
; spi_ce1                           ; 2498.273 ; 0.000         ;
+-----------------------------------+----------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ad9866_clk                        ; 0.143  ; 0.000         ;
; spi_sck                           ; 0.144  ; 0.000         ;
; spi_ce0                           ; 0.170  ; 0.000         ;
; spi_ce1                           ; 0.186  ; 0.000         ;
; clk_10mhz                         ; 0.187  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 0.254  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 0.269  ; 0.000         ;
; virt_ad9866_rxclk                 ; 10.854 ; 0.000         ;
+-----------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-----------------------------------+----------+---------------+
; Clock                             ; Slack    ; End Point TNS ;
+-----------------------------------+----------+---------------+
; ad9866_clk                        ; 3.106    ; 0.000         ;
; ad9866_rxclk                      ; 3.106    ; 0.000         ;
; ad9866_txclk                      ; 3.106    ; 0.000         ;
; spi_sck                           ; 31.046   ; 0.000         ;
; clk_10mhz                         ; 49.269   ; 0.000         ;
; spi_ce0                           ; 1249.081 ; 0.000         ;
; spi_ce1                           ; 1249.212 ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 1249.757 ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 1249.762 ; 0.000         ;
+-----------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                            ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.716 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|done      ; spi_ce1      ; spi_sck     ; 2.000        ; 1.227      ; 2.488      ;
; 0.811 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|done       ; spi_ce0      ; spi_sck     ; 2.000        ; 1.250      ; 2.416      ;
; 0.879 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.996      ; 2.094      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.888 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.007      ; 2.096      ;
; 0.891 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.108      ; 2.194      ;
; 0.891 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.108      ; 2.194      ;
; 0.891 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.108      ; 2.194      ;
; 0.891 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.108      ; 2.194      ;
; 0.891 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.108      ; 2.194      ;
; 0.891 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.108      ; 2.194      ;
; 0.891 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.108      ; 2.194      ;
; 0.891 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.108      ; 2.194      ;
; 0.909 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[8]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.002      ; 2.070      ;
; 0.909 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[7]    ; spi_ce0      ; spi_sck     ; 2.000        ; 1.002      ; 2.070      ;
; 0.909 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[34]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.002      ; 2.070      ;
; 0.909 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[40]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.002      ; 2.070      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[1]      ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.010      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[2]      ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.010      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[3]      ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.010      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[25]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.010      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[20]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.010      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[19]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.010      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[18]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.010      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[11]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.010      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[39]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.010      ;
; 0.948 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rreg[38]   ; spi_ce0      ; spi_sck     ; 2.000        ; 0.981      ; 2.010      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[2]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.114      ; 2.141      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[4]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.114      ; 2.141      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[6]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.114      ; 2.141      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.950 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; spi_ce1      ; spi_sck     ; 2.000        ; 0.988      ; 2.015      ;
; 0.951 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.104      ; 2.130      ;
; 0.951 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[21]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.104      ; 2.130      ;
; 0.951 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.104      ; 2.130      ;
; 0.951 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[11]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.104      ; 2.130      ;
; 0.951 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[10]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.104      ; 2.130      ;
; 0.951 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[9]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.104      ; 2.130      ;
; 0.951 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[8]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.104      ; 2.130      ;
; 0.951 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_ce0      ; spi_sck     ; 2.000        ; 1.104      ; 2.130      ;
; 0.954 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[0]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.035      ;
; 0.954 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[1]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.035      ;
; 0.954 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[3]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.035      ;
; 0.954 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|nb[5]     ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.035      ;
; 0.954 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; spi_ce1      ; spi_sck     ; 2.000        ; 1.012      ; 2.035      ;
; 0.960 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[0]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.006      ; 2.023      ;
; 0.960 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[4]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.006      ; 2.023      ;
; 0.960 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|nb[5]      ; spi_ce0      ; spi_sck     ; 2.000        ; 1.006      ; 2.023      ;
; 0.961 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_ce0      ; spi_sck     ; 2.000        ; 1.236      ; 2.252      ;
; 0.963 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.013      ;
; 0.963 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.013      ;
; 0.963 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[31]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.013      ;
; 0.963 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[29]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.013      ;
; 0.963 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[28]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.013      ;
; 0.963 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[27]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.013      ;
; 0.963 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[26]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.013      ;
; 0.963 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_ce0      ; spi_sck     ; 2.000        ; 0.999      ; 2.013      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.966 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_ce1      ; spi_sck     ; 2.000        ; 0.982      ; 1.993      ;
; 0.967 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.095      ; 2.105      ;
; 0.967 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; spi_ce1      ; spi_sck     ; 2.000        ; 1.095      ; 2.105      ;
+-------+-----------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                        ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; 1.774 ; ad9866_adio[7]                                                                                                                   ; adc[7]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.262      ; 3.038      ;
; 1.827 ; ad9866_adio[4]                                                                                                                   ; adc[4]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.241      ; 2.964      ;
; 1.836 ; ad9866_adio[2]                                                                                                                   ; adc[2]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.047      ; 2.761      ;
; 1.862 ; ad9866_adio[11]                                                                                                                  ; adc[11]                                                                                                        ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.270      ; 2.958      ;
; 1.876 ; ad9866_adio[8]                                                                                                                   ; adc[8]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.169      ; 2.843      ;
; 1.936 ; ad9866_adio[0]                                                                                                                   ; adc[0]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.254      ; 2.868      ;
; 1.940 ; ad9866_adio[6]                                                                                                                   ; adc[6]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.254      ; 2.864      ;
; 1.961 ; ad9866_adio[5]                                                                                                                   ; adc[5]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.254      ; 2.843      ;
; 2.001 ; ad9866_adio[10]                                                                                                                  ; adc[10]                                                                                                        ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.563      ; 3.112      ;
; 2.100 ; ad9866_adio[3]                                                                                                                   ; adc[3]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.253      ; 2.703      ;
; 2.107 ; ad9866_adio[1]                                                                                                                   ; adc[1]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.271      ; 2.714      ;
; 2.330 ; ad9866_adio[9]                                                                                                                   ; adc[9]                                                                                                         ; virt_ad9866_clk ; ad9866_clk  ; 13.563       ; 1.324      ; 2.544      ;
; 2.902 ; ad9866_clk                                                                                                                       ; ad9866_rxclk                                                                                                   ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.880      ;
; 2.902 ; ad9866_clk                                                                                                                       ; ad9866_txclk                                                                                                   ; ad9866_clk      ; ad9866_clk  ; 6.782        ; 0.000      ; 2.880      ;
; 5.952 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]                                                                 ; transmitter:transmitter_inst|out_data[9]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.682      ; 1.518      ;
; 6.315 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]                                                                 ; transmitter:transmitter_inst|out_data[5]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.597      ; 1.070      ;
; 6.363 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]                                                                 ; transmitter:transmitter_inst|out_data[4]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.597      ; 1.022      ;
; 6.410 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                                                                ; transmitter:transmitter_inst|out_data[13]                                                                      ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.447      ; 0.825      ;
; 6.437 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]                                                                 ; transmitter:transmitter_inst|out_data[7]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.488      ; 0.839      ;
; 6.541 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]                                                                 ; transmitter:transmitter_inst|out_data[2]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.533      ; 0.780      ;
; 6.545 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12]                                                                ; transmitter:transmitter_inst|out_data[12]                                                                      ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.516      ; 0.759      ;
; 6.547 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11]                                                                ; transmitter:transmitter_inst|out_data[11]                                                                      ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.533      ; 0.774      ;
; 6.554 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10]                                                                ; transmitter:transmitter_inst|out_data[10]                                                                      ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.516      ; 0.750      ;
; 6.561 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]                                                                 ; transmitter:transmitter_inst|out_data[3]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.533      ; 0.760      ;
; 6.566 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]                                                                 ; transmitter:transmitter_inst|out_data[6]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.533      ; 0.755      ;
; 6.573 ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                            ; spi_miso                                                                                                       ; spi_sck         ; ad9866_clk  ; 15.000       ; -2.191     ; 5.206      ;
; 6.580 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]                                                                 ; transmitter:transmitter_inst|out_data[8]                                                                       ; ad9866_clk      ; ad9866_clk  ; 6.781        ; 0.533      ; 0.741      ;
; 6.651 ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                             ; spi_miso                                                                                                       ; spi_sck         ; ad9866_clk  ; 15.000       ; -2.201     ; 5.118      ;
; 7.495 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.737     ; 3.331      ;
; 7.516 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.680     ; 3.367      ;
; 7.523 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.713     ; 3.327      ;
; 7.527 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.681     ; 3.355      ;
; 7.533 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[3]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.870     ; 3.160      ;
; 7.575 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.699     ; 3.289      ;
; 7.588 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.686     ; 3.289      ;
; 7.603 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[4]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.827     ; 3.133      ;
; 7.613 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[3]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.827     ; 3.123      ;
; 7.629 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.863     ; 3.071      ;
; 7.629 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[5]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.878     ; 3.056      ;
; 7.680 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.681     ; 3.202      ;
; 7.686 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.737     ; 3.140      ;
; 7.688 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[6]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.837     ; 3.038      ;
; 7.693 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[0]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.870     ; 3.000      ;
; 7.693 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.680     ; 3.190      ;
; 7.696 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.737     ; 3.130      ;
; 7.708 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[2]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.827     ; 3.028      ;
; 7.708 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[5]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.811     ; 3.044      ;
; 7.713 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.813     ; 3.037      ;
; 7.719 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.814     ; 3.030      ;
; 7.729 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.699     ; 3.135      ;
; 7.735 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[7]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.811     ; 3.017      ;
; 7.755 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[0]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.827     ; 2.981      ;
; 7.767 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.686     ; 3.110      ;
; 7.770 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.804     ; 2.989      ;
; 7.771 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.835     ; 2.957      ;
; 7.782 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[2]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.878     ; 2.903      ;
; 7.786 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[4]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.878     ; 2.899      ;
; 7.788 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.695     ; 3.080      ;
; 7.793 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[0]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.863     ; 2.907      ;
; 7.796 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[6]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.811     ; 2.956      ;
; 7.799 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.695     ; 3.069      ;
; 7.810 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.860     ; 2.893      ;
; 7.841 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[8]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.837     ; 2.885      ;
; 7.861 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.722     ; 2.980      ;
; 7.876 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[8]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.811     ; 2.876      ;
; 7.881 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[0]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.813     ; 2.869      ;
; 7.890 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[6]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.814     ; 2.859      ;
; 7.890 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.722     ; 2.951      ;
; 7.939 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[2]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.835     ; 2.789      ;
; 7.945 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.713     ; 2.905      ;
; 7.948 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[7]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.878     ; 2.737      ;
; 7.958 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                 ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.713     ; 2.892      ;
; 7.969 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.880     ; 2.714      ;
; 7.970 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.804     ; 2.789      ;
; 7.981 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[4]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.860     ; 2.722      ;
; 7.982 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[2]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.804     ; 2.777      ;
; 7.983 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[6]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.880     ; 2.700      ;
; 7.987 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[4]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.804     ; 2.772      ;
; 8.121 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.695     ; 2.747      ;
; 8.126 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[1]                                               ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.878     ; 2.559      ;
; 8.128 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.695     ; 2.740      ;
; 8.153 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0]  ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.695     ; 2.715      ;
; 8.174 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.713     ; 2.676      ;
; 8.179 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[1]                                                 ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.827     ; 2.557      ;
; 8.330 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.713     ; 2.520      ;
; 8.363 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ; txFIFOFull                                                                                                     ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.695     ; 2.505      ;
; 8.437 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[1]                                           ; rx2_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.835     ; 2.291      ;
; 8.482 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[1]                                             ; rx1_FIFOEmpty                                                                                                  ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -1.804     ; 2.277      ;
; 8.970 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.363     ; 4.237      ;
; 9.034 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[37] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.363     ; 4.173      ;
; 9.038 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[36] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.363     ; 4.169      ;
; 9.101 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.363     ; 4.106      ;
; 9.102 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[35] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.363     ; 4.105      ;
; 9.106 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[34] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.363     ; 4.101      ;
; 9.124 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[38] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.363     ; 4.083      ;
; 9.165 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[37] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.363     ; 4.042      ;
; 9.169 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[12]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[36] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.363     ; 4.038      ;
; 9.170 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[33] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.363     ; 4.037      ;
; 9.174 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[32] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.363     ; 4.033      ;
; 9.188 ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_comb:cic_stages[2].cic_comb_inst|out_data[11]                                     ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_integrator:cic_stages[0].cic_integrator_inst|out_data[37] ; ad9866_clk      ; ad9866_clk  ; 13.563       ; -0.363     ; 4.019      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce0'                                                                                                                                                                                                                                                                                                              ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.829    ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.091      ; 1.261      ;
; 1.836    ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.087      ; 1.250      ;
; 1.840    ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.069      ; 1.228      ;
; 1.889    ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.069      ; 1.179      ;
; 1.916    ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.087      ; 1.170      ;
; 1.917    ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.111      ; 1.193      ;
; 1.927    ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.069      ; 1.141      ;
; 1.934    ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.069      ; 1.134      ;
; 1.950    ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.066      ; 1.115      ;
; 1.983    ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.059      ; 1.075      ;
; 1.984    ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.066      ; 1.081      ;
; 1.995    ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.111      ; 1.115      ;
; 1.998    ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.988      ; 0.989      ;
; 2.009    ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.965      ; 0.955      ;
; 2.017    ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.066      ; 1.048      ;
; 2.019    ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.118      ; 1.098      ;
; 2.033    ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.988      ; 0.954      ;
; 2.050    ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 0.988      ; 0.937      ;
; 2.053    ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.087      ; 1.033      ;
; 2.084    ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.068      ; 0.983      ;
; 2.088    ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.068      ; 0.979      ;
; 2.097    ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 1.068      ; 0.970      ;
; 2.106    ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.118      ; 1.011      ;
; 2.142    ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 2.000        ; 1.087      ; 0.944      ;
; 2.187    ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.994      ; 0.806      ;
; 2.201    ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.994      ; 0.792      ;
; 2.213    ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                                            ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.994      ; 0.780      ;
; 2.222    ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce0     ; 2.000        ; 0.994      ; 0.771      ;
; 2.780    ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 3.000        ; 1.044      ; 1.263      ;
; 2.849    ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 3.000        ; 1.044      ; 1.194      ;
; 2.853    ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 3.000        ; 1.044      ; 1.190      ;
; 2.894    ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce0     ; 3.000        ; 1.044      ; 1.149      ;
; 2497.584 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 2.375      ;
; 2497.588 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 2.369      ;
; 2497.674 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.024     ; 2.309      ;
; 2497.908 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 2.049      ;
; 2497.911 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 2.046      ;
; 2498.023 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 1.966      ;
; 2498.023 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.012     ; 1.972      ;
; 2498.034 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.376      ; 2.371      ;
; 2498.034 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 1.955      ;
; 2498.034 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.012     ; 1.961      ;
; 2498.038 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 1.919      ;
; 2498.040 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.370      ; 2.359      ;
; 2498.060 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.390      ; 2.359      ;
; 2498.102 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.338      ; 2.265      ;
; 2498.109 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.008      ; 1.906      ;
; 2498.120 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.008      ; 1.895      ;
; 2498.211 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 1.746      ;
; 2498.220 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.347      ; 2.156      ;
; 2498.225 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.348      ; 2.152      ;
; 2498.295 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.048     ; 1.664      ;
; 2498.299 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 1.658      ;
; 2498.329 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.376      ; 2.076      ;
; 2498.335 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.370      ; 2.064      ;
; 2498.343 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 1.646      ;
; 2498.346 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 1.643      ;
; 2498.354 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 1.635      ;
; 2498.355 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.390      ; 2.064      ;
; 2498.357 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 1.632      ;
; 2498.365 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 1.583      ;
; 2498.385 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.024     ; 1.598      ;
; 2498.396 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.538      ;
; 2498.397 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.338      ; 1.970      ;
; 2498.426 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.290      ; 1.893      ;
; 2498.433 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.316      ; 1.912      ;
; 2498.436 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.323      ; 1.916      ;
; 2498.445 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.073     ; 1.489      ;
; 2498.473 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 1.516      ;
; 2498.475 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.059     ; 1.473      ;
; 2498.484 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 1.505      ;
; 2498.494 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.366      ; 1.901      ;
; 2498.504 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.316      ; 1.841      ;
; 2498.505 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.324      ; 1.848      ;
; 2498.514 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.060     ; 1.433      ;
; 2498.515 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.347      ; 1.861      ;
; 2498.520 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.348      ; 1.857      ;
; 2498.529 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.060     ; 1.418      ;
; 2498.553 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 1.428      ;
; 2498.561 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.060     ; 1.386      ;
; 2498.578 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.402      ;
; 2498.586 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.026     ; 1.395      ;
; 2498.593 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.387      ;
; 2498.619 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 1.338      ;
; 2498.622 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.050     ; 1.335      ;
; 2498.624 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.027     ; 1.356      ;
; 2498.648 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.377      ; 1.758      ;
; 2498.650 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 1.339      ;
; 2498.662 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 2500.000     ; 0.345      ; 1.712      ;
; 2498.669 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.018     ; 1.320      ;
; 2498.694 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.694 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ; spi_ce0      ; spi_ce0     ; 2500.000     ; -0.033     ; 1.248      ;
+----------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 2.611 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.476      ;
; 2.631 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.456      ;
; 2.639 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.448      ;
; 2.646 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.439      ;
; 2.651 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.436      ;
; 2.659 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.452      ;
; 2.659 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.452      ;
; 2.660 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.427      ;
; 2.663 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.448      ;
; 2.666 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.421      ;
; 2.672 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.439      ;
; 2.673 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.414      ;
; 2.678 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.247      ; 1.431      ;
; 2.681 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.430      ;
; 2.684 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.403      ;
; 2.687 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.424      ;
; 2.687 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.400      ;
; 2.689 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.398      ;
; 2.695 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.064      ; 1.346      ;
; 2.697 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.414      ;
; 2.699 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.388      ;
; 2.706 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.379      ;
; 2.706 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.405      ;
; 2.707 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.404      ;
; 2.714 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.172      ; 1.435      ;
; 2.719 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.392      ;
; 2.723 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.364      ;
; 2.730 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.357      ;
; 2.732 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.379      ;
; 2.734 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.247      ; 1.375      ;
; 2.744 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.367      ;
; 2.756 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.162      ; 1.383      ;
; 2.765 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.346      ;
; 2.766 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.345      ;
; 2.768 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.138      ; 1.347      ;
; 2.769 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.316      ;
; 2.775 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.312      ;
; 2.781 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.247      ; 1.328      ;
; 2.787 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.300      ;
; 2.792 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.162      ; 1.347      ;
; 2.794 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.293      ;
; 2.801 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.148      ; 1.324      ;
; 2.811 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.274      ;
; 2.811 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.276      ;
; 2.812 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.275      ;
; 2.813 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.274      ;
; 2.813 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.135      ; 1.299      ;
; 2.815 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.296      ;
; 2.817 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.120      ; 1.165      ;
; 2.817 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.270      ;
; 2.820 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.267      ;
; 2.828 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.259      ;
; 2.836 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.247      ; 1.273      ;
; 2.836 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.249      ;
; 2.841 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.225      ; 1.246      ;
; 2.845 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.266      ;
; 2.849 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.262      ;
; 2.852 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.138      ; 1.263      ;
; 2.854 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.247      ; 1.255      ;
; 2.858 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.118      ; 1.122      ;
; 2.859 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.252      ;
; 2.861 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.250      ;
; 2.871 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.240      ;
; 2.876 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.226      ; 1.212      ;
; 2.878 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.204      ;
; 2.880 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.202      ;
; 2.885 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.227      ; 1.204      ;
; 2.888 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.227      ; 1.201      ;
; 2.889 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.226      ; 1.199      ;
; 2.890 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.227      ; 1.199      ;
; 2.893 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.251      ; 1.220      ;
; 2.895 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.216      ;
; 2.900 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.182      ;
; 2.901 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 1.205      ;
; 2.909 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.227      ; 1.180      ;
; 2.910 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 1.196      ;
; 2.913 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.198      ;
; 2.916 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.149      ; 1.210      ;
; 2.918 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 1.188      ;
; 2.921 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 1.185      ;
; 2.924 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.251      ; 1.189      ;
; 2.924 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 1.182      ;
; 2.925 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.230      ; 1.167      ;
; 2.927 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.155      ;
; 2.938 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.227      ; 1.151      ;
; 2.944 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.230      ; 1.148      ;
; 2.945 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 1.161      ;
; 2.956 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.251      ; 1.157      ;
; 2.968 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.143      ;
; 2.969 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.254      ; 1.147      ;
; 2.969 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.142      ;
; 2.973 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.249      ; 1.138      ;
; 2.974 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.250      ; 1.138      ;
; 2.980 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.247      ; 1.129      ;
; 2.985 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.172      ; 1.164      ;
; 2.987 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.220      ; 1.095      ;
; 2.992 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.247      ; 1.117      ;
; 2.994 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.223      ; 1.091      ;
; 2.994 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.250      ; 1.118      ;
; 2.994 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 4.000        ; 0.244      ; 1.112      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 2.944 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.226      ; 1.144      ;
; 2.958 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 1.128      ;
; 2.971 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.973      ;
; 3.022 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.102     ; 0.853      ;
; 3.071 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 1.015      ;
; 3.089 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.234      ; 1.007      ;
; 3.098 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.846      ;
; 3.098 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 0.988      ;
; 3.100 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 0.986      ;
; 3.100 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 0.986      ;
; 3.109 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 0.977      ;
; 3.111 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 0.975      ;
; 3.114 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 0.869      ;
; 3.115 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.829      ;
; 3.116 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 0.970      ;
; 3.118 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 0.968      ;
; 3.119 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.233      ; 0.976      ;
; 3.122 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.822      ;
; 3.123 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.227      ; 0.966      ;
; 3.127 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.226      ; 0.961      ;
; 3.127 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.124      ; 0.859      ;
; 3.128 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 0.958      ;
; 3.128 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.227      ; 0.961      ;
; 3.132 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.812      ;
; 3.137 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.021     ; 0.704      ;
; 3.144 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.227      ; 0.945      ;
; 3.184 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.139      ; 0.932      ;
; 3.190 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 0.896      ;
; 3.213 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.227      ; 0.876      ;
; 3.215 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.021     ; 0.626      ;
; 3.215 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 0.871      ;
; 3.224 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 0.759      ;
; 3.224 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.123      ; 0.761      ;
; 3.225 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 0.758      ;
; 3.225 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.226      ; 0.863      ;
; 3.226 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.227      ; 0.863      ;
; 3.226 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.226      ; 0.862      ;
; 3.227 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.234      ; 0.869      ;
; 3.229 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.143      ; 0.891      ;
; 3.231 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.713      ;
; 3.231 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 0.752      ;
; 3.231 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.227      ; 0.858      ;
; 3.231 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.226      ; 0.857      ;
; 3.232 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.124      ; 0.754      ;
; 3.234 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.710      ;
; 3.235 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.224      ; 0.851      ;
; 3.237 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.123      ; 0.748      ;
; 3.238 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.706      ;
; 3.238 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.234      ; 0.858      ;
; 3.240 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.233      ; 0.855      ;
; 3.244 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.233      ; 0.851      ;
; 3.245 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.699      ;
; 3.245 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.234      ; 0.851      ;
; 3.247 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.121      ; 0.736      ;
; 3.249 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.695      ;
; 3.255 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.233      ; 0.840      ;
; 3.256 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.688      ;
; 3.257 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.234      ; 0.839      ;
; 3.258 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.686      ;
; 3.258 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.082      ; 0.686      ;
; 3.258 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.124      ; 0.728      ;
; 3.258 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.123      ; 0.727      ;
; 3.259 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.226      ; 0.829      ;
; 3.260 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.141      ; 0.858      ;
; 3.262 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.021     ; 0.579      ;
; 3.267 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.021     ; 0.574      ;
; 3.270 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; -0.021     ; 0.571      ;
; 3.278 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.139      ; 0.838      ;
; 3.281 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.233      ; 0.814      ;
; 3.286 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.141      ; 0.832      ;
; 3.298 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.139      ; 0.818      ;
; 3.302 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.146      ; 0.821      ;
; 3.304 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.146      ; 0.819      ;
; 3.312 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.146      ; 0.811      ;
; 3.316 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.139      ; 0.800      ;
; 3.316 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.139      ; 0.800      ;
; 3.365 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.139      ; 0.751      ;
; 3.366 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.139      ; 0.750      ;
; 3.378 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 4.000        ; 0.148      ; 0.747      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'virt_ad9866_rxclk'                                                                                                 ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 4.902 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -1.896     ; 4.182      ;
; 6.103 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -1.824     ; 3.053      ;
; 6.513 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -1.866     ; 2.601      ;
; 6.538 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -1.896     ; 2.546      ;
; 6.695 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -1.913     ; 2.372      ;
; 6.704 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -2.069     ; 2.207      ;
; 6.710 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -1.913     ; 2.357      ;
; 6.747 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -1.913     ; 2.320      ;
; 6.969 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -1.913     ; 2.098      ;
; 7.168 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -1.913     ; 1.899      ;
; 7.204 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -1.989     ; 1.787      ;
; 7.204 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; 21.000       ; -1.989     ; 1.787      ;
+-------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 97.593 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.359      ;
; 97.593 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.359      ;
; 97.593 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.359      ;
; 97.593 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.359      ;
; 97.593 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.359      ;
; 97.593 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.359      ;
; 97.593 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.359      ;
; 97.593 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.359      ;
; 97.593 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.359      ;
; 97.614 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.338      ;
; 97.614 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.338      ;
; 97.614 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.338      ;
; 97.614 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.338      ;
; 97.614 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.338      ;
; 97.614 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.338      ;
; 97.614 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.338      ;
; 97.614 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.338      ;
; 97.614 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.338      ;
; 97.658 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.294      ;
; 97.658 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.294      ;
; 97.658 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.294      ;
; 97.658 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.294      ;
; 97.658 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.294      ;
; 97.658 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.294      ;
; 97.658 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.294      ;
; 97.658 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.294      ;
; 97.658 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.294      ;
; 97.685 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.267      ;
; 97.685 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.267      ;
; 97.685 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.267      ;
; 97.685 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.267      ;
; 97.685 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.267      ;
; 97.685 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.267      ;
; 97.685 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.267      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.246      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.246      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.246      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.246      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.246      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.246      ;
; 97.706 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.246      ;
; 97.749 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.203      ;
; 97.749 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.203      ;
; 97.749 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.203      ;
; 97.749 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.203      ;
; 97.749 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.203      ;
; 97.749 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.203      ;
; 97.749 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.203      ;
; 97.749 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.203      ;
; 97.749 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.203      ;
; 97.750 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.202      ;
; 97.750 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.202      ;
; 97.750 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.202      ;
; 97.750 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.202      ;
; 97.750 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.202      ;
; 97.750 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.202      ;
; 97.750 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.202      ;
; 97.751 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.200      ;
; 97.751 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.200      ;
; 97.751 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.200      ;
; 97.751 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.200      ;
; 97.751 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.200      ;
; 97.751 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.200      ;
; 97.751 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.200      ;
; 97.751 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.200      ;
; 97.751 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.200      ;
; 97.751 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.200      ;
; 97.751 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.200      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.824 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.127      ;
; 97.841 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.111      ;
; 97.841 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.111      ;
; 97.841 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.111      ;
; 97.841 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.111      ;
; 97.841 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.111      ;
; 97.841 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.111      ;
; 97.841 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.111      ;
; 97.858 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.094      ;
; 97.858 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.094      ;
; 97.858 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.094      ;
; 97.858 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.094      ;
; 97.858 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.094      ;
; 97.858 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.094      ;
; 97.858 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.094      ;
; 97.858 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.094      ;
; 97.858 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.035     ; 2.094      ;
; 97.909 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.042      ;
; 97.909 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.042      ;
; 97.909 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.042      ;
; 97.909 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.042      ;
; 97.909 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 100.000      ; -0.036     ; 2.042      ;
+--------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce1'                                                                                                                                                                                                                                                                                                                  ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2498.273 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.671      ;
; 2498.284 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.660      ;
; 2498.303 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.641      ;
; 2498.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.622      ;
; 2498.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.506      ;
; 2498.460 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.484      ;
; 2498.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.483      ;
; 2498.478 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.466      ;
; 2498.627 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.114      ; 1.496      ;
; 2498.643 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.301      ;
; 2498.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.281      ;
; 2498.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.274      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[30]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[29]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[28]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[27]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[26]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[25]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[24]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[23]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[22]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[21]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[20]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[19]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[18]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[17]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[16]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[15]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[14]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[13]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[12]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[11]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[10]                          ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[9]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[8]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[7]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[6]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[5]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[4]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[3]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[2]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[1]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.674 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[0]                           ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.033     ; 1.248      ;
; 2498.765 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.179      ;
; 2498.773 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.114      ; 1.350      ;
; 2498.773 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.171      ;
; 2498.787 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 1.157      ;
; 2498.807 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.031     ; 1.149      ;
; 2498.816 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.134      ;
; 2498.827 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.123      ;
; 2498.846 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.104      ;
; 2498.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.031     ; 1.091      ;
; 2498.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 1.085      ;
; 2498.934 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.120      ; 1.195      ;
; 2498.964 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.028     ; 0.995      ;
; 2498.975 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.031     ; 0.981      ;
; 2498.977 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.031     ; 0.979      ;
; 2498.983 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 0.961      ;
; 2498.987 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.043     ; 0.957      ;
; 2498.998 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.031     ; 0.958      ;
; 2499.002 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.120      ; 1.127      ;
; 2499.045 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.905      ;
; 2499.053 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.028     ; 0.906      ;
; 2499.056 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.120      ; 1.073      ;
; 2499.067 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.883      ;
; 2499.068 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.882      ;
; 2499.071 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.120      ; 1.058      ;
; 2499.078 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.031     ; 0.878      ;
; 2499.079 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.871      ;
; 2499.083 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.031     ; 0.873      ;
; 2499.086 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.120      ; 1.043      ;
; 2499.091 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.031     ; 0.865      ;
; 2499.123 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.031     ; 0.833      ;
; 2499.124 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.031     ; 0.832      ;
; 2499.133 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.817      ;
; 2499.137 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.031     ; 0.819      ;
; 2499.153 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 2500.000     ; 0.120      ; 0.976      ;
; 2499.162 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.788      ;
; 2499.176 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.774      ;
; 2499.177 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.773      ;
; 2499.187 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.763      ;
; 2499.193 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.757      ;
; 2499.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 2500.000     ; -0.037     ; 0.750      ;
+----------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.143 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[1]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[1]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.254      ; 0.481      ;
; 0.144 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.254      ; 0.482      ;
; 0.146 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[5]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[5]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.254      ; 0.484      ;
; 0.148 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[10]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.254      ; 0.486      ;
; 0.159 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[9]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[9]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.254      ; 0.497      ;
; 0.160 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[4]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[4]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.254      ; 0.498      ;
; 0.165 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[35]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[35]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.136      ; 0.385      ;
; 0.167 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[30]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[30]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.138      ; 0.389      ;
; 0.168 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[28]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[28]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.136      ; 0.388      ;
; 0.172 ; transmitter:transmitter_inst|CicInterpM5:in2|q1[4]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[4]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.129      ; 0.385      ;
; 0.175 ; transmitter:transmitter_inst|CicInterpM5:in2|q1[2]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[2]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.129      ; 0.388      ;
; 0.178 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.138      ; 0.400      ;
; 0.181 ; transmitter:transmitter_inst|CicInterpM5:in2|q1[7]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[7]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.129      ; 0.394      ;
; 0.181 ; transmitter:transmitter_inst|CicInterpM5:in2|q1[5]                                                                                 ; transmitter:transmitter_inst|CicInterpM5:in2|dq1[5]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.129      ; 0.394      ;
; 0.181 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[21]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[21]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.226      ; 0.491      ;
; 0.183 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[17]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[17]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.226      ; 0.493      ;
; 0.184 ; transmitter:transmitter_inst|tx_IQ_data[5]                                                                                         ; transmitter:transmitter_inst|fir_q[5]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; transmitter:transmitter_inst|tx_IQ_data[1]                                                                                         ; transmitter:transmitter_inst|fir_q[1]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; transmitter:transmitter_inst|tx_IQ_data[3]                                                                                         ; transmitter:transmitter_inst|fir_q[3]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.315      ;
; 0.185 ; transmitter:transmitter_inst|tx_IQ_data[4]                                                                                         ; transmitter:transmitter_inst|fir_q[4]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.315      ;
; 0.186 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[9]                                      ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[9]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.221      ; 0.491      ;
; 0.193 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[20]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[20]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.226      ; 0.503      ;
; 0.193 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[10]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[10]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.221      ; 0.498      ;
; 0.197 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|out_data[18]                                     ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[4].cic_comb_inst|prev_data[18]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.226      ; 0.507      ;
; 0.198 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[1]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.328      ;
; 0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|sub_parity6a[1]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.203 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.312      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[3] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; adc[0]                                                                                                                             ; adcpipe[0][0]                                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[6][3]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][3]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[19]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.197      ; 0.485      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_gic:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|wrptr_g[4]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.335      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[1]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[7]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[14][0]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[15][0]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][0]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205 ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|out_data[36]                                     ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[36]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.094      ; 0.383      ;
; 0.205 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[25]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.197      ; 0.486      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[7] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[7] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[3]   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[8]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9]    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][2]                                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; receiver:receiver_inst|cordic:cordic_inst|Z[9][0]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[10][0]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[14]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.197      ; 0.487      ;
; 0.206 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.197      ; 0.487      ;
; 0.206 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][0]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[5][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.144 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce1      ; spi_sck     ; 0.000        ; 2.333      ; 2.591      ;
; 0.157 ; spi_slave:spi_slave_rx_inst|rreg[39]  ; spi_slave:spi_slave_rx_inst|rdata[40] ; spi_sck      ; spi_sck     ; 0.000        ; 0.301      ; 0.542      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[24]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[23]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[22]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[21]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[17]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[16]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[15]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[14]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[13]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[12]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[10]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[9]   ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[35]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.168 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rreg[37]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.044      ; 1.326      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[32] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[30] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[25] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[24] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[23] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[19] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[18] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[17] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[16] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[15] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[14] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[13] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[12] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[2]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[1]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.169 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[0]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.334      ;
; 0.184 ; spi_slave:spi_slave_rx_inst|rreg[26]  ; spi_slave:spi_slave_rx_inst|rdata[27] ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.317      ;
; 0.185 ; spi_slave:spi_slave_rx_inst|rreg[30]  ; spi_slave:spi_slave_rx_inst|rdata[31] ; spi_sck      ; spi_sck     ; 0.000        ; 0.049      ; 0.318      ;
; 0.185 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[25] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.144      ; 1.443      ;
; 0.185 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|rreg[22] ; spi_ce1      ; spi_sck     ; 0.000        ; 1.144      ; 1.443      ;
; 0.191 ; spi_slave:spi_slave_rx_inst|rreg[3]   ; spi_slave:spi_slave_rx_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[35] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.356      ;
; 0.191 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[36] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.356      ;
; 0.191 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[37] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.356      ;
; 0.191 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[6]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.356      ;
; 0.191 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[5]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.356      ;
; 0.191 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[4]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.356      ;
; 0.191 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[3]  ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.356      ;
; 0.191 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|rdata[38] ; spi_ce0      ; spi_sck     ; 0.000        ; 1.051      ; 1.356      ;
; 0.192 ; spi_ce[0]                             ; spi_slave:spi_slave_rx_inst|nb[6]     ; spi_ce0      ; spi_sck     ; 0.000        ; 1.143      ; 1.449      ;
; 0.194 ; spi_slave:spi_slave_rx_inst|rreg[5]   ; spi_slave:spi_slave_rx_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.321      ;
; 0.199 ; spi_slave:spi_slave_rx_inst|rreg[36]  ; spi_slave:spi_slave_rx_inst|rdata[37] ; spi_sck      ; spi_sck     ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[2]    ; spi_ce1      ; spi_sck     ; 0.000        ; 1.164      ; 1.477      ;
; 0.199 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[4]    ; spi_ce1      ; spi_sck     ; 0.000        ; 1.164      ; 1.477      ;
; 0.199 ; spi_ce[1]                             ; spi_slave:spi_slave_rx2_inst|nb[6]    ; spi_ce1      ; spi_sck     ; 0.000        ; 1.164      ; 1.477      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.313      ;
; 0.201 ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.314      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.313      ;
; 0.202 ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.028      ; 0.315      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.316      ;
; 0.203 ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.029      ; 0.316      ;
; 0.204 ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.315      ;
; 0.205 ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_sck      ; spi_sck     ; 0.000        ; 0.027      ; 0.316      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce0'                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.170 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.071      ; 0.325      ;
; 0.172 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.071      ; 0.327      ;
; 0.185 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.329      ;
; 0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.331      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.024      ; 0.307      ;
; 0.205 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.317      ;
; 0.216 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.490      ; 0.810      ;
; 0.219 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.331      ;
; 0.221 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.333      ;
; 0.221 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.029      ; 0.334      ;
; 0.222 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.026      ; 0.332      ;
; 0.224 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.335      ;
; 0.226 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.018      ; 0.328      ;
; 0.227 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.339      ;
; 0.229 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.018      ; 0.331      ;
; 0.230 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.342      ;
; 0.233 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.001      ; 0.318      ;
; 0.235 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.001      ; 0.320      ;
; 0.235 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 0.328      ;
; 0.238 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.490      ; 0.832      ;
; 0.240 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.330      ;
; 0.240 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.384      ;
; 0.241 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.456      ; 0.801      ;
; 0.244 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.456      ; 0.804      ;
; 0.244 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.065      ; 0.393      ;
; 0.245 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.071      ; 0.400      ;
; 0.255 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.345      ;
; 0.257 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.401      ;
; 0.257 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.398      ;
; 0.257 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.398      ;
; 0.257 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.401      ;
; 0.260 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.372      ;
; 0.271 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.415      ;
; 0.273 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.048      ; 0.405      ;
; 0.275 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.040      ; 0.399      ;
; 0.281 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.040      ; 0.405      ;
; 0.282 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.040      ; 0.406      ;
; 0.284 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.018      ; 0.386      ;
; 0.286 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.430      ;
; 0.288 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.432      ;
; 0.290 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.011      ; 0.385      ;
; 0.291 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.435      ;
; 0.296 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.407      ;
; 0.297 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.408      ;
; 0.299 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.018      ; 0.401      ;
; 0.299 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.022      ; 0.405      ;
; 0.300 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.444      ;
; 0.302 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.071      ; 0.457      ;
; 0.303 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.415      ;
; 0.304 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.415      ;
; 0.304 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.415      ;
; 0.315 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.459      ;
; 0.316 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.057      ; 0.457      ;
; 0.318 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.513      ; 0.935      ;
; 0.320 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.484      ; 0.908      ;
; 0.323 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.496      ; 0.923      ;
; 0.323 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.510      ; 0.937      ;
; 0.329 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.473      ;
; 0.331 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.442      ;
; 0.331 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.442      ;
; 0.336 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.028      ; 0.448      ;
; 0.339 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.429      ;
; 0.345 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.485      ; 0.934      ;
; 0.345 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.022      ; 0.451      ;
; 0.350 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.510      ; 0.964      ;
; 0.351 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.441      ;
; 0.351 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.462      ;
; 0.352 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.488      ; 0.944      ;
; 0.365 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.513      ; 0.982      ;
; 0.368 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.009      ; 0.461      ;
; 0.371 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.467      ; 0.942      ;
; 0.371 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.039      ; 0.494      ;
; 0.372 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.456      ; 0.932      ;
; 0.372 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.516      ;
; 0.376 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.006      ; 0.466      ;
; 0.379 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.060      ; 0.523      ;
; 0.382 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.465      ; 0.951      ;
; 0.385 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.456      ; 0.945      ;
; 0.387 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.040      ; 0.511      ;
; 0.392 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ; spi_ce0      ; spi_ce0     ; 0.000        ; -0.014     ; 0.462      ;
; 0.393 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce0      ; spi_ce0     ; 0.000        ; 0.027      ; 0.504      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce1'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.307      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.326      ;
; 0.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.337      ;
; 0.218 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.339      ;
; 0.251 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.372      ;
; 0.267 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.388      ;
; 0.270 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.393      ;
; 0.279 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.586      ;
; 0.293 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.414      ;
; 0.320 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.441      ;
; 0.337 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.643      ;
; 0.349 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.655      ;
; 0.368 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.674      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.529      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.529      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.546      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.733      ;
; 0.432 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.553      ;
; 0.446 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.752      ;
; 0.448 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.754      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.761      ;
; 0.474 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.595      ;
; 0.475 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.781      ;
; 0.482 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.788      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.645      ;
; 0.534 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.840      ;
; 0.535 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.656      ;
; 0.543 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.670      ;
; 0.550 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.671      ;
; 0.555 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.676      ;
; 0.555 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.676      ;
; 0.566 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.687      ;
; 0.570 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.697      ;
; 0.571 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.698      ;
; 0.586 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.707      ;
; 0.586 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.707      ;
; 0.590 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.717      ;
; 0.592 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.713      ;
; 0.594 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.715      ;
; 0.595 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.901      ;
; 0.605 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.732      ;
; 0.606 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.912      ;
; 0.610 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.737      ;
; 0.611 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.917      ;
; 0.617 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.744      ;
; 0.629 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.750      ;
; 0.640 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.767      ;
; 0.642 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.769      ;
; 0.653 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.783      ;
; 0.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 0.971      ;
; 0.669 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.790      ;
; 0.683 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.031      ; 0.798      ;
; 0.685 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.031      ; 0.800      ;
; 0.695 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.816      ;
; 0.706 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.827      ;
; 0.717 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.202      ; 1.023      ;
; 0.737 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.046      ; 0.867      ;
; 0.744 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.871      ;
; 0.800 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.043      ; 0.927      ;
; 0.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 0.983      ;
; 0.891 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.031      ; 1.006      ;
; 0.903 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.024      ;
; 0.909 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.031      ; 1.024      ;
; 0.909 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.031      ; 1.024      ;
; 0.916 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.031      ; 1.031      ;
; 0.929 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.050      ;
; 0.931 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.037      ; 1.052      ;
; 0.958 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.196      ; 1.258      ;
; 0.958 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.031      ; 1.073      ;
; 0.964 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.031      ; 1.079      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[37]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[36]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[35]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[34]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[33]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[32]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[31]                          ; spi_ce1      ; spi_ce1     ; 0.000        ; 0.029      ; 1.169      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.208 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.330      ;
; 0.219 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.339      ;
; 0.266 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.291 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.412      ;
; 0.291 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.421      ;
; 0.304 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.324 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.444      ;
; 0.328 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.448      ;
; 0.330 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.450      ;
; 0.334 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.454      ;
; 0.334 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.454      ;
; 0.347 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.468      ;
; 0.353 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.474      ;
; 0.354 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.475      ;
; 0.367 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.487      ;
; 0.367 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.487      ;
; 0.368 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.488      ;
; 0.372 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.492      ;
; 0.387 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.507      ;
; 0.394 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.515      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.523      ;
; 0.422 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.542      ;
; 0.423 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.543      ;
; 0.423 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.543      ;
; 0.423 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.543      ;
; 0.423 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.543      ;
; 0.423 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.543      ;
; 0.423 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.543      ;
; 0.423 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[0]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.543      ;
; 0.430 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.550      ;
; 0.440 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.441 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.254 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.277      ; 0.645      ;
; 0.272 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.277      ; 0.663      ;
; 0.316 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.277      ; 0.707      ;
; 0.322 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.277      ; 0.713      ;
; 0.329 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.277      ; 0.720      ;
; 0.345 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.255      ; 0.714      ;
; 0.348 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.244      ; 0.706      ;
; 0.349 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.255      ; 0.718      ;
; 0.368 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.277      ; 0.759      ;
; 0.372 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.277      ; 0.763      ;
; 0.384 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.255      ; 0.753      ;
; 0.385 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.255      ; 0.754      ;
; 0.389 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.277      ; 0.780      ;
; 0.395 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.266      ; 0.775      ;
; 0.400 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.255      ; 0.769      ;
; 0.402 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.266      ; 0.782      ;
; 0.411 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.277      ; 0.802      ;
; 0.439 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.255      ; 0.808      ;
; 0.474 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.255      ; 0.843      ;
; 0.481 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 0.771      ;
; 0.483 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.769      ;
; 0.485 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.749      ;
; 0.495 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.255      ; 0.864      ;
; 0.496 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 0.786      ;
; 0.504 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 0.794      ;
; 0.506 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.266      ; 0.886      ;
; 0.531 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.817      ;
; 0.569 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.855      ;
; 0.580 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.255      ; 0.949      ;
; 0.585 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.154      ; 0.853      ;
; 0.587 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.255      ; 0.956      ;
; 0.599 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 0.889      ;
; 0.600 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.277      ; 0.991      ;
; 0.606 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.260      ; 0.773      ;
; 0.608 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 0.876      ;
; 0.608 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.894      ;
; 0.609 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.895      ;
; 0.609 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.873      ;
; 0.613 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 0.881      ;
; 0.613 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 0.881      ;
; 0.613 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.877      ;
; 0.616 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 0.906      ;
; 0.621 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.885      ;
; 0.629 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.258      ; 0.794      ;
; 0.632 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 0.922      ;
; 0.633 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.381      ; 0.921      ;
; 0.634 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.898      ;
; 0.637 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 0.916      ;
; 0.638 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.381      ; 0.926      ;
; 0.643 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.907      ;
; 0.644 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.930      ;
; 0.648 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 0.927      ;
; 0.652 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 0.918      ;
; 0.653 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.381      ; 0.941      ;
; 0.655 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.356      ; 0.918      ;
; 0.655 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.350      ; 0.912      ;
; 0.657 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.350      ; 0.914      ;
; 0.660 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 0.928      ;
; 0.663 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.376      ; 0.946      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.381      ; 0.955      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 0.933      ;
; 0.672 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.350      ; 0.929      ;
; 0.674 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.350      ; 0.931      ;
; 0.675 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.354      ; 0.936      ;
; 0.682 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.376      ; 0.965      ;
; 0.682 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.255      ; 1.051      ;
; 0.682 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 0.961      ;
; 0.683 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.969      ;
; 0.685 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.378      ; 0.970      ;
; 0.688 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.378      ; 0.973      ;
; 0.690 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.350      ; 0.947      ;
; 0.696 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.378      ; 0.981      ;
; 0.703 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.989      ;
; 0.711 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.379      ; 0.997      ;
; 0.712 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.383      ; 1.002      ;
; 0.726 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.244      ; 1.084      ;
; 0.729 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.381      ; 1.017      ;
; 0.735 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.241      ; 1.090      ;
; 0.736 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 1.004      ;
; 0.741 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 1.020      ;
; 0.751 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.381      ; 1.039      ;
; 0.752 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.357      ; 1.016      ;
; 0.753 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.361      ; 1.021      ;
; 0.755 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.378      ; 1.040      ;
; 0.757 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 1.023      ;
; 0.757 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.350      ; 1.014      ;
; 0.757 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 1.036      ;
; 0.759 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 1.038      ;
; 0.761 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.255      ; 1.130      ;
; 0.762 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 1.028      ;
; 0.765 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 1.044      ;
; 0.769 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 1.035      ;
; 0.769 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.378      ; 1.054      ;
; 0.771 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 1.050      ;
; 0.772 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.372      ; 1.051      ;
; 0.773 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.378      ; 1.058      ;
; 0.776 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.381      ; 1.064      ;
; 0.778 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.266      ; 1.158      ;
; 0.782 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.359      ; 1.048      ;
; 0.782 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.350      ; 1.039      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.269 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.254      ; 0.637      ;
; 0.280 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 0.640      ;
; 0.281 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 0.641      ;
; 0.314 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 0.674      ;
; 0.315 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 0.675      ;
; 0.335 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 0.695      ;
; 0.340 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.252      ; 0.706      ;
; 0.351 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.252      ; 0.717      ;
; 0.354 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.252      ; 0.720      ;
; 0.360 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.248      ; 0.722      ;
; 0.367 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.248      ; 0.729      ;
; 0.369 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 0.729      ;
; 0.396 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.248      ; 0.758      ;
; 0.437 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.246      ; 0.797      ;
; 0.440 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.364      ; 0.711      ;
; 0.459 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.364      ; 0.730      ;
; 0.460 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.725      ;
; 0.465 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.259      ; 0.631      ;
; 0.469 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.259      ; 0.635      ;
; 0.469 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.364      ; 0.740      ;
; 0.470 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.364      ; 0.741      ;
; 0.471 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.364      ; 0.742      ;
; 0.472 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.364      ; 0.743      ;
; 0.472 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.364      ; 0.743      ;
; 0.478 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.740      ;
; 0.478 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.743      ;
; 0.479 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.744      ;
; 0.480 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.745      ;
; 0.481 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.746      ;
; 0.482 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.259      ; 0.648      ;
; 0.484 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.749      ;
; 0.485 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.256      ; 0.648      ;
; 0.485 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.364      ; 0.756      ;
; 0.486 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.109      ; 0.502      ;
; 0.486 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.601      ;
; 0.486 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.259      ; 0.652      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.606      ;
; 0.491 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.606      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.259      ; 0.658      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.609      ;
; 0.494 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.759      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.610      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.256      ; 0.659      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.109      ; 0.512      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.109      ; 0.512      ;
; 0.496 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.758      ;
; 0.498 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.256      ; 0.661      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.256      ; 0.663      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.616      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.619      ;
; 0.507 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.622      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.776      ;
; 0.534 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.109      ; 0.550      ;
; 0.567 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.832      ;
; 0.572 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.364      ; 0.843      ;
; 0.574 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.839      ;
; 0.583 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.845      ;
; 0.583 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.259      ; 0.749      ;
; 0.585 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.850      ;
; 0.586 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.364      ; 0.857      ;
; 0.588 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.850      ;
; 0.589 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.854      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.857      ;
; 0.595 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.256      ; 0.758      ;
; 0.596 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.858      ;
; 0.601 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.863      ;
; 0.604 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.866      ;
; 0.606 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.721      ;
; 0.606 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.868      ;
; 0.607 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.013      ; 0.734      ;
; 0.610 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.109      ; 0.626      ;
; 0.610 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.872      ;
; 0.613 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.728      ;
; 0.618 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.733      ;
; 0.619 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.734      ;
; 0.624 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.886      ;
; 0.695 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.355      ; 0.957      ;
; 0.704 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 0.819      ;
; 0.730 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.358      ; 0.995      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'virt_ad9866_rxclk'                                                                                                   ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+
; 10.854 ; transmitter:transmitter_inst|out_data[4]  ; ad9866_adio[2]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -1.928     ; 1.665      ;
; 10.858 ; transmitter:transmitter_inst|out_data[5]  ; ad9866_adio[3]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -1.928     ; 1.669      ;
; 10.888 ; transmitter:transmitter_inst|out_data[2]  ; ad9866_adio[0]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -1.855     ; 1.772      ;
; 11.056 ; transmitter:transmitter_inst|out_data[3]  ; ad9866_adio[1]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -1.855     ; 1.940      ;
; 11.279 ; transmitter:transmitter_inst|out_data[6]  ; ad9866_adio[4]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -1.855     ; 2.163      ;
; 11.292 ; transmitter:transmitter_inst|out_data[9]  ; ad9866_adio[7]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -2.004     ; 2.027      ;
; 11.298 ; transmitter:transmitter_inst|out_data[11] ; ad9866_adio[9]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -1.855     ; 2.182      ;
; 11.344 ; transmitter:transmitter_inst|out_data[8]  ; ad9866_adio[6]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -1.855     ; 2.228      ;
; 11.427 ; transmitter:transmitter_inst|out_data[10] ; ad9866_adio[8]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -1.838     ; 2.328      ;
; 11.458 ; transmitter:transmitter_inst|out_data[7]  ; ad9866_adio[5]  ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -1.810     ; 2.387      ;
; 11.777 ; transmitter:transmitter_inst|out_data[13] ; ad9866_adio[11] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -1.769     ; 2.747      ;
; 12.862 ; transmitter:transmitter_inst|out_data[12] ; ad9866_adio[10] ; ad9866_clk   ; virt_ad9866_rxclk ; -6.781       ; -1.838     ; 3.763      ;
+--------+-------------------------------------------+-----------------+--------------+-------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                                                         ;
+-------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------------------------------------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_rxclk                                                                                               ;
; 3.106 ; 13.563       ; 10.457         ; Port Rate       ; ad9866_clk ; Rise       ; ad9866_txclk                                                                                               ;
; 5.778 ; 5.962        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[32]            ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[11] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[12] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[13] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[14] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[15] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[16] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[17] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[18] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[19] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[20] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[21] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[22] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[23] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[24] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[25] ;
; 5.779 ; 5.963        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[26] ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[27] ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[28] ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[29] ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[30] ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[31] ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[32] ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[33] ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[34] ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[35] ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[36] ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[37] ;
; 5.784 ; 5.968        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[38] ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[0]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[10] ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[1]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[2]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[3]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[4]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[5]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[6]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[7]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[8]  ;
; 5.786 ; 5.970        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[3].cic_integrator_inst|out_data[9]  ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[27] ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[28] ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[29] ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[30] ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[31] ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[32] ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[33] ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[34] ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[35] ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[36] ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[37] ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[38] ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[23]        ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[10]        ;
; 5.790 ; 5.974        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[11]        ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[0]  ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[10] ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[1]  ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[2]  ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[3]  ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[4]  ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[5]  ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[6]  ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[7]  ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[8]  ;
; 5.794 ; 5.978        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[2].cic_integrator_inst|out_data[9]  ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[0].cic_comb_inst|prev_data[26]        ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|prev_data[12]        ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[20]        ;
; 5.795 ; 5.979        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[7]         ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[27] ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[28] ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[29] ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[30] ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[31] ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[32] ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[33] ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[34] ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[35] ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[36] ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[37] ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_inst|varcic:varcic_inst_Q1|cic_integrator:cic_stages[4].cic_integrator_inst|out_data[38] ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[13]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[14]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[15]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[16]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[17]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[18]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[19]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[20]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[21]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[22]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[23]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[24]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[25]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cic:cic_inst_I2|cic_integrator:cic_stages[1].cic_integrator_inst|out_data[26]   ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[16]                                                    ;
; 5.796 ; 5.980        ; 0.184          ; Low Pulse Width ; ad9866_clk ; Rise       ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[17]                                                    ;
+-------+--------------+----------------+-----------------+------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_rxclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_rxclk ; Rise       ; ad9866_rxclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_txclk'                                     ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; Slack ; Actual Width ; Required Width ; Type      ; Clock        ; Clock Edge ; Target       ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+
; 3.106 ; 13.563       ; 10.457         ; Port Rate ; ad9866_txclk ; Rise       ; ad9866_txclk ;
+-------+--------------+----------------+-----------+--------------+------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                      ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]  ;
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10] ;
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11] ;
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12] ;
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13] ;
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[2]  ;
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[3]  ;
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[4]  ;
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[5]  ;
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[6]  ;
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[7]  ;
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[8]  ;
; 31.046 ; 31.262       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[9]  ;
; 31.068 ; 31.284       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[23]  ;
; 31.068 ; 31.284       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[24]  ;
; 31.068 ; 31.284       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[25]  ;
; 31.068 ; 31.284       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[26]  ;
; 31.068 ; 31.284       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[27]  ;
; 31.068 ; 31.284       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[28]  ;
; 31.068 ; 31.284       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[29]  ;
; 31.068 ; 31.284       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[30]  ;
; 31.068 ; 31.284       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[31]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[0]   ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[10]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[11]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[12]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[13]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[14]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[15]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[1]   ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[2]   ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[32]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[33]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[34]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[35]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[36]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[37]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[38]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[39]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[3]   ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[40]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[41]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[42]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[43]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[44]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[45]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[46]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[47]  ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[4]   ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[5]   ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[6]   ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[7]   ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[8]   ;
; 31.079 ; 31.295       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[9]   ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[24] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[25] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[26] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[27] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[28] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[29] ;
; 31.080 ; 31.296       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[40] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]  ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[30] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[31] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[32] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[33] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[34] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[35] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[36] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[37] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[38] ;
; 31.085 ; 31.301       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[39] ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[41] ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[42] ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[43] ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[44] ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[45] ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[46] ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[47] ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[16]  ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[17]  ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[18]  ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[19]  ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[20]  ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[21]  ;
; 31.086 ; 31.302       ; 0.216          ; High Pulse Width ; spi_sck ; Fall       ; spi_slave:spi_slave_rx_inst|treg[22]  ;
; 31.139 ; 31.323       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx_inst|done      ;
; 31.154 ; 31.338       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done     ;
; 31.170 ; 31.354       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[2]    ;
; 31.170 ; 31.354       ; 0.184          ; Low Pulse Width  ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[4]    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; 49.269 ; 49.453       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[20]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[21]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[22]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[23]                                        ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; 49.270 ; 49.454       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[1]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[2]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[3]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[4]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[5]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[6]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[7]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[8]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[9]                                         ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; 49.271 ; 49.455       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; 49.447 ; 49.447       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; clk_10mhz~input|o                                  ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[10]|clk                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[11]|clk                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[12]|clk                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[13]|clk                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[14]|clk                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[15]|clk                      ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[7]|clk                       ;
; 49.449 ; 49.449       ; 0.000          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866_inst|dut2_data[8]|clk                       ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce0'                                                                                                                                                                  ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 1249.081 ; 1249.311     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[12]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[13]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[14]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[15]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[16]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[17]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[18]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[19]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[20]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[21]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[22]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[23]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[24]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[25]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[26]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[27]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[28]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[29]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[30]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[31]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[32]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[33]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[34]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[35]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[36]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[37]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ;
; 1249.083 ; 1249.313     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ;
; 1249.098 ; 1249.328     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.100 ; 1249.330     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[0]                           ;
; 1249.100 ; 1249.330     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[10]                          ;
; 1249.100 ; 1249.330     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[11]                          ;
; 1249.100 ; 1249.330     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[1]                           ;
; 1249.100 ; 1249.330     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[2]                           ;
; 1249.100 ; 1249.330     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[3]                           ;
; 1249.100 ; 1249.330     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[4]                           ;
; 1249.100 ; 1249.330     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[5]                           ;
; 1249.100 ; 1249.330     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[6]                           ;
; 1249.100 ; 1249.330     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[7]                           ;
; 1249.100 ; 1249.330     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[8]                           ;
; 1249.100 ; 1249.330     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[9]                           ;
; 1249.105 ; 1249.321     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ;
; 1249.105 ; 1249.321     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ;
; 1249.105 ; 1249.321     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ;
; 1249.105 ; 1249.321     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ;
; 1249.105 ; 1249.321     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ;
; 1249.105 ; 1249.321     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ;
; 1249.105 ; 1249.321     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ;
; 1249.105 ; 1249.321     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ;
; 1249.116 ; 1249.332     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ;
; 1249.116 ; 1249.332     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ;
; 1249.116 ; 1249.332     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ;
; 1249.116 ; 1249.332     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ;
; 1249.116 ; 1249.332     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ;
; 1249.116 ; 1249.332     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ;
; 1249.116 ; 1249.332     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ;
; 1249.116 ; 1249.332     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ;
; 1249.123 ; 1249.353     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ;
; 1249.123 ; 1249.353     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ;
; 1249.123 ; 1249.353     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_we_reg        ;
; 1249.124 ; 1249.354     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ;
; 1249.124 ; 1249.354     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ;
; 1249.124 ; 1249.354     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ;
; 1249.126 ; 1249.356     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ;
; 1249.126 ; 1249.356     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ;
; 1249.126 ; 1249.356     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_we_reg       ;
; 1249.127 ; 1249.357     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ;
; 1249.127 ; 1249.357     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ;
; 1249.127 ; 1249.357     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ;
; 1249.128 ; 1249.358     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ;
; 1249.128 ; 1249.358     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ;
; 1249.128 ; 1249.358     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_we_reg        ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ;
; 1249.129 ; 1249.359     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ;
; 1249.130 ; 1249.360     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_we_reg        ;
; 1249.135 ; 1249.351     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ;
; 1249.135 ; 1249.351     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ;
; 1249.135 ; 1249.351     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ;
; 1249.138 ; 1249.354     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ;
; 1249.138 ; 1249.354     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ;
; 1249.138 ; 1249.354     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ;
; 1249.161 ; 1249.377     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ;
; 1249.161 ; 1249.377     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ;
; 1249.161 ; 1249.377     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; 1249.166 ; 1249.382     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ;
; 1249.166 ; 1249.382     ; 0.216          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ;
; 1249.166 ; 1249.396     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ;
; 1249.166 ; 1249.396     ; 0.230          ; High Pulse Width ; spi_ce0 ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ;
+----------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce1'                                                                                                                                                                    ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                            ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; 1249.212 ; 1249.442     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 1249.213 ; 1249.443     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[0]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[10]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[11]                          ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[1]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[2]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[3]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[4]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[5]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[6]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[7]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[8]                           ;
; 1249.214 ; 1249.444     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[9]                           ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[12]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[13]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[14]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[15]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[16]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[17]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[18]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[19]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[20]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[21]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[22]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[23]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[24]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[25]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[26]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[27]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[28]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[29]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[30]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[31]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[32]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[33]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[34]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[35]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[36]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[37]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[38]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[39]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[40]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[41]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[42]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[43]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[44]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[45]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[46]                          ;
; 1249.215 ; 1249.445     ; 0.230          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|altsyncram_ti31:fifo_ram|q_b[47]                          ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a0                    ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|parity2                       ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[0]               ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[1]               ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ;
; 1249.223 ; 1249.439     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a1                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a2                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a3                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a4                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a5                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a6                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a7                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|counter1a8                    ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|a_graycounter_k47:rdptr_g1p|sub_parity3a[2]               ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ;
; 1249.224 ; 1249.440     ; 0.216          ; High Pulse Width ; spi_ce1 ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ;
; 1249.441 ; 1249.441     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|inclk[0]                                                                                                   ;
; 1249.441 ; 1249.441     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~input|o                                                                                                                 ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a0|clk1                                                          ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a0|clk                                                            ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|parity2|clk                                                               ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[0]|clk                                                       ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[1]|clk                                                       ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[0]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[3]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[4]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[5]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[6]|clk                                                                      ;
; 1249.445 ; 1249.445     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[7]|clk                                                                      ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|fifo_ram|ram_block7a12|clk1                                                         ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a1|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a2|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a3|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a4|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a5|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a6|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a7|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|counter1a8|clk                                                            ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity3a[2]|clk                                                       ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[1]|clk                                                                      ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[2]|clk                                                                      ;
; 1249.446 ; 1249.446     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; rx2_FIFO_inst|dcfifo_component|auto_generated|rdptr_g[8]|clk                                                                      ;
; 1249.456 ; 1249.456     ; 0.000          ; Low Pulse Width  ; spi_ce1 ; Rise       ; spi_ce[1]~inputclkctrl|outclk                                                                                                     ;
; 1250.000 ; 1250.000     ; 0.000          ; High Pulse Width ; spi_ce1 ; Rise       ; spi_ce[1]~input|i                                                                                                                 ;
+----------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                            ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; 1249.757 ; 1249.936     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 1249.766 ; 1249.945     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; 1249.767 ; 1249.946     ; 0.179          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]              ;
; 1249.778 ; 1249.962     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]              ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                ;
; 1249.779 ; 1249.963     ; 0.184          ; Low Pulse Width  ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                ;
; 1249.817 ; 1250.033     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]              ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]              ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                ;
; 1249.818 ; 1250.034     ; 0.216          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                ;
; 1249.864 ; 1250.043     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 1249.864 ; 1250.043     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 1249.864 ; 1250.043     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 1249.864 ; 1250.043     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 1249.864 ; 1250.043     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 1249.864 ; 1250.043     ; 0.179          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
+----------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                           ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack    ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[26]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[27]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[28]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[29]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[30]~_Duplicate_1  ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]               ;
; 1249.762 ; 1249.941     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[31]~_Duplicate_1  ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 1249.764 ; 1249.943     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; 1249.765 ; 1249.944     ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
+----------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 0.998 ; 1.769 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 0.856 ; 1.607 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 0.694 ; 1.436 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 0.943 ; 1.707 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 0.725 ; 1.443 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 0.943 ; 1.716 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 0.832 ; 1.582 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 0.846 ; 1.603 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 0.998 ; 1.769 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 0.899 ; 1.667 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 0.493 ; 1.213 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 0.754 ; 1.542 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 0.892 ; 1.681 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 0.529 ; 1.254 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 0.488 ; 1.159 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 0.529 ; 1.254 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 1.825 ; 2.715 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 0.530 ; 1.346 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 0.490 ; 1.296 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 0.530 ; 1.346 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.286 ; -0.994 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.639 ; -1.377 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.483 ; -1.212 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.741 ; -1.489 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.518 ; -1.231 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.726 ; -1.484 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.617 ; -1.354 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.631 ; -1.374 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.776 ; -1.532 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.691 ; -1.443 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.286 ; -0.994 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.517 ; -1.290 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -0.675 ; -1.448 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.198 ; -0.784 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.198 ; -0.784 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -0.215 ; -0.813 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -1.501 ; -2.325 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -0.174 ; -0.952 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.255 ; -1.051 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -0.174 ; -0.952 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 2.225 ; 2.880 ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.225 ; 2.880 ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 4.960 ; 4.872 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 5.030 ; 4.918 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 5.068 ; 5.043 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 5.682 ; 6.078 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 3.696 ; 3.812 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 3.872 ; 4.011 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 3.661 ; 3.776 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 3.665 ; 3.776 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 4.104 ; 4.270 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 4.290 ; 4.467 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.174 ; 4.285 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 4.118 ; 4.276 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.258 ; 4.442 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.126 ; 4.233 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 5.682 ; 6.078 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 4.623 ; 4.877 ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 2.225 ; 2.880 ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.225 ; 2.880 ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 6.898 ; 7.397 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 2.196 ; 2.848 ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.196 ; 2.848 ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 3.950 ; 3.889 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 3.994 ; 3.909 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 4.065 ; 3.963 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 3.593 ; 3.706 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 3.627 ; 3.741 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 3.795 ; 3.932 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 3.593 ; 3.706 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 3.597 ; 3.707 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 4.018 ; 4.181 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 4.197 ; 4.370 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.083 ; 4.189 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 4.031 ; 4.186 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.166 ; 4.345 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.037 ; 4.140 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 5.601 ; 5.993 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 4.516 ; 4.764 ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 2.196 ; 2.848 ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.196 ; 2.848 ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 6.707 ; 7.184 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.142 ; 5.247 ; 5.940 ; 6.064 ;
; ptt_in     ; ad9866_adio[0]  ; 5.492 ; 5.116 ; 6.383 ; 6.007 ;
; ptt_in     ; ad9866_adio[1]  ; 5.383 ; 5.007 ; 6.268 ; 5.892 ;
; ptt_in     ; ad9866_adio[2]  ; 5.481 ; 5.105 ; 6.367 ; 5.991 ;
; ptt_in     ; ad9866_adio[3]  ; 5.481 ; 5.105 ; 6.367 ; 5.991 ;
; ptt_in     ; ad9866_adio[4]  ; 5.493 ; 5.117 ; 6.377 ; 6.001 ;
; ptt_in     ; ad9866_adio[5]  ; 5.493 ; 5.117 ; 6.377 ; 6.001 ;
; ptt_in     ; ad9866_adio[6]  ; 5.486 ; 5.110 ; 6.371 ; 5.995 ;
; ptt_in     ; ad9866_adio[7]  ; 5.486 ; 5.110 ; 6.371 ; 5.995 ;
; ptt_in     ; ad9866_adio[8]  ; 5.312 ; 4.936 ; 6.165 ; 5.789 ;
; ptt_in     ; ad9866_adio[9]  ; 5.312 ; 4.936 ; 6.165 ; 5.789 ;
; ptt_in     ; ad9866_adio[10] ; 5.293 ; 4.917 ; 6.159 ; 5.783 ;
; ptt_in     ; ad9866_adio[11] ; 5.315 ; 4.939 ; 6.167 ; 5.791 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.951 ; 7.145 ;       ;
; ptt_in     ; ad9866_txen     ; 4.259 ;       ;       ; 5.228 ;
; ptt_in     ; ptt_out         ; 3.925 ;       ;       ; 4.750 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 4.997 ; 5.096 ; 5.787 ; 5.905 ;
; ptt_in     ; ad9866_adio[0]  ; 5.281 ; 4.920 ; 6.161 ; 5.800 ;
; ptt_in     ; ad9866_adio[1]  ; 5.177 ; 4.816 ; 6.050 ; 5.689 ;
; ptt_in     ; ad9866_adio[2]  ; 5.271 ; 4.910 ; 6.145 ; 5.784 ;
; ptt_in     ; ad9866_adio[3]  ; 5.271 ; 4.910 ; 6.145 ; 5.784 ;
; ptt_in     ; ad9866_adio[4]  ; 5.283 ; 4.922 ; 6.155 ; 5.794 ;
; ptt_in     ; ad9866_adio[5]  ; 5.283 ; 4.922 ; 6.155 ; 5.794 ;
; ptt_in     ; ad9866_adio[6]  ; 5.276 ; 4.915 ; 6.149 ; 5.788 ;
; ptt_in     ; ad9866_adio[7]  ; 5.276 ; 4.915 ; 6.149 ; 5.788 ;
; ptt_in     ; ad9866_adio[8]  ; 5.110 ; 4.749 ; 5.952 ; 5.591 ;
; ptt_in     ; ad9866_adio[9]  ; 5.110 ; 4.749 ; 5.952 ; 5.591 ;
; ptt_in     ; ad9866_adio[10] ; 5.092 ; 4.731 ; 5.946 ; 5.585 ;
; ptt_in     ; ad9866_adio[11] ; 5.112 ; 4.751 ; 5.953 ; 5.592 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.843 ; 7.025 ;       ;
; ptt_in     ; ad9866_txen     ; 4.151 ;       ;       ; 5.108 ;
; ptt_in     ; ptt_out         ; 3.828 ;       ;       ; 4.643 ;
+------------+-----------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 20.693 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]   ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+-------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 20.693                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;                        ;              ;                  ; 13.177       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5] ;                        ;              ;                  ; 7.516        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 20.762                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;                        ;              ;                  ; 13.174       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3] ;                        ;              ;                  ; 7.588        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 20.802                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;                        ;              ;                  ; 13.109       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4] ;                        ;              ;                  ; 7.693        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 20.832                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;                        ;              ;                  ; 13.033       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6] ;                        ;              ;                  ; 7.799        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 20.875                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;                        ;              ;                  ; 13.108       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2] ;                        ;              ;                  ; 7.767        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 20.961                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;                        ;              ;                  ; 13.173       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7] ;                        ;              ;                  ; 7.788        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 20.982                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;                        ;              ;                  ; 12.854       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ;                        ;              ;                  ; 8.128        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 20.997                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;                        ;              ;                  ; 13.107       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8] ;                        ;              ;                  ; 7.890        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.017                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;                        ;              ;                  ; 12.864       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0] ;                        ;              ;                  ; 8.153        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.035                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;                        ;              ;                  ; 13.174       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9] ;                        ;              ;                  ; 7.861        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; 21.051                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                              ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                            ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                              ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;                        ;              ;                  ; 12.930       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1] ;                        ;              ;                  ; 8.121        ;
+----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                           ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 21.472                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;                        ;              ;                  ; 13.109       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ;                        ;              ;                  ; 8.363        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 33.973                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 7.629        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 34.059                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[3]                                             ;                        ;              ;                  ; 7.713        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 34.066                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 7.719        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 34.070                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 7.793        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 34.116                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.171       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 7.770        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 34.116                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 7.771        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 34.159                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 13.175       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[7]                                             ;                        ;              ;                  ; 7.810        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 34.161                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[0]                                             ;                        ;              ;                  ; 7.881        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 34.172                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 7.890        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 34.218                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 7.939        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 34.256                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 13.169       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 13.105       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[2]                                             ;                        ;              ;                  ; 7.982        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 34.261                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[6]                                             ;                        ;              ;                  ; 7.983        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 34.261                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.108       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 7.981        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 34.264                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 13.170       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[4]                                             ;                        ;              ;                  ; 7.987        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 34.314                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[8]                                             ;                        ;              ;                  ; 7.969        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 34.316                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 13.172       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[5]                                             ;                        ;              ;                  ; 7.970        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                            ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 34.717                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  spi_ce1 (INVERTED)                                                                                                                 ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.174       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 13.106       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 8.437        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                          ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 34.762                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 0.05                   ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  spi_ce0 (INVERTED)                                                                                                               ;                        ; 2500.000     ; 0.4 MHz          ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                        ; 13.563       ; 73.73 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 13.173       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 13.107       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_8mj1:auto_generated|ws_dgrp_reg[1]                                             ;                        ;              ;                  ; 8.482        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                              ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; 0.160    ; 0.143  ; N/A      ; N/A     ; -2.123              ;
;  ad9866_clk                        ; 1.126    ; 0.143  ; N/A      ; N/A     ; -2.123              ;
;  ad9866_rxclk                      ; N/A      ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                      ; N/A      ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                         ; 94.316   ; 0.187  ; N/A      ; N/A     ; 49.269              ;
;  spi_ce0                           ; 0.160    ; 0.170  ; N/A      ; N/A     ; 1249.081            ;
;  spi_ce1                           ; 2496.235 ; 0.186  ; N/A      ; N/A     ; 1249.212            ;
;  spi_sck                           ; 0.226    ; 0.144  ; N/A      ; N/A     ; 31.046              ;
;  spi_slave:spi_slave_rx2_inst|done ; 0.585    ; 0.254  ; N/A      ; N/A     ; 1249.544            ;
;  spi_slave:spi_slave_rx_inst|done  ; 1.150    ; 0.269  ; N/A      ; N/A     ; 1249.495            ;
;  virt_ad9866_rxclk                 ; 0.928    ; 10.854 ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS                    ; 0.0      ; 0.0    ; 0.0      ; 0.0     ; -8.492              ;
;  ad9866_clk                        ; 0.000    ; 0.000  ; N/A      ; N/A     ; -4.246              ;
;  ad9866_rxclk                      ; N/A      ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  ad9866_txclk                      ; N/A      ; N/A    ; N/A      ; N/A     ; -2.123              ;
;  clk_10mhz                         ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_ce0                           ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_ce1                           ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_sck                           ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx2_inst|done ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  spi_slave:spi_slave_rx_inst|done  ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  virt_ad9866_rxclk                 ; 0.000    ; 0.000  ; N/A      ; N/A     ; N/A                 ;
+------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; 2.140 ; 2.269 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 1.726 ; 1.982 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 1.249 ; 1.553 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 2.140 ; 2.269 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 1.487 ; 1.777 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 1.866 ; 2.154 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 1.574 ; 1.844 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 1.634 ; 1.888 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 1.930 ; 2.175 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 1.863 ; 2.094 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 0.789 ; 1.213 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 1.431 ; 1.668 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 1.840 ; 2.084 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; 1.189 ; 1.287 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 1.189 ; 1.167 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 1.135 ; 1.287 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; 3.859 ; 4.125 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; 2.744 ; 2.722 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; 2.351 ; 2.639 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; 2.744 ; 2.722 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_adio[*]   ; ad9866_clk ; -0.073 ; -0.294 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; -0.639 ; -1.095 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; -0.483 ; -0.682 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; -0.741 ; -1.421 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; -0.518 ; -0.954 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; -0.726 ; -1.219 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; -0.617 ; -0.931 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; -0.631 ; -0.968 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; -0.776 ; -1.231 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; -0.691 ; -1.197 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; -0.073 ; -0.294 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; -0.517 ; -0.739 ; Rise       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; -0.675 ; -1.143 ; Rise       ; ad9866_clk      ;
; spi_ce[*]        ; spi_sck    ; -0.198 ; -0.349 ; Rise       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.198 ; -0.349 ; Rise       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -0.215 ; -0.365 ; Rise       ; spi_sck         ;
; spi_mosi         ; spi_sck    ; -1.501 ; -2.325 ; Rise       ; spi_sck         ;
; spi_ce[*]        ; spi_sck    ; -0.174 ; -0.952 ; Fall       ; spi_sck         ;
;  spi_ce[0]       ; spi_sck    ; -0.255 ; -1.051 ; Fall       ; spi_sck         ;
;  spi_ce[1]       ; spi_sck    ; -0.174 ; -0.952 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 4.633  ; 4.656  ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.633  ; 4.656  ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 10.598 ; 10.865 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 10.783 ; 11.021 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 11.188 ; 11.168 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 9.926  ; 10.052 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 6.628  ; 6.573  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 7.069  ; 6.984  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 6.526  ; 6.529  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 6.541  ; 6.530  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 7.524  ; 7.465  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 7.911  ; 7.816  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 7.735  ; 7.556  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 7.504  ; 7.438  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 7.884  ; 7.774  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 7.618  ; 7.453  ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 9.926  ; 10.052 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 8.811  ; 8.598  ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 4.633  ; 4.656  ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 4.633  ; 4.656  ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 12.773 ; 12.596 ; Fall       ; spi_sck         ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; ad9866_rxclk     ; ad9866_clk ; 2.196 ; 2.848 ; Rise       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.196 ; 2.848 ; Rise       ; ad9866_clk      ;
; rx1_FIFOEmpty    ; ad9866_clk ; 3.950 ; 3.889 ; Rise       ; ad9866_clk      ;
; rx2_FIFOEmpty    ; ad9866_clk ; 3.994 ; 3.909 ; Rise       ; ad9866_clk      ;
; txFIFOFull       ; ad9866_clk ; 4.065 ; 3.963 ; Rise       ; ad9866_clk      ;
; ad9866_adio[*]   ; ad9866_clk ; 3.593 ; 3.706 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[0]  ; ad9866_clk ; 3.627 ; 3.741 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[1]  ; ad9866_clk ; 3.795 ; 3.932 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[2]  ; ad9866_clk ; 3.593 ; 3.706 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[3]  ; ad9866_clk ; 3.597 ; 3.707 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[4]  ; ad9866_clk ; 4.018 ; 4.181 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[5]  ; ad9866_clk ; 4.197 ; 4.370 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[6]  ; ad9866_clk ; 4.083 ; 4.189 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[7]  ; ad9866_clk ; 4.031 ; 4.186 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[8]  ; ad9866_clk ; 4.166 ; 4.345 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[9]  ; ad9866_clk ; 4.037 ; 4.140 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[10] ; ad9866_clk ; 5.601 ; 5.993 ; Fall       ; ad9866_clk      ;
;  ad9866_adio[11] ; ad9866_clk ; 4.516 ; 4.764 ; Fall       ; ad9866_clk      ;
; ad9866_rxclk     ; ad9866_clk ; 2.196 ; 2.848 ; Fall       ; ad9866_clk      ;
; ad9866_txclk     ; ad9866_clk ; 2.196 ; 2.848 ; Fall       ; ad9866_clk      ;
; spi_miso         ; spi_sck    ; 6.707 ; 7.184 ; Fall       ; spi_sck         ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 10.954 ; 10.715 ; 11.243 ; 11.047 ;
; ptt_in     ; ad9866_adio[0]  ; 9.058  ; 8.674  ; 9.416  ; 9.032  ;
; ptt_in     ; ad9866_adio[1]  ; 8.895  ; 8.511  ; 9.234  ; 8.850  ;
; ptt_in     ; ad9866_adio[2]  ; 9.046  ; 8.662  ; 9.415  ; 9.031  ;
; ptt_in     ; ad9866_adio[3]  ; 9.046  ; 8.662  ; 9.415  ; 9.031  ;
; ptt_in     ; ad9866_adio[4]  ; 9.068  ; 8.684  ; 9.388  ; 9.004  ;
; ptt_in     ; ad9866_adio[5]  ; 9.068  ; 8.684  ; 9.388  ; 9.004  ;
; ptt_in     ; ad9866_adio[6]  ; 9.062  ; 8.678  ; 9.399  ; 9.015  ;
; ptt_in     ; ad9866_adio[7]  ; 9.062  ; 8.678  ; 9.399  ; 9.015  ;
; ptt_in     ; ad9866_adio[8]  ; 8.641  ; 8.257  ; 8.985  ; 8.601  ;
; ptt_in     ; ad9866_adio[9]  ; 8.641  ; 8.257  ; 8.985  ; 8.601  ;
; ptt_in     ; ad9866_adio[10] ; 8.611  ; 8.227  ; 8.977  ; 8.593  ;
; ptt_in     ; ad9866_adio[11] ; 8.658  ; 8.274  ; 8.996  ; 8.612  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.445 ; 11.992 ;        ;
; ptt_in     ; ad9866_txen     ; 8.861  ;        ;        ; 9.204  ;
; ptt_in     ; ptt_out         ; 8.281  ;        ;        ; 8.391  ;
+------------+-----------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 4.997 ; 5.096 ; 5.787 ; 5.905 ;
; ptt_in     ; ad9866_adio[0]  ; 5.281 ; 4.920 ; 6.161 ; 5.800 ;
; ptt_in     ; ad9866_adio[1]  ; 5.177 ; 4.816 ; 6.050 ; 5.689 ;
; ptt_in     ; ad9866_adio[2]  ; 5.271 ; 4.910 ; 6.145 ; 5.784 ;
; ptt_in     ; ad9866_adio[3]  ; 5.271 ; 4.910 ; 6.145 ; 5.784 ;
; ptt_in     ; ad9866_adio[4]  ; 5.283 ; 4.922 ; 6.155 ; 5.794 ;
; ptt_in     ; ad9866_adio[5]  ; 5.283 ; 4.922 ; 6.155 ; 5.794 ;
; ptt_in     ; ad9866_adio[6]  ; 5.276 ; 4.915 ; 6.149 ; 5.788 ;
; ptt_in     ; ad9866_adio[7]  ; 5.276 ; 4.915 ; 6.149 ; 5.788 ;
; ptt_in     ; ad9866_adio[8]  ; 5.110 ; 4.749 ; 5.952 ; 5.591 ;
; ptt_in     ; ad9866_adio[9]  ; 5.110 ; 4.749 ; 5.952 ; 5.591 ;
; ptt_in     ; ad9866_adio[10] ; 5.092 ; 4.731 ; 5.946 ; 5.585 ;
; ptt_in     ; ad9866_adio[11] ; 5.112 ; 4.751 ; 5.953 ; 5.592 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.843 ; 7.025 ;       ;
; ptt_in     ; ad9866_txen     ; 4.151 ;       ;       ; 5.108 ;
; ptt_in     ; ptt_out         ; 3.828 ;       ;       ; 4.643 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+-----------------------------------+-----------------------------------+------------+------------+------------+------------+
; From Clock                        ; To Clock                          ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-----------------------------------+-----------------------------------+------------+------------+------------+------------+
; ad9866_clk                        ; ad9866_clk                        ; 408472     ; 2          ; 12         ; 0          ;
; clk_10mhz                         ; ad9866_clk                        ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                           ; ad9866_clk                        ; false path ; false path ; 0          ; 0          ;
; spi_ce1                           ; ad9866_clk                        ; false path ; false path ; 0          ; 0          ;
; spi_sck                           ; ad9866_clk                        ; 0          ; 2          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk                        ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk                        ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                   ; ad9866_clk                        ; 12         ; 0          ; 0          ; 0          ;
; ad9866_clk                        ; clk_10mhz                         ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                         ; clk_10mhz                         ; 1878       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done  ; clk_10mhz                         ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                           ; spi_ce0                           ; 0          ; 0          ; 0          ; 364        ;
; spi_sck                           ; spi_ce0                           ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                           ; spi_ce1                           ; 0          ; 0          ; 0          ; 140        ;
; ad9866_clk                        ; spi_sck                           ; 4          ; 0          ; 0          ; 0          ;
; spi_ce0                           ; spi_sck                           ; 90         ; 90         ; 48         ; 96         ;
; spi_ce1                           ; spi_sck                           ; 83         ; 83         ; 48         ; 96         ;
; spi_sck                           ; spi_sck                           ; 2455       ; 0          ; 672        ; 94         ;
; spi_ce1                           ; spi_slave:spi_slave_rx2_inst|done ; false path ; false path ; false path ; false path ;
; spi_sck                           ; spi_slave:spi_slave_rx2_inst|done ; 162        ; 0          ; 0          ; 0          ;
; spi_ce0                           ; spi_slave:spi_slave_rx_inst|done  ; false path ; false path ; false path ; false path ;
; spi_sck                           ; spi_slave:spi_slave_rx_inst|done  ; 79         ; 0          ; 0          ; 0          ;
; ad9866_clk                        ; virt_ad9866_rxclk                 ; 0          ; 12         ; 0          ; 0          ;
+-----------------------------------+-----------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+-----------------------------------+-----------------------------------+------------+------------+------------+------------+
; From Clock                        ; To Clock                          ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+-----------------------------------+-----------------------------------+------------+------------+------------+------------+
; ad9866_clk                        ; ad9866_clk                        ; 408472     ; 2          ; 12         ; 0          ;
; clk_10mhz                         ; ad9866_clk                        ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                           ; ad9866_clk                        ; false path ; false path ; 0          ; 0          ;
; spi_ce1                           ; ad9866_clk                        ; false path ; false path ; 0          ; 0          ;
; spi_sck                           ; ad9866_clk                        ; 0          ; 2          ; 0          ; 0          ;
; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk                        ; false path ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk                        ; false path ; 0          ; 0          ; 0          ;
; virt_ad9866_clk                   ; ad9866_clk                        ; 12         ; 0          ; 0          ; 0          ;
; ad9866_clk                        ; clk_10mhz                         ; false path ; 0          ; 0          ; 0          ;
; clk_10mhz                         ; clk_10mhz                         ; 1878       ; 0          ; 0          ; 0          ;
; spi_slave:spi_slave_rx_inst|done  ; clk_10mhz                         ; false path ; 0          ; 0          ; 0          ;
; spi_ce0                           ; spi_ce0                           ; 0          ; 0          ; 0          ; 364        ;
; spi_sck                           ; spi_ce0                           ; 0          ; 0          ; 32         ; 0          ;
; spi_ce1                           ; spi_ce1                           ; 0          ; 0          ; 0          ; 140        ;
; ad9866_clk                        ; spi_sck                           ; 4          ; 0          ; 0          ; 0          ;
; spi_ce0                           ; spi_sck                           ; 90         ; 90         ; 48         ; 96         ;
; spi_ce1                           ; spi_sck                           ; 83         ; 83         ; 48         ; 96         ;
; spi_sck                           ; spi_sck                           ; 2455       ; 0          ; 672        ; 94         ;
; spi_ce1                           ; spi_slave:spi_slave_rx2_inst|done ; false path ; false path ; false path ; false path ;
; spi_sck                           ; spi_slave:spi_slave_rx2_inst|done ; 162        ; 0          ; 0          ; 0          ;
; spi_ce0                           ; spi_slave:spi_slave_rx_inst|done  ; false path ; false path ; false path ; false path ;
; spi_sck                           ; spi_slave:spi_slave_rx_inst|done  ; 79         ; 0          ; 0          ; 0          ;
; ad9866_clk                        ; virt_ad9866_rxclk                 ; 0          ; 12         ; 0          ; 0          ;
+-----------------------------------+-----------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                             ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 173        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                              ;
+------------+-----------------------------------+------------+----------+------------+----------+
; From Clock ; To Clock                          ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+------------+-----------------------------------+------------+----------+------------+----------+
; clk_10mhz  ; ad9866_clk                        ; false path ; 0        ; 0          ; 0        ;
; clk_10mhz  ; clk_10mhz                         ; 29         ; 0        ; 0          ; 0        ;
; clk_10mhz  ; spi_ce0                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_ce1                           ; 0          ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_sck                           ; 173        ; 0        ; 96         ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx2_inst|done ; false path ; 0        ; false path ; 0        ;
; clk_10mhz  ; spi_slave:spi_slave_rx_inst|done  ; false path ; 0        ; false path ; 0        ;
+------------+-----------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Aug 12 15:11:56 2017
Info: Command: quartus_sta RadioBerry -c radioberry
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_jek1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe4|dffe5a* 
Info (332104): Reading SDC File: 'radioberry.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_txclk is never referenced in any input or output delay assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.226               0.000 spi_sck 
    Info (332119):     0.230               0.000 spi_ce0 
    Info (332119):     0.585               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.928               0.000 virt_ad9866_rxclk 
    Info (332119):     1.126               0.000 ad9866_clk 
    Info (332119):     1.192               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    94.316               0.000 clk_10mhz 
    Info (332119):  2496.235               0.000 spi_ce1 
Info (332146): Worst-case hold slack is 0.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.317               0.000 spi_sck 
    Info (332119):     0.396               0.000 ad9866_clk 
    Info (332119):     0.454               0.000 clk_10mhz 
    Info (332119):     0.455               0.000 spi_ce1 
    Info (332119):     0.459               0.000 spi_ce0 
    Info (332119):     1.059               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.093               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    13.644               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.642               0.000 spi_sck 
    Info (332119):    49.759               0.000 clk_10mhz 
    Info (332119):  1249.495               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.544               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.577               0.000 spi_ce0 
    Info (332119):  1249.631               0.000 spi_ce1 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.028 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_txclk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.160               0.000 spi_ce0 
    Info (332119):     0.339               0.000 spi_sck 
    Info (332119):     0.589               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.150               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.281               0.000 ad9866_clk 
    Info (332119):     1.325               0.000 virt_ad9866_rxclk 
    Info (332119):    94.554               0.000 clk_10mhz 
    Info (332119):  2496.512               0.000 spi_ce1 
Info (332146): Worst-case hold slack is 0.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.235               0.000 spi_sck 
    Info (332119):     0.321               0.000 ad9866_clk 
    Info (332119):     0.402               0.000 clk_10mhz 
    Info (332119):     0.406               0.000 spi_ce1 
    Info (332119):     0.432               0.000 spi_ce0 
    Info (332119):     1.076               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     1.111               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    13.329               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case minimum pulse width slack is -2.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.123              -4.246 ad9866_clk 
    Info (332119):    -2.123              -2.123 ad9866_rxclk 
    Info (332119):    -2.123              -2.123 ad9866_txclk 
    Info (332119):    31.550               0.000 spi_sck 
    Info (332119):    49.752               0.000 clk_10mhz 
    Info (332119):  1249.449               0.000 spi_ce0 
    Info (332119):  1249.523               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.576               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):  1249.628               0.000 spi_ce1 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.641 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock virt_ad9866_txclk is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 0.716
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.716               0.000 spi_sck 
    Info (332119):     1.774               0.000 ad9866_clk 
    Info (332119):     1.829               0.000 spi_ce0 
    Info (332119):     2.611               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     2.944               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     4.902               0.000 virt_ad9866_rxclk 
    Info (332119):    97.593               0.000 clk_10mhz 
    Info (332119):  2498.273               0.000 spi_ce1 
Info (332146): Worst-case hold slack is 0.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.143               0.000 ad9866_clk 
    Info (332119):     0.144               0.000 spi_sck 
    Info (332119):     0.170               0.000 spi_ce0 
    Info (332119):     0.186               0.000 spi_ce1 
    Info (332119):     0.187               0.000 clk_10mhz 
    Info (332119):     0.254               0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.269               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    10.854               0.000 virt_ad9866_rxclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.106               0.000 ad9866_clk 
    Info (332119):     3.106               0.000 ad9866_rxclk 
    Info (332119):     3.106               0.000 ad9866_txclk 
    Info (332119):    31.046               0.000 spi_sck 
    Info (332119):    49.269               0.000 clk_10mhz 
    Info (332119):  1249.081               0.000 spi_ce0 
    Info (332119):  1249.212               0.000 spi_ce1 
    Info (332119):  1249.757               0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):  1249.762               0.000 spi_slave:spi_slave_rx2_inst|done 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 20.693 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.7
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 720 megabytes
    Info: Processing ended: Sat Aug 12 15:12:21 2017
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:24


