Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 10 22:30:39 2022
| Host         : RICOLAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file knightrider_timing_summary_routed.rpt -pb knightrider_timing_summary_routed.pb -rpx knightrider_timing_summary_routed.rpx -warn_on_violation
| Design       : knightrider
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.805        0.000                      0                  348        0.203        0.000                      0                  348        4.500        0.000                       0                   255  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.805        0.000                      0                  348        0.203        0.000                      0                  348        4.500        0.000                       0                   255  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 krt_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.729ns (18.031%)  route 3.314ns (81.969%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.242     4.174    clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  krt_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 f  krt_cnt_reg[20]/Q
                         net (fo=3, routed)           0.731     5.246    krt_cnt_reg[20]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.343 f  del_cnt[14]_i_9/O
                         net (fo=2, routed)           0.601     5.944    del_cnt[14]_i_9_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.097     6.041 r  del_cnt[14]_i_4/O
                         net (fo=7, routed)           1.048     7.088    del_cnt[14]_i_4_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.097     7.185 r  data0[7]_i_5/O
                         net (fo=16, routed)          0.443     7.628    data0[7]_i_5_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.097     7.725 r  data3[7]_i_1/O
                         net (fo=7, routed)           0.491     8.217    data3[7]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  data3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.215    13.993    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  data3_reg[0]/C
                         clock pessimism              0.214    14.207    
                         clock uncertainty           -0.035    14.171    
    SLICE_X1Y64          FDRE (Setup_fdre_C_CE)      -0.150    14.021    data3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 krt_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.729ns (18.031%)  route 3.314ns (81.969%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.242     4.174    clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  krt_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 f  krt_cnt_reg[20]/Q
                         net (fo=3, routed)           0.731     5.246    krt_cnt_reg[20]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.343 f  del_cnt[14]_i_9/O
                         net (fo=2, routed)           0.601     5.944    del_cnt[14]_i_9_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.097     6.041 r  del_cnt[14]_i_4/O
                         net (fo=7, routed)           1.048     7.088    del_cnt[14]_i_4_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.097     7.185 r  data0[7]_i_5/O
                         net (fo=16, routed)          0.443     7.628    data0[7]_i_5_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.097     7.725 r  data3[7]_i_1/O
                         net (fo=7, routed)           0.491     8.217    data3[7]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  data3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.215    13.993    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  data3_reg[5]/C
                         clock pessimism              0.214    14.207    
                         clock uncertainty           -0.035    14.171    
    SLICE_X1Y64          FDRE (Setup_fdre_C_CE)      -0.150    14.021    data3_reg[5]
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 krt_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.729ns (18.031%)  route 3.314ns (81.969%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.242     4.174    clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  krt_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 f  krt_cnt_reg[20]/Q
                         net (fo=3, routed)           0.731     5.246    krt_cnt_reg[20]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.343 f  del_cnt[14]_i_9/O
                         net (fo=2, routed)           0.601     5.944    del_cnt[14]_i_9_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.097     6.041 r  del_cnt[14]_i_4/O
                         net (fo=7, routed)           1.048     7.088    del_cnt[14]_i_4_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.097     7.185 r  data0[7]_i_5/O
                         net (fo=16, routed)          0.443     7.628    data0[7]_i_5_n_0
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.097     7.725 r  data3[7]_i_1/O
                         net (fo=7, routed)           0.491     8.217    data3[7]_i_1_n_0
    SLICE_X1Y64          FDRE                                         r  data3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.215    13.993    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  data3_reg[7]/C
                         clock pessimism              0.214    14.207    
                         clock uncertainty           -0.035    14.171    
    SLICE_X1Y64          FDRE (Setup_fdre_C_CE)      -0.150    14.021    data3_reg[7]
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 krt_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.729ns (18.177%)  route 3.282ns (81.823%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.242     4.174    clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  krt_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 f  krt_cnt_reg[20]/Q
                         net (fo=3, routed)           0.731     5.246    krt_cnt_reg[20]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.343 f  del_cnt[14]_i_9/O
                         net (fo=2, routed)           0.601     5.944    del_cnt[14]_i_9_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.097     6.041 r  del_cnt[14]_i_4/O
                         net (fo=7, routed)           1.048     7.088    del_cnt[14]_i_4_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.097     7.185 r  data0[7]_i_5/O
                         net (fo=16, routed)          0.454     7.639    data0[7]_i_5_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.097     7.736 r  data2[7]_i_1/O
                         net (fo=7, routed)           0.448     8.184    data2[7]_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  data2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.211    13.989    clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  data2_reg[0]/C
                         clock pessimism              0.214    14.203    
                         clock uncertainty           -0.035    14.167    
    SLICE_X3Y69          FDRE (Setup_fdre_C_CE)      -0.150    14.017    data2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.017    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 krt_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.729ns (18.177%)  route 3.282ns (81.823%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.242     4.174    clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  krt_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 f  krt_cnt_reg[20]/Q
                         net (fo=3, routed)           0.731     5.246    krt_cnt_reg[20]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.343 f  del_cnt[14]_i_9/O
                         net (fo=2, routed)           0.601     5.944    del_cnt[14]_i_9_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.097     6.041 r  del_cnt[14]_i_4/O
                         net (fo=7, routed)           1.048     7.088    del_cnt[14]_i_4_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.097     7.185 r  data0[7]_i_5/O
                         net (fo=16, routed)          0.454     7.639    data0[7]_i_5_n_0
    SLICE_X3Y69          LUT6 (Prop_lut6_I5_O)        0.097     7.736 r  data2[7]_i_1/O
                         net (fo=7, routed)           0.448     8.184    data2[7]_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  data2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.211    13.989    clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  data2_reg[7]/C
                         clock pessimism              0.214    14.203    
                         clock uncertainty           -0.035    14.167    
    SLICE_X3Y69          FDRE (Setup_fdre_C_CE)      -0.150    14.017    data2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.017    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 krt_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.729ns (18.159%)  route 3.285ns (81.841%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.242     4.174    clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  krt_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 f  krt_cnt_reg[20]/Q
                         net (fo=3, routed)           0.731     5.246    krt_cnt_reg[20]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.343 f  del_cnt[14]_i_9/O
                         net (fo=2, routed)           0.601     5.944    del_cnt[14]_i_9_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.097     6.041 r  del_cnt[14]_i_4/O
                         net (fo=7, routed)           1.048     7.088    del_cnt[14]_i_4_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.097     7.185 r  data0[7]_i_5/O
                         net (fo=16, routed)          0.366     7.551    data0[7]_i_5_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.097     7.648 r  data0[7]_i_1/O
                         net (fo=7, routed)           0.540     8.188    data0[7]_i_1_n_0
    SLICE_X6Y63          FDRE                                         r  data0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.213    13.991    clk_IBUF_BUFG
    SLICE_X6Y63          FDRE                                         r  data0_reg[4]/C
                         clock pessimism              0.214    14.205    
                         clock uncertainty           -0.035    14.169    
    SLICE_X6Y63          FDRE (Setup_fdre_C_CE)      -0.119    14.050    data0_reg[4]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 krt_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data6_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.729ns (18.288%)  route 3.257ns (81.712%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.242     4.174    clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  krt_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 f  krt_cnt_reg[20]/Q
                         net (fo=3, routed)           0.731     5.246    krt_cnt_reg[20]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.343 f  del_cnt[14]_i_9/O
                         net (fo=2, routed)           0.601     5.944    del_cnt[14]_i_9_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.097     6.041 r  del_cnt[14]_i_4/O
                         net (fo=7, routed)           1.048     7.088    del_cnt[14]_i_4_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.097     7.185 r  data0[7]_i_5/O
                         net (fo=16, routed)          0.452     7.637    data0[7]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.097     7.734 r  data6[7]_i_1/O
                         net (fo=7, routed)           0.426     8.160    data6[7]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  data6_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.214    13.992    clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  data6_reg[1]/C
                         clock pessimism              0.214    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X6Y62          FDRE (Setup_fdre_C_CE)      -0.119    14.051    data6_reg[1]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 krt_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data6_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.729ns (18.288%)  route 3.257ns (81.712%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.242     4.174    clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  krt_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 f  krt_cnt_reg[20]/Q
                         net (fo=3, routed)           0.731     5.246    krt_cnt_reg[20]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.343 f  del_cnt[14]_i_9/O
                         net (fo=2, routed)           0.601     5.944    del_cnt[14]_i_9_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.097     6.041 r  del_cnt[14]_i_4/O
                         net (fo=7, routed)           1.048     7.088    del_cnt[14]_i_4_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.097     7.185 r  data0[7]_i_5/O
                         net (fo=16, routed)          0.452     7.637    data0[7]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.097     7.734 r  data6[7]_i_1/O
                         net (fo=7, routed)           0.426     8.160    data6[7]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  data6_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.214    13.992    clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  data6_reg[2]/C
                         clock pessimism              0.214    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X6Y62          FDRE (Setup_fdre_C_CE)      -0.119    14.051    data6_reg[2]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 krt_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data6_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.729ns (18.288%)  route 3.257ns (81.712%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.242     4.174    clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  krt_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 f  krt_cnt_reg[20]/Q
                         net (fo=3, routed)           0.731     5.246    krt_cnt_reg[20]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.343 f  del_cnt[14]_i_9/O
                         net (fo=2, routed)           0.601     5.944    del_cnt[14]_i_9_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.097     6.041 r  del_cnt[14]_i_4/O
                         net (fo=7, routed)           1.048     7.088    del_cnt[14]_i_4_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.097     7.185 r  data0[7]_i_5/O
                         net (fo=16, routed)          0.452     7.637    data0[7]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.097     7.734 r  data6[7]_i_1/O
                         net (fo=7, routed)           0.426     8.160    data6[7]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  data6_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.214    13.992    clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  data6_reg[3]/C
                         clock pessimism              0.214    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X6Y62          FDRE (Setup_fdre_C_CE)      -0.119    14.051    data6_reg[3]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 krt_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data6_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.729ns (18.288%)  route 3.257ns (81.712%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 13.992 - 10.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.242     4.174    clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  krt_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.341     4.515 f  krt_cnt_reg[20]/Q
                         net (fo=3, routed)           0.731     5.246    krt_cnt_reg[20]
    SLICE_X10Y72         LUT6 (Prop_lut6_I4_O)        0.097     5.343 f  del_cnt[14]_i_9/O
                         net (fo=2, routed)           0.601     5.944    del_cnt[14]_i_9_n_0
    SLICE_X10Y71         LUT6 (Prop_lut6_I3_O)        0.097     6.041 r  del_cnt[14]_i_4/O
                         net (fo=7, routed)           1.048     7.088    del_cnt[14]_i_4_n_0
    SLICE_X3Y68          LUT2 (Prop_lut2_I0_O)        0.097     7.185 r  data0[7]_i_5/O
                         net (fo=16, routed)          0.452     7.637    data0[7]_i_5_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.097     7.734 r  data6[7]_i_1/O
                         net (fo=7, routed)           0.426     8.160    data6[7]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  data6_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         1.214    13.992    clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  data6_reg[4]/C
                         clock pessimism              0.214    14.206    
                         clock uncertainty           -0.035    14.170    
    SLICE_X6Y62          FDRE (Setup_fdre_C_CE)      -0.119    14.051    data6_reg[4]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  5.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 active_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            active_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.655%)  route 0.162ns (46.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  active_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  active_reg[7]/Q
                         net (fo=9, routed)           0.162     1.818    active_reg_n_0_[7]
    SLICE_X6Y68          LUT3 (Prop_lut3_I2_O)        0.046     1.864 r  active[6]_i_1/O
                         net (fo=1, routed)           0.000     1.864    active[6]_i_1_n_0
    SLICE_X6Y68          FDRE                                         r  active_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.865     2.030    clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  active_reg[6]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X6Y68          FDRE (Hold_fdre_C_D)         0.133     1.661    active_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 data5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.596%)  route 0.130ns (38.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  data5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  data5_reg[3]/Q
                         net (fo=5, routed)           0.130     1.812    data5_reg_n_0_[3]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.045     1.857 r  data5[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    data5[3]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  data5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  data5_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.121     1.638    data5_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 data2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.748%)  route 0.125ns (40.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.595     1.514    clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  data2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  data2_reg[3]/Q
                         net (fo=5, routed)           0.125     1.781    data2_reg_n_0_[3]
    SLICE_X1Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  data2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.826    data2[3]_i_1_n_0
    SLICE_X1Y70          FDRE                                         r  data2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y70          FDRE                                         r  data2_reg[3]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.092     1.606    data2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 data6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.539%)  route 0.126ns (40.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  data6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  data6_reg[5]/Q
                         net (fo=6, routed)           0.126     1.786    data6_reg_n_0_[5]
    SLICE_X5Y65          LUT4 (Prop_lut4_I3_O)        0.045     1.831 r  data6[5]_i_1/O
                         net (fo=1, routed)           0.000     1.831    data6[5]_i_1_n_0
    SLICE_X5Y65          FDRE                                         r  data6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.868     2.033    clk_IBUF_BUFG
    SLICE_X5Y65          FDRE                                         r  data6_reg[5]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y65          FDRE (Hold_fdre_C_D)         0.092     1.610    data6_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 data4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.103%)  route 0.171ns (47.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.568     1.487    clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  data4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  data4_reg[5]/Q
                         net (fo=6, routed)           0.171     1.799    data4_reg_n_0_[5]
    SLICE_X9Y68          LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  data4[6]_i_1/O
                         net (fo=1, routed)           0.000     1.844    data4[6]_i_1_n_0
    SLICE_X9Y68          FDRE                                         r  data4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.837     2.002    clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  data4_reg[6]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X9Y68          FDRE (Hold_fdre_C_D)         0.092     1.614    data4_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 del_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            del_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.183ns (52.403%)  route 0.166ns (47.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  del_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  del_cnt_reg[0]/Q
                         net (fo=3, routed)           0.166     1.818    del_cnt[0]
    SLICE_X5Y73          LUT1 (Prop_lut1_I0_O)        0.042     1.860 r  del_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    del_cnt[0]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  del_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.859     2.024    clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  del_cnt_reg[0]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.105     1.615    del_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 data5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.882%)  route 0.158ns (43.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  data5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  data5_reg[4]/Q
                         net (fo=4, routed)           0.158     1.840    data5_reg_n_0_[4]
    SLICE_X2Y67          LUT4 (Prop_lut4_I3_O)        0.045     1.885 r  data5[4]_i_1/O
                         net (fo=1, routed)           0.000     1.885    data5[4]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  data5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  data5_reg[4]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.121     1.638    data5_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 data6_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data6_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.882%)  route 0.158ns (43.118%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  data6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  data6_reg[4]/Q
                         net (fo=4, routed)           0.158     1.842    data6_reg_n_0_[4]
    SLICE_X6Y62          LUT4 (Prop_lut4_I3_O)        0.045     1.887 r  data6[4]_i_1/O
                         net (fo=1, routed)           0.000     1.887    data6[4]_i_1_n_0
    SLICE_X6Y62          FDRE                                         r  data6_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.870     2.035    clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  data6_reg[4]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X6Y62          FDRE (Hold_fdre_C_D)         0.121     1.640    data6_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 data5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.187ns (47.744%)  route 0.205ns (52.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  data5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  data5_reg[0]/Q
                         net (fo=8, routed)           0.205     1.863    data5_reg_n_0_[0]
    SLICE_X2Y67          LUT5 (Prop_lut5_I2_O)        0.046     1.909 r  data5[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    data5[2]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  data5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  data5_reg[2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.131     1.662    data5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.226%)  route 0.163ns (43.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.599     1.518    clk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  data0_reg[3]/Q
                         net (fo=5, routed)           0.163     1.845    data0_reg_n_0_[3]
    SLICE_X6Y64          LUT6 (Prop_lut6_I5_O)        0.045     1.890 r  data0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.890    data0[3]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  data0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=254, routed)         0.869     2.034    clk_IBUF_BUFG
    SLICE_X6Y64          FDRE                                         r  data0_reg[3]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y64          FDRE (Hold_fdre_C_D)         0.121     1.639    data0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y68     active_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y68     active_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y68     active_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y68     active_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y68     active_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y68     active_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y68     active_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y68     active_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69     data2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     data2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     data2_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y74     del_cnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     pwm_0/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     pwm_0/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y67     pwm_0/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     pwm_6/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     pwm_6/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     pwm_6/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     pwm_6/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     pwm_0/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     pwm_0/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     pwm_2/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     pwm_2/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     pwm_6/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     pwm_6/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     pwm_6/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y65     pwm_6/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     data6_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y65     data6_reg[5]/C



