Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct 27 03:29:49 2021
| Host         : DESKTOP-18I9AUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: k0/central_processing_unit_0/program_counter_0/pc_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/central_processing_unit_0/program_counter_0/pc_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/central_processing_unit_0/program_counter_0/pc_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/central_processing_unit_0/program_counter_0/pc_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/central_processing_unit_0/program_counter_0/pc_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/central_processing_unit_0/program_counter_0/pc_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/central_processing_unit_0/program_counter_0/pc_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/central_processing_unit_0/program_counter_0/pc_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/system_0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/system_0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/system_0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/system_0/rom_addr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/system_0/rom_addr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/system_0/rom_addr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/system_0/rom_addr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/system_0/rom_addr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/system_0/rom_addr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/system_0/rom_addr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: k0/system_0/rom_addr_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.754     -332.410                   1548                 5190        0.233        0.000                      0                 5190        3.750        0.000                       0                  2306  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.754     -332.410                   1548                 5190        0.233        0.000                      0                 5190        3.750        0.000                       0                  2306  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1548  Failing Endpoints,  Worst Slack       -0.754ns,  Total Violation     -332.410ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.754ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[17][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.607ns  (logic 3.109ns (29.308%)  route 7.499ns (70.692%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 15.098 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.812     5.415    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  k0/system_0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.927     6.798    k0/system_0/state[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.922 r  k0/system_0/memory_reg_0_255_0_0_i_7/O
                         net (fo=64, routed)          1.152     8.073    k0/instruction_memory_0/memory_reg_0_255_9_9/A2
    SLICE_X34Y39         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.373     8.446 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.446    k0/instruction_memory_0/memory_reg_0_255_9_9/OA
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     8.660 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000     8.660    k0/instruction_memory_0/memory_reg_0_255_9_9/O1
    SLICE_X34Y39         MUXF8 (Prop_muxf8_I1_O)      0.088     8.748 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.728     9.477    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.319     9.796 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.615    10.411    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.535 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.046    11.581    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    11.705 r  k0/data_memory_0/memory[255][5]_i_101/O
                         net (fo=1, routed)           0.000    11.705    k0/data_memory_0/memory[255][5]_i_101_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    11.950 r  k0/data_memory_0/memory_reg[255][5]_i_48/O
                         net (fo=1, routed)           0.000    11.950    k0/data_memory_0/memory_reg[255][5]_i_48_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    12.054 r  k0/data_memory_0/memory_reg[255][5]_i_22/O
                         net (fo=1, routed)           1.140    13.194    k0/data_memory_0/memory_reg[255][5]_i_22_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.316    13.510 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.510    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    13.722 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.722    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X32Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    13.816 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.670    14.486    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X38Y37         LUT5 (Prop_lut5_I1_O)        0.316    14.802 r  k0/instruction_memory_0/memory[63][5]_i_1/O
                         net (fo=64, routed)          1.220    16.022    k0/data_memory_0/memory_reg[63][7]_0[5]
    SLICE_X39Y33         FDRE                                         r  k0/data_memory_0/memory_reg[17][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.676    15.098    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  k0/data_memory_0/memory_reg[17][5]/C
                         clock pessimism              0.267    15.366    
                         clock uncertainty           -0.035    15.330    
    SLICE_X39Y33         FDRE (Setup_fdre_C_D)       -0.062    15.268    k0/data_memory_0/memory_reg[17][5]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -16.022    
  -------------------------------------------------------------------
                         slack                                 -0.754    

Slack (VIOLATED) :        -0.706ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.552ns  (logic 3.109ns (29.462%)  route 7.443ns (70.538%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.812     5.415    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  k0/system_0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.927     6.798    k0/system_0/state[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.922 r  k0/system_0/memory_reg_0_255_0_0_i_7/O
                         net (fo=64, routed)          1.152     8.073    k0/instruction_memory_0/memory_reg_0_255_9_9/A2
    SLICE_X34Y39         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.373     8.446 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.446    k0/instruction_memory_0/memory_reg_0_255_9_9/OA
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     8.660 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000     8.660    k0/instruction_memory_0/memory_reg_0_255_9_9/O1
    SLICE_X34Y39         MUXF8 (Prop_muxf8_I1_O)      0.088     8.748 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.728     9.477    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.319     9.796 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.615    10.411    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.535 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.046    11.581    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    11.705 r  k0/data_memory_0/memory[255][5]_i_101/O
                         net (fo=1, routed)           0.000    11.705    k0/data_memory_0/memory[255][5]_i_101_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    11.950 r  k0/data_memory_0/memory_reg[255][5]_i_48/O
                         net (fo=1, routed)           0.000    11.950    k0/data_memory_0/memory_reg[255][5]_i_48_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    12.054 r  k0/data_memory_0/memory_reg[255][5]_i_22/O
                         net (fo=1, routed)           1.140    13.194    k0/data_memory_0/memory_reg[255][5]_i_22_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.316    13.510 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.510    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    13.722 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.722    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X32Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    13.816 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.670    14.486    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X38Y37         LUT5 (Prop_lut5_I1_O)        0.316    14.802 r  k0/instruction_memory_0/memory[63][5]_i_1/O
                         net (fo=64, routed)          1.165    15.967    k0/data_memory_0/memory_reg[63][7]_0[5]
    SLICE_X37Y29         FDRE                                         r  k0/data_memory_0/memory_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.674    15.096    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  k0/data_memory_0/memory_reg[12][5]/C
                         clock pessimism              0.267    15.364    
                         clock uncertainty           -0.035    15.328    
    SLICE_X37Y29         FDRE (Setup_fdre_C_D)       -0.067    15.261    k0/data_memory_0/memory_reg[12][5]
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                         -15.967    
  -------------------------------------------------------------------
                         slack                                 -0.706    

Slack (VIOLATED) :        -0.668ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[76][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.536ns  (logic 3.312ns (31.434%)  route 7.224ns (68.566%))
  Logic Levels:           12  (LUT5=3 LUT6=1 MUXF7=4 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 15.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.812     5.415    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  k0/system_0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.927     6.798    k0/system_0/state[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.922 r  k0/system_0/memory_reg_0_255_0_0_i_7/O
                         net (fo=64, routed)          1.152     8.073    k0/instruction_memory_0/memory_reg_0_255_9_9/A2
    SLICE_X34Y39         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.373     8.446 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.446    k0/instruction_memory_0/memory_reg_0_255_9_9/OA
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     8.660 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000     8.660    k0/instruction_memory_0/memory_reg_0_255_9_9/O1
    SLICE_X34Y39         MUXF8 (Prop_muxf8_I1_O)      0.088     8.748 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.817     9.565    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X36Y41         LUT5 (Prop_lut5_I2_O)        0.319     9.884 r  k0/central_processing_unit_0/register_file_0/memory[254][7]_i_9/O
                         net (fo=1, routed)           0.000     9.884    k0/central_processing_unit_0/register_file_0/memory[254][7]_i_9_n_0
    SLICE_X36Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    10.096 r  k0/central_processing_unit_0/register_file_0/memory_reg[254][7]_i_6/O
                         net (fo=386, routed)         1.351    11.447    k0/data_memory_0/data_memory_addr[2]
    SLICE_X32Y47         MUXF7 (Prop_muxf7_S_O)       0.451    11.898 r  k0/data_memory_0/memory_reg[255][2]_i_37/O
                         net (fo=1, routed)           0.000    11.898    k0/data_memory_0/memory_reg[255][2]_i_37_n_0
    SLICE_X32Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    11.992 r  k0/data_memory_0/memory_reg[255][2]_i_16/O
                         net (fo=1, routed)           1.153    13.145    k0/data_memory_0/memory_reg[255][2]_i_16_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.316    13.461 r  k0/data_memory_0/memory[255][2]_i_9/O
                         net (fo=1, routed)           0.000    13.461    k0/data_memory_0/memory[255][2]_i_9_n_0
    SLICE_X32Y36         MUXF7 (Prop_muxf7_I1_O)      0.245    13.706 r  k0/data_memory_0/memory_reg[255][2]_i_6/O
                         net (fo=1, routed)           0.000    13.706    k0/data_memory_0/memory_reg[255][2]_i_6_n_0
    SLICE_X32Y36         MUXF8 (Prop_muxf8_I0_O)      0.104    13.810 r  k0/data_memory_0/memory_reg[255][2]_i_3/O
                         net (fo=5, routed)           0.711    14.521    k0/instruction_memory_0/data_memory_data_rd[2]
    SLICE_X27Y41         LUT5 (Prop_lut5_I1_O)        0.316    14.837 r  k0/instruction_memory_0/memory[127][2]_i_1/O
                         net (fo=64, routed)          1.114    15.950    k0/data_memory_0/memory_reg[127][7]_0[2]
    SLICE_X27Y48         FDRE                                         r  k0/data_memory_0/memory_reg[76][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.689    15.111    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X27Y48         FDRE                                         r  k0/data_memory_0/memory_reg[76][2]/C
                         clock pessimism              0.267    15.379    
                         clock uncertainty           -0.035    15.343    
    SLICE_X27Y48         FDRE (Setup_fdre_C_D)       -0.061    15.282    k0/data_memory_0/memory_reg[76][2]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -15.950    
  -------------------------------------------------------------------
                         slack                                 -0.668    

Slack (VIOLATED) :        -0.668ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[124][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.514ns  (logic 3.312ns (31.501%)  route 7.202ns (68.499%))
  Logic Levels:           12  (LUT5=3 LUT6=1 MUXF7=4 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.812     5.415    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  k0/system_0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.927     6.798    k0/system_0/state[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.922 r  k0/system_0/memory_reg_0_255_0_0_i_7/O
                         net (fo=64, routed)          1.152     8.073    k0/instruction_memory_0/memory_reg_0_255_9_9/A2
    SLICE_X34Y39         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.373     8.446 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.446    k0/instruction_memory_0/memory_reg_0_255_9_9/OA
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     8.660 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000     8.660    k0/instruction_memory_0/memory_reg_0_255_9_9/O1
    SLICE_X34Y39         MUXF8 (Prop_muxf8_I1_O)      0.088     8.748 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.817     9.565    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X36Y41         LUT5 (Prop_lut5_I2_O)        0.319     9.884 r  k0/central_processing_unit_0/register_file_0/memory[254][7]_i_9/O
                         net (fo=1, routed)           0.000     9.884    k0/central_processing_unit_0/register_file_0/memory[254][7]_i_9_n_0
    SLICE_X36Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    10.096 r  k0/central_processing_unit_0/register_file_0/memory_reg[254][7]_i_6/O
                         net (fo=386, routed)         1.351    11.447    k0/data_memory_0/data_memory_addr[2]
    SLICE_X32Y47         MUXF7 (Prop_muxf7_S_O)       0.451    11.898 r  k0/data_memory_0/memory_reg[255][2]_i_37/O
                         net (fo=1, routed)           0.000    11.898    k0/data_memory_0/memory_reg[255][2]_i_37_n_0
    SLICE_X32Y47         MUXF8 (Prop_muxf8_I1_O)      0.094    11.992 r  k0/data_memory_0/memory_reg[255][2]_i_16/O
                         net (fo=1, routed)           1.153    13.145    k0/data_memory_0/memory_reg[255][2]_i_16_n_0
    SLICE_X32Y36         LUT6 (Prop_lut6_I0_O)        0.316    13.461 r  k0/data_memory_0/memory[255][2]_i_9/O
                         net (fo=1, routed)           0.000    13.461    k0/data_memory_0/memory[255][2]_i_9_n_0
    SLICE_X32Y36         MUXF7 (Prop_muxf7_I1_O)      0.245    13.706 r  k0/data_memory_0/memory_reg[255][2]_i_6/O
                         net (fo=1, routed)           0.000    13.706    k0/data_memory_0/memory_reg[255][2]_i_6_n_0
    SLICE_X32Y36         MUXF8 (Prop_muxf8_I0_O)      0.104    13.810 r  k0/data_memory_0/memory_reg[255][2]_i_3/O
                         net (fo=5, routed)           0.711    14.521    k0/instruction_memory_0/data_memory_data_rd[2]
    SLICE_X27Y41         LUT5 (Prop_lut5_I1_O)        0.316    14.837 r  k0/instruction_memory_0/memory[127][2]_i_1/O
                         net (fo=64, routed)          1.092    15.928    k0/data_memory_0/memory_reg[127][7]_0[2]
    SLICE_X18Y40         FDRE                                         r  k0/data_memory_0/memory_reg[124][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.687    15.109    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X18Y40         FDRE                                         r  k0/data_memory_0/memory_reg[124][2]/C
                         clock pessimism              0.267    15.377    
                         clock uncertainty           -0.035    15.341    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)       -0.081    15.260    k0/data_memory_0/memory_reg[124][2]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -15.928    
  -------------------------------------------------------------------
                         slack                                 -0.668    

Slack (VIOLATED) :        -0.660ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[26][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.540ns  (logic 3.109ns (29.497%)  route 7.431ns (70.503%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.812     5.415    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  k0/system_0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.927     6.798    k0/system_0/state[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.922 r  k0/system_0/memory_reg_0_255_0_0_i_7/O
                         net (fo=64, routed)          1.152     8.073    k0/instruction_memory_0/memory_reg_0_255_9_9/A2
    SLICE_X34Y39         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.373     8.446 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.446    k0/instruction_memory_0/memory_reg_0_255_9_9/OA
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     8.660 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000     8.660    k0/instruction_memory_0/memory_reg_0_255_9_9/O1
    SLICE_X34Y39         MUXF8 (Prop_muxf8_I1_O)      0.088     8.748 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.728     9.477    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.319     9.796 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.615    10.411    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.535 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.046    11.581    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    11.705 r  k0/data_memory_0/memory[255][5]_i_101/O
                         net (fo=1, routed)           0.000    11.705    k0/data_memory_0/memory[255][5]_i_101_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    11.950 r  k0/data_memory_0/memory_reg[255][5]_i_48/O
                         net (fo=1, routed)           0.000    11.950    k0/data_memory_0/memory_reg[255][5]_i_48_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    12.054 r  k0/data_memory_0/memory_reg[255][5]_i_22/O
                         net (fo=1, routed)           1.140    13.194    k0/data_memory_0/memory_reg[255][5]_i_22_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.316    13.510 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.510    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    13.722 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.722    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X32Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    13.816 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.670    14.486    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X38Y37         LUT5 (Prop_lut5_I1_O)        0.316    14.802 r  k0/instruction_memory_0/memory[63][5]_i_1/O
                         net (fo=64, routed)          1.152    15.954    k0/data_memory_0/memory_reg[63][7]_0[5]
    SLICE_X42Y31         FDRE                                         r  k0/data_memory_0/memory_reg[26][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.670    15.092    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  k0/data_memory_0/memory_reg[26][5]/C
                         clock pessimism              0.267    15.360    
                         clock uncertainty           -0.035    15.324    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)       -0.030    15.294    k0/data_memory_0/memory_reg[26][5]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -15.954    
  -------------------------------------------------------------------
                         slack                                 -0.660    

Slack (VIOLATED) :        -0.647ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[27][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.498ns  (logic 3.152ns (30.025%)  route 7.346ns (69.975%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.812     5.415    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  k0/system_0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.927     6.798    k0/system_0/state[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.922 r  k0/system_0/memory_reg_0_255_0_0_i_7/O
                         net (fo=64, routed)          1.152     8.073    k0/instruction_memory_0/memory_reg_0_255_9_9/A2
    SLICE_X34Y39         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.373     8.446 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.446    k0/instruction_memory_0/memory_reg_0_255_9_9/OA
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     8.660 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000     8.660    k0/instruction_memory_0/memory_reg_0_255_9_9/O1
    SLICE_X34Y39         MUXF8 (Prop_muxf8_I1_O)      0.088     8.748 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.728     9.477    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.319     9.796 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.620    10.415    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.539 r  k0/central_processing_unit_0/register_file_0/memory[86][7]_i_2/O
                         net (fo=127, routed)         1.055    11.595    k0/data_memory_0/memory_reg[255][0]_i_36_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.124    11.719 r  k0/data_memory_0/memory[255][3]_i_77/O
                         net (fo=1, routed)           0.000    11.719    k0/data_memory_0/memory[255][3]_i_77_n_0
    SLICE_X32Y45         MUXF7 (Prop_muxf7_I1_O)      0.245    11.964 r  k0/data_memory_0/memory_reg[255][3]_i_36/O
                         net (fo=1, routed)           0.000    11.964    k0/data_memory_0/memory_reg[255][3]_i_36_n_0
    SLICE_X32Y45         MUXF8 (Prop_muxf8_I0_O)      0.104    12.068 r  k0/data_memory_0/memory_reg[255][3]_i_16/O
                         net (fo=1, routed)           0.791    12.858    k0/data_memory_0/memory_reg[255][3]_i_16_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.316    13.174 r  k0/data_memory_0/memory[255][3]_i_9/O
                         net (fo=1, routed)           0.000    13.174    k0/data_memory_0/memory[255][3]_i_9_n_0
    SLICE_X33Y44         MUXF7 (Prop_muxf7_I1_O)      0.245    13.419 r  k0/data_memory_0/memory_reg[255][3]_i_6/O
                         net (fo=1, routed)           0.000    13.419    k0/data_memory_0/memory_reg[255][3]_i_6_n_0
    SLICE_X33Y44         MUXF8 (Prop_muxf8_I0_O)      0.104    13.523 r  k0/data_memory_0/memory_reg[255][3]_i_3/O
                         net (fo=5, routed)           0.798    14.321    k0/instruction_memory_0/data_memory_data_rd[3]
    SLICE_X39Y40         LUT5 (Prop_lut5_I1_O)        0.316    14.637 r  k0/instruction_memory_0/memory[63][3]_i_1/O
                         net (fo=64, routed)          1.275    15.912    k0/data_memory_0/memory_reg[63][7]_0[3]
    SLICE_X39Y30         FDRE                                         r  k0/data_memory_0/memory_reg[27][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.672    15.094    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  k0/data_memory_0/memory_reg[27][3]/C
                         clock pessimism              0.267    15.362    
                         clock uncertainty           -0.035    15.326    
    SLICE_X39Y30         FDRE (Setup_fdre_C_D)       -0.061    15.265    k0/data_memory_0/memory_reg[27][3]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -15.912    
  -------------------------------------------------------------------
                         slack                                 -0.647    

Slack (VIOLATED) :        -0.647ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[138][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.264ns  (logic 3.109ns (30.288%)  route 7.155ns (69.712%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.812     5.415    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  k0/system_0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.927     6.798    k0/system_0/state[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.922 r  k0/system_0/memory_reg_0_255_0_0_i_7/O
                         net (fo=64, routed)          1.152     8.073    k0/instruction_memory_0/memory_reg_0_255_9_9/A2
    SLICE_X34Y39         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.373     8.446 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.446    k0/instruction_memory_0/memory_reg_0_255_9_9/OA
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     8.660 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000     8.660    k0/instruction_memory_0/memory_reg_0_255_9_9/O1
    SLICE_X34Y39         MUXF8 (Prop_muxf8_I1_O)      0.088     8.748 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.728     9.477    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.319     9.796 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.615    10.411    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.535 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.046    11.581    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    11.705 r  k0/data_memory_0/memory[255][5]_i_101/O
                         net (fo=1, routed)           0.000    11.705    k0/data_memory_0/memory[255][5]_i_101_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    11.950 r  k0/data_memory_0/memory_reg[255][5]_i_48/O
                         net (fo=1, routed)           0.000    11.950    k0/data_memory_0/memory_reg[255][5]_i_48_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    12.054 r  k0/data_memory_0/memory_reg[255][5]_i_22/O
                         net (fo=1, routed)           1.140    13.194    k0/data_memory_0/memory_reg[255][5]_i_22_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.316    13.510 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.510    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    13.722 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.722    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X32Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    13.816 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.588    14.404    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.316    14.720 r  k0/instruction_memory_0/memory[191][5]_i_1/O
                         net (fo=64, routed)          0.959    15.679    k0/data_memory_0/memory_reg[191][7]_0[5]
    SLICE_X40Y50         FDRE                                         r  k0/data_memory_0/memory_reg[138][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.519    14.942    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  k0/data_memory_0/memory_reg[138][5]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)       -0.061    15.032    k0/data_memory_0/memory_reg[138][5]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -15.679    
  -------------------------------------------------------------------
                         slack                                 -0.647    

Slack (VIOLATED) :        -0.643ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[142][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.255ns  (logic 3.109ns (30.315%)  route 7.146ns (69.685%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.812     5.415    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  k0/system_0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.927     6.798    k0/system_0/state[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.922 r  k0/system_0/memory_reg_0_255_0_0_i_7/O
                         net (fo=64, routed)          1.152     8.073    k0/instruction_memory_0/memory_reg_0_255_9_9/A2
    SLICE_X34Y39         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.373     8.446 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.446    k0/instruction_memory_0/memory_reg_0_255_9_9/OA
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     8.660 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000     8.660    k0/instruction_memory_0/memory_reg_0_255_9_9/O1
    SLICE_X34Y39         MUXF8 (Prop_muxf8_I1_O)      0.088     8.748 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.728     9.477    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.319     9.796 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.615    10.411    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.535 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.046    11.581    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    11.705 r  k0/data_memory_0/memory[255][5]_i_101/O
                         net (fo=1, routed)           0.000    11.705    k0/data_memory_0/memory[255][5]_i_101_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    11.950 r  k0/data_memory_0/memory_reg[255][5]_i_48/O
                         net (fo=1, routed)           0.000    11.950    k0/data_memory_0/memory_reg[255][5]_i_48_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    12.054 r  k0/data_memory_0/memory_reg[255][5]_i_22/O
                         net (fo=1, routed)           1.140    13.194    k0/data_memory_0/memory_reg[255][5]_i_22_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.316    13.510 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.510    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    13.722 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.722    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X32Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    13.816 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.588    14.404    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.316    14.720 r  k0/instruction_memory_0/memory[191][5]_i_1/O
                         net (fo=64, routed)          0.950    15.670    k0/data_memory_0/memory_reg[191][7]_0[5]
    SLICE_X39Y50         FDRE                                         r  k0/data_memory_0/memory_reg[142][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.519    14.942    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  k0/data_memory_0/memory_reg[142][5]/C
                         clock pessimism              0.187    15.129    
                         clock uncertainty           -0.035    15.093    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)       -0.067    15.026    k0/data_memory_0/memory_reg[142][5]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -15.670    
  -------------------------------------------------------------------
                         slack                                 -0.643    

Slack (VIOLATED) :        -0.642ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[200][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.504ns  (logic 3.109ns (29.598%)  route 7.395ns (70.402%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.812     5.415    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  k0/system_0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.927     6.798    k0/system_0/state[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.922 r  k0/system_0/memory_reg_0_255_0_0_i_7/O
                         net (fo=64, routed)          1.152     8.073    k0/instruction_memory_0/memory_reg_0_255_9_9/A2
    SLICE_X34Y39         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.373     8.446 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.446    k0/instruction_memory_0/memory_reg_0_255_9_9/OA
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     8.660 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000     8.660    k0/instruction_memory_0/memory_reg_0_255_9_9/O1
    SLICE_X34Y39         MUXF8 (Prop_muxf8_I1_O)      0.088     8.748 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.728     9.477    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.319     9.796 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.615    10.411    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.535 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.046    11.581    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    11.705 r  k0/data_memory_0/memory[255][5]_i_101/O
                         net (fo=1, routed)           0.000    11.705    k0/data_memory_0/memory[255][5]_i_101_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    11.950 r  k0/data_memory_0/memory_reg[255][5]_i_48/O
                         net (fo=1, routed)           0.000    11.950    k0/data_memory_0/memory_reg[255][5]_i_48_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    12.054 r  k0/data_memory_0/memory_reg[255][5]_i_22/O
                         net (fo=1, routed)           1.140    13.194    k0/data_memory_0/memory_reg[255][5]_i_22_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.316    13.510 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.510    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    13.722 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.722    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X32Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    13.816 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.483    14.299    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X33Y37         LUT5 (Prop_lut5_I1_O)        0.316    14.615 r  k0/instruction_memory_0/memory[255][5]_i_1/O
                         net (fo=66, routed)          1.303    15.918    k0/data_memory_0/D[5]
    SLICE_X19Y35         FDRE                                         r  k0/data_memory_0/memory_reg[200][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.684    15.106    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X19Y35         FDRE                                         r  k0/data_memory_0/memory_reg[200][5]/C
                         clock pessimism              0.267    15.374    
                         clock uncertainty           -0.035    15.338    
    SLICE_X19Y35         FDRE (Setup_fdre_C_D)       -0.062    15.276    k0/data_memory_0/memory_reg[200][5]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -15.918    
  -------------------------------------------------------------------
                         slack                                 -0.642    

Slack (VIOLATED) :        -0.642ns  (required time - arrival time)
  Source:                 k0/system_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/data_memory_0/memory_reg[245][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.504ns  (logic 3.109ns (29.598%)  route 7.395ns (70.402%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=2 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.812     5.415    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y38         FDRE                                         r  k0/system_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456     5.871 r  k0/system_0/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.927     6.798    k0/system_0/state[1]
    SLICE_X29Y38         LUT5 (Prop_lut5_I2_O)        0.124     6.922 r  k0/system_0/memory_reg_0_255_0_0_i_7/O
                         net (fo=64, routed)          1.152     8.073    k0/instruction_memory_0/memory_reg_0_255_9_9/A2
    SLICE_X34Y39         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.373     8.446 r  k0/instruction_memory_0/memory_reg_0_255_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.446    k0/instruction_memory_0/memory_reg_0_255_9_9/OA
    SLICE_X34Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     8.660 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000     8.660    k0/instruction_memory_0/memory_reg_0_255_9_9/O1
    SLICE_X34Y39         MUXF8 (Prop_muxf8_I1_O)      0.088     8.748 r  k0/instruction_memory_0/memory_reg_0_255_9_9/F8/O
                         net (fo=18, routed)          0.728     9.477    k0/central_processing_unit_0/register_file_0/data_rd[4]
    SLICE_X37Y38         LUT5 (Prop_lut5_I2_O)        0.319     9.796 r  k0/central_processing_unit_0/register_file_0/i__carry_i_10/O
                         net (fo=6, routed)           0.615    10.411    k0/central_processing_unit_0/register_file_0/i__carry_i_10_n_0
    SLICE_X36Y41         LUT3 (Prop_lut3_I2_O)        0.124    10.535 r  k0/central_processing_unit_0/register_file_0/memory[190][7]_i_3/O
                         net (fo=127, routed)         1.046    11.581    k0/data_memory_0/memory_reg[255][3]_i_50_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    11.705 r  k0/data_memory_0/memory[255][5]_i_101/O
                         net (fo=1, routed)           0.000    11.705    k0/data_memory_0/memory[255][5]_i_101_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    11.950 r  k0/data_memory_0/memory_reg[255][5]_i_48/O
                         net (fo=1, routed)           0.000    11.950    k0/data_memory_0/memory_reg[255][5]_i_48_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    12.054 r  k0/data_memory_0/memory_reg[255][5]_i_22/O
                         net (fo=1, routed)           1.140    13.194    k0/data_memory_0/memory_reg[255][5]_i_22_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.316    13.510 r  k0/data_memory_0/memory[255][5]_i_10/O
                         net (fo=1, routed)           0.000    13.510    k0/data_memory_0/memory[255][5]_i_10_n_0
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    13.722 r  k0/data_memory_0/memory_reg[255][5]_i_7/O
                         net (fo=1, routed)           0.000    13.722    k0/data_memory_0/memory_reg[255][5]_i_7_n_0
    SLICE_X32Y38         MUXF8 (Prop_muxf8_I1_O)      0.094    13.816 r  k0/data_memory_0/memory_reg[255][5]_i_3/O
                         net (fo=5, routed)           0.483    14.299    k0/instruction_memory_0/data_memory_data_rd[5]
    SLICE_X33Y37         LUT5 (Prop_lut5_I1_O)        0.316    14.615 r  k0/instruction_memory_0/memory[255][5]_i_1/O
                         net (fo=66, routed)          1.303    15.918    k0/data_memory_0/D[5]
    SLICE_X18Y35         FDRE                                         r  k0/data_memory_0/memory_reg[245][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        1.684    15.106    k0/data_memory_0/clk_100mhz_IBUF_BUFG
    SLICE_X18Y35         FDRE                                         r  k0/data_memory_0/memory_reg[245][5]/C
                         clock pessimism              0.267    15.374    
                         clock uncertainty           -0.035    15.338    
    SLICE_X18Y35         FDRE (Setup_fdre_C_D)       -0.062    15.276    k0/data_memory_0/memory_reg[245][5]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                         -15.918    
  -------------------------------------------------------------------
                         slack                                 -0.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 debouncer_0/in_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.794%)  route 0.173ns (48.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.631     1.551    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  debouncer_0/in_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     1.692 r  debouncer_0/in_prev_reg/Q
                         net (fo=2, routed)           0.173     1.865    debouncer_0/in_prev
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.910 r  debouncer_0/out_i_1/O
                         net (fo=1, routed)           0.000     1.910    debouncer_0/out_i_1_n_0
    SLICE_X11Y28         FDRE                                         r  debouncer_0/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.904     2.069    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  debouncer_0/out_reg/C
                         clock pessimism             -0.483     1.586    
    SLICE_X11Y28         FDRE (Hold_fdre_C_D)         0.091     1.677    debouncer_0/out_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 k0/central_processing_unit_0/program_counter_0/isr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/central_processing_unit_0/program_counter_0/isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.630     1.550    k0/central_processing_unit_0/program_counter_0/clk_100mhz_IBUF_BUFG
    SLICE_X25Y29         FDRE                                         r  k0/central_processing_unit_0/program_counter_0/isr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  k0/central_processing_unit_0/program_counter_0/isr_reg[1]/Q
                         net (fo=4, routed)           0.168     1.859    k0/central_processing_unit_0/program_counter_0/isr_reg_n_0_[1]
    SLICE_X25Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  k0/central_processing_unit_0/program_counter_0/isr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.904    k0/central_processing_unit_0/program_counter_0/isr[1]_i_1_n_0
    SLICE_X25Y29         FDRE                                         r  k0/central_processing_unit_0/program_counter_0/isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.904     2.069    k0/central_processing_unit_0/program_counter_0/clk_100mhz_IBUF_BUFG
    SLICE_X25Y29         FDRE                                         r  k0/central_processing_unit_0/program_counter_0/isr_reg[1]/C
                         clock pessimism             -0.519     1.550    
    SLICE_X25Y29         FDRE (Hold_fdre_C_D)         0.091     1.641    k0/central_processing_unit_0/program_counter_0/isr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/system_0/rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.320%)  route 0.170ns (47.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.633     1.553    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  k0/system_0/rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  k0/system_0/rom_addr_reg[2]/Q
                         net (fo=10, routed)          0.170     1.863    k0/system_0/Q[2]
    SLICE_X29Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.908 r  k0/system_0/rom_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.908    k0/system_0/p_0_in[5]
    SLICE_X29Y33         FDRE                                         r  k0/system_0/rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.906     2.071    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  k0/system_0/rom_addr_reg[5]/C
                         clock pessimism             -0.518     1.553    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.092     1.645    k0/system_0/rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 k0/system_0/rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/system_0/rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.633     1.553    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  k0/system_0/rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  k0/system_0/rom_addr_reg[7]/Q
                         net (fo=5, routed)           0.170     1.864    k0/system_0/Q[7]
    SLICE_X29Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.909 r  k0/system_0/rom_addr[7]_i_2/O
                         net (fo=1, routed)           0.000     1.909    k0/system_0/p_0_in[7]
    SLICE_X29Y33         FDRE                                         r  k0/system_0/rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.906     2.071    k0/system_0/clk_100mhz_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  k0/system_0/rom_addr_reg[7]/C
                         clock pessimism             -0.518     1.553    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.092     1.645    k0/system_0/rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 debouncer_0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.182%)  route 0.185ns (49.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.628     1.548    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  debouncer_0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  debouncer_0/count_reg[1]/Q
                         net (fo=15, routed)          0.185     1.874    debouncer_0/count[1]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.919 r  debouncer_0/count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.919    debouncer_0/count[10]_i_1_n_0
    SLICE_X11Y26         FDRE                                         r  debouncer_0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.901     2.066    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  debouncer_0/count_reg[10]/C
                         clock pessimism             -0.504     1.562    
    SLICE_X11Y26         FDRE (Hold_fdre_C_D)         0.091     1.653    debouncer_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 debouncer_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.629     1.549    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  debouncer_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.690 f  debouncer_0/count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.869    debouncer_0/count[0]
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.045     1.914 r  debouncer_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    debouncer_0/count[0]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  debouncer_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.901     2.066    debouncer_0/clk_100mhz_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  debouncer_0/count_reg[0]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.091     1.640    debouncer_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 k0/central_processing_unit_0/program_counter_0/isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/central_processing_unit_0/program_counter_0/isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.631     1.551    k0/central_processing_unit_0/program_counter_0/clk_100mhz_IBUF_BUFG
    SLICE_X25Y30         FDRE                                         r  k0/central_processing_unit_0/program_counter_0/isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  k0/central_processing_unit_0/program_counter_0/isr_reg[0]/Q
                         net (fo=6, routed)           0.180     1.872    k0/central_processing_unit_0/program_counter_0/isr_reg_n_0_[0]
    SLICE_X25Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.917 r  k0/central_processing_unit_0/program_counter_0/isr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.917    k0/central_processing_unit_0/program_counter_0/isr[0]_i_1_n_0
    SLICE_X25Y30         FDRE                                         r  k0/central_processing_unit_0/program_counter_0/isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.905     2.070    k0/central_processing_unit_0/program_counter_0/clk_100mhz_IBUF_BUFG
    SLICE_X25Y30         FDRE                                         r  k0/central_processing_unit_0/program_counter_0/isr_reg[0]/C
                         clock pessimism             -0.519     1.551    
    SLICE_X25Y30         FDRE (Hold_fdre_C_D)         0.091     1.642    k0/central_processing_unit_0/program_counter_0/isr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 k0/timer_0/n_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/timer_0/n_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.636     1.556    k0/timer_0/clk_100mhz_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  k0/timer_0/n_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  k0/timer_0/n_reg[18]/Q
                         net (fo=2, routed)           0.133     1.829    k0/timer_0/n_reg[18]
    SLICE_X22Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.940 r  k0/timer_0/n_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.940    k0/timer_0/n_reg[16]_i_1_n_5
    SLICE_X22Y34         FDRE                                         r  k0/timer_0/n_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.910     2.075    k0/timer_0/clk_100mhz_IBUF_BUFG
    SLICE_X22Y34         FDRE                                         r  k0/timer_0/n_reg[18]/C
                         clock pessimism             -0.519     1.556    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.105     1.661    k0/timer_0/n_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 k0/timer_1/n_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/timer_1/n_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.636     1.556    k0/timer_1/clk_100mhz_IBUF_BUFG
    SLICE_X20Y35         FDRE                                         r  k0/timer_1/n_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  k0/timer_1/n_reg[10]/Q
                         net (fo=2, routed)           0.133     1.830    k0/timer_1/n_reg[10]
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.941 r  k0/timer_1/n_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.941    k0/timer_1/n_reg[8]_i_1__0_n_5
    SLICE_X20Y35         FDRE                                         r  k0/timer_1/n_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.911     2.076    k0/timer_1/clk_100mhz_IBUF_BUFG
    SLICE_X20Y35         FDRE                                         r  k0/timer_1/n_reg[10]/C
                         clock pessimism             -0.520     1.556    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.105     1.661    k0/timer_1/n_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 k0/timer_1/n_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k0/timer_1/n_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.636     1.556    k0/timer_1/clk_100mhz_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  k0/timer_1/n_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  k0/timer_1/n_reg[14]/Q
                         net (fo=2, routed)           0.133     1.830    k0/timer_1/n_reg[14]
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.941 r  k0/timer_1/n_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.941    k0/timer_1/n_reg[12]_i_1__0_n_5
    SLICE_X20Y36         FDRE                                         r  k0/timer_1/n_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=2305, routed)        0.911     2.076    k0/timer_1/clk_100mhz_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  k0/timer_1/n_reg[14]/C
                         clock pessimism             -0.520     1.556    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.105     1.661    k0/timer_1/n_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14    k0/rom_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y30    k0/central_processing_unit_0/register_file_0/r_1_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y33    k0/central_processing_unit_0/register_file_0/r_1_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y42    k0/data_memory_0/memory_reg[121][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y44    k0/data_memory_0/memory_reg[121][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X25Y44    k0/data_memory_0/memory_reg[121][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y43    k0/data_memory_0/memory_reg[122][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y43    k0/data_memory_0/memory_reg[122][1]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y36    k0/instruction_memory_0/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y36    k0/instruction_memory_0/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y36    k0/instruction_memory_0/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y36    k0/instruction_memory_0/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    k0/instruction_memory_0/memory_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    k0/instruction_memory_0/memory_reg_0_255_5_5/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    k0/instruction_memory_0/memory_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    k0/instruction_memory_0/memory_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y41    k0/instruction_memory_0/memory_reg_0_255_8_8/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y41    k0/instruction_memory_0/memory_reg_0_255_8_8/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y37    k0/instruction_memory_0/memory_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y37    k0/instruction_memory_0/memory_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y37    k0/instruction_memory_0/memory_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y37    k0/instruction_memory_0/memory_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    k0/instruction_memory_0/memory_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    k0/instruction_memory_0/memory_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    k0/instruction_memory_0/memory_reg_0_255_5_5/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    k0/instruction_memory_0/memory_reg_0_255_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    k0/instruction_memory_0/memory_reg_0_255_5_5/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y37    k0/instruction_memory_0/memory_reg_0_255_5_5/RAMS64E_C/CLK



