//////////////////////////////////////////////////////////////////////////////////
// JoÃ£o Bittencourt
// Nov 2018
//////////////////////////////////////////////////////////////////////////////////

`timescale 1ns / 1ps

module dec7seg(
   input  [3:0] X,
   output [6:0] segment0,
   output [6:0] segment1,
   output [6:0] segment2,
   output [6:0] segment3
);

	reg [6:0] seg0,seg1,seg2,seg3;
	
	always@ (*) begin
		case(X)
		4'b1010:begin // DIF1
		seg0 = ~(7'b0000110);
		seg1 = ~(7'b1110001);
		seg2 = ~(7'b0000110);
		seg3 = ~(7'b1011110);
		end
		4'b1011:begin // DIF2
		seg0 = ~(7'b1011011);
		seg1 = ~(7'b1110001);
		seg2 = ~(7'b0000110);
		seg3 = ~(7'b1011110);
		end
		4'b1111:begin // DIF3
		seg0 = ~(7'b1001111);
		seg1 = ~(7'b1110001);
		seg2 = ~(7'b0000110);
		seg3 = ~(7'b1011110);
		end
		4'b1100:begin // VEL1
		seg0 = ~(7'b0000110);
		seg1 = ~(7'b0111000);
		seg2 = ~(7'b1111001);
		seg3 = ~(7'b0111110);
		end
		4'b1101:begin // VEL 2
		seg0 = ~(7'b1011011);
		seg1 = ~(7'b0111000);
		seg2 = ~(7'b1111001);
		seg3 = ~(7'b0111110);
		end
		4'b1110:begin // OFF
		seg0 = ~(7'b0000000);
		seg1 = ~(7'b1110001);
		seg2 = ~(7'b1110001);
		seg3 = ~(7'b0111111);
		end
		4'b0001:begin //PC
		seg0 = ~(7'b0000000);
		seg1 = ~(7'b0000000);
		seg2 = ~(7'b0111001);
		seg3 = ~(7'b1110011);
		end
		4'b0000:begin	// PVP
		seg0 = ~(7'b0000000);
		seg1 = ~(7'b1110011);
		seg2 = ~(7'b0111110);
		seg3 = ~(7'b1110011);
		end
		4'b0010:begin	// Erro
		seg0 = ~(7'b1011100);
		seg1 = ~(7'b1010000);
		seg2 = ~(7'b1010000);
		seg3 = ~(7'b1111001);
		end
		4'b0011:begin	// Suss
		seg0 = ~(7'b1101101);
		seg1 = ~(7'b1101101);
		seg2 = ~(7'b0111110);
		seg3 = ~(7'b1101101);
		end
		
	
		endcase
	end
	
	assign segment0 = seg0;
	assign segment1 = seg1;
	assign segment2 = seg2;
	assign segment3 = seg3;


endmodule
