// Seed: 1841776289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  output id_8;
  output id_7;
  output id_6;
  output id_5;
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  reg id_9;
  always @(posedge id_3 or posedge 1'b0) begin
    if (id_9)
      if (id_9)
        if (~id_1) id_4 <= id_1 ** 1;
        else begin
          id_9 <= #1 1;
          id_7 = id_9;
          id_4 <= id_9;
        end
  end
  assign id_2 = 1'h0;
  type_10(
      1 == id_7, 1, id_5
  );
endmodule
