{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79975,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79988,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000246255,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 9.27784e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.27045e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 9.27784e-05,
	"finish__design__instance__count__class:buffer": 19,
	"finish__design__instance__area__class:buffer": 142.637,
	"finish__design__instance__count__class:timing_repair_buffer": 76,
	"finish__design__instance__area__class:timing_repair_buffer": 332.819,
	"finish__design__instance__count__class:inverter": 5,
	"finish__design__instance__area__class:inverter": 23.7728,
	"finish__design__instance__count__class:sequential_cell": 79,
	"finish__design__instance__area__class:sequential_cell": 1984.4,
	"finish__design__instance__count__class:multi_input_combinational_cell": 184,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1352.55,
	"finish__design__instance__count": 363,
	"finish__design__instance__area": 3836.18,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.616722,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.935172,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000435956,
	"finish__power__switching__total": 0.000338004,
	"finish__power__leakage__total": 1.40319e-09,
	"finish__power__total": 0.000773961,
	"finish__design__io": 78,
	"finish__design__die__area": 6611.32,
	"finish__design__core__area": 5990.75,
	"finish__design__instance__count": 438,
	"finish__design__instance__area": 3930.02,
	"finish__design__instance__count__stdcell": 438,
	"finish__design__instance__area__stdcell": 3930.02,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.656015,
	"finish__design__instance__utilization__stdcell": 0.656015,
	"finish__design__rows": 28,
	"finish__design__rows:unithd": 28,
	"finish__design__sites": 4788,
	"finish__design__sites:unithd": 4788,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}