[2025-06-29 02:43:06 UTC] vcs -full64 -licqueue '-timescale=1ns/1ns' '+vcs+flush+all' '+warn=all' '-sverilog' design.sv testbench.sv  && ./simv +vcs+lic+wait  
                         Chronologic VCS (TM)
       Version U-2023.03-SP2_Full64 -- Sat Jun 28 22:43:08 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'design.sv'
Parsing included file 'pc.v'.
Back to file 'design.sv'.
Parsing included file 'imem.v'.
Back to file 'design.sv'.
Parsing included file 'control.v'.
Back to file 'design.sv'.
Parsing included file 'regfile.v'.
Back to file 'design.sv'.
Parsing included file 'immgen.v'.
Back to file 'design.sv'.
Parsing included file 'alu_control.v'.
Back to file 'design.sv'.
Parsing included file 'alu.v'.
Back to file 'design.sv'.
Parsing included file 'dmem.v'.
Back to file 'design.sv'.
Parsing included file 'pc_mux.v'.
Back to file 'design.sv'.
Parsing design file 'testbench.sv'
Top Level Modules:
       tb_single_cycle_cpu
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module tb_single_cycle_cpu
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib -L/apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib  -Wl,-rpath-link=./   objs/amcQw_d.o   _331_archive_1.so   SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /apps/vcsmx/vcs/U-2023.03-SP2/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .568 seconds to compile + .381 seconds to elab + .402 seconds to link
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64;  Jun 28 22:43 2025
----- Resetting processor -----
----- Running instruction sequence -----

----- Verifying results -----

Checking x1             | Expected: 0x00000001 | Actual: 0x00000001
Checking x2             | Expected: 0x00000002 | Actual: 0x00000002
Checking x3             | Expected: 0x00000003 | Actual: 0x00000003
Checking dmem[0x88]     | Expected: 0x00000003 | Actual: 0x00000003
Checking Program Counter | Expected: 0x00000010 | Actual: 0x00000010

TEST PASSED: All values matched expected outputs.

$finish called from file "testbench.sv", line 78.
$finish at simulation time               125000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 125000 ps
CPU Time:      0.420 seconds;       Data structure size:   0.0Mb
Sat Jun 28 22:43:10 2025
Finding VCD file...
./cpu_wave.vcd
[2025-06-29 02:43:10 UTC] Opening EPWave...
Done
