#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Aug 11 15:18:48 2025
# Process ID: 709661
# Current directory: /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08
# Command line: vivado -mode batch -source /home/mj/rvx_tutorial_mj2/rvx_devkit/env/xilinx/program_fpga.tcl
# Log file: /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/vivado.log
# Journal file: /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2/imp_genesys2_2025-08-08/vivado.jou
# Running On: mj-940XGK, OS: Linux, CPU Frequency: 400.000 MHz, CPU Physical cores: 16, Host memory: 33200 MB
#-----------------------------------------------------------
source /home/mj/rvx_tutorial_mj2/rvx_devkit/env/xilinx/program_fpga.tcl
# set define_list {}
# source ./set_path.tcl
## set RVX_ENV /home/mj/rvx_tutorial_mj2/rvx_devkit/env
## set PLATFORM_DIR /home/mj/rvx_tutorial_mj2/platform/test_prj_mj2
## set FPGA_NAME genesys2
## set FPGA_DEPENDENT_DIR /home/mj/rvx_tutorial_mj2/rvx_install/mini_git/imp_class_info/genesys2
## set RVX_HWLIB_HOME /home/mj/rvx_tutorial_mj2/rvx_hwlib
## set RVX_SPECIAL_IP_HOME None
## set MUNOC_HW_HOME /home/mj/rvx_tutorial_mj2/rvx_hwlib/munoc
# source ./set_design.tcl
## set FPGA_NAME genesys2
## set GENERATED_TOP_MODULE TEST_PRJ_MJ2_FPGA
## set USER_TOP_FILE ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/set_top_module.tcl
## set USER_COMMON_TOP_FILE ${PLATFORM_DIR}/user/fpga/common/set_top_module.tcl
## if {[file exist ${USER_TOP_FILE}]} {
## 	source ${USER_TOP_FILE}
## } elseif {[file exist ${USER_COMMON_TOP_FILE}]} {
## 	source ${USER_COMMON_TOP_FILE}
## } else {
## 	set TOP_MODULE ${GENERATED_TOP_MODULE}
## }
## set PROJECT_NAME [string tolower ${TOP_MODULE}]
## set BIT_FILE_NAME ${PROJECT_NAME}.${FPGA_NAME}
## set IMP_MODE release
# source ${RVX_ENV}/xilinx/__set_env.tcl
## source ${RVX_ENV}/xilinx/util.tcl
### proc glob_wo_error { pattern } {
### 	if [ catch { set temp [glob $pattern] } msg ] {
### 		set result {}
### 	} else {
### 		set result $temp
### 	}
### 	return $result
### }
### proc concat_file_list { conv_list pattern} {
### 	return [concat $conv_list [glob_wo_error $pattern]]
### }
### proc touch { path } {
### 	if {[file exist $path]==0} {
### 		close [open $path w]
### 	}
### }
## set ENV_DIR ${RVX_ENV}/xilinx
## set CURRENT_DIR [pwd]
## set IMP_RESULT_DIR ${CURRENT_DIR}/imp_result
## set ILA_RESULT_DIR ${CURRENT_DIR}/ila
## set SYN_ENV_FILE ./set_fpga_syn_env.tcl
## set SYN_COMMON_LIB_ENV_FILE ${RVX_HWLIB_HOME}/lib_fpga/env/set_syn_env.tcl
## set SYN_LIB_ENV_FILE ${FPGA_DEPENDENT_DIR}/env/set_syn_env.tcl
## set IMP_ENV_FILE ./set_fpga_imp_env.tcl
## set IMP_LIB_ENV_FILE ${FPGA_DEPENDENT_DIR}/env/set_imp_env.tcl
## set TOOL_OPTION_FILE ./set_tool_option.tcl
## set MANUAL_SYN_IMPDIR_FILE ./syn_manually.tcl
## set MANUAL_PNR_IMPDIR_FILE ./pnr_manually.tcl
## set MANUAL_SYN_USER_FILE ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/syn_manually.tcl
## set MANUAL_PNR_USER_FILE ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/pnr_manually.tcl
# if [string equal $IMP_MODE "debug"] {
# 	start_gui
# }
# open_hw_manager
# connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:10:28
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



# current_hw_server [get_hw_servers]
# disconnect_hw_server
# connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-08:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



# current_hw_server [get_hw_servers]
# open_hw_target [get_hw_targets]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/200300BCCB36B
# current_hw_device [get_hw_devices]
# refresh_hw_device -update_hw_probes false
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
# if [string equal $IMP_MODE "debug"] {
# 	set_property PROGRAM.FILE ${IMP_RESULT_DIR}/${BIT_FILE_NAME}.bit [current_hw_device]
# 	set_property PROBES.FILE ${IMP_RESULT_DIR}/${BIT_FILE_NAME}.ltx [current_hw_device]
# 	program_hw_devices
# 	refresh_hw_device
# 	display_hw_ila_data
# } else {
# 	set_property PROGRAM.FILE ${IMP_RESULT_DIR}/${BIT_FILE_NAME}.bit [current_hw_device]
# 	program_hw_devices
# 	close_hw_target
# 	disconnect_hw_server
# }
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3676.848 ; gain = 1.000 ; free physical = 23632 ; free virtual = 28272
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Digilent/200300BCCB36B
INFO: [Common 17-206] Exiting Vivado at Mon Aug 11 15:19:08 2025...
