{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 14:58:54 2017 " "Info: Processing started: Tue Jan 10 14:58:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_test -c sdram_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_test -c sdram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rfifo " "Info: Found entity 1: rfifo" {  } { { "rfifo.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/rfifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdr_para.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file src/sdram/sdr_para.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_cmd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Info: Found entity 1: sdram_cmd" {  } { { "src/sdram/sdram_cmd.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_cmd.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Info: Found entity 1: sdram_ctrl" {  } { { "src/sdram/sdram_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_ctrl.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Info: Found entity 1: sdram_top" {  } { { "src/sdram/sdram_top.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_top.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_wr_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/sdram/sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Info: Found entity 1: sdram_wr_data" {  } { { "src/sdram/sdram_wr_data.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/sys_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/pll/sys_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_ctrl " "Info: Found entity 1: sys_ctrl" {  } { { "src/pll/sys_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/pll/sys_ctrl.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cache/cache_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/cache/cache_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cache_ctrl " "Info: Found entity 1: cache_ctrl" {  } { { "src/cache/cache_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/cache/cache_ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system/system_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/system/system_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_module " "Info: Found entity 1: system_module" {  } { { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file wfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wfifo " "Info: Found entity 1: wfifo" {  } { { "wfifo.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/wfifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "rd_bstop1 cache_ctrl.v(162) " "Error (10219): Verilog HDL Continuous Assignment error at cache_ctrl.v(162): object \"rd_bstop1\" on left-hand side of assignment must have a net type" {  } { { "src/cache/cache_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/cache/cache_ctrl.v" 162 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Error: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 10 14:58:55 2017 " "Error: Processing ended: Tue Jan 10 14:58:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
