<profile>

<section name = "Vitis HLS Report for 'SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1'" level="0">
<item name = "Date">Sun Nov  3 13:42:12 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">LeNet_wrapper</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 9.868 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_123_1">?, ?, 4, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 924, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 163, -</column>
<column name="Register">-, -, 408, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_U">SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W, 8, 0, 0, 0, 10500, 8, 1, 84000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln156_1_fu_388_p2">+, 0, 0, 14, 14, 14</column>
<column name="add_ln156_fu_356_p2">+, 0, 0, 12, 12, 12</column>
<column name="i_14_fu_234_p2">+, 0, 0, 39, 32, 1</column>
<column name="inp_9_fu_292_p2">+, 0, 0, 39, 32, 1</column>
<column name="inp_i_7_fu_317_p2">+, 0, 0, 39, 32, 1</column>
<column name="inp_j_5_fu_300_p2">+, 0, 0, 39, 32, 1</column>
<column name="input_ind_fu_394_p2">+, 0, 0, 14, 14, 14</column>
<column name="kx_2_fu_400_p2">+, 0, 0, 39, 32, 1</column>
<column name="ky_2_fu_420_p2">+, 0, 0, 39, 32, 1</column>
<column name="ox_2_fu_445_p2">+, 0, 0, 39, 32, 1</column>
<column name="oy_3_fu_475_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub_ln156_fu_382_p2">-, 0, 0, 17, 14, 14</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_179">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_239">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_516">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_522">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state5_pp0_iter4_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op107_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op113_store_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln123_fu_229_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln126_fu_268_p2">icmp, 0, 0, 39, 32, 10</column>
<column name="icmp_ln129_2_fu_280_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="icmp_ln129_fu_274_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="icmp_ln145_fu_306_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="icmp_ln148_fu_323_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="icmp_ln153_fu_347_p2">icmp, 0, 0, 39, 32, 8</column>
<column name="icmp_ln163_fu_406_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="icmp_ln166_fu_426_p2">icmp, 0, 0, 39, 32, 3</column>
<column name="icmp_ln169_fu_451_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="icmp_ln172_fu_481_p2">icmp, 0, 0, 39, 32, 5</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln129_fu_286_p2">or, 0, 0, 2, 1, 1</column>
<column name="inp_10_fu_487_p3">select, 0, 0, 32, 1, 1</column>
<column name="inp_i_8_fu_329_p3">select, 0, 0, 32, 1, 1</column>
<column name="oy_4_fu_496_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_inp_1_phi_fu_137_p6">14, 3, 32, 96</column>
<column name="ap_phi_mux_inp_6_phi_fu_148_p10">14, 3, 32, 96</column>
<column name="ap_phi_mux_storemerge_phi_fu_168_p4">9, 2, 8, 16</column>
<column name="ap_phi_reg_pp0_iter2_storemerge_reg_164">9, 2, 8, 16</column>
<column name="connect_0_blk_n">9, 2, 1, 2</column>
<column name="connect_1_blk_n">9, 2, 1, 2</column>
<column name="i_fu_56">9, 2, 32, 64</column>
<column name="inp_fu_76">9, 2, 32, 64</column>
<column name="inp_i_fu_72">9, 2, 32, 64</column>
<column name="inp_j_fu_84">9, 2, 32, 64</column>
<column name="kx_fu_80">9, 2, 32, 64</column>
<column name="ky_fu_68">9, 2, 32, 64</column>
<column name="ox_fu_64">9, 2, 32, 64</column>
<column name="oy_fu_60">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_storemerge_reg_164">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_storemerge_reg_164">8, 0, 8, 0</column>
<column name="i_fu_56">32, 0, 32, 0</column>
<column name="icmp_ln123_reg_623">1, 0, 1, 0</column>
<column name="icmp_ln126_reg_627">1, 0, 1, 0</column>
<column name="icmp_ln153_reg_639">1, 0, 1, 0</column>
<column name="inp_8_reg_618">32, 0, 32, 0</column>
<column name="inp_fu_76">32, 0, 32, 0</column>
<column name="inp_i_fu_72">32, 0, 32, 0</column>
<column name="inp_j_fu_84">32, 0, 32, 0</column>
<column name="input_ind_reg_643">14, 0, 14, 0</column>
<column name="input_ind_reg_643_pp0_iter2_reg">14, 0, 14, 0</column>
<column name="kx_fu_80">32, 0, 32, 0</column>
<column name="ky_fu_68">32, 0, 32, 0</column>
<column name="or_ln129_reg_631">1, 0, 1, 0</column>
<column name="ox_fu_64">32, 0, 32, 0</column>
<column name="oy_fu_60">32, 0, 32, 0</column>
<column name="icmp_ln153_reg_639">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SCIG&lt;5u, 1u, 28u, 20u, 24u, 0u&gt;_Pipeline_VITIS_LOOP_123_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SCIG&lt;5u, 1u, 28u, 20u, 24u, 0u&gt;_Pipeline_VITIS_LOOP_123_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SCIG&lt;5u, 1u, 28u, 20u, 24u, 0u&gt;_Pipeline_VITIS_LOOP_123_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SCIG&lt;5u, 1u, 28u, 20u, 24u, 0u&gt;_Pipeline_VITIS_LOOP_123_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SCIG&lt;5u, 1u, 28u, 20u, 24u, 0u&gt;_Pipeline_VITIS_LOOP_123_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SCIG&lt;5u, 1u, 28u, 20u, 24u, 0u&gt;_Pipeline_VITIS_LOOP_123_1, return value</column>
<column name="connect_0_dout">in, 32, ap_fifo, connect_0, pointer</column>
<column name="connect_0_num_data_valid">in, 7, ap_fifo, connect_0, pointer</column>
<column name="connect_0_fifo_cap">in, 7, ap_fifo, connect_0, pointer</column>
<column name="connect_0_empty_n">in, 1, ap_fifo, connect_0, pointer</column>
<column name="connect_0_read">out, 1, ap_fifo, connect_0, pointer</column>
<column name="connect_1_din">out, 32, ap_fifo, connect_1, pointer</column>
<column name="connect_1_num_data_valid">in, 7, ap_fifo, connect_1, pointer</column>
<column name="connect_1_fifo_cap">in, 7, ap_fifo, connect_1, pointer</column>
<column name="connect_1_full_n">in, 1, ap_fifo, connect_1, pointer</column>
<column name="connect_1_write">out, 1, ap_fifo, connect_1, pointer</column>
<column name="mul36">in, 32, ap_none, mul36, scalar</column>
</table>
</item>
</section>
</profile>
