/dts-v1/;

/ {
  #address-cells = <2>;
  #size-cells = <2>;
  compatible = "nuclei,ux600";
  model = "nuclei,ux600";
  
  chosen {
     bootargs = "earlycon=sbi";
  };

  cpus {
    #address-cells = <1>;
    #size-cells = <0>;
    timebase-frequency = <32768>;
    cpu0: cpu@0 {
      device_type = "cpu";
      reg = <0>;
      status = "okay";
      compatible = "riscv";
      riscv,isa = "rv64imac";
      mmu-type = "riscv,sv39";
      clock-frequency = <25000000>;
      cpu0_intc: interrupt-controller {
        #interrupt-cells = <1>;
        interrupt-controller;
        compatible = "riscv,cpu-intc";
      };
    };
  };

  memory@41000000 {
    device_type = "memory";
    reg = <0x0 0x41000000 0x0 0xF000000>;
  };

  soc {
    #address-cells = <2>;
    #size-cells = <2>;
    compatible = "nuclei,ux600", "simple-bus";
    ranges;
  };

  hfclk: hfclk {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <25000000>;
		clock-output-names = "hfclk";
	};
  
  plic0: interrupt-controller@8000000 {
		#interrupt-cells = <1>;
		compatible = "riscv,plic0";
		interrupt-controller;
                riscv,ndev = <53>;
		interrupts-extended =
	        <&cpu0_intc 11 &cpu0_intc 9>;
		reg = <0x0 0x8000000 0x0 0x4000000>;
	};

    uart0: serial@10013000 {
    compatible = "sifive,uart0";
    reg = <0x0 0x10013000 0x0 0x1000>;
    interrupt-parent = <&plic0>;
    interrupts = <4>;
    clocks = <&hfclk>;
    status = "disabled";
	};

    uart1: serial@10023000 {
    compatible = "sifive,uart0";
    reg = <0x0 0x10023000 0x0 0x1000>;
    interrupt-parent = <&plic0>;
    interrupts = <5>;
    clocks = <&hfclk>;
    status = "disabled";
	};

    qspi0: spi@10014000 {
    compatible = "sifive,spi0";
    reg = <0x0 0x10014000 0x0 0x1000>;
    interrupt-parent = <&plic0>;
    interrupts = <34>;
    num-cs = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&hfclk>;
    status = "okay";

    flash@0 {
      compatible = "gd25q32", "jedec,spi-nor";
      reg = <0>;
      spi-max-frequency = <1000000>;
  //		m25p,fast-read;
      #spi-tx-bus-width = <1>;
      #spi-rx-bus-width = <1>;
    };
  };

    qspi2: spi@10034000 {
    compatible = "sifive,spi0";
    reg = <0x0 0x10016000 0x0 0x1000>;
    interrupt-parent = <&plic0>;
    interrupts = <36>;
    num-cs = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&hfclk>;
    status = "okay";

    mmc@0 {
      compatible = "mmc-spi-slot";
      reg = <0>;
      spi-max-frequency = <20000000>;
      voltage-ranges = <3300 3300>;
      disable-wp;
      gpios = <&gpio 30 31>;
    };
  };
  gpio: gpio@10012000 {
	compatible = "sifive,gpio0";
	interrupt-parent = <&plic0>;
	interrupts = <7>, <8>, <9>, <10>, <11>, <12>, <13>,
			     <14>, <15>, <16>, <17>, <18>, <19>, <20>,
			     <21>, <22>;
	reg = <0x0 0x10011000 0x0 0x1000>;
	gpio-controller;
	#gpio-cells = <2>;
	interrupt-controller;
	#interrupt-cells = <2>;
	clocks = <&hfclk>;
	status = "okay";
	};
};
