Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 17 14:30:52 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_tx_btn_timing_summary_routed.rpt -pb send_tx_btn_timing_summary_routed.pb -rpx send_tx_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : send_tx_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.437        0.000                      0                   46        0.199        0.000                      0                   46        4.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.437        0.000                      0                   46        0.199        0.000                      0                   46        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 1.889ns (52.803%)  route 1.688ns (47.197%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.623     5.144    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y19          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.461    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.117 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    U_UART/U_BAUD_Tick_Gen/count_next0_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.345    U_UART/U_BAUD_Tick_Gen/count_next0_carry__1_n_0
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.567 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__2/O[0]
                         net (fo=1, routed)           0.828     8.395    U_UART/U_BAUD_Tick_Gen/data0[13]
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.327     8.722 r  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.722    U_UART/U_BAUD_Tick_Gen/count_next[13]
    SLICE_X4Y21          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505    14.846    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y21          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDCE (Setup_fdce_C_D)        0.075    15.159    U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.511ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.458ns  (logic 1.749ns (50.576%)  route 1.709ns (49.424%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.623     5.144    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y19          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.461    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.117 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    U_UART/U_BAUD_Tick_Gen/count_next0_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.451 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/O[1]
                         net (fo=1, routed)           0.849     8.299    U_UART/U_BAUD_Tick_Gen/data0[6]
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.303     8.602 r  U_UART/U_BAUD_Tick_Gen/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.602    U_UART/U_BAUD_Tick_Gen/count_next[6]
    SLICE_X4Y20          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.506    14.847    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y20          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDCE (Setup_fdce_C_D)        0.029    15.114    U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.511    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 send_tx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 1.021ns (29.761%)  route 2.410ns (70.239%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  send_tx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  send_tx_data_reg_reg[1]/Q
                         net (fo=8, routed)           1.098     6.717    send_tx_data_reg[1]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.295     7.012 f  send_tx_data_reg[6]_i_3/O
                         net (fo=1, routed)           0.635     7.647    send_tx_data_reg[6]_i_3_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.771 r  send_tx_data_reg[6]_i_2/O
                         net (fo=4, routed)           0.677     8.448    send_tx_data_reg[6]_i_2_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I0_O)        0.124     8.572 r  send_tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.572    send_tx_data_next[6]
    SLICE_X3Y23          FDCE                                         r  send_tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  send_tx_data_reg_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.029    15.113    send_tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.541    

Slack (MET) :             6.552ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.775ns (51.250%)  route 1.688ns (48.750%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.623     5.144    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y19          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.461    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.117 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    U_UART/U_BAUD_Tick_Gen/count_next0_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.453 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/O[0]
                         net (fo=1, routed)           0.828     8.281    U_UART/U_BAUD_Tick_Gen/data0[9]
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.327     8.608 r  U_UART/U_BAUD_Tick_Gen/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.608    U_UART/U_BAUD_Tick_Gen/count_next[9]
    SLICE_X4Y20          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.506    14.847    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y20          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDCE (Setup_fdce_C_D)        0.075    15.160    U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                  6.552    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 1.863ns (55.196%)  route 1.512ns (44.804%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.623     5.144    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y19          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.461    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.117 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    U_UART/U_BAUD_Tick_Gen/count_next0_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.565 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/O[1]
                         net (fo=1, routed)           0.652     8.217    U_UART/U_BAUD_Tick_Gen/data0[10]
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.303     8.520 r  U_UART/U_BAUD_Tick_Gen/count_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.520    U_UART/U_BAUD_Tick_Gen/count_next[10]
    SLICE_X4Y21          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505    14.846    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y21          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDCE (Setup_fdce_C_D)        0.029    15.113    U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 send_tx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 1.047ns (30.254%)  route 2.414ns (69.746%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  send_tx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  send_tx_data_reg_reg[1]/Q
                         net (fo=8, routed)           1.098     6.717    send_tx_data_reg[1]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.295     7.012 f  send_tx_data_reg[6]_i_3/O
                         net (fo=1, routed)           0.635     7.647    send_tx_data_reg[6]_i_3_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.771 r  send_tx_data_reg[6]_i_2/O
                         net (fo=4, routed)           0.681     8.452    send_tx_data_reg[6]_i_2_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I0_O)        0.150     8.602 r  send_tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.602    send_tx_data_next[3]
    SLICE_X2Y23          FDCE                                         r  send_tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  send_tx_data_reg_reg[3]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X2Y23          FDCE (Setup_fdce_C_D)        0.091    15.197    send_tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.605ns  (required time - arrival time)
  Source:                 send_tx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 1.021ns (29.709%)  route 2.416ns (70.291%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  send_tx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  send_tx_data_reg_reg[1]/Q
                         net (fo=8, routed)           1.098     6.717    send_tx_data_reg[1]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.295     7.012 f  send_tx_data_reg[6]_i_3/O
                         net (fo=1, routed)           0.635     7.647    send_tx_data_reg[6]_i_3_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.771 r  send_tx_data_reg[6]_i_2/O
                         net (fo=4, routed)           0.683     8.454    send_tx_data_reg[6]_i_2_n_0
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.124     8.578 r  send_tx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.578    send_tx_data_next[0]
    SLICE_X2Y23          FDCE                                         r  send_tx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  send_tx_data_reg_reg[0]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X2Y23          FDCE (Setup_fdce_C_D)        0.077    15.183    send_tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  6.605    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 1.873ns (55.164%)  route 1.522ns (44.836%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.623     5.144    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y19          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.461    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.117 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    U_UART/U_BAUD_Tick_Gen/count_next0_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.231 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.544 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.206    U_UART/U_BAUD_Tick_Gen/data0[12]
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.334     8.540 r  U_UART/U_BAUD_Tick_Gen/count_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.540    U_UART/U_BAUD_Tick_Gen/count_next[12]
    SLICE_X4Y21          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.505    14.846    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y21          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y21          FDCE (Setup_fdce_C_D)        0.075    15.159    U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 send_tx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 1.045ns (30.196%)  route 2.416ns (69.804%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  send_tx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  send_tx_data_reg_reg[1]/Q
                         net (fo=8, routed)           1.098     6.717    send_tx_data_reg[1]
    SLICE_X2Y23          LUT4 (Prop_lut4_I1_O)        0.295     7.012 f  send_tx_data_reg[6]_i_3/O
                         net (fo=1, routed)           0.635     7.647    send_tx_data_reg[6]_i_3_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124     7.771 r  send_tx_data_reg[6]_i_2/O
                         net (fo=4, routed)           0.683     8.454    send_tx_data_reg[6]_i_2_n_0
    SLICE_X2Y23          LUT3 (Prop_lut3_I0_O)        0.148     8.602 r  send_tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.602    send_tx_data_next[1]
    SLICE_X2Y23          FDCE                                         r  send_tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  send_tx_data_reg_reg[1]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X2Y23          FDCE (Setup_fdce_C_D)        0.118    15.224    send_tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 1.759ns (53.606%)  route 1.522ns (46.394%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.623     5.144    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y19          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.860     6.461    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.117 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.117    U_UART/U_BAUD_Tick_Gen/count_next0_carry_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.430 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/O[3]
                         net (fo=1, routed)           0.662     8.092    U_UART/U_BAUD_Tick_Gen/data0[8]
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.334     8.426 r  U_UART/U_BAUD_Tick_Gen/count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.426    U_UART/U_BAUD_Tick_Gen/count_next[8]
    SLICE_X4Y20          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.506    14.847    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y20          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y20          FDCE (Setup_fdce_C_D)        0.075    15.160    U_UART/U_BAUD_Tick_Gen/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 U_Start_btn/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.166%)  route 0.140ns (49.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.587     1.470    U_Start_btn/CLK
    SLICE_X0Y19          FDCE                                         r  U_Start_btn/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_Start_btn/q_reg_reg[7]/Q
                         net (fo=3, routed)           0.140     1.751    U_Start_btn/q_next[6]
    SLICE_X1Y21          FDCE                                         r  U_Start_btn/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.854     1.981    U_Start_btn/CLK
    SLICE_X1Y21          FDCE                                         r  U_Start_btn/q_reg_reg[6]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.070     1.552    U_Start_btn/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_Start_btn/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/edge_detect_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.468    U_Start_btn/CLK
    SLICE_X2Y21          FDCE                                         r  U_Start_btn/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.148     1.616 r  U_Start_btn/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.074     1.690    U_Start_btn/q_reg_reg_n_0_[0]
    SLICE_X2Y21          LUT5 (Prop_lut5_I3_O)        0.098     1.788 r  U_Start_btn/edge_detect_i_1/O
                         net (fo=1, routed)           0.000     1.788    U_Start_btn/btn_debounce
    SLICE_X2Y21          FDCE                                         r  U_Start_btn/edge_detect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.854     1.981    U_Start_btn/CLK
    SLICE_X2Y21          FDCE                                         r  U_Start_btn/edge_detect_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.120     1.588    U_Start_btn/edge_detect_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.468    U_UART/U_UART_TX/CLK
    SLICE_X3Y21          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/Q
                         net (fo=7, routed)           0.069     1.665    U_UART/U_UART_TX/state[1]
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.099     1.764 r  U_UART/U_UART_TX/bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    U_UART/U_UART_TX/bit_counter[1]_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  U_UART/U_UART_TX/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.854     1.981    U_UART/U_UART_TX/CLK
    SLICE_X3Y21          FDCE                                         r  U_UART/U_UART_TX/bit_counter_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.092     1.560    U_UART/U_UART_TX/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.468    U_UART/U_UART_TX/CLK
    SLICE_X2Y22          FDCE                                         r  U_UART/U_UART_TX/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_UART/U_UART_TX/bit_counter_reg[2]/Q
                         net (fo=5, routed)           0.116     1.749    U_UART/U_UART_TX/bit_counter[2]
    SLICE_X3Y22          LUT6 (Prop_lut6_I3_O)        0.045     1.794 r  U_UART/U_UART_TX/tx_reg_i_2/O
                         net (fo=1, routed)           0.000     1.794    U_UART/U_UART_TX/tx_reg_i_2_n_0
    SLICE_X3Y22          FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.853     1.980    U_UART/U_UART_TX/CLK
    SLICE_X3Y22          FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDPE (Hold_fdpe_C_D)         0.091     1.572    U_UART/U_UART_TX/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.977%)  route 0.151ns (42.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.582     1.465    clk_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  send_tx_data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     1.629 r  send_tx_data_reg_reg[2]/Q
                         net (fo=7, routed)           0.151     1.781    send_tx_data_reg[2]
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  send_tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.826    send_tx_data_next[5]
    SLICE_X2Y23          FDPE                                         r  send_tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y23          FDPE                                         r  send_tx_data_reg_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y23          FDPE (Hold_fdpe_C_D)         0.121     1.600    send_tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_Start_btn/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.482%)  route 0.169ns (54.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.468    U_Start_btn/CLK
    SLICE_X1Y21          FDCE                                         r  U_Start_btn/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Start_btn/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.169     1.778    U_Start_btn/q_next[5]
    SLICE_X2Y21          FDCE                                         r  U_Start_btn/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.854     1.981    U_Start_btn/CLK
    SLICE_X2Y21          FDCE                                         r  U_Start_btn/q_reg_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.064     1.546    U_Start_btn/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  send_tx_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  send_tx_data_reg_reg[6]/Q
                         net (fo=4, routed)           0.167     1.774    send_tx_data_reg[6]
    SLICE_X3Y23          LUT4 (Prop_lut4_I2_O)        0.042     1.816 r  send_tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.816    send_tx_data_next[7]
    SLICE_X3Y23          FDCE                                         r  send_tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X3Y23          FDCE                                         r  send_tx_data_reg_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.107     1.573    send_tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.142%)  route 0.192ns (50.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.468    U_UART/U_UART_TX/CLK
    SLICE_X3Y21          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.192     1.802    U_UART/U_UART_TX/state[0]
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.847 r  U_UART/U_UART_TX/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.847    U_UART/U_UART_TX/bit_counter[2]_i_1_n_0
    SLICE_X2Y22          FDCE                                         r  U_UART/U_UART_TX/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.853     1.980    U_UART/U_UART_TX/CLK
    SLICE_X2Y22          FDCE                                         r  U_UART/U_UART_TX/bit_counter_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.120     1.601    U_UART/U_UART_TX/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/bit_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.628%)  route 0.196ns (51.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.468    U_UART/U_UART_TX/CLK
    SLICE_X3Y21          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.196     1.806    U_UART/U_UART_TX/state[0]
    SLICE_X2Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  U_UART/U_UART_TX/bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    U_UART/U_UART_TX/bit_counter[0]_i_1_n_0
    SLICE_X2Y22          FDCE                                         r  U_UART/U_UART_TX/bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.853     1.980    U_UART/U_UART_TX/CLK
    SLICE_X2Y22          FDCE                                         r  U_UART/U_UART_TX/bit_counter_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.121     1.602    U_UART/U_UART_TX/bit_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.585     1.468    U_UART/U_UART_TX/CLK
    SLICE_X3Y21          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_UART/U_UART_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.179     1.788    U_UART/U_UART_TX/state[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.042     1.830 r  U_UART/U_UART_TX/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    U_UART/U_UART_TX/FSM_sequential_state[1]_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.854     1.981    U_UART/U_UART_TX/CLK
    SLICE_X3Y21          FDCE                                         r  U_UART/U_UART_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.107     1.575    U_UART/U_UART_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    U_Start_btn/edge_detect_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    U_Start_btn/q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    U_Start_btn/q_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    U_Start_btn/q_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    U_Start_btn/q_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    U_Start_btn/q_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    U_Start_btn/q_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    U_Start_btn/q_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    U_Start_btn/q_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U_Start_btn/edge_detect_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U_Start_btn/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U_Start_btn/q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U_Start_btn/q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U_Start_btn/q_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U_Start_btn/q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U_Start_btn/q_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U_Start_btn/q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U_Start_btn/q_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    U_Start_btn/q_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    U_UART/U_UART_TX/bit_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    U_UART/U_UART_TX/bit_counter_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    U_UART/U_UART_TX/tx_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    send_tx_data_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    send_tx_data_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y24    send_tx_data_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    send_tx_data_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    send_tx_data_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    send_tx_data_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    send_tx_data_reg_reg[6]/C



