Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 30 18:20:00 2025
| Host         : RHIT-R912GAAZ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file caravel_timing_summary_routed.rpt -pb caravel_timing_summary_routed.pb -rpx caravel_timing_summary_routed.rpx -warn_on_violation
| Design       : caravel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 660 register/latch pins with no clock driven by root clock pin: mprj_io[4] (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: chip_core/housekeeping/wbbd_sck_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2872 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.194        0.000                      0                 7738        0.035        0.000                      0                 7738        3.000        0.000                       0                  3026  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clock100            {0.000 5.000}      10.000          100.000         
  clkfbout_clk_fix  {0.000 25.000}     50.000          20.000          
  clock12           {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock100                                                                                                                                                              3.000        0.000                       0                     1  
  clkfbout_clk_fix                                                                                                                                                   47.845        0.000                       0                     3  
  clock12                26.194        0.000                      0                 7528        0.035        0.000                      0                 7528       40.417        0.000                       0                  3022  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock12            clock12                 36.641        0.000                      0                  210        0.387        0.000                      0                  210  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock100
  To Clock:  clock100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_fix
  To Clock:  clkfbout_clk_fix

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_fix
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_fix/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_fix/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock12
  To Clock:  clock12

Setup :            0  Failing Endpoints,  Worst Slack       26.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.194ns  (required time - arrival time)
  Source:                 clk_fix/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clock12'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            mprj_io[14]
                            (output port clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Max at Slow Process Corner
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        10.296ns  (logic 3.899ns (37.870%)  route 6.397ns (62.130%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT6=1 OBUFT=1)
  Output Delay:           5.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.751ns = ( 78.583 - 83.333 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 37.311 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        2.072    41.198    chip_core/gpio_control_in_1[6]/clk_out1
    SLICE_X12Y112        LUT6 (Prop_lut6_I3_O)        0.124    41.322 f  chip_core/gpio_control_in_1[6]/mprj_io_IOBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.425    41.747    chip_core/gpio_control_in_1[6]/mprj_io_IOBUF[14]_inst_i_3_n_0
    SLICE_X12Y112        LUT3 (Prop_lut3_I2_O)        0.124    41.871 f  chip_core/gpio_control_in_1[6]/mprj_io_IOBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.181    44.052    mprj_io_IOBUF[14]_inst/I
    D18                  OBUFT (Prop_obuft_I_O)       3.555    47.607 f  mprj_io_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    47.607    mprj_io[14]
    D18                                                               f  mprj_io[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.395    78.978    
                         clock uncertainty           -0.176    78.801    
                         output delay                -5.000    73.801    
  -------------------------------------------------------------------
                         required time                         73.801    
                         arrival time                         -47.607    
  -------------------------------------------------------------------
                         slack                                 26.194    

Slack (MET) :             26.235ns  (required time - arrival time)
  Source:                 clk_fix/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clock12'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            mprj_io[15]
                            (output port clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Max at Slow Process Corner
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        10.255ns  (logic 3.892ns (37.950%)  route 6.363ns (62.050%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT6=1 OBUFT=1)
  Output Delay:           5.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -4.751ns = ( 78.583 - 83.333 ) 
    Source Clock Delay      (SCD):    -4.355ns = ( 37.311 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        2.072    41.198    chip_core/gpio_control_in_1[7]/clk_out1
    SLICE_X10Y114        LUT6 (Prop_lut6_I3_O)        0.124    41.322 f  chip_core/gpio_control_in_1[7]/mprj_io_IOBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.425    41.747    chip_core/gpio_control_in_1[7]/mprj_io_IOBUF[15]_inst_i_3_n_0
    SLICE_X10Y114        LUT3 (Prop_lut3_I2_O)        0.124    41.871 f  chip_core/gpio_control_in_1[7]/mprj_io_IOBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.147    44.018    mprj_io_IOBUF[15]_inst/I
    E18                  OBUFT (Prop_obuft_I_O)       3.548    47.566 f  mprj_io_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    47.566    mprj_io[15]
    E18                                                               f  mprj_io[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         clock pessimism              0.395    78.978    
                         clock uncertainty           -0.176    78.801    
                         output delay                -5.000    73.801    
  -------------------------------------------------------------------
                         required time                         73.801    
                         arrival time                         -47.566    
  -------------------------------------------------------------------
                         slack                                 26.235    

Slack (MET) :             38.050ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wb_dat_o_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        2.984ns  (logic 0.676ns (22.652%)  route 2.308ns (77.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          1.476    42.768    chip_core/housekeeping/Q[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.152    42.920 r  chip_core/housekeeping/wb_dat_o[23]_i_1/O
                         net (fo=8, routed)           0.833    43.752    chip_core/housekeeping/wb_dat_o[23]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.513    81.826    chip_core/housekeeping/clk_out1
    SLICE_X49Y96         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[18]/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X49Y96         FDRE (Setup_fdre_C_CE)      -0.407    81.802    chip_core/housekeeping/wb_dat_o_reg[18]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                         -43.752    
  -------------------------------------------------------------------
                         slack                                 38.050    

Slack (MET) :             38.050ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wb_dat_o_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        2.984ns  (logic 0.676ns (22.652%)  route 2.308ns (77.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          1.476    42.768    chip_core/housekeeping/Q[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.152    42.920 r  chip_core/housekeeping/wb_dat_o[23]_i_1/O
                         net (fo=8, routed)           0.833    43.752    chip_core/housekeeping/wb_dat_o[23]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.513    81.826    chip_core/housekeeping/clk_out1
    SLICE_X49Y96         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[19]/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X49Y96         FDRE (Setup_fdre_C_CE)      -0.407    81.802    chip_core/housekeeping/wb_dat_o_reg[19]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                         -43.752    
  -------------------------------------------------------------------
                         slack                                 38.050    

Slack (MET) :             38.050ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wb_dat_o_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        2.984ns  (logic 0.676ns (22.652%)  route 2.308ns (77.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          1.476    42.768    chip_core/housekeeping/Q[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.152    42.920 r  chip_core/housekeeping/wb_dat_o[23]_i_1/O
                         net (fo=8, routed)           0.833    43.752    chip_core/housekeeping/wb_dat_o[23]_i_1_n_0
    SLICE_X49Y96         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.513    81.826    chip_core/housekeeping/clk_out1
    SLICE_X49Y96         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[20]/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X49Y96         FDRE (Setup_fdre_C_CE)      -0.407    81.802    chip_core/housekeeping/wb_dat_o_reg[20]
  -------------------------------------------------------------------
                         required time                         81.802    
                         arrival time                         -43.752    
  -------------------------------------------------------------------
                         slack                                 38.050    

Slack (MET) :             38.191ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wb_dat_o_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.046ns  (logic 0.648ns (21.273%)  route 2.398ns (78.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 81.827 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          1.108    42.400    chip_core/housekeeping/Q[0]
    SLICE_X41Y97         LUT5 (Prop_lut5_I4_O)        0.124    42.524 r  chip_core/housekeeping/wb_dat_o[31]_i_1/O
                         net (fo=8, routed)           1.290    43.814    chip_core/housekeeping/wb_dat_o[31]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.514    81.827    chip_core/housekeeping/clk_out1
    SLICE_X49Y97         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[26]/C
                         clock pessimism              0.559    82.387    
                         clock uncertainty           -0.176    82.210    
    SLICE_X49Y97         FDRE (Setup_fdre_C_CE)      -0.205    82.005    chip_core/housekeeping/wb_dat_o_reg[26]
  -------------------------------------------------------------------
                         required time                         82.005    
                         arrival time                         -43.814    
  -------------------------------------------------------------------
                         slack                                 38.191    

Slack (MET) :             38.191ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wb_dat_o_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.046ns  (logic 0.648ns (21.273%)  route 2.398ns (78.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 81.827 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          1.108    42.400    chip_core/housekeeping/Q[0]
    SLICE_X41Y97         LUT5 (Prop_lut5_I4_O)        0.124    42.524 r  chip_core/housekeeping/wb_dat_o[31]_i_1/O
                         net (fo=8, routed)           1.290    43.814    chip_core/housekeeping/wb_dat_o[31]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.514    81.827    chip_core/housekeeping/clk_out1
    SLICE_X49Y97         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[29]/C
                         clock pessimism              0.559    82.387    
                         clock uncertainty           -0.176    82.210    
    SLICE_X49Y97         FDRE (Setup_fdre_C_CE)      -0.205    82.005    chip_core/housekeeping/wb_dat_o_reg[29]
  -------------------------------------------------------------------
                         required time                         82.005    
                         arrival time                         -43.814    
  -------------------------------------------------------------------
                         slack                                 38.191    

Slack (MET) :             38.191ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wb_dat_o_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.046ns  (logic 0.648ns (21.273%)  route 2.398ns (78.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 81.827 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          1.108    42.400    chip_core/housekeeping/Q[0]
    SLICE_X41Y97         LUT5 (Prop_lut5_I4_O)        0.124    42.524 r  chip_core/housekeeping/wb_dat_o[31]_i_1/O
                         net (fo=8, routed)           1.290    43.814    chip_core/housekeeping/wb_dat_o[31]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.514    81.827    chip_core/housekeeping/clk_out1
    SLICE_X49Y97         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[30]/C
                         clock pessimism              0.559    82.387    
                         clock uncertainty           -0.176    82.210    
    SLICE_X49Y97         FDRE (Setup_fdre_C_CE)      -0.205    82.005    chip_core/housekeeping/wb_dat_o_reg[30]
  -------------------------------------------------------------------
                         required time                         82.005    
                         arrival time                         -43.814    
  -------------------------------------------------------------------
                         slack                                 38.191    

Slack (MET) :             38.234ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wb_dat_o_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        2.836ns  (logic 0.676ns (23.835%)  route 2.160ns (76.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          1.476    42.768    chip_core/housekeeping/Q[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.152    42.920 r  chip_core/housekeeping/wb_dat_o[23]_i_1/O
                         net (fo=8, routed)           0.685    43.604    chip_core/housekeeping/wb_dat_o[23]_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.513    81.826    chip_core/housekeeping/clk_out1
    SLICE_X46Y95         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[16]/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X46Y95         FDRE (Setup_fdre_C_CE)      -0.371    81.838    chip_core/housekeeping/wb_dat_o_reg[16]
  -------------------------------------------------------------------
                         required time                         81.838    
                         arrival time                         -43.604    
  -------------------------------------------------------------------
                         slack                                 38.234    

Slack (MET) :             38.234ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wb_dat_o_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        2.836ns  (logic 0.676ns (23.835%)  route 2.160ns (76.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 81.826 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          1.476    42.768    chip_core/housekeeping/Q[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I2_O)        0.152    42.920 r  chip_core/housekeeping/wb_dat_o[23]_i_1/O
                         net (fo=8, routed)           0.685    43.604    chip_core/housekeeping/wb_dat_o[23]_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.513    81.826    chip_core/housekeeping/clk_out1
    SLICE_X46Y95         FDRE                                         r  chip_core/housekeeping/wb_dat_o_reg[17]/C
                         clock pessimism              0.559    82.386    
                         clock uncertainty           -0.176    82.209    
    SLICE_X46Y95         FDRE (Setup_fdre_C_CE)      -0.371    81.838    chip_core/housekeeping/wb_dat_o_reg[17]
  -------------------------------------------------------------------
                         required time                         81.838    
                         arrival time                         -43.604    
  -------------------------------------------------------------------
                         slack                                 38.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.566    -0.598    chip_core/soc/core/clk_out1
    SLICE_X31Y101        FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217    -0.240    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y101        RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.837    -0.836    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y101        RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA/CLK
                         clock pessimism              0.251    -0.585    
    SLICE_X30Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.566    -0.598    chip_core/soc/core/clk_out1
    SLICE_X31Y101        FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217    -0.240    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y101        RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.837    -0.836    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y101        RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism              0.251    -0.585    
    SLICE_X30Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.566    -0.598    chip_core/soc/core/clk_out1
    SLICE_X31Y101        FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217    -0.240    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y101        RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.837    -0.836    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y101        RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB/CLK
                         clock pessimism              0.251    -0.585    
    SLICE_X30Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.566    -0.598    chip_core/soc/core/clk_out1
    SLICE_X31Y101        FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217    -0.240    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y101        RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.837    -0.836    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y101        RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism              0.251    -0.585    
    SLICE_X30Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.566    -0.598    chip_core/soc/core/clk_out1
    SLICE_X31Y101        FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217    -0.240    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y101        RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.837    -0.836    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y101        RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC/CLK
                         clock pessimism              0.251    -0.585    
    SLICE_X30Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.566    -0.598    chip_core/soc/core/clk_out1
    SLICE_X31Y101        FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217    -0.240    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y101        RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.837    -0.836    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y101        RAMD32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism              0.251    -0.585    
    SLICE_X30Y101        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.275    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.566    -0.598    chip_core/soc/core/clk_out1
    SLICE_X31Y101        FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217    -0.240    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y101        RAMS32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.837    -0.836    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y101        RAMS32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD/CLK
                         clock pessimism              0.251    -0.585    
    SLICE_X30Y101        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.275    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.566    -0.598    chip_core/soc/core/clk_out1
    SLICE_X31Y101        FDRE                                         r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  chip_core/soc/core/uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217    -0.240    chip_core/soc/core/storage_1_reg_0_15_6_9/ADDRD0
    SLICE_X30Y101        RAMS32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.837    -0.836    chip_core/soc/core/storage_1_reg_0_15_6_9/WCLK
    SLICE_X30Y101        RAMS32                                       r  chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism              0.251    -0.585    
    SLICE_X30Y101        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.275    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_phy_rx_phase_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/uart_phy_rx_phase_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.367ns (84.427%)  route 0.068ns (15.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.576    -0.588    chip_core/soc/core/clk_out1
    SLICE_X14Y99         FDRE                                         r  chip_core/soc/core/uart_phy_rx_phase_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  chip_core/soc/core/uart_phy_rx_phase_reg[17]/Q
                         net (fo=2, routed)           0.067    -0.357    chip_core/soc/core/uart_phy_rx_phase[17]
    SLICE_X14Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150    -0.207 r  chip_core/soc/core/uart_phy_rx_phase_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.207    chip_core/soc/core/uart_phy_rx_phase_reg[19]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.154 r  chip_core/soc/core/uart_phy_rx_phase_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.154    chip_core/soc/core/uart_phy_rx_phase0[20]
    SLICE_X14Y100        FDRE                                         r  chip_core/soc/core/uart_phy_rx_phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.841    -0.832    chip_core/soc/core/clk_out1
    SLICE_X14Y100        FDRE                                         r  chip_core/soc/core/uart_phy_rx_phase_reg[20]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.189    chip_core/soc/core/uart_phy_rx_phase_reg[20]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 chip_core/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clock12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.572    -0.592    chip_core/soc/core/clk_out1
    SLICE_X31Y99         FDRE                                         r  chip_core/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  chip_core/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218    -0.233    chip_core/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X30Y99         RAMD32                                       r  chip_core/soc/core/storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.843    -0.830    chip_core/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X30Y99         RAMD32                                       r  chip_core/soc/core/storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism              0.251    -0.579    
    SLICE_X30Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.269    chip_core/soc/core/storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock12
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_fix/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y36     chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y36     chip_core/soc/core/VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y32     chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y32     chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y33     chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         83.333      80.389     RAMB18_X1Y33     chip_core/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y34     chip_core/soc/core/VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y35     chip_core/soc/core/VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y32     chip_core/soc/core/VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y33     chip_core/soc/core/VexRiscv/dataCache_1/ways_0_data_symbol3_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  clk_fix/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y98     chip_core/soc/core/storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y98     chip_core/soc/core/storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y98     chip_core/soc/core/storage_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y98     chip_core/soc/core/storage_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y98     chip_core/soc/core/storage_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y98     chip_core/soc/core/storage_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y98     chip_core/soc/core/storage_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y98     chip_core/soc/core/storage_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y98     chip_core/soc/core/storage_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y98     chip_core/soc/core/storage_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y102    chip_core/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y102    chip_core/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y102    chip_core/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y102    chip_core/soc/core/storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y102    chip_core/soc/core/storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y102    chip_core/soc/core/storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y102    chip_core/soc/core/storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y102    chip_core/soc/core/storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y101    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X30Y101    chip_core/soc/core/storage_1_reg_0_15_6_9/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock12
  To Clock:  clock12

Setup :            0  Failing Endpoints,  Worst Slack       36.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.641ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[0]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        4.304ns  (logic 0.524ns (12.174%)  route 3.780ns (87.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 81.814 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          3.780    45.072    chip_core/housekeeping/Q[0]
    SLICE_X32Y110        FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.502    81.814    chip_core/housekeeping/clk_out1
    SLICE_X32Y110        FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[0]/C
                         clock pessimism              0.480    82.295    
                         clock uncertainty           -0.176    82.118    
    SLICE_X32Y110        FDCE (Recov_fdce_C_CLR)     -0.405    81.713    chip_core/housekeeping/wbbd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         81.713    
                         arrival time                         -45.072    
  -------------------------------------------------------------------
                         slack                                 36.641    

Slack (MET) :             36.646ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        4.300ns  (logic 0.524ns (12.187%)  route 3.776ns (87.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 81.814 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          3.776    45.068    chip_core/housekeeping/Q[0]
    SLICE_X33Y110        FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.502    81.814    chip_core/housekeeping/clk_out1
    SLICE_X33Y110        FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[3]/C
                         clock pessimism              0.480    82.295    
                         clock uncertainty           -0.176    82.118    
    SLICE_X33Y110        FDCE (Recov_fdce_C_CLR)     -0.405    81.713    chip_core/housekeeping/wbbd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         81.713    
                         arrival time                         -45.068    
  -------------------------------------------------------------------
                         slack                                 36.646    

Slack (MET) :             36.789ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[1]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        4.156ns  (logic 0.524ns (12.609%)  route 3.632ns (87.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 81.813 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          3.632    44.924    chip_core/housekeeping/Q[0]
    SLICE_X32Y111        FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.501    81.813    chip_core/housekeeping/clk_out1
    SLICE_X32Y111        FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[1]/C
                         clock pessimism              0.480    82.294    
                         clock uncertainty           -0.176    82.117    
    SLICE_X32Y111        FDCE (Recov_fdce_C_CLR)     -0.405    81.712    chip_core/housekeeping/wbbd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         81.712    
                         arrival time                         -44.924    
  -------------------------------------------------------------------
                         slack                                 36.789    

Slack (MET) :             36.970ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[4]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        4.059ns  (logic 0.524ns (12.910%)  route 3.535ns (87.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 81.811 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          3.535    44.827    chip_core/housekeeping/Q[0]
    SLICE_X34Y112        FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.499    81.811    chip_core/housekeeping/clk_out1
    SLICE_X34Y112        FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[4]/C
                         clock pessimism              0.480    82.292    
                         clock uncertainty           -0.176    82.115    
    SLICE_X34Y112        FDCE (Recov_fdce_C_CLR)     -0.319    81.796    chip_core/housekeeping/wbbd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         81.796    
                         arrival time                         -44.827    
  -------------------------------------------------------------------
                         slack                                 36.970    

Slack (MET) :             36.970ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[5]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        4.059ns  (logic 0.524ns (12.910%)  route 3.535ns (87.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 81.811 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          3.535    44.827    chip_core/housekeeping/Q[0]
    SLICE_X34Y112        FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.499    81.811    chip_core/housekeeping/clk_out1
    SLICE_X34Y112        FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[5]/C
                         clock pessimism              0.480    82.292    
                         clock uncertainty           -0.176    82.115    
    SLICE_X34Y112        FDCE (Recov_fdce_C_CLR)     -0.319    81.796    chip_core/housekeeping/wbbd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         81.796    
                         arrival time                         -44.827    
  -------------------------------------------------------------------
                         slack                                 36.970    

Slack (MET) :             36.970ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[6]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        4.059ns  (logic 0.524ns (12.910%)  route 3.535ns (87.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 81.811 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          3.535    44.827    chip_core/housekeeping/Q[0]
    SLICE_X34Y112        FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.499    81.811    chip_core/housekeeping/clk_out1
    SLICE_X34Y112        FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[6]/C
                         clock pessimism              0.480    82.292    
                         clock uncertainty           -0.176    82.115    
    SLICE_X34Y112        FDCE (Recov_fdce_C_CLR)     -0.319    81.796    chip_core/housekeeping/wbbd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         81.796    
                         arrival time                         -44.827    
  -------------------------------------------------------------------
                         slack                                 36.970    

Slack (MET) :             37.366ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_addr_reg[2]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.664ns  (logic 0.524ns (14.303%)  route 3.140ns (85.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 81.812 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          3.140    44.432    chip_core/housekeeping/Q[0]
    SLICE_X34Y111        FDCE                                         f  chip_core/housekeeping/wbbd_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.500    81.812    chip_core/housekeeping/clk_out1
    SLICE_X34Y111        FDCE                                         r  chip_core/housekeeping/wbbd_addr_reg[2]/C
                         clock pessimism              0.480    82.293    
                         clock uncertainty           -0.176    82.116    
    SLICE_X34Y111        FDCE (Recov_fdce_C_CLR)     -0.319    81.797    chip_core/housekeeping/wbbd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         81.797    
                         arrival time                         -44.432    
  -------------------------------------------------------------------
                         slack                                 37.366    

Slack (MET) :             37.571ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_write_reg/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        3.375ns  (logic 0.524ns (15.528%)  route 2.851ns (84.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 81.814 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          2.851    44.143    chip_core/housekeeping/Q[0]
    SLICE_X40Y105        FDCE                                         f  chip_core/housekeeping/wbbd_write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.502    81.814    chip_core/housekeeping/clk_out1
    SLICE_X40Y105        FDCE                                         r  chip_core/housekeeping/wbbd_write_reg/C
                         clock pessimism              0.480    82.295    
                         clock uncertainty           -0.176    82.118    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.405    81.713    chip_core/housekeeping/wbbd_write_reg
  -------------------------------------------------------------------
                         required time                         81.713    
                         arrival time                         -44.143    
  -------------------------------------------------------------------
                         slack                                 37.571    

Slack (MET) :             38.151ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/wbbd_data_reg[6]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        2.890ns  (logic 0.524ns (18.128%)  route 2.366ns (81.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 81.831 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          2.366    43.658    chip_core/housekeeping/Q[0]
    SLICE_X39Y94         FDCE                                         f  chip_core/housekeeping/wbbd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.518    81.831    chip_core/housekeeping/clk_out1
    SLICE_X39Y94         FDCE                                         r  chip_core/housekeeping/wbbd_data_reg[6]/C
                         clock pessimism              0.559    82.391    
                         clock uncertainty           -0.176    82.214    
    SLICE_X39Y94         FDCE (Recov_fdce_C_CLR)     -0.405    81.809    chip_core/housekeeping/wbbd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         81.809    
                         arrival time                         -43.658    
  -------------------------------------------------------------------
                         slack                                 38.151    

Slack (MET) :             38.181ns  (required time - arrival time)
  Source:                 chip_core/clock_ctrl/reset_delay_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/FSM_sequential_wbbd_state_reg[0]/CLR
                            (recovery check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.667ns  (clock12 rise@83.333ns - clock12 fall@41.667ns)
  Data Path Delay:        2.861ns  (logic 0.524ns (18.314%)  route 2.337ns (81.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 81.832 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 40.768 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 fall edge)   41.667    41.667 f  
    E3                                                0.000    41.667 f  clock100 (IN)
                         net (fo=0)                   0.000    41.667    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    43.148 f  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.382    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    37.311 f  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    39.031    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    39.127 f  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.641    40.768    chip_core/clock_ctrl/clk_out1
    SLICE_X34Y97         FDPE                                         r  chip_core/clock_ctrl/reset_delay_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDPE (Prop_fdpe_C_Q)         0.524    41.292 f  chip_core/clock_ctrl/reset_delay_reg[0]/Q
                         net (fo=32, routed)          2.337    43.629    chip_core/housekeeping/Q[0]
    SLICE_X41Y97         FDCE                                         f  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)   83.333    83.333 r  
    E3                                                0.000    83.333 r  clock100 (IN)
                         net (fo=0)                   0.000    83.333    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        1.519    81.832    chip_core/housekeeping/clk_out1
    SLICE_X41Y97         FDCE                                         r  chip_core/housekeeping/FSM_sequential_wbbd_state_reg[0]/C
                         clock pessimism              0.559    82.392    
                         clock uncertainty           -0.176    82.215    
    SLICE_X41Y97         FDCE (Recov_fdce_C_CLR)     -0.405    81.810    chip_core/housekeeping/FSM_sequential_wbbd_state_reg[0]
  -------------------------------------------------------------------
                         required time                         81.810    
                         arrival time                         -43.629    
  -------------------------------------------------------------------
                         slack                                 38.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/serial_resetn_pre_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.164ns (28.685%)  route 0.408ns (71.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.558    -0.606    chip_core/por_fpga/clk_out1
    SLICE_X58Y111        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.408    -0.034    chip_core/housekeeping/por
    SLICE_X52Y99         FDCE                                         f  chip_core/housekeeping/serial_resetn_pre_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.835    -0.838    chip_core/housekeeping/clk_out1
    SLICE_X52Y99         FDCE                                         r  chip_core/housekeeping/serial_resetn_pre_reg/C
                         clock pessimism              0.509    -0.329    
    SLICE_X52Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    chip_core/housekeeping/serial_resetn_pre_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/serial_load_pre_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.164ns (25.448%)  route 0.480ns (74.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.558    -0.606    chip_core/por_fpga/clk_out1
    SLICE_X58Y111        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.480     0.038    chip_core/housekeeping/por
    SLICE_X48Y114        FDCE                                         f  chip_core/housekeeping/serial_load_pre_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.826    -0.847    chip_core/housekeeping/clk_out1
    SLICE_X48Y114        FDCE                                         r  chip_core/housekeeping/serial_load_pre_reg/C
                         clock pessimism              0.504    -0.343    
    SLICE_X48Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.435    chip_core/housekeeping/serial_load_pre_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.164ns (22.049%)  route 0.580ns (77.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.558    -0.606    chip_core/por_fpga/clk_out1
    SLICE_X58Y111        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.580     0.138    chip_core/housekeeping/por
    SLICE_X47Y115        FDCE                                         f  chip_core/housekeeping/xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.825    -0.848    chip_core/housekeeping/clk_out1
    SLICE_X47Y115        FDCE                                         r  chip_core/housekeeping/xfer_count_reg[1]/C
                         clock pessimism              0.504    -0.344    
    SLICE_X47Y115        FDCE (Remov_fdce_C_CLR)     -0.092    -0.436    chip_core/housekeeping/xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[2]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.693%)  route 0.366ns (66.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.569    -0.595    chip_core/soc/core/clk_out1
    SLICE_X45Y97         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.106    -0.348    chip_core/soc/core/VexRiscv/dataCache_1/loader_valid_reg_2
    SLICE_X43Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 f  chip_core/soc/core/VexRiscv/dataCache_1/lineLoader_wordIndex[2]_i_2/O
                         net (fo=129, routed)         0.260    -0.043    chip_core/soc/core/VexRiscv/reset0
    SLICE_X42Y85         FDCE                                         f  chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.833    -0.840    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X42Y85         FDCE                                         r  chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[2]/C
                         clock pessimism              0.255    -0.585    
    SLICE_X42Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.693%)  route 0.366ns (66.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.569    -0.595    chip_core/soc/core/clk_out1
    SLICE_X45Y97         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.106    -0.348    chip_core/soc/core/VexRiscv/dataCache_1/loader_valid_reg_2
    SLICE_X43Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 f  chip_core/soc/core/VexRiscv/dataCache_1/lineLoader_wordIndex[2]_i_2/O
                         net (fo=129, routed)         0.260    -0.043    chip_core/soc/core/VexRiscv/reset0
    SLICE_X42Y85         FDCE                                         f  chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.833    -0.840    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X42Y85         FDCE                                         r  chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg/C
                         clock pessimism              0.255    -0.585    
    SLICE_X42Y85         FDCE (Remov_fdce_C_CLR)     -0.067    -0.652    chip_core/soc/core/VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid_reg
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.799%)  route 0.624ns (79.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.558    -0.606    chip_core/por_fpga/clk_out1
    SLICE_X58Y111        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.624     0.182    chip_core/housekeeping/por
    SLICE_X47Y114        FDCE                                         f  chip_core/housekeeping/xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.826    -0.847    chip_core/housekeeping/clk_out1
    SLICE_X47Y114        FDCE                                         r  chip_core/housekeeping/xfer_count_reg[0]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X47Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.435    chip_core/housekeeping/xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.799%)  route 0.624ns (79.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.558    -0.606    chip_core/por_fpga/clk_out1
    SLICE_X58Y111        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.624     0.182    chip_core/housekeeping/por
    SLICE_X47Y114        FDCE                                         f  chip_core/housekeeping/xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.826    -0.847    chip_core/housekeeping/clk_out1
    SLICE_X47Y114        FDCE                                         r  chip_core/housekeeping/xfer_count_reg[2]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X47Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.435    chip_core/housekeeping/xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 chip_core/por_fpga/reset_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/housekeeping/xfer_count_reg[3]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.799%)  route 0.624ns (79.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.558    -0.606    chip_core/por_fpga/clk_out1
    SLICE_X58Y111        FDRE                                         r  chip_core/por_fpga/reset_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  chip_core/por_fpga/reset_reg__0/Q
                         net (fo=663, routed)         0.624     0.182    chip_core/housekeeping/por
    SLICE_X47Y114        FDCE                                         f  chip_core/housekeeping/xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.826    -0.847    chip_core/housekeeping/clk_out1
    SLICE_X47Y114        FDCE                                         r  chip_core/housekeeping/xfer_count_reg[3]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X47Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.435    chip_core/housekeeping/xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[0]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.395%)  route 0.469ns (71.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.569    -0.595    chip_core/soc/core/clk_out1
    SLICE_X45Y97         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.106    -0.348    chip_core/soc/core/VexRiscv/dataCache_1/loader_valid_reg_2
    SLICE_X43Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 f  chip_core/soc/core/VexRiscv/dataCache_1/lineLoader_wordIndex[2]_i_2/O
                         net (fo=129, routed)         0.363     0.060    chip_core/soc/core/VexRiscv/reset0
    SLICE_X42Y87         FDCE                                         f  chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.834    -0.839    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X42Y87         FDCE                                         r  chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[0]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X42Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[1]/CLR
                            (removal check against rising-edge clock clock12  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock12 rise@0.000ns - clock12 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.395%)  route 0.469ns (71.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.569    -0.595    chip_core/soc/core/clk_out1
    SLICE_X45Y97         FDRE                                         r  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  chip_core/soc/core/mgmtsoc_reset_storage_reg[1]/Q
                         net (fo=3, routed)           0.106    -0.348    chip_core/soc/core/VexRiscv/dataCache_1/loader_valid_reg_2
    SLICE_X43Y97         LUT5 (Prop_lut5_I2_O)        0.045    -0.303 f  chip_core/soc/core/VexRiscv/dataCache_1/lineLoader_wordIndex[2]_i_2/O
                         net (fo=129, routed)         0.363     0.060    chip_core/soc/core/VexRiscv/reset0
    SLICE_X42Y87         FDCE                                         f  chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock12 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock100 (IN)
                         net (fo=0)                   0.000     0.000    clk_fix/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_fix/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_fix/inst/clk_in1_clk_fix
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_fix/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_fix/inst/clk_out1_clk_fix
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_fix/inst/clkout1_buf/O
                         net (fo=3022, routed)        0.834    -0.839    chip_core/soc/core/VexRiscv/clk_out1
    SLICE_X42Y87         FDCE                                         r  chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[1]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X42Y87         FDCE (Remov_fdce_C_CLR)     -0.067    -0.651    chip_core/soc/core/VexRiscv/FSM_sequential_IBusCachedPlugin_injector_port_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.711    





