{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573668492946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573668492977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 13 19:08:12 2019 " "Processing started: Wed Nov 13 19:08:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573668492977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573668492977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32i -c RV32i " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32i -c RV32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573668492977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1573668493649 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mem_prog.v(35) " "Verilog HDL information at mem_prog.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../src/mem/mem_prog.v" "" { Text "X:/RV32i-Verilog/src/mem/mem_prog.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1573668493915 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_DATA_WIDTH ../src/defines.vh 7 defines.vh(3) " "Verilog HDL macro warning at defines.vh(3): overriding existing definition for macro \"REG_DATA_WIDTH\", which was defined in \"../src/defines.vh\", line 7" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573668494040 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_ADDR_WIDTH ../src/defines.vh 8 defines.vh(4) " "Verilog HDL macro warning at defines.vh(4): overriding existing definition for macro \"REG_ADDR_WIDTH\", which was defined in \"../src/defines.vh\", line 8" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573668494040 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_DEPTH ../src/defines.vh 9 defines.vh(5) " "Verilog HDL macro warning at defines.vh(5): overriding existing definition for macro \"REG_DEPTH\", which was defined in \"../src/defines.vh\", line 9" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573668494040 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_DATA_WIDTH ../src/defines.vh 12 defines.vh(8) " "Verilog HDL macro warning at defines.vh(8): overriding existing definition for macro \"MEM_DATA_WIDTH\", which was defined in \"../src/defines.vh\", line 12" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573668494040 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_ADDR_WIDTH ../src/defines.vh 13 defines.vh(9) " "Verilog HDL macro warning at defines.vh(9): overriding existing definition for macro \"MEM_ADDR_WIDTH\", which was defined in \"../src/defines.vh\", line 13" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573668494040 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_DEPTH ../src/defines.vh 14 defines.vh(10) " "Verilog HDL macro warning at defines.vh(10): overriding existing definition for macro \"MEM_DEPTH\", which was defined in \"../src/defines.vh\", line 14" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573668494040 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(15) " "Verilog HDL syntax error at core_execution_unit_alu.v(15) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494071 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(17) " "Verilog HDL syntax error at core_execution_unit_alu.v(17) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494071 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(24) " "Verilog HDL syntax error at core_execution_unit_alu.v(24) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494071 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(25) " "Verilog HDL syntax error at core_execution_unit_alu.v(25) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494071 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu core_execution_unit_alu.v(6) " "Ignored design unit \"alu\" at core_execution_unit_alu.v(6) due to previous errors" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(10) " "Verilog HDL syntax error at core_execution_unit_lis.v(10) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(11) " "Verilog HDL syntax error at core_execution_unit_lis.v(11) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(12) " "Verilog HDL syntax error at core_execution_unit_lis.v(12) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(13) " "Verilog HDL syntax error at core_execution_unit_lis.v(13) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(14) " "Verilog HDL syntax error at core_execution_unit_lis.v(14) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(15) " "Verilog HDL syntax error at core_execution_unit_lis.v(15) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(18) " "Verilog HDL syntax error at core_execution_unit_lis.v(18) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(22) " "Verilog HDL syntax error at core_execution_unit_lis.v(22) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(27) " "Verilog HDL syntax error at core_execution_unit_lis.v(27) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(28) " "Verilog HDL syntax error at core_execution_unit_lis.v(28) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(30) " "Verilog HDL syntax error at core_execution_unit_lis.v(30) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(31) " "Verilog HDL syntax error at core_execution_unit_lis.v(31) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(32) " "Verilog HDL syntax error at core_execution_unit_lis.v(32) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(33) " "Verilog HDL syntax error at core_execution_unit_lis.v(33) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/top.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668494196 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_csr_unit.v(43) " "Verilog HDL syntax error at core_csr_unit.v(43) near text \"=\";  expecting an operand" {  } { { "../src/core/core_csr_unit/core_csr_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494258 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_csr_unit.v(44) " "Verilog HDL syntax error at core_csr_unit.v(44) near text \"=\";  expecting an operand" {  } { { "../src/core/core_csr_unit/core_csr_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494258 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_csr_unit.v(51) " "Verilog HDL syntax error at core_csr_unit.v(51) near text \"=\";  expecting an operand" {  } { { "../src/core/core_csr_unit/core_csr_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494258 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "crs_unit core_csr_unit.v(8) " "Ignored design unit \"crs_unit\" at core_csr_unit.v(8) due to previous errors" {  } { { "../src/core/core_csr_unit/core_csr_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573668494258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_csr_unit/core_csr_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_csr_unit/core_csr_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668494258 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "timer core_csr_unit_timer.v(6) " "Verilog HDL error at core_csr_unit_timer.v(6): module \"timer\" cannot be declared more than once" {  } { { "../src/core/core_csr_unit/core_csr_unit_timer.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit_timer.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573668494321 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "timer core_csr_unit_timer.v(6) " "HDL info at core_csr_unit_timer.v(6): see declaration for object \"timer\"" {  } { { "../src/core/core_csr_unit/core_csr_unit_timer.v" "" { Text "X:/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit_timer.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573668494321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_csr_unit/core_csr_unit_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_csr_unit/core_csr_unit_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668494321 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(15) " "Verilog HDL syntax error at core_execution_unit_alu.v(15) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(17) " "Verilog HDL syntax error at core_execution_unit_alu.v(17) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_ADD core_execution_unit_alu.v(21) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(21): text macro \"ALU_OP_ADD\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 21 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand core_execution_unit_alu.v(21) " "Verilog HDL syntax error at core_execution_unit_alu.v(21) near text \":\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_SUB core_execution_unit_alu.v(22) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(22): text macro \"ALU_OP_SUB\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 22 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(22) " "Verilog HDL syntax error at core_execution_unit_alu.v(22) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_SLL core_execution_unit_alu.v(23) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(23): text macro \"ALU_OP_SLL\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 23 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(23) " "Verilog HDL syntax error at core_execution_unit_alu.v(23) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_SLT core_execution_unit_alu.v(24) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(24): text macro \"ALU_OP_SLT\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 24 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(24) " "Verilog HDL syntax error at core_execution_unit_alu.v(24) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(24) " "Verilog HDL syntax error at core_execution_unit_alu.v(24) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_SLTU core_execution_unit_alu.v(25) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(25): text macro \"ALU_OP_SLTU\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 25 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(25) " "Verilog HDL syntax error at core_execution_unit_alu.v(25) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_XOR core_execution_unit_alu.v(26) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(26): text macro \"ALU_OP_XOR\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 26 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_SRL core_execution_unit_alu.v(27) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(27): text macro \"ALU_OP_SRL\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 27 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(27) " "Verilog HDL syntax error at core_execution_unit_alu.v(27) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_SRA core_execution_unit_alu.v(28) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(28): text macro \"ALU_OP_SRA\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 28 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(28) " "Verilog HDL syntax error at core_execution_unit_alu.v(28) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_OR core_execution_unit_alu.v(29) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(29): text macro \"ALU_OP_OR\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 29 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(29) " "Verilog HDL syntax error at core_execution_unit_alu.v(29) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_AND core_execution_unit_alu.v(30) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(30): text macro \"ALU_OP_AND\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 30 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(30) " "Verilog HDL syntax error at core_execution_unit_alu.v(30) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494415 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu core_execution_unit_alu.v(6) " "Ignored design unit \"alu\" at core_execution_unit_alu.v(6) due to previous errors" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573668494430 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LIS_OP_WIDTH core_execution_unit_lis.v(9) " "Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(9): text macro \"LIS_OP_WIDTH\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 9 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494430 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(10) " "Verilog HDL syntax error at core_execution_unit_lis.v(10) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494446 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(11) " "Verilog HDL syntax error at core_execution_unit_lis.v(11) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494446 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(12) " "Verilog HDL syntax error at core_execution_unit_lis.v(12) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494446 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(13) " "Verilog HDL syntax error at core_execution_unit_lis.v(13) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494446 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(14) " "Verilog HDL syntax error at core_execution_unit_lis.v(14) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494446 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(15) " "Verilog HDL syntax error at core_execution_unit_lis.v(15) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_execution_unit/core_execution_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668494477 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(15) " "Verilog HDL syntax error at core_execution_unit_alu.v(15) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(17) " "Verilog HDL syntax error at core_execution_unit_alu.v(17) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_ADD core_execution_unit_alu.v(21) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(21): text macro \"ALU_OP_ADD\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 21 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand core_execution_unit_alu.v(21) " "Verilog HDL syntax error at core_execution_unit_alu.v(21) near text \":\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_SUB core_execution_unit_alu.v(22) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(22): text macro \"ALU_OP_SUB\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 22 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(22) " "Verilog HDL syntax error at core_execution_unit_alu.v(22) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_SLL core_execution_unit_alu.v(23) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(23): text macro \"ALU_OP_SLL\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 23 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(23) " "Verilog HDL syntax error at core_execution_unit_alu.v(23) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_SLT core_execution_unit_alu.v(24) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(24): text macro \"ALU_OP_SLT\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 24 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(24) " "Verilog HDL syntax error at core_execution_unit_alu.v(24) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(24) " "Verilog HDL syntax error at core_execution_unit_alu.v(24) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_SLTU core_execution_unit_alu.v(25) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(25): text macro \"ALU_OP_SLTU\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 25 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(25) " "Verilog HDL syntax error at core_execution_unit_alu.v(25) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_XOR core_execution_unit_alu.v(26) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(26): text macro \"ALU_OP_XOR\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 26 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_SRL core_execution_unit_alu.v(27) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(27): text macro \"ALU_OP_SRL\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 27 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(27) " "Verilog HDL syntax error at core_execution_unit_alu.v(27) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_SRA core_execution_unit_alu.v(28) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(28): text macro \"ALU_OP_SRA\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 28 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(28) " "Verilog HDL syntax error at core_execution_unit_alu.v(28) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_OR core_execution_unit_alu.v(29) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(29): text macro \"ALU_OP_OR\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 29 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(29) " "Verilog HDL syntax error at core_execution_unit_alu.v(29) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ALU_OP_AND core_execution_unit_alu.v(30) " "Verilog HDL Compiler Directive warning at core_execution_unit_alu.v(30): text macro \"ALU_OP_AND\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 30 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_alu.v(30) " "Verilog HDL syntax error at core_execution_unit_alu.v(30) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu core_execution_unit_alu.v(6) " "Ignored design unit \"alu\" at core_execution_unit_alu.v(6) due to previous errors" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_alu.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_execution_unit/core_execution_unit_alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668494571 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BR_OP_WIDTH core_execution_unit_br.v(18) " "Verilog HDL Compiler Directive warning at core_execution_unit_br.v(18): text macro \"BR_OP_WIDTH\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 18 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(19) " "Verilog HDL syntax error at core_execution_unit_br.v(19) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(20) " "Verilog HDL syntax error at core_execution_unit_br.v(20) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(21) " "Verilog HDL syntax error at core_execution_unit_br.v(21) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(22) " "Verilog HDL syntax error at core_execution_unit_br.v(22) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(26) " "Verilog HDL syntax error at core_execution_unit_br.v(26) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BR_EQ core_execution_unit_br.v(32) " "Verilog HDL Compiler Directive warning at core_execution_unit_br.v(32): text macro \"BR_EQ\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 32 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand core_execution_unit_br.v(32) " "Verilog HDL syntax error at core_execution_unit_br.v(32) near text \":\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(32) " "Verilog HDL syntax error at core_execution_unit_br.v(32) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BR_NE core_execution_unit_br.v(33) " "Verilog HDL Compiler Directive warning at core_execution_unit_br.v(33): text macro \"BR_NE\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 33 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(33) " "Verilog HDL syntax error at core_execution_unit_br.v(33) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BR_LT core_execution_unit_br.v(34) " "Verilog HDL Compiler Directive warning at core_execution_unit_br.v(34): text macro \"BR_LT\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 34 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(34) " "Verilog HDL syntax error at core_execution_unit_br.v(34) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BR_GE core_execution_unit_br.v(35) " "Verilog HDL Compiler Directive warning at core_execution_unit_br.v(35): text macro \"BR_GE\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 35 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_br.v(35) " "Verilog HDL syntax error at core_execution_unit_br.v(35) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_execution_unit/core_execution_unit_br.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668494665 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LIS_OP_WIDTH core_execution_unit_lis.v(9) " "Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(9): text macro \"LIS_OP_WIDTH\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 9 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494696 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(10) " "Verilog HDL syntax error at core_execution_unit_lis.v(10) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494696 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(11) " "Verilog HDL syntax error at core_execution_unit_lis.v(11) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494696 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(12) " "Verilog HDL syntax error at core_execution_unit_lis.v(12) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494696 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(13) " "Verilog HDL syntax error at core_execution_unit_lis.v(13) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494696 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(14) " "Verilog HDL syntax error at core_execution_unit_lis.v(14) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494727 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(15) " "Verilog HDL syntax error at core_execution_unit_lis.v(15) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494727 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(18) " "Verilog HDL syntax error at core_execution_unit_lis.v(18) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494727 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(22) " "Verilog HDL syntax error at core_execution_unit_lis.v(22) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494727 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LIS_LB core_execution_unit_lis.v(27) " "Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(27): text macro \"LIS_LB\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 27 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494727 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting an operand core_execution_unit_lis.v(27) " "Verilog HDL syntax error at core_execution_unit_lis.v(27) near text \":\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494727 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(27) " "Verilog HDL syntax error at core_execution_unit_lis.v(27) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494727 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LIS_LH core_execution_unit_lis.v(28) " "Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(28): text macro \"LIS_LH\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 28 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494727 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(28) " "Verilog HDL syntax error at core_execution_unit_lis.v(28) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494727 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LIS_LW core_execution_unit_lis.v(29) " "Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(29): text macro \"LIS_LW\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 29 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494727 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LIS_LBU core_execution_unit_lis.v(30) " "Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(30): text macro \"LIS_LBU\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 30 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494727 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \"endcase\" core_execution_unit_lis.v(30) " "Verilog HDL syntax error at core_execution_unit_lis.v(30) near text \":\";  expecting \"endcase\"" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494727 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(30) " "Verilog HDL syntax error at core_execution_unit_lis.v(30) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494743 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LIS_LHU core_execution_unit_lis.v(31) " "Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(31): text macro \"LIS_LHU\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 31 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494743 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(31) " "Verilog HDL syntax error at core_execution_unit_lis.v(31) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494743 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LIS_SB core_execution_unit_lis.v(32) " "Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(32): text macro \"LIS_SB\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 32 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494743 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(32) " "Verilog HDL syntax error at core_execution_unit_lis.v(32) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494743 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LIS_SH core_execution_unit_lis.v(33) " "Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(33): text macro \"LIS_SH\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 33 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494743 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(33) " "Verilog HDL syntax error at core_execution_unit_lis.v(33) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668494743 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "LIS_SW core_execution_unit_lis.v(34) " "Verilog HDL Compiler Directive warning at core_execution_unit_lis.v(34): text macro \"LIS_SW\" is undefined" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 34 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1573668494743 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lis core_execution_unit_lis.v(8) " "Ignored design unit \"lis\" at core_execution_unit_lis.v(8) due to previous errors" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 8 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573668494743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_execution_unit/core_execution_unit_lis.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668494743 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "controlUnit core_control_unit.v(7) " "Verilog HDL error at core_control_unit.v(7): module \"controlUnit\" cannot be declared more than once" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 7 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573668494883 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "controlUnit core_control_unit.v(7) " "HDL info at core_control_unit.v(7): see declaration for object \"controlUnit\"" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573668494883 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "programCounter core_program_counter.v(6) " "Ignored design unit \"programCounter\" at core_program_counter.v(6) due to previous errors" {  } { { "../src/core/core_program_counter.v" "" { Text "X:/RV32i-Verilog/src/core/core_program_counter.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573668494915 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_DATA_WIDTH ../src/defines.vh 7 defines.vh(3) " "Verilog HDL macro warning at defines.vh(3): overriding existing definition for macro \"REG_DATA_WIDTH\", which was defined in \"../src/defines.vh\", line 7" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573668494962 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_ADDR_WIDTH ../src/defines.vh 8 defines.vh(4) " "Verilog HDL macro warning at defines.vh(4): overriding existing definition for macro \"REG_ADDR_WIDTH\", which was defined in \"../src/defines.vh\", line 8" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573668494962 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "REG_DEPTH ../src/defines.vh 9 defines.vh(5) " "Verilog HDL macro warning at defines.vh(5): overriding existing definition for macro \"REG_DEPTH\", which was defined in \"../src/defines.vh\", line 9" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 5 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573668494962 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_DATA_WIDTH ../src/defines.vh 12 defines.vh(8) " "Verilog HDL macro warning at defines.vh(8): overriding existing definition for macro \"MEM_DATA_WIDTH\", which was defined in \"../src/defines.vh\", line 12" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573668494962 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_ADDR_WIDTH ../src/defines.vh 13 defines.vh(9) " "Verilog HDL macro warning at defines.vh(9): overriding existing definition for macro \"MEM_ADDR_WIDTH\", which was defined in \"../src/defines.vh\", line 13" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 9 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573668494962 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MEM_DEPTH ../src/defines.vh 14 defines.vh(10) " "Verilog HDL macro warning at defines.vh(10): overriding existing definition for macro \"MEM_DEPTH\", which was defined in \"../src/defines.vh\", line 14" {  } { { "../../defines.vh" "" { Text "X:/defines.vh" 10 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1573668494962 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "regFile core_regfile.v(7) " "Ignored design unit \"regFile\" at core_regfile.v(7) due to previous errors" {  } { { "../src/core/core_regfile.v" "" { Text "X:/RV32i-Verilog/src/core/core_regfile.v" 7 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573668494993 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(15) " "Verilog HDL syntax error at core_execution_unit_alu.v(15) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495008 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(17) " "Verilog HDL syntax error at core_execution_unit_alu.v(17) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495008 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(24) " "Verilog HDL syntax error at core_execution_unit_alu.v(24) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495008 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_alu.v(25) " "Verilog HDL syntax error at core_execution_unit_alu.v(25) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495008 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu core_execution_unit_alu.v(6) " "Ignored design unit \"alu\" at core_execution_unit_alu.v(6) due to previous errors" {  } { { "../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1573668495024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(10) " "Verilog HDL syntax error at core_execution_unit_lis.v(10) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(11) " "Verilog HDL syntax error at core_execution_unit_lis.v(11) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(12) " "Verilog HDL syntax error at core_execution_unit_lis.v(12) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(13) " "Verilog HDL syntax error at core_execution_unit_lis.v(13) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 13 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(14) " "Verilog HDL syntax error at core_execution_unit_lis.v(14) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(15) " "Verilog HDL syntax error at core_execution_unit_lis.v(15) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(18) " "Verilog HDL syntax error at core_execution_unit_lis.v(18) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(22) " "Verilog HDL syntax error at core_execution_unit_lis.v(22) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(27) " "Verilog HDL syntax error at core_execution_unit_lis.v(27) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(28) " "Verilog HDL syntax error at core_execution_unit_lis.v(28) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495024 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand core_execution_unit_lis.v(30) " "Verilog HDL syntax error at core_execution_unit_lis.v(30) near text \"=\";  expecting an operand" {  } { { "../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "X:/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1573668495024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668495133 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "controlUnit core_control_unit.v(7) " "Verilog HDL error at core_control_unit.v(7): module \"controlUnit\" cannot be declared more than once" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 7 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573668495196 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "controlUnit core_control_unit.v(7) " "HDL info at core_control_unit.v(7): see declaration for object \"controlUnit\"" {  } { { "../src/core/core_control_unit.v" "" { Text "X:/RV32i-Verilog/src/core/core_control_unit.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573668495196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_control_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_control_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668495196 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "programCounter core_program_counter.v(6) " "Verilog HDL error at core_program_counter.v(6): module \"programCounter\" cannot be declared more than once" {  } { { "../src/core/core_program_counter.v" "" { Text "X:/RV32i-Verilog/src/core/core_program_counter.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573668495243 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "programCounter core_program_counter.v(6) " "HDL info at core_program_counter.v(6): see declaration for object \"programCounter\"" {  } { { "../src/core/core_program_counter.v" "" { Text "X:/RV32i-Verilog/src/core/core_program_counter.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573668495243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_program_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_program_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668495274 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "regFile core_regfile.v(7) " "Verilog HDL error at core_regfile.v(7): module \"regFile\" cannot be declared more than once" {  } { { "../src/core/core_regfile.v" "" { Text "X:/RV32i-Verilog/src/core/core_regfile.v" 7 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573668495321 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "regFile core_regfile.v(7) " "HDL info at core_regfile.v(7): see declaration for object \"regFile\"" {  } { { "../src/core/core_regfile.v" "" { Text "X:/RV32i-Verilog/src/core/core_regfile.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573668495321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/core/core_regfile.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/core/core_regfile.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668495321 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "dataMem mem_data.v(8) " "Verilog HDL error at mem_data.v(8): module \"dataMem\" cannot be declared more than once" {  } { { "../src/mem/mem_data.v" "" { Text "X:/RV32i-Verilog/src/mem/mem_data.v" 8 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573668495399 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "dataMem mem_data.v(8) " "HDL info at mem_data.v(8): see declaration for object \"dataMem\"" {  } { { "../src/mem/mem_data.v" "" { Text "X:/RV32i-Verilog/src/mem/mem_data.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573668495399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/mem/mem_data.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/mem/mem_data.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668495399 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mem_prog.v(35) " "Verilog HDL information at mem_prog.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "../src/mem/mem_prog.v" "" { Text "X:/RV32i-Verilog/src/mem/mem_prog.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1573668495462 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "progMem mem_prog.v(7) " "Verilog HDL error at mem_prog.v(7): module \"progMem\" cannot be declared more than once" {  } { { "../src/mem/mem_prog.v" "" { Text "X:/RV32i-Verilog/src/mem/mem_prog.v" 7 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1573668495462 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "progMem mem_prog.v(7) " "HDL info at mem_prog.v(7): see declaration for object \"progMem\"" {  } { { "../src/mem/mem_prog.v" "" { Text "X:/RV32i-Verilog/src/mem/mem_prog.v" 7 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573668495462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/rv32i-verilog/src/mem/mem_prog.v 0 0 " "Found 0 design units, including 0 entities, in source file /rv32i-verilog/src/mem/mem_prog.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573668495462 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/RV32i-Verilog/Quartus/RV32i.map.smsg " "Generated suppressed messages file X:/RV32i-Verilog/Quartus/RV32i.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1573668495602 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 107 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 107 errors, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573668495837 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 13 19:08:15 2019 " "Processing ended: Wed Nov 13 19:08:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573668495837 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573668495837 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573668495837 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573668495837 ""}
