<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › mach-bast.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>mach-bast.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s3c2410/mach-bast.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2003-2008 Simtec Electronics</span>
<span class="cm"> *   Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * http://www.simtec.co.uk/products/EB2410ITX/</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/syscore_ops.h&gt;</span>
<span class="cp">#include &lt;linux/serial_core.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/dm9000.h&gt;</span>
<span class="cp">#include &lt;linux/ata_platform.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;net/ax88796.h&gt;</span>

<span class="cp">#include &lt;asm/mach/arch.h&gt;</span>
<span class="cp">#include &lt;asm/mach/map.h&gt;</span>
<span class="cp">#include &lt;asm/mach/irq.h&gt;</span>

<span class="cp">#include &lt;mach/bast-map.h&gt;</span>
<span class="cp">#include &lt;mach/bast-irq.h&gt;</span>
<span class="cp">#include &lt;mach/bast-cpld.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><h1>include <asm/debug-ll.h></h1></td><td class="code"><div class="highlight"><pre><span class="cp">#include &lt;plat/regs-serial.h&gt;</span>
<span class="cp">#include &lt;mach/regs-gpio.h&gt;</span>
<span class="cp">#include &lt;mach/regs-mem.h&gt;</span>
<span class="cp">#include &lt;mach/regs-lcd.h&gt;</span>

<span class="cp">#include &lt;plat/hwmon.h&gt;</span>
<span class="cp">#include &lt;plat/nand.h&gt;</span>
<span class="cp">#include &lt;plat/iic.h&gt;</span>
<span class="cp">#include &lt;mach/fb.h&gt;</span>

<span class="cp">#include &lt;linux/mtd/mtd.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/nand.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/nand_ecc.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/partitions.h&gt;</span>

<span class="cp">#include &lt;linux/serial_8250.h&gt;</span>

<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/devs.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/cpu-freq.h&gt;</span>
<span class="cp">#include &lt;plat/gpio-cfg.h&gt;</span>
<span class="cp">#include &lt;plat/audio-simtec.h&gt;</span>

<span class="cp">#include &quot;simtec.h&quot;</span>
<span class="cp">#include &quot;common.h&quot;</span>

<span class="cp">#define COPYRIGHT &quot;, Copyright 2004-2008 Simtec Electronics&quot;</span>

<span class="cm">/* macros for virtual address mods for the io space entries */</span>
<span class="cp">#define VA_C5(item) ((unsigned long)(item) + BAST_VAM_CS5)</span>
<span class="cp">#define VA_C4(item) ((unsigned long)(item) + BAST_VAM_CS4)</span>
<span class="cp">#define VA_C3(item) ((unsigned long)(item) + BAST_VAM_CS3)</span>
<span class="cp">#define VA_C2(item) ((unsigned long)(item) + BAST_VAM_CS2)</span>

<span class="cm">/* macros to modify the physical addresses for io space */</span>

<span class="cp">#define PA_CS2(item) (__phys_to_pfn((item) + S3C2410_CS2))</span>
<span class="cp">#define PA_CS3(item) (__phys_to_pfn((item) + S3C2410_CS3))</span>
<span class="cp">#define PA_CS4(item) (__phys_to_pfn((item) + S3C2410_CS4))</span>
<span class="cp">#define PA_CS5(item) (__phys_to_pfn((item) + S3C2410_CS5))</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">bast_iodesc</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
  <span class="cm">/* ISA IO areas */</span>
  <span class="p">{</span>
	  <span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">S3C24XX_VA_ISA_BYTE</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">PA_CS2</span><span class="p">(</span><span class="n">BAST_PA_ISAIO</span><span class="p">),</span>
	  <span class="p">.</span><span class="n">length</span>	<span class="o">=</span> <span class="n">SZ_16M</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
  <span class="p">},</span> <span class="p">{</span>
	  <span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">S3C24XX_VA_ISA_WORD</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">PA_CS3</span><span class="p">(</span><span class="n">BAST_PA_ISAIO</span><span class="p">),</span>
	  <span class="p">.</span><span class="n">length</span>	<span class="o">=</span> <span class="n">SZ_16M</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
  <span class="p">},</span>
  <span class="cm">/* bast CPLD control registers, and external interrupt controls */</span>
  <span class="p">{</span>
	  <span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">BAST_VA_CTRL1</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">BAST_PA_CTRL1</span><span class="p">),</span>
	  <span class="p">.</span><span class="n">length</span>	<span class="o">=</span> <span class="n">SZ_1M</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
  <span class="p">},</span> <span class="p">{</span>
	  <span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">BAST_VA_CTRL2</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">BAST_PA_CTRL2</span><span class="p">),</span>
	  <span class="p">.</span><span class="n">length</span>	<span class="o">=</span> <span class="n">SZ_1M</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
  <span class="p">},</span> <span class="p">{</span>
	  <span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">BAST_VA_CTRL3</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">BAST_PA_CTRL3</span><span class="p">),</span>
	  <span class="p">.</span><span class="n">length</span>	<span class="o">=</span> <span class="n">SZ_1M</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
  <span class="p">},</span> <span class="p">{</span>
	  <span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">BAST_VA_CTRL4</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">BAST_PA_CTRL4</span><span class="p">),</span>
	  <span class="p">.</span><span class="n">length</span>	<span class="o">=</span> <span class="n">SZ_1M</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
  <span class="p">},</span>
  <span class="cm">/* PC104 IRQ mux */</span>
  <span class="p">{</span>
	  <span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">BAST_VA_PC104_IRQREQ</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">BAST_PA_PC104_IRQREQ</span><span class="p">),</span>
	  <span class="p">.</span><span class="n">length</span>	<span class="o">=</span> <span class="n">SZ_1M</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
  <span class="p">},</span> <span class="p">{</span>
	  <span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">BAST_VA_PC104_IRQRAW</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">BAST_PA_PC104_IRQRAW</span><span class="p">),</span>
	  <span class="p">.</span><span class="n">length</span>	<span class="o">=</span> <span class="n">SZ_1M</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
  <span class="p">},</span> <span class="p">{</span>
	  <span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">BAST_VA_PC104_IRQMASK</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="n">BAST_PA_PC104_IRQMASK</span><span class="p">),</span>
	  <span class="p">.</span><span class="n">length</span>	<span class="o">=</span> <span class="n">SZ_1M</span><span class="p">,</span>
	  <span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE</span><span class="p">,</span>
  <span class="p">},</span>

  <span class="cm">/* peripheral space... one for each of fast/slow/byte/16bit */</span>
  <span class="cm">/* note, ide is only decoded in word space, even though some registers</span>
<span class="cm">   * are only 8bit */</span>

  <span class="cm">/* slow, byte */</span>
  <span class="p">{</span> <span class="n">VA_C2</span><span class="p">(</span><span class="n">BAST_VA_ISAIO</span><span class="p">),</span>   <span class="n">PA_CS2</span><span class="p">(</span><span class="n">BAST_PA_ISAIO</span><span class="p">),</span>    <span class="n">SZ_16M</span><span class="p">,</span> <span class="n">MT_DEVICE</span> <span class="p">},</span>
  <span class="p">{</span> <span class="n">VA_C2</span><span class="p">(</span><span class="n">BAST_VA_ISAMEM</span><span class="p">),</span>  <span class="n">PA_CS2</span><span class="p">(</span><span class="n">BAST_PA_ISAMEM</span><span class="p">),</span>   <span class="n">SZ_16M</span><span class="p">,</span> <span class="n">MT_DEVICE</span> <span class="p">},</span>
  <span class="p">{</span> <span class="n">VA_C2</span><span class="p">(</span><span class="n">BAST_VA_SUPERIO</span><span class="p">),</span> <span class="n">PA_CS2</span><span class="p">(</span><span class="n">BAST_PA_SUPERIO</span><span class="p">),</span>  <span class="n">SZ_1M</span><span class="p">,</span>  <span class="n">MT_DEVICE</span> <span class="p">},</span>

  <span class="cm">/* slow, word */</span>
  <span class="p">{</span> <span class="n">VA_C3</span><span class="p">(</span><span class="n">BAST_VA_ISAIO</span><span class="p">),</span>   <span class="n">PA_CS3</span><span class="p">(</span><span class="n">BAST_PA_ISAIO</span><span class="p">),</span>    <span class="n">SZ_16M</span><span class="p">,</span> <span class="n">MT_DEVICE</span> <span class="p">},</span>
  <span class="p">{</span> <span class="n">VA_C3</span><span class="p">(</span><span class="n">BAST_VA_ISAMEM</span><span class="p">),</span>  <span class="n">PA_CS3</span><span class="p">(</span><span class="n">BAST_PA_ISAMEM</span><span class="p">),</span>   <span class="n">SZ_16M</span><span class="p">,</span> <span class="n">MT_DEVICE</span> <span class="p">},</span>
  <span class="p">{</span> <span class="n">VA_C3</span><span class="p">(</span><span class="n">BAST_VA_SUPERIO</span><span class="p">),</span> <span class="n">PA_CS3</span><span class="p">(</span><span class="n">BAST_PA_SUPERIO</span><span class="p">),</span>  <span class="n">SZ_1M</span><span class="p">,</span>  <span class="n">MT_DEVICE</span> <span class="p">},</span>

  <span class="cm">/* fast, byte */</span>
  <span class="p">{</span> <span class="n">VA_C4</span><span class="p">(</span><span class="n">BAST_VA_ISAIO</span><span class="p">),</span>   <span class="n">PA_CS4</span><span class="p">(</span><span class="n">BAST_PA_ISAIO</span><span class="p">),</span>    <span class="n">SZ_16M</span><span class="p">,</span> <span class="n">MT_DEVICE</span> <span class="p">},</span>
  <span class="p">{</span> <span class="n">VA_C4</span><span class="p">(</span><span class="n">BAST_VA_ISAMEM</span><span class="p">),</span>  <span class="n">PA_CS4</span><span class="p">(</span><span class="n">BAST_PA_ISAMEM</span><span class="p">),</span>   <span class="n">SZ_16M</span><span class="p">,</span> <span class="n">MT_DEVICE</span> <span class="p">},</span>
  <span class="p">{</span> <span class="n">VA_C4</span><span class="p">(</span><span class="n">BAST_VA_SUPERIO</span><span class="p">),</span> <span class="n">PA_CS4</span><span class="p">(</span><span class="n">BAST_PA_SUPERIO</span><span class="p">),</span>  <span class="n">SZ_1M</span><span class="p">,</span>  <span class="n">MT_DEVICE</span> <span class="p">},</span>

  <span class="cm">/* fast, word */</span>
  <span class="p">{</span> <span class="n">VA_C5</span><span class="p">(</span><span class="n">BAST_VA_ISAIO</span><span class="p">),</span>   <span class="n">PA_CS5</span><span class="p">(</span><span class="n">BAST_PA_ISAIO</span><span class="p">),</span>    <span class="n">SZ_16M</span><span class="p">,</span> <span class="n">MT_DEVICE</span> <span class="p">},</span>
  <span class="p">{</span> <span class="n">VA_C5</span><span class="p">(</span><span class="n">BAST_VA_ISAMEM</span><span class="p">),</span>  <span class="n">PA_CS5</span><span class="p">(</span><span class="n">BAST_PA_ISAMEM</span><span class="p">),</span>   <span class="n">SZ_16M</span><span class="p">,</span> <span class="n">MT_DEVICE</span> <span class="p">},</span>
  <span class="p">{</span> <span class="n">VA_C5</span><span class="p">(</span><span class="n">BAST_VA_SUPERIO</span><span class="p">),</span> <span class="n">PA_CS5</span><span class="p">(</span><span class="n">BAST_PA_SUPERIO</span><span class="p">),</span>  <span class="n">SZ_1M</span><span class="p">,</span>  <span class="n">MT_DEVICE</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK</span>
<span class="cp">#define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB</span>
<span class="cp">#define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c2410_uartcfg</span> <span class="n">bast_uartcfgs</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">hwport</span>	     <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	     <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ucon</span>	     <span class="o">=</span> <span class="n">UCON</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ulcon</span>	     <span class="o">=</span> <span class="n">ULCON</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ufcon</span>	     <span class="o">=</span> <span class="n">UFCON</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">hwport</span>	     <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	     <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ucon</span>	     <span class="o">=</span> <span class="n">UCON</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ulcon</span>	     <span class="o">=</span> <span class="n">ULCON</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ufcon</span>	     <span class="o">=</span> <span class="n">UFCON</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* port 2 is not actually used */</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">hwport</span>	     <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	     <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ucon</span>	     <span class="o">=</span> <span class="n">UCON</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ulcon</span>	     <span class="o">=</span> <span class="n">ULCON</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ufcon</span>	     <span class="o">=</span> <span class="n">UFCON</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* NAND Flash on BAST board */</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">bast_pm_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* ensure that an nRESET is not generated on resume. */</span>
	<span class="n">gpio_direction_output</span><span class="p">(</span><span class="n">S3C2410_GPA</span><span class="p">(</span><span class="mi">21</span><span class="p">),</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bast_pm_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s3c_gpio_cfgpin</span><span class="p">(</span><span class="n">S3C2410_GPA</span><span class="p">(</span><span class="mi">21</span><span class="p">),</span> <span class="n">S3C2410_GPA21_nRSTOUT</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#else</span>
<span class="cp">#define bast_pm_suspend NULL</span>
<span class="cp">#define bast_pm_resume NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">syscore_ops</span> <span class="n">bast_pm_syscore_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">bast_pm_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">bast_pm_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">smartmedia_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">chip0_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">chip1_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">2</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">chip2_map</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">3</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mtd_partition</span> <span class="n">__initdata</span> <span class="n">bast_default_nand_part</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;Boot Agent&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span>	<span class="o">=</span> <span class="n">SZ_16K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;/boot&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span>	<span class="o">=</span> <span class="n">SZ_4M</span> <span class="o">-</span> <span class="n">SZ_16K</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span>	<span class="o">=</span> <span class="n">SZ_16K</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;user&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">offset</span>	<span class="o">=</span> <span class="n">SZ_4M</span><span class="p">,</span>
		<span class="p">.</span><span class="n">size</span>	<span class="o">=</span> <span class="n">MTDPART_SIZ_FULL</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* the bast has 4 selectable slots for nand-flash, the three</span>
<span class="cm"> * on-board chip areas, as well as the external SmartMedia</span>
<span class="cm"> * slot.</span>
<span class="cm"> *</span>
<span class="cm"> * Note, there is no current hot-plug support for the SmartMedia</span>
<span class="cm"> * socket.</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c2410_nand_set</span> <span class="n">__initdata</span> <span class="n">bast_nand_sets</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;SmartMedia&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_chips</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_map</span>		<span class="o">=</span> <span class="n">smartmedia_map</span><span class="p">,</span>
		<span class="p">.</span><span class="n">options</span>        <span class="o">=</span> <span class="n">NAND_SCAN_SILENT_NODEV</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_partitions</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_default_nand_part</span><span class="p">),</span>
		<span class="p">.</span><span class="n">partitions</span>	<span class="o">=</span> <span class="n">bast_default_nand_part</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;chip0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_chips</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_map</span>		<span class="o">=</span> <span class="n">chip0_map</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_partitions</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_default_nand_part</span><span class="p">),</span>
		<span class="p">.</span><span class="n">partitions</span>	<span class="o">=</span> <span class="n">bast_default_nand_part</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;chip1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_chips</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_map</span>		<span class="o">=</span> <span class="n">chip1_map</span><span class="p">,</span>
		<span class="p">.</span><span class="n">options</span>        <span class="o">=</span> <span class="n">NAND_SCAN_SILENT_NODEV</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_partitions</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_default_nand_part</span><span class="p">),</span>
		<span class="p">.</span><span class="n">partitions</span>	<span class="o">=</span> <span class="n">bast_default_nand_part</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;chip2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_chips</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_map</span>		<span class="o">=</span> <span class="n">chip2_map</span><span class="p">,</span>
		<span class="p">.</span><span class="n">options</span>        <span class="o">=</span> <span class="n">NAND_SCAN_SILENT_NODEV</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nr_partitions</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_default_nand_part</span><span class="p">),</span>
		<span class="p">.</span><span class="n">partitions</span>	<span class="o">=</span> <span class="n">bast_default_nand_part</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bast_nand_select</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c2410_nand_set</span> <span class="o">*</span><span class="n">set</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">slot</span> <span class="o">=</span> <span class="n">set</span><span class="o">-&gt;</span><span class="n">nr_map</span><span class="p">[</span><span class="n">slot</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;bast_nand: selecting slot %d (set %p,%p)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">slot</span><span class="p">,</span> <span class="n">set</span><span class="p">,</span> <span class="n">set</span><span class="o">-&gt;</span><span class="n">nr_map</span><span class="p">);</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="n">BAST_VA_CTRL2</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="n">BAST_CPLD_CTLR2_IDERST</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">slot</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">BAST_CPLD_CTRL2_WNAND</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;bast_nand: ctrl2 now %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">BAST_VA_CTRL2</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c2410_platform_nand</span> <span class="n">__initdata</span> <span class="n">bast_nand_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">tacls</span>		<span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
	<span class="p">.</span><span class="n">twrph0</span>		<span class="o">=</span> <span class="mi">60</span><span class="p">,</span>
	<span class="p">.</span><span class="n">twrph1</span>		<span class="o">=</span> <span class="mi">60</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_sets</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_nand_sets</span><span class="p">),</span>
	<span class="p">.</span><span class="n">sets</span>		<span class="o">=</span> <span class="n">bast_nand_sets</span><span class="p">,</span>
	<span class="p">.</span><span class="n">select_chip</span>	<span class="o">=</span> <span class="n">bast_nand_select</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DM9000 */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">bast_dm9k_resource</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">S3C2410_CS5</span> <span class="o">+</span> <span class="n">BAST_PA_DM9000</span><span class="p">,</span> <span class="mi">4</span><span class="p">),</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">S3C2410_CS5</span> <span class="o">+</span> <span class="n">BAST_PA_DM9000</span> <span class="o">+</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">),</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_NAMED</span><span class="p">(</span><span class="n">IRQ_DM9000</span> <span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">IORESOURCE_IRQ</span> \
					<span class="o">|</span> <span class="n">IORESOURCE_IRQ_HIGHLEVEL</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* for the moment we limit ourselves to 16bit IO until some</span>
<span class="cm"> * better IO routines can be written and tested</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dm9000_plat_data</span> <span class="n">bast_dm9k_platdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">DM9000_PLATF_16BITONLY</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">bast_device_dm9k</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dm9000&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_dm9k_resource</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">bast_dm9k_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bast_dm9k_platdata</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* serial devices */</span>

<span class="cp">#define SERIAL_BASE  (S3C2410_CS2 + BAST_PA_SUPERIO)</span>
<span class="cp">#define SERIAL_FLAGS (UPF_BOOT_AUTOCONF | UPF_IOREMAP | UPF_SHARE_IRQ)</span>
<span class="cp">#define SERIAL_CLK   (1843200)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_serial8250_port</span> <span class="n">bast_sio_data</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="n">SERIAL_BASE</span> <span class="o">+</span> <span class="mh">0x2f8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_PCSERIAL1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">SERIAL_FLAGS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">uartclk</span>	<span class="o">=</span> <span class="n">SERIAL_CLK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="n">SERIAL_BASE</span> <span class="o">+</span> <span class="mh">0x3f8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_PCSERIAL2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">SERIAL_FLAGS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">iotype</span>		<span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">uartclk</span>	<span class="o">=</span> <span class="n">SERIAL_CLK</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">bast_sio</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;serial8250&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>			<span class="o">=</span> <span class="n">PLAT8250_DEV_PLATFORM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>			<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">bast_sio_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* we have devices on the bus which cannot work much over the</span>
<span class="cm"> * standard 100KHz i2c bus frequency</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c2410_platform_i2c</span> <span class="n">__initdata</span> <span class="n">bast_i2c_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_addr</span>	<span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">frequency</span>	<span class="o">=</span> <span class="mi">100</span><span class="o">*</span><span class="mi">1000</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Asix AX88796 10/100 ethernet controller */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ax_plat_data</span> <span class="n">bast_asix_platdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">AXFLG_MAC_FROMDEV</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wordlength</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dcr_val</span>	<span class="o">=</span> <span class="mh">0x48</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rcr_val</span>	<span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">bast_asix_resource</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">S3C2410_CS5</span> <span class="o">+</span> <span class="n">BAST_PA_ASIXNET</span><span class="p">,</span> <span class="mh">0x18</span> <span class="o">*</span> <span class="mh">0x20</span><span class="p">),</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">S3C2410_CS5</span> <span class="o">+</span> <span class="n">BAST_PA_ASIXNET</span> <span class="o">+</span> <span class="p">(</span><span class="mh">0x1f</span> <span class="o">*</span> <span class="mh">0x20</span><span class="p">),</span> <span class="mi">1</span><span class="p">),</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_IRQ</span><span class="p">(</span><span class="n">IRQ_ASIX</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">bast_device_asix</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ax88796&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_asix_resource</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">bast_asix_resource</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bast_asix_platdata</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* Asix AX88796 10/100 ethernet controller parallel port */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">bast_asixpp_resource</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">DEFINE_RES_MEM</span><span class="p">(</span><span class="n">S3C2410_CS5</span> <span class="o">+</span> <span class="n">BAST_PA_ASIXNET</span> <span class="o">+</span> <span class="p">(</span><span class="mh">0x18</span> <span class="o">*</span> <span class="mh">0x20</span><span class="p">),</span> \
					<span class="mh">0x30</span> <span class="o">*</span> <span class="mh">0x20</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">bast_device_axpp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ax88796-pp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_asixpp_resource</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">bast_asixpp_resource</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* LCD/VGA controller */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c2410fb_display</span> <span class="n">__initdata</span> <span class="n">bast_lcd_info</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">S3C2410_LCDCON1_TFT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">width</span>		<span class="o">=</span> <span class="mi">640</span><span class="p">,</span>
		<span class="p">.</span><span class="n">height</span>		<span class="o">=</span> <span class="mi">480</span><span class="p">,</span>

		<span class="p">.</span><span class="n">pixclock</span>	<span class="o">=</span> <span class="mi">33333</span><span class="p">,</span>
		<span class="p">.</span><span class="n">xres</span>		<span class="o">=</span> <span class="mi">640</span><span class="p">,</span>
		<span class="p">.</span><span class="n">yres</span>		<span class="o">=</span> <span class="mi">480</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bpp</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">left_margin</span>	<span class="o">=</span> <span class="mi">40</span><span class="p">,</span>
		<span class="p">.</span><span class="n">right_margin</span>	<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">hsync_len</span>	<span class="o">=</span> <span class="mi">88</span><span class="p">,</span>
		<span class="p">.</span><span class="n">upper_margin</span>	<span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
		<span class="p">.</span><span class="n">lower_margin</span>	<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vsync_len</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>

		<span class="p">.</span><span class="n">lcdcon5</span>	<span class="o">=</span> <span class="mh">0x00014b02</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">S3C2410_LCDCON1_TFT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">width</span>		<span class="o">=</span> <span class="mi">640</span><span class="p">,</span>
		<span class="p">.</span><span class="n">height</span>		<span class="o">=</span> <span class="mi">480</span><span class="p">,</span>

		<span class="p">.</span><span class="n">pixclock</span>	<span class="o">=</span> <span class="mi">33333</span><span class="p">,</span>
		<span class="p">.</span><span class="n">xres</span>		<span class="o">=</span> <span class="mi">640</span><span class="p">,</span>
		<span class="p">.</span><span class="n">yres</span>		<span class="o">=</span> <span class="mi">480</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bpp</span>		<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">left_margin</span>	<span class="o">=</span> <span class="mi">40</span><span class="p">,</span>
		<span class="p">.</span><span class="n">right_margin</span>	<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">hsync_len</span>	<span class="o">=</span> <span class="mi">88</span><span class="p">,</span>
		<span class="p">.</span><span class="n">upper_margin</span>	<span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
		<span class="p">.</span><span class="n">lower_margin</span>	<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vsync_len</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>

		<span class="p">.</span><span class="n">lcdcon5</span>	<span class="o">=</span> <span class="mh">0x00014b02</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">S3C2410_LCDCON1_TFT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">width</span>		<span class="o">=</span> <span class="mi">640</span><span class="p">,</span>
		<span class="p">.</span><span class="n">height</span>		<span class="o">=</span> <span class="mi">480</span><span class="p">,</span>

		<span class="p">.</span><span class="n">pixclock</span>	<span class="o">=</span> <span class="mi">33333</span><span class="p">,</span>
		<span class="p">.</span><span class="n">xres</span>		<span class="o">=</span> <span class="mi">640</span><span class="p">,</span>
		<span class="p">.</span><span class="n">yres</span>		<span class="o">=</span> <span class="mi">480</span><span class="p">,</span>
		<span class="p">.</span><span class="n">bpp</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
		<span class="p">.</span><span class="n">left_margin</span>	<span class="o">=</span> <span class="mi">40</span><span class="p">,</span>
		<span class="p">.</span><span class="n">right_margin</span>	<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">hsync_len</span>	<span class="o">=</span> <span class="mi">88</span><span class="p">,</span>
		<span class="p">.</span><span class="n">upper_margin</span>	<span class="o">=</span> <span class="mi">30</span><span class="p">,</span>
		<span class="p">.</span><span class="n">lower_margin</span>	<span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
		<span class="p">.</span><span class="n">vsync_len</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>

		<span class="p">.</span><span class="n">lcdcon5</span>	<span class="o">=</span> <span class="mh">0x00014b02</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* LCD/VGA controller */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c2410fb_mach_info</span> <span class="n">__initdata</span> <span class="n">bast_fb_info</span> <span class="o">=</span> <span class="p">{</span>

	<span class="p">.</span><span class="n">displays</span> <span class="o">=</span> <span class="n">bast_lcd_info</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_displays</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_lcd_info</span><span class="p">),</span>
	<span class="p">.</span><span class="n">default_display</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* I2C devices fitted. */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">i2c_board_info</span> <span class="n">bast_i2c_devs</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="n">I2C_BOARD_INFO</span><span class="p">(</span><span class="s">&quot;tlv320aic23&quot;</span><span class="p">,</span> <span class="mh">0x1a</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="n">I2C_BOARD_INFO</span><span class="p">(</span><span class="s">&quot;simtec-pmu&quot;</span><span class="p">,</span> <span class="mh">0x6b</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="n">I2C_BOARD_INFO</span><span class="p">(</span><span class="s">&quot;ch7013&quot;</span><span class="p">,</span> <span class="mh">0x75</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c_hwmon_pdata</span> <span class="n">bast_hwmon_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* LCD contrast (0-6.6V) */</span>
	<span class="p">.</span><span class="n">in</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c_hwmon_chcfg</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;lcd-contrast&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mult</span>		<span class="o">=</span> <span class="mi">3300</span><span class="p">,</span>
		<span class="p">.</span><span class="n">div</span>		<span class="o">=</span> <span class="mi">512</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* LED current feedback */</span>
	<span class="p">.</span><span class="n">in</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c_hwmon_chcfg</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;led-feedback&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mult</span>		<span class="o">=</span> <span class="mi">3300</span><span class="p">,</span>
		<span class="p">.</span><span class="n">div</span>		<span class="o">=</span> <span class="mi">1024</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* LCD feedback (0-6.6V) */</span>
	<span class="p">.</span><span class="n">in</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c_hwmon_chcfg</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;lcd-feedback&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mult</span>		<span class="o">=</span> <span class="mi">3300</span><span class="p">,</span>
		<span class="p">.</span><span class="n">div</span>		<span class="o">=</span> <span class="mi">512</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="cm">/* Vcore (1.8-2.0V), Vref 3.3V  */</span>
	<span class="p">.</span><span class="n">in</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c_hwmon_chcfg</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;vcore&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mult</span>		<span class="o">=</span> <span class="mi">3300</span><span class="p">,</span>
		<span class="p">.</span><span class="n">div</span>		<span class="o">=</span> <span class="mi">1024</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Standard BAST devices */</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><p>cat /sys/devices/platform/s3c24xx-adc/s3c-hwmon/in_0</p></td><td class="code"><div class="highlight"><pre><span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">bast_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">s3c_device_ohci</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s3c_device_lcd</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s3c_device_wdt</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s3c_device_i2c0</span><span class="p">,</span>
 	<span class="o">&amp;</span><span class="n">s3c_device_rtc</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s3c_device_nand</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s3c_device_adc</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s3c_device_hwmon</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">bast_device_dm9k</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">bast_device_asix</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">bast_device_axpp</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">bast_sio</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">bast_clocks</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">s3c24xx_dclk0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s3c24xx_dclk1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s3c24xx_clkout0</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s3c24xx_clkout1</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">s3c24xx_uclk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c_cpufreq_board</span> <span class="n">__initdata</span> <span class="n">bast_cpufreq</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">refresh</span>	<span class="o">=</span> <span class="mi">7800</span><span class="p">,</span> <span class="cm">/* 7.8usec */</span>
	<span class="p">.</span><span class="n">auto_io</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">need_io</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c24xx_audio_simtec_pdata</span> <span class="n">__initdata</span> <span class="n">bast_audio</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">have_mic</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">have_lout</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">bast_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* initialise the clocks */</span>

	<span class="n">s3c24xx_dclk0</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_upll</span><span class="p">;</span>
	<span class="n">s3c24xx_dclk0</span><span class="p">.</span><span class="n">rate</span>   <span class="o">=</span> <span class="mi">12</span><span class="o">*</span><span class="mi">1000</span><span class="o">*</span><span class="mi">1000</span><span class="p">;</span>

	<span class="n">s3c24xx_dclk1</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_upll</span><span class="p">;</span>
	<span class="n">s3c24xx_dclk1</span><span class="p">.</span><span class="n">rate</span>   <span class="o">=</span> <span class="mi">24</span><span class="o">*</span><span class="mi">1000</span><span class="o">*</span><span class="mi">1000</span><span class="p">;</span>

	<span class="n">s3c24xx_clkout0</span><span class="p">.</span><span class="n">parent</span>  <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c24xx_dclk0</span><span class="p">;</span>
	<span class="n">s3c24xx_clkout1</span><span class="p">.</span><span class="n">parent</span>  <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c24xx_dclk1</span><span class="p">;</span>

	<span class="n">s3c24xx_uclk</span><span class="p">.</span><span class="n">parent</span>  <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c24xx_clkout1</span><span class="p">;</span>

	<span class="n">s3c24xx_register_clocks</span><span class="p">(</span><span class="n">bast_clocks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_clocks</span><span class="p">));</span>

	<span class="n">s3c_hwmon_set_platdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bast_hwmon_info</span><span class="p">);</span>

	<span class="n">s3c24xx_init_io</span><span class="p">(</span><span class="n">bast_iodesc</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_iodesc</span><span class="p">));</span>
	<span class="n">s3c24xx_init_clocks</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">s3c24xx_init_uarts</span><span class="p">(</span><span class="n">bast_uartcfgs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_uartcfgs</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">bast_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_syscore_ops</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bast_pm_syscore_ops</span><span class="p">);</span>

	<span class="n">s3c_i2c0_set_platdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bast_i2c_info</span><span class="p">);</span>
	<span class="n">s3c_nand_set_platdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bast_nand_info</span><span class="p">);</span>
	<span class="n">s3c24xx_fb_set_platdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bast_fb_info</span><span class="p">);</span>
	<span class="n">platform_add_devices</span><span class="p">(</span><span class="n">bast_devices</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_devices</span><span class="p">));</span>

	<span class="n">i2c_register_board_info</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">bast_i2c_devs</span><span class="p">,</span>
				<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">bast_i2c_devs</span><span class="p">));</span>

	<span class="n">usb_simtec_init</span><span class="p">();</span>
	<span class="n">nor_simtec_init</span><span class="p">();</span>
	<span class="n">simtec_audio_add</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bast_audio</span><span class="p">);</span>

	<span class="n">WARN_ON</span><span class="p">(</span><span class="n">gpio_request</span><span class="p">(</span><span class="n">S3C2410_GPA</span><span class="p">(</span><span class="mi">21</span><span class="p">),</span> <span class="s">&quot;bast nreset&quot;</span><span class="p">));</span>
	
	<span class="n">s3c_cpufreq_setboard</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bast_cpufreq</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">MACHINE_START</span><span class="p">(</span><span class="n">BAST</span><span class="p">,</span> <span class="s">&quot;Simtec-BAST&quot;</span><span class="p">)</span>
	<span class="cm">/* Maintainer: Ben Dooks &lt;ben@simtec.co.uk&gt; */</span>
	<span class="p">.</span><span class="n">atag_offset</span>	<span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map_io</span>		<span class="o">=</span> <span class="n">bast_map_io</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>	<span class="o">=</span> <span class="n">s3c24xx_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_machine</span>	<span class="o">=</span> <span class="n">bast_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c24xx_timer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">restart</span>	<span class="o">=</span> <span class="n">s3c2410_restart</span><span class="p">,</span>
<span class="n">MACHINE_END</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
