<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › rtc › rtc-imxdi.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>rtc-imxdi.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> * Copyright 2010 Orex Computed Radiography</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * The code contained herein is licensed under the GNU General Public</span>
<span class="cm"> * License. You may obtain a copy of the GNU General Public License</span>
<span class="cm"> * Version 2 or later at the following locations:</span>
<span class="cm"> *</span>
<span class="cm"> * http://www.opensource.org/licenses/gpl-license.html</span>
<span class="cm"> * http://www.gnu.org/copyleft/gpl.html</span>
<span class="cm"> */</span>

<span class="cm">/* based on rtc-mc13892.c */</span>

<span class="cm">/*</span>
<span class="cm"> * This driver uses the 47-bit 32 kHz counter in the Freescale DryIce block</span>
<span class="cm"> * to implement a Linux RTC. Times and alarms are truncated to seconds.</span>
<span class="cm"> * Since the RTC framework performs API locking via rtc-&gt;ops_lock the</span>
<span class="cm"> * only simultaneous accesses we need to deal with is updating DryIce</span>
<span class="cm"> * registers while servicing an alarm.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that reading the DSR (DryIce Status Register) automatically clears</span>
<span class="cm"> * the WCF (Write Complete Flag). All DryIce writes are synchronized to the</span>
<span class="cm"> * LP (Low Power) domain and set the WCF upon completion. Writes to the</span>
<span class="cm"> * DIER (DryIce Interrupt Enable Register) are the only exception. These</span>
<span class="cm"> * occur at normal bus speeds and do not set WCF.  Periodic interrupts are</span>
<span class="cm"> * not supported by the hardware.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/rtc.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/workqueue.h&gt;</span>

<span class="cm">/* DryIce Register Definitions */</span>

<span class="cp">#define DTCMR     0x00           </span><span class="cm">/* Time Counter MSB Reg */</span><span class="cp"></span>
<span class="cp">#define DTCLR     0x04           </span><span class="cm">/* Time Counter LSB Reg */</span><span class="cp"></span>

<span class="cp">#define DCAMR     0x08           </span><span class="cm">/* Clock Alarm MSB Reg */</span><span class="cp"></span>
<span class="cp">#define DCALR     0x0c           </span><span class="cm">/* Clock Alarm LSB Reg */</span><span class="cp"></span>
<span class="cp">#define DCAMR_UNSET  0xFFFFFFFF  </span><span class="cm">/* doomsday - 1 sec */</span><span class="cp"></span>

<span class="cp">#define DCR       0x10           </span><span class="cm">/* Control Reg */</span><span class="cp"></span>
<span class="cp">#define DCR_TCE   (1 &lt;&lt; 3)       </span><span class="cm">/* Time Counter Enable */</span><span class="cp"></span>

<span class="cp">#define DSR       0x14           </span><span class="cm">/* Status Reg */</span><span class="cp"></span>
<span class="cp">#define DSR_WBF   (1 &lt;&lt; 10)      </span><span class="cm">/* Write Busy Flag */</span><span class="cp"></span>
<span class="cp">#define DSR_WNF   (1 &lt;&lt; 9)       </span><span class="cm">/* Write Next Flag */</span><span class="cp"></span>
<span class="cp">#define DSR_WCF   (1 &lt;&lt; 8)       </span><span class="cm">/* Write Complete Flag */</span><span class="cp"></span>
<span class="cp">#define DSR_WEF   (1 &lt;&lt; 7)       </span><span class="cm">/* Write Error Flag */</span><span class="cp"></span>
<span class="cp">#define DSR_CAF   (1 &lt;&lt; 4)       </span><span class="cm">/* Clock Alarm Flag */</span><span class="cp"></span>
<span class="cp">#define DSR_NVF   (1 &lt;&lt; 1)       </span><span class="cm">/* Non-Valid Flag */</span><span class="cp"></span>
<span class="cp">#define DSR_SVF   (1 &lt;&lt; 0)       </span><span class="cm">/* Security Violation Flag */</span><span class="cp"></span>

<span class="cp">#define DIER      0x18           </span><span class="cm">/* Interrupt Enable Reg */</span><span class="cp"></span>
<span class="cp">#define DIER_WNIE (1 &lt;&lt; 9)       </span><span class="cm">/* Write Next Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define DIER_WCIE (1 &lt;&lt; 8)       </span><span class="cm">/* Write Complete Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define DIER_WEIE (1 &lt;&lt; 7)       </span><span class="cm">/* Write Error Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define DIER_CAIE (1 &lt;&lt; 4)       </span><span class="cm">/* Clock Alarm Interrupt Enable */</span><span class="cp"></span>

<span class="cm">/**</span>
<span class="cm"> * struct imxdi_dev - private imxdi rtc data</span>
<span class="cm"> * @pdev: pionter to platform dev</span>
<span class="cm"> * @rtc: pointer to rtc struct</span>
<span class="cm"> * @ioaddr: IO registers pointer</span>
<span class="cm"> * @irq: dryice normal interrupt</span>
<span class="cm"> * @clk: input reference clock</span>
<span class="cm"> * @dsr: copy of the DSR register</span>
<span class="cm"> * @irq_lock: interrupt enable register (DIER) lock</span>
<span class="cm"> * @write_wait: registers write complete queue</span>
<span class="cm"> * @write_mutex: serialize registers write</span>
<span class="cm"> * @work: schedule alarm work</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rtc_device</span> <span class="o">*</span><span class="n">rtc</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dsr</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">irq_lock</span><span class="p">;</span>
	<span class="n">wait_queue_head_t</span> <span class="n">write_wait</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">write_mutex</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">work_struct</span> <span class="n">work</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * enable a dryice interrupt</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">di_int_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">intr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DIER</span><span class="p">)</span> <span class="o">|</span> <span class="n">intr</span><span class="p">,</span>
			<span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DIER</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * disable a dryice interrupt</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">di_int_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">intr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DIER</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">intr</span><span class="p">,</span>
			<span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DIER</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This function attempts to clear the dryice write-error flag.</span>
<span class="cm"> *</span>
<span class="cm"> * A dryice write error is similar to a bus fault and should not occur in</span>
<span class="cm"> * normal operation.  Clearing the flag requires another write, so the root</span>
<span class="cm"> * cause of the problem may need to be fixed before the flag can be cleared.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">clear_write_error</span><span class="p">(</span><span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cnt</span><span class="p">;</span>

	<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;WARNING: Register write error!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* clear the write error flag */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">DSR_WEF</span><span class="p">,</span> <span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DSR</span><span class="p">);</span>

	<span class="cm">/* wait for it to take effect */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cnt</span> <span class="o">&lt;</span> <span class="mi">1000</span><span class="p">;</span> <span class="n">cnt</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DSR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DSR_WEF</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;ERROR: Cannot clear write-error flag!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Write a dryice register and wait until it completes.</span>
<span class="cm"> *</span>
<span class="cm"> * This function uses interrupts to determine when the</span>
<span class="cm"> * write has completed.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">di_write_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* serialize register writes */</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">write_mutex</span><span class="p">);</span>

	<span class="cm">/* enable the write-complete interrupt */</span>
	<span class="n">di_int_enable</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">DIER_WCIE</span><span class="p">);</span>

	<span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">dsr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* do the register write */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>

	<span class="cm">/* wait for the write to finish */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_event_interruptible_timeout</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">write_wait</span><span class="p">,</span>
			<span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">dsr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DSR_WCF</span> <span class="o">|</span> <span class="n">DSR_WEF</span><span class="p">),</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">ret</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;Write-wait timeout &quot;</span>
				<span class="s">&quot;val = 0x%08x reg = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* check for write error */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">dsr</span> <span class="o">&amp;</span> <span class="n">DSR_WEF</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clear_write_error</span><span class="p">(</span><span class="n">imxdi</span><span class="p">);</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">write_mutex</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * read the seconds portion of the current time from the dryice time counter</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">dryice_rtc_read_time</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rtc_time</span> <span class="o">*</span><span class="n">tm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">now</span><span class="p">;</span>

	<span class="n">now</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DTCMR</span><span class="p">);</span>
	<span class="n">rtc_time_to_tm</span><span class="p">(</span><span class="n">now</span><span class="p">,</span> <span class="n">tm</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * set the seconds portion of dryice time counter and clear the</span>
<span class="cm"> * fractional part.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">dryice_rtc_set_mmss</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">secs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* zero the fractional part first */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">di_write_wait</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DTCLR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">di_write_wait</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">secs</span><span class="p">,</span> <span class="n">DTCMR</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">dryice_rtc_alarm_irq_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">enabled</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">di_int_enable</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">DIER_CAIE</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">di_int_disable</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">DIER_CAIE</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * read the seconds portion of the alarm register.</span>
<span class="cm"> * the fractional part of the alarm register is always zero.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">dryice_rtc_read_alarm</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rtc_wkalrm</span> <span class="o">*</span><span class="n">alarm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">dcamr</span><span class="p">;</span>

	<span class="n">dcamr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DCAMR</span><span class="p">);</span>
	<span class="n">rtc_time_to_tm</span><span class="p">(</span><span class="n">dcamr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">alarm</span><span class="o">-&gt;</span><span class="n">time</span><span class="p">);</span>

	<span class="cm">/* alarm is enabled if the interrupt is enabled */</span>
	<span class="n">alarm</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">=</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DIER</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DIER_CAIE</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* don&#39;t allow the DSR read to mess up DSR_WCF */</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">write_mutex</span><span class="p">);</span>

	<span class="cm">/* alarm is pending if the alarm flag is set */</span>
	<span class="n">alarm</span><span class="o">-&gt;</span><span class="n">pending</span> <span class="o">=</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DSR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DSR_CAF</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">write_mutex</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * set the seconds portion of dryice alarm register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">dryice_rtc_set_alarm</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">rtc_wkalrm</span> <span class="o">*</span><span class="n">alarm</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">now</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">alarm_time</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">rtc_tm_to_time</span><span class="p">(</span><span class="o">&amp;</span><span class="n">alarm</span><span class="o">-&gt;</span><span class="n">time</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">alarm_time</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="cm">/* don&#39;t allow setting alarm in the past */</span>
	<span class="n">now</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DTCMR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">alarm_time</span> <span class="o">&lt;</span> <span class="n">now</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* write the new alarm time */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">di_write_wait</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">alarm_time</span><span class="p">,</span> <span class="n">DCAMR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">alarm</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">di_int_enable</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">DIER_CAIE</span><span class="p">);</span>  <span class="cm">/* enable alarm intr */</span>
	<span class="k">else</span>
		<span class="n">di_int_disable</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">DIER_CAIE</span><span class="p">);</span> <span class="cm">/* disable alarm intr */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">rtc_class_ops</span> <span class="n">dryice_rtc_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read_time</span>		<span class="o">=</span> <span class="n">dryice_rtc_read_time</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mmss</span>		<span class="o">=</span> <span class="n">dryice_rtc_set_mmss</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alarm_irq_enable</span>	<span class="o">=</span> <span class="n">dryice_rtc_alarm_irq_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_alarm</span>		<span class="o">=</span> <span class="n">dryice_rtc_read_alarm</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_alarm</span>		<span class="o">=</span> <span class="n">dryice_rtc_set_alarm</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * dryice &quot;normal&quot; interrupt handler</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">dryice_norm_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dsr</span><span class="p">,</span> <span class="n">dier</span><span class="p">;</span>
	<span class="n">irqreturn_t</span> <span class="n">rc</span> <span class="o">=</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">dier</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DIER</span><span class="p">);</span>

	<span class="cm">/* handle write complete and write error cases */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dier</span> <span class="o">&amp;</span> <span class="n">DIER_WCIE</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*If the write wait queue is empty then there is no pending</span>
<span class="cm">		  operations. It means the interrupt is for DryIce -Security.</span>
<span class="cm">		  IRQ must be returned as none.*/</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">list_empty_careful</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">write_wait</span><span class="p">.</span><span class="n">task_list</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

		<span class="cm">/* DSR_WCF clears itself on DSR read */</span>
		<span class="n">dsr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DSR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">dsr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DSR_WCF</span> <span class="o">|</span> <span class="n">DSR_WEF</span><span class="p">)))</span> <span class="p">{</span>
			<span class="cm">/* mask the interrupt */</span>
			<span class="n">di_int_disable</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">DIER_WCIE</span><span class="p">);</span>

			<span class="cm">/* save the dsr value for the wait queue */</span>
			<span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">dsr</span> <span class="o">|=</span> <span class="n">dsr</span><span class="p">;</span>

			<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">write_wait</span><span class="p">);</span>
			<span class="n">rc</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* handle the alarm case */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dier</span> <span class="o">&amp;</span> <span class="n">DIER_CAIE</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* DSR_WCF clears itself on DSR read */</span>
		<span class="n">dsr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DSR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dsr</span> <span class="o">&amp;</span> <span class="n">DSR_CAF</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* mask the interrupt */</span>
			<span class="n">di_int_disable</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">DIER_CAIE</span><span class="p">);</span>

			<span class="cm">/* finish alarm in user context */</span>
			<span class="n">schedule_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">work</span><span class="p">);</span>
			<span class="n">rc</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * post the alarm event from user context so it can sleep</span>
<span class="cm"> * on the write completion.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dryice_work</span><span class="p">(</span><span class="k">struct</span> <span class="n">work_struct</span> <span class="o">*</span><span class="n">work</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">work</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">imxdi_dev</span><span class="p">,</span> <span class="n">work</span><span class="p">);</span>

	<span class="cm">/* dismiss the interrupt (ignore error) */</span>
	<span class="n">di_write_wait</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">DSR_CAF</span><span class="p">,</span> <span class="n">DSR</span><span class="p">);</span>

	<span class="cm">/* pass the alarm event to the rtc framework. */</span>
	<span class="n">rtc_update_irq</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">rtc</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">RTC_AF</span> <span class="o">|</span> <span class="n">RTC_IRQF</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * probe for dryice rtc device</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">dryice_rtc_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">imxdi</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">imxdi</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">imxdi</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">devm_request_mem_region</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">),</span>
				<span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">devm_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
			<span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="n">init_waitqueue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">write_wait</span><span class="p">);</span>

	<span class="n">INIT_WORK</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">work</span><span class="p">,</span> <span class="n">dryice_work</span><span class="p">);</span>

	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">write_mutex</span><span class="p">);</span>

	<span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialize dryice hardware</span>
<span class="cm">	 */</span>

	<span class="cm">/* mask all interrupts */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DIER</span><span class="p">);</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">devm_request_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">dryice_norm_irq</span><span class="p">,</span>
			<span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">imxdi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;interrupt not available.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* put dryice into valid state */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DSR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DSR_NVF</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">di_write_wait</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">DSR_NVF</span> <span class="o">|</span> <span class="n">DSR_SVF</span><span class="p">,</span> <span class="n">DSR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* initialize alarm */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">di_write_wait</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">DCAMR_UNSET</span><span class="p">,</span> <span class="n">DCAMR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">di_write_wait</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DCALR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* clear alarm flag */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DSR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DSR_CAF</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">di_write_wait</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="n">DSR_CAF</span><span class="p">,</span> <span class="n">DSR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* the timer won&#39;t count if it has never been written to */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DTCMR</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">di_write_wait</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DTCMR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* start keeping time */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DCR_TCE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">di_write_wait</span><span class="p">(</span><span class="n">imxdi</span><span class="p">,</span>
				<span class="n">__raw_readl</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DCR</span><span class="p">)</span> <span class="o">|</span> <span class="n">DCR_TCE</span><span class="p">,</span>
				<span class="n">DCR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">imxdi</span><span class="p">);</span>
	<span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">rtc</span> <span class="o">=</span> <span class="n">rtc_device_register</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				  <span class="o">&amp;</span><span class="n">dryice_rtc_ops</span><span class="p">,</span> <span class="n">THIS_MODULE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">rtc</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">rtc</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err:</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">dryice_rtc_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imxdi_dev</span> <span class="o">*</span><span class="n">imxdi</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">flush_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">work</span><span class="p">);</span>

	<span class="cm">/* mask all interrupts */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">DIER</span><span class="p">);</span>

	<span class="n">rtc_device_unregister</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">rtc</span><span class="p">);</span>

	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">imxdi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">dryice_rtc_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		   <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;imxdi_rtc&quot;</span><span class="p">,</span>
		   <span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		   <span class="p">},</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">dryice_rtc_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">dryice_rtc_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_probe</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dryice_rtc_driver</span><span class="p">,</span> <span class="n">dryice_rtc_probe</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">dryice_rtc_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dryice_rtc_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">dryice_rtc_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">dryice_rtc_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Freescale Semiconductor, Inc.&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Baruch Siach &lt;baruch@tkos.co.il&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;IMX DryIce Realtime Clock Driver (RTC)&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
