// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Wed Aug  1 02:39:19 2018
// Host        : apple running 64-bit Ubuntu 16.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pwm_mixer_0_1_sim_netlist.v
// Design      : pwm_mixer_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_M_V_ADDR_WIDTH = "32" *) (* C_M_AXI_M_V_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_M_V_AWUSER_WIDTH = "1" *) (* C_M_AXI_M_V_BUSER_WIDTH = "1" *) (* C_M_AXI_M_V_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_M_V_DATA_WIDTH = "32" *) (* C_M_AXI_M_V_ID_WIDTH = "1" *) (* C_M_AXI_M_V_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_M_V_RUSER_WIDTH = "1" *) (* C_M_AXI_M_V_TARGET_ADDR = "0" *) (* C_M_AXI_M_V_USER_VALUE = "0" *) 
(* C_M_AXI_M_V_WSTRB_WIDTH = "4" *) (* C_M_AXI_M_V_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_pp0_stage0 = "6'b000001" *) 
(* ap_ST_fsm_pp0_stage1 = "6'b000010" *) (* ap_ST_fsm_pp0_stage2 = "6'b000100" *) (* ap_ST_fsm_pp0_stage3 = "6'b001000" *) 
(* ap_ST_fsm_pp0_stage4 = "6'b010000" *) (* ap_ST_fsm_pp0_stage5 = "6'b100000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer
   (ap_clk,
    ap_rst_n,
    m_axi_m_V_AWVALID,
    m_axi_m_V_AWREADY,
    m_axi_m_V_AWADDR,
    m_axi_m_V_AWID,
    m_axi_m_V_AWLEN,
    m_axi_m_V_AWSIZE,
    m_axi_m_V_AWBURST,
    m_axi_m_V_AWLOCK,
    m_axi_m_V_AWCACHE,
    m_axi_m_V_AWPROT,
    m_axi_m_V_AWQOS,
    m_axi_m_V_AWREGION,
    m_axi_m_V_AWUSER,
    m_axi_m_V_WVALID,
    m_axi_m_V_WREADY,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_WLAST,
    m_axi_m_V_WID,
    m_axi_m_V_WUSER,
    m_axi_m_V_ARVALID,
    m_axi_m_V_ARREADY,
    m_axi_m_V_ARADDR,
    m_axi_m_V_ARID,
    m_axi_m_V_ARLEN,
    m_axi_m_V_ARSIZE,
    m_axi_m_V_ARBURST,
    m_axi_m_V_ARLOCK,
    m_axi_m_V_ARCACHE,
    m_axi_m_V_ARPROT,
    m_axi_m_V_ARQOS,
    m_axi_m_V_ARREGION,
    m_axi_m_V_ARUSER,
    m_axi_m_V_RVALID,
    m_axi_m_V_RREADY,
    m_axi_m_V_RDATA,
    m_axi_m_V_RLAST,
    m_axi_m_V_RID,
    m_axi_m_V_RUSER,
    m_axi_m_V_RRESP,
    m_axi_m_V_BVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_BRESP,
    m_axi_m_V_BID,
    m_axi_m_V_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_m_V_AWVALID;
  input m_axi_m_V_AWREADY;
  output [31:0]m_axi_m_V_AWADDR;
  output [0:0]m_axi_m_V_AWID;
  output [7:0]m_axi_m_V_AWLEN;
  output [2:0]m_axi_m_V_AWSIZE;
  output [1:0]m_axi_m_V_AWBURST;
  output [1:0]m_axi_m_V_AWLOCK;
  output [3:0]m_axi_m_V_AWCACHE;
  output [2:0]m_axi_m_V_AWPROT;
  output [3:0]m_axi_m_V_AWQOS;
  output [3:0]m_axi_m_V_AWREGION;
  output [0:0]m_axi_m_V_AWUSER;
  output m_axi_m_V_WVALID;
  input m_axi_m_V_WREADY;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  output m_axi_m_V_WLAST;
  output [0:0]m_axi_m_V_WID;
  output [0:0]m_axi_m_V_WUSER;
  output m_axi_m_V_ARVALID;
  input m_axi_m_V_ARREADY;
  output [31:0]m_axi_m_V_ARADDR;
  output [0:0]m_axi_m_V_ARID;
  output [7:0]m_axi_m_V_ARLEN;
  output [2:0]m_axi_m_V_ARSIZE;
  output [1:0]m_axi_m_V_ARBURST;
  output [1:0]m_axi_m_V_ARLOCK;
  output [3:0]m_axi_m_V_ARCACHE;
  output [2:0]m_axi_m_V_ARPROT;
  output [3:0]m_axi_m_V_ARQOS;
  output [3:0]m_axi_m_V_ARREGION;
  output [0:0]m_axi_m_V_ARUSER;
  input m_axi_m_V_RVALID;
  output m_axi_m_V_RREADY;
  input [31:0]m_axi_m_V_RDATA;
  input m_axi_m_V_RLAST;
  input [0:0]m_axi_m_V_RID;
  input [0:0]m_axi_m_V_RUSER;
  input [1:0]m_axi_m_V_RRESP;
  input m_axi_m_V_BVALID;
  output m_axi_m_V_BREADY;
  input [1:0]m_axi_m_V_BRESP;
  input [0:0]m_axi_m_V_BID;
  input [0:0]m_axi_m_V_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [13:0]OP1_V_1_cast_reg_947;
  wire OP1_V_1_cast_reg_9470;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3_reg_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_WREADY_reg_n_0;
  wire ap_reg_pp0_iter1_tmp_16_reg_985;
  wire ap_reg_pp0_iter1_tmp_42_reg_1019;
  wire [13:0]ap_reg_pp0_iter1_tmp_9_reg_975;
  wire ap_reg_pp0_iter2_tmp_29_reg_1073;
  wire ap_reg_pp0_iter2_tmp_35_reg_1084;
  wire ap_reg_pp0_iter2_tmp_48_reg_1095;
  wire ap_reg_pp0_iter2_tmp_reg_1037;
  wire ap_reg_pp0_iter3_tmp_48_reg_1095;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ce1;
  wire ce3;
  wire ce4;
  wire ce5;
  wire ce55_out;
  wire grp_fu_301_ce;
  wire grp_fu_921_ce;
  wire [27:0]grp_fu_921_p2;
  wire grp_fu_927_ce;
  wire [27:0]grp_fu_927_p2;
  wire interrupt;
  wire m_V_WREADY;
  wire [31:2]\^m_axi_m_V_AWADDR ;
  wire [2:0]\^m_axi_m_V_AWLEN ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire mixer_AXILiteS_s_axi_U_n_0;
  wire mixer_AXILiteS_s_axi_U_n_1;
  wire mixer_AXILiteS_s_axi_U_n_10;
  wire mixer_AXILiteS_s_axi_U_n_11;
  wire mixer_AXILiteS_s_axi_U_n_12;
  wire mixer_AXILiteS_s_axi_U_n_13;
  wire mixer_AXILiteS_s_axi_U_n_14;
  wire mixer_AXILiteS_s_axi_U_n_15;
  wire mixer_AXILiteS_s_axi_U_n_16;
  wire mixer_AXILiteS_s_axi_U_n_17;
  wire mixer_AXILiteS_s_axi_U_n_18;
  wire mixer_AXILiteS_s_axi_U_n_19;
  wire mixer_AXILiteS_s_axi_U_n_2;
  wire mixer_AXILiteS_s_axi_U_n_20;
  wire mixer_AXILiteS_s_axi_U_n_21;
  wire mixer_AXILiteS_s_axi_U_n_22;
  wire mixer_AXILiteS_s_axi_U_n_23;
  wire mixer_AXILiteS_s_axi_U_n_24;
  wire mixer_AXILiteS_s_axi_U_n_25;
  wire mixer_AXILiteS_s_axi_U_n_26;
  wire mixer_AXILiteS_s_axi_U_n_27;
  wire mixer_AXILiteS_s_axi_U_n_28;
  wire mixer_AXILiteS_s_axi_U_n_29;
  wire mixer_AXILiteS_s_axi_U_n_3;
  wire mixer_AXILiteS_s_axi_U_n_30;
  wire mixer_AXILiteS_s_axi_U_n_31;
  wire mixer_AXILiteS_s_axi_U_n_32;
  wire mixer_AXILiteS_s_axi_U_n_33;
  wire mixer_AXILiteS_s_axi_U_n_34;
  wire mixer_AXILiteS_s_axi_U_n_35;
  wire mixer_AXILiteS_s_axi_U_n_36;
  wire mixer_AXILiteS_s_axi_U_n_37;
  wire mixer_AXILiteS_s_axi_U_n_38;
  wire mixer_AXILiteS_s_axi_U_n_39;
  wire mixer_AXILiteS_s_axi_U_n_4;
  wire mixer_AXILiteS_s_axi_U_n_40;
  wire mixer_AXILiteS_s_axi_U_n_41;
  wire mixer_AXILiteS_s_axi_U_n_42;
  wire mixer_AXILiteS_s_axi_U_n_43;
  wire mixer_AXILiteS_s_axi_U_n_44;
  wire mixer_AXILiteS_s_axi_U_n_45;
  wire mixer_AXILiteS_s_axi_U_n_46;
  wire mixer_AXILiteS_s_axi_U_n_47;
  wire mixer_AXILiteS_s_axi_U_n_48;
  wire mixer_AXILiteS_s_axi_U_n_49;
  wire mixer_AXILiteS_s_axi_U_n_5;
  wire mixer_AXILiteS_s_axi_U_n_50;
  wire mixer_AXILiteS_s_axi_U_n_51;
  wire mixer_AXILiteS_s_axi_U_n_52;
  wire mixer_AXILiteS_s_axi_U_n_53;
  wire mixer_AXILiteS_s_axi_U_n_54;
  wire mixer_AXILiteS_s_axi_U_n_55;
  wire mixer_AXILiteS_s_axi_U_n_56;
  wire mixer_AXILiteS_s_axi_U_n_57;
  wire mixer_AXILiteS_s_axi_U_n_58;
  wire mixer_AXILiteS_s_axi_U_n_59;
  wire mixer_AXILiteS_s_axi_U_n_6;
  wire mixer_AXILiteS_s_axi_U_n_60;
  wire mixer_AXILiteS_s_axi_U_n_61;
  wire mixer_AXILiteS_s_axi_U_n_62;
  wire mixer_AXILiteS_s_axi_U_n_65;
  wire mixer_AXILiteS_s_axi_U_n_68;
  wire mixer_AXILiteS_s_axi_U_n_7;
  wire mixer_AXILiteS_s_axi_U_n_8;
  wire mixer_AXILiteS_s_axi_U_n_9;
  wire mixer_m_V_m_axi_U_n_0;
  wire mixer_m_V_m_axi_U_n_21;
  wire mixer_m_V_m_axi_U_n_36;
  wire mixer_m_V_m_axi_U_n_38;
  wire mixer_m_V_m_axi_U_n_39;
  wire [56:0]\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ;
  wire [57:0]\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ;
  wire [57:0]\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 ;
  wire [57:0]\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 ;
  wire [57:0]\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 ;
  wire [58:0]\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ;
  wire [57:0]mul1_reg_1141;
  wire [56:0]mul2_reg_1116;
  wire [58:0]mul3_reg_1131;
  wire [57:0]mul4_reg_1172;
  wire [57:0]mul5_reg_1213;
  wire [57:0]mul_reg_1249;
  wire [57:32]neg_mul1_fu_526_p2;
  wire [56:31]neg_mul2_fu_471_p2;
  wire [57:32]neg_mul3_fu_600_p2;
  wire [58:33]neg_mul4_fu_511_p2;
  wire [57:32]neg_mul5_fu_648_p2;
  wire [57:32]neg_mul_fu_752_p2;
  wire [26:13]neg_ti1_fu_637_p2;
  wire [26:13]neg_ti1_reg_1228;
  wire neg_ti1_reg_12280;
  wire \neg_ti1_reg_1228[15]_i_3_n_0 ;
  wire \neg_ti1_reg_1228[15]_i_4_n_0 ;
  wire \neg_ti1_reg_1228[15]_i_5_n_0 ;
  wire \neg_ti1_reg_1228[19]_i_2_n_0 ;
  wire \neg_ti1_reg_1228[19]_i_3_n_0 ;
  wire \neg_ti1_reg_1228[19]_i_4_n_0 ;
  wire \neg_ti1_reg_1228[19]_i_5_n_0 ;
  wire \neg_ti1_reg_1228[23]_i_2_n_0 ;
  wire \neg_ti1_reg_1228[23]_i_3_n_0 ;
  wire \neg_ti1_reg_1228[23]_i_4_n_0 ;
  wire \neg_ti1_reg_1228[23]_i_5_n_0 ;
  wire \neg_ti1_reg_1228[26]_i_3_n_0 ;
  wire \neg_ti1_reg_1228[26]_i_4_n_0 ;
  wire \neg_ti1_reg_1228_reg[15]_i_1_n_0 ;
  wire \neg_ti1_reg_1228_reg[15]_i_1_n_1 ;
  wire \neg_ti1_reg_1228_reg[15]_i_1_n_2 ;
  wire \neg_ti1_reg_1228_reg[15]_i_1_n_3 ;
  wire \neg_ti1_reg_1228_reg[15]_i_2_n_0 ;
  wire \neg_ti1_reg_1228_reg[15]_i_2_n_1 ;
  wire \neg_ti1_reg_1228_reg[15]_i_2_n_2 ;
  wire \neg_ti1_reg_1228_reg[15]_i_2_n_3 ;
  wire \neg_ti1_reg_1228_reg[15]_i_6_n_0 ;
  wire \neg_ti1_reg_1228_reg[15]_i_6_n_1 ;
  wire \neg_ti1_reg_1228_reg[15]_i_6_n_2 ;
  wire \neg_ti1_reg_1228_reg[15]_i_6_n_3 ;
  wire \neg_ti1_reg_1228_reg[15]_i_7_n_0 ;
  wire \neg_ti1_reg_1228_reg[15]_i_7_n_1 ;
  wire \neg_ti1_reg_1228_reg[15]_i_7_n_2 ;
  wire \neg_ti1_reg_1228_reg[15]_i_7_n_3 ;
  wire \neg_ti1_reg_1228_reg[19]_i_1_n_0 ;
  wire \neg_ti1_reg_1228_reg[19]_i_1_n_1 ;
  wire \neg_ti1_reg_1228_reg[19]_i_1_n_2 ;
  wire \neg_ti1_reg_1228_reg[19]_i_1_n_3 ;
  wire \neg_ti1_reg_1228_reg[23]_i_1_n_0 ;
  wire \neg_ti1_reg_1228_reg[23]_i_1_n_1 ;
  wire \neg_ti1_reg_1228_reg[23]_i_1_n_2 ;
  wire \neg_ti1_reg_1228_reg[23]_i_1_n_3 ;
  wire \neg_ti1_reg_1228_reg[26]_i_2_n_2 ;
  wire \neg_ti1_reg_1228_reg[26]_i_2_n_3 ;
  wire [26:12]neg_ti2_fu_544_p2;
  wire [26:12]neg_ti2_reg_1167;
  wire neg_ti2_reg_11670;
  wire \neg_ti2_reg_1167[15]_i_3_n_0 ;
  wire \neg_ti2_reg_1167[15]_i_4_n_0 ;
  wire \neg_ti2_reg_1167[15]_i_5_n_0 ;
  wire \neg_ti2_reg_1167[15]_i_6_n_0 ;
  wire \neg_ti2_reg_1167[19]_i_2_n_0 ;
  wire \neg_ti2_reg_1167[19]_i_3_n_0 ;
  wire \neg_ti2_reg_1167[19]_i_4_n_0 ;
  wire \neg_ti2_reg_1167[19]_i_5_n_0 ;
  wire \neg_ti2_reg_1167[23]_i_2_n_0 ;
  wire \neg_ti2_reg_1167[23]_i_3_n_0 ;
  wire \neg_ti2_reg_1167[23]_i_4_n_0 ;
  wire \neg_ti2_reg_1167[23]_i_5_n_0 ;
  wire \neg_ti2_reg_1167[26]_i_3_n_0 ;
  wire \neg_ti2_reg_1167[26]_i_4_n_0 ;
  wire \neg_ti2_reg_1167_reg[15]_i_1_n_0 ;
  wire \neg_ti2_reg_1167_reg[15]_i_1_n_1 ;
  wire \neg_ti2_reg_1167_reg[15]_i_1_n_2 ;
  wire \neg_ti2_reg_1167_reg[15]_i_1_n_3 ;
  wire \neg_ti2_reg_1167_reg[15]_i_2_n_0 ;
  wire \neg_ti2_reg_1167_reg[15]_i_2_n_1 ;
  wire \neg_ti2_reg_1167_reg[15]_i_2_n_2 ;
  wire \neg_ti2_reg_1167_reg[15]_i_2_n_3 ;
  wire \neg_ti2_reg_1167_reg[15]_i_7_n_0 ;
  wire \neg_ti2_reg_1167_reg[15]_i_7_n_1 ;
  wire \neg_ti2_reg_1167_reg[15]_i_7_n_2 ;
  wire \neg_ti2_reg_1167_reg[15]_i_7_n_3 ;
  wire \neg_ti2_reg_1167_reg[15]_i_8_n_0 ;
  wire \neg_ti2_reg_1167_reg[15]_i_8_n_1 ;
  wire \neg_ti2_reg_1167_reg[15]_i_8_n_2 ;
  wire \neg_ti2_reg_1167_reg[15]_i_8_n_3 ;
  wire \neg_ti2_reg_1167_reg[19]_i_1_n_0 ;
  wire \neg_ti2_reg_1167_reg[19]_i_1_n_1 ;
  wire \neg_ti2_reg_1167_reg[19]_i_1_n_2 ;
  wire \neg_ti2_reg_1167_reg[19]_i_1_n_3 ;
  wire \neg_ti2_reg_1167_reg[23]_i_1_n_0 ;
  wire \neg_ti2_reg_1167_reg[23]_i_1_n_1 ;
  wire \neg_ti2_reg_1167_reg[23]_i_1_n_2 ;
  wire \neg_ti2_reg_1167_reg[23]_i_1_n_3 ;
  wire \neg_ti2_reg_1167_reg[26]_i_2_n_2 ;
  wire \neg_ti2_reg_1167_reg[26]_i_2_n_3 ;
  wire [26:13]neg_ti3_fu_741_p2;
  wire [26:13]neg_ti3_reg_1275;
  wire neg_ti3_reg_12750;
  wire \neg_ti3_reg_1275[15]_i_3_n_0 ;
  wire \neg_ti3_reg_1275[15]_i_4_n_0 ;
  wire \neg_ti3_reg_1275[15]_i_5_n_0 ;
  wire \neg_ti3_reg_1275[19]_i_2_n_0 ;
  wire \neg_ti3_reg_1275[19]_i_3_n_0 ;
  wire \neg_ti3_reg_1275[19]_i_4_n_0 ;
  wire \neg_ti3_reg_1275[19]_i_5_n_0 ;
  wire \neg_ti3_reg_1275[23]_i_2_n_0 ;
  wire \neg_ti3_reg_1275[23]_i_3_n_0 ;
  wire \neg_ti3_reg_1275[23]_i_4_n_0 ;
  wire \neg_ti3_reg_1275[23]_i_5_n_0 ;
  wire \neg_ti3_reg_1275[26]_i_3_n_0 ;
  wire \neg_ti3_reg_1275[26]_i_4_n_0 ;
  wire \neg_ti3_reg_1275_reg[15]_i_1_n_0 ;
  wire \neg_ti3_reg_1275_reg[15]_i_1_n_1 ;
  wire \neg_ti3_reg_1275_reg[15]_i_1_n_2 ;
  wire \neg_ti3_reg_1275_reg[15]_i_1_n_3 ;
  wire \neg_ti3_reg_1275_reg[15]_i_2_n_0 ;
  wire \neg_ti3_reg_1275_reg[15]_i_2_n_1 ;
  wire \neg_ti3_reg_1275_reg[15]_i_2_n_2 ;
  wire \neg_ti3_reg_1275_reg[15]_i_2_n_3 ;
  wire \neg_ti3_reg_1275_reg[15]_i_6_n_0 ;
  wire \neg_ti3_reg_1275_reg[15]_i_6_n_1 ;
  wire \neg_ti3_reg_1275_reg[15]_i_6_n_2 ;
  wire \neg_ti3_reg_1275_reg[15]_i_6_n_3 ;
  wire \neg_ti3_reg_1275_reg[15]_i_7_n_0 ;
  wire \neg_ti3_reg_1275_reg[15]_i_7_n_1 ;
  wire \neg_ti3_reg_1275_reg[15]_i_7_n_2 ;
  wire \neg_ti3_reg_1275_reg[15]_i_7_n_3 ;
  wire \neg_ti3_reg_1275_reg[19]_i_1_n_0 ;
  wire \neg_ti3_reg_1275_reg[19]_i_1_n_1 ;
  wire \neg_ti3_reg_1275_reg[19]_i_1_n_2 ;
  wire \neg_ti3_reg_1275_reg[19]_i_1_n_3 ;
  wire \neg_ti3_reg_1275_reg[23]_i_1_n_0 ;
  wire \neg_ti3_reg_1275_reg[23]_i_1_n_1 ;
  wire \neg_ti3_reg_1275_reg[23]_i_1_n_2 ;
  wire \neg_ti3_reg_1275_reg[23]_i_1_n_3 ;
  wire \neg_ti3_reg_1275_reg[26]_i_2_n_2 ;
  wire \neg_ti3_reg_1275_reg[26]_i_2_n_3 ;
  wire [26:13]neg_ti4_fu_805_p2;
  wire [26:13]neg_ti4_reg_1301;
  wire neg_ti4_reg_13010;
  wire \neg_ti4_reg_1301[15]_i_3_n_0 ;
  wire \neg_ti4_reg_1301[15]_i_4_n_0 ;
  wire \neg_ti4_reg_1301[15]_i_5_n_0 ;
  wire \neg_ti4_reg_1301[19]_i_2_n_0 ;
  wire \neg_ti4_reg_1301[19]_i_3_n_0 ;
  wire \neg_ti4_reg_1301[19]_i_4_n_0 ;
  wire \neg_ti4_reg_1301[19]_i_5_n_0 ;
  wire \neg_ti4_reg_1301[23]_i_2_n_0 ;
  wire \neg_ti4_reg_1301[23]_i_3_n_0 ;
  wire \neg_ti4_reg_1301[23]_i_4_n_0 ;
  wire \neg_ti4_reg_1301[23]_i_5_n_0 ;
  wire \neg_ti4_reg_1301[26]_i_3_n_0 ;
  wire \neg_ti4_reg_1301[26]_i_4_n_0 ;
  wire \neg_ti4_reg_1301_reg[15]_i_1_n_0 ;
  wire \neg_ti4_reg_1301_reg[15]_i_1_n_1 ;
  wire \neg_ti4_reg_1301_reg[15]_i_1_n_2 ;
  wire \neg_ti4_reg_1301_reg[15]_i_1_n_3 ;
  wire \neg_ti4_reg_1301_reg[15]_i_2_n_0 ;
  wire \neg_ti4_reg_1301_reg[15]_i_2_n_1 ;
  wire \neg_ti4_reg_1301_reg[15]_i_2_n_2 ;
  wire \neg_ti4_reg_1301_reg[15]_i_2_n_3 ;
  wire \neg_ti4_reg_1301_reg[15]_i_6_n_0 ;
  wire \neg_ti4_reg_1301_reg[15]_i_6_n_1 ;
  wire \neg_ti4_reg_1301_reg[15]_i_6_n_2 ;
  wire \neg_ti4_reg_1301_reg[15]_i_6_n_3 ;
  wire \neg_ti4_reg_1301_reg[15]_i_7_n_0 ;
  wire \neg_ti4_reg_1301_reg[15]_i_7_n_1 ;
  wire \neg_ti4_reg_1301_reg[15]_i_7_n_2 ;
  wire \neg_ti4_reg_1301_reg[15]_i_7_n_3 ;
  wire \neg_ti4_reg_1301_reg[19]_i_1_n_0 ;
  wire \neg_ti4_reg_1301_reg[19]_i_1_n_1 ;
  wire \neg_ti4_reg_1301_reg[19]_i_1_n_2 ;
  wire \neg_ti4_reg_1301_reg[19]_i_1_n_3 ;
  wire \neg_ti4_reg_1301_reg[23]_i_1_n_0 ;
  wire \neg_ti4_reg_1301_reg[23]_i_1_n_1 ;
  wire \neg_ti4_reg_1301_reg[23]_i_1_n_2 ;
  wire \neg_ti4_reg_1301_reg[23]_i_1_n_3 ;
  wire \neg_ti4_reg_1301_reg[26]_i_2_n_2 ;
  wire \neg_ti4_reg_1301_reg[26]_i_2_n_3 ;
  wire [26:13]neg_ti9_fu_628_p2;
  wire [26:13]neg_ti9_reg_1223;
  wire neg_ti9_reg_12230;
  wire \neg_ti9_reg_1223[15]_i_3_n_0 ;
  wire \neg_ti9_reg_1223[15]_i_4_n_0 ;
  wire \neg_ti9_reg_1223[15]_i_5_n_0 ;
  wire \neg_ti9_reg_1223[19]_i_2_n_0 ;
  wire \neg_ti9_reg_1223[19]_i_3_n_0 ;
  wire \neg_ti9_reg_1223[19]_i_4_n_0 ;
  wire \neg_ti9_reg_1223[19]_i_5_n_0 ;
  wire \neg_ti9_reg_1223[23]_i_2_n_0 ;
  wire \neg_ti9_reg_1223[23]_i_3_n_0 ;
  wire \neg_ti9_reg_1223[23]_i_4_n_0 ;
  wire \neg_ti9_reg_1223[23]_i_5_n_0 ;
  wire \neg_ti9_reg_1223[26]_i_3_n_0 ;
  wire \neg_ti9_reg_1223[26]_i_4_n_0 ;
  wire \neg_ti9_reg_1223_reg[15]_i_1_n_0 ;
  wire \neg_ti9_reg_1223_reg[15]_i_1_n_1 ;
  wire \neg_ti9_reg_1223_reg[15]_i_1_n_2 ;
  wire \neg_ti9_reg_1223_reg[15]_i_1_n_3 ;
  wire \neg_ti9_reg_1223_reg[15]_i_2_n_0 ;
  wire \neg_ti9_reg_1223_reg[15]_i_2_n_1 ;
  wire \neg_ti9_reg_1223_reg[15]_i_2_n_2 ;
  wire \neg_ti9_reg_1223_reg[15]_i_2_n_3 ;
  wire \neg_ti9_reg_1223_reg[15]_i_6_n_0 ;
  wire \neg_ti9_reg_1223_reg[15]_i_6_n_1 ;
  wire \neg_ti9_reg_1223_reg[15]_i_6_n_2 ;
  wire \neg_ti9_reg_1223_reg[15]_i_6_n_3 ;
  wire \neg_ti9_reg_1223_reg[15]_i_7_n_0 ;
  wire \neg_ti9_reg_1223_reg[15]_i_7_n_1 ;
  wire \neg_ti9_reg_1223_reg[15]_i_7_n_2 ;
  wire \neg_ti9_reg_1223_reg[15]_i_7_n_3 ;
  wire \neg_ti9_reg_1223_reg[19]_i_1_n_0 ;
  wire \neg_ti9_reg_1223_reg[19]_i_1_n_1 ;
  wire \neg_ti9_reg_1223_reg[19]_i_1_n_2 ;
  wire \neg_ti9_reg_1223_reg[19]_i_1_n_3 ;
  wire \neg_ti9_reg_1223_reg[23]_i_1_n_0 ;
  wire \neg_ti9_reg_1223_reg[23]_i_1_n_1 ;
  wire \neg_ti9_reg_1223_reg[23]_i_1_n_2 ;
  wire \neg_ti9_reg_1223_reg[23]_i_1_n_3 ;
  wire \neg_ti9_reg_1223_reg[26]_i_2_n_2 ;
  wire \neg_ti9_reg_1223_reg[26]_i_2_n_3 ;
  wire [26:13]neg_ti_fu_854_p2;
  wire [26:13]neg_ti_reg_1322;
  wire neg_ti_reg_13220;
  wire \neg_ti_reg_1322[15]_i_3_n_0 ;
  wire \neg_ti_reg_1322[15]_i_4_n_0 ;
  wire \neg_ti_reg_1322[15]_i_5_n_0 ;
  wire \neg_ti_reg_1322[19]_i_2_n_0 ;
  wire \neg_ti_reg_1322[19]_i_3_n_0 ;
  wire \neg_ti_reg_1322[19]_i_4_n_0 ;
  wire \neg_ti_reg_1322[19]_i_5_n_0 ;
  wire \neg_ti_reg_1322[23]_i_2_n_0 ;
  wire \neg_ti_reg_1322[23]_i_3_n_0 ;
  wire \neg_ti_reg_1322[23]_i_4_n_0 ;
  wire \neg_ti_reg_1322[23]_i_5_n_0 ;
  wire \neg_ti_reg_1322[26]_i_3_n_0 ;
  wire \neg_ti_reg_1322[26]_i_4_n_0 ;
  wire \neg_ti_reg_1322_reg[15]_i_1_n_0 ;
  wire \neg_ti_reg_1322_reg[15]_i_1_n_1 ;
  wire \neg_ti_reg_1322_reg[15]_i_1_n_2 ;
  wire \neg_ti_reg_1322_reg[15]_i_1_n_3 ;
  wire \neg_ti_reg_1322_reg[15]_i_2_n_0 ;
  wire \neg_ti_reg_1322_reg[15]_i_2_n_1 ;
  wire \neg_ti_reg_1322_reg[15]_i_2_n_2 ;
  wire \neg_ti_reg_1322_reg[15]_i_2_n_3 ;
  wire \neg_ti_reg_1322_reg[15]_i_6_n_0 ;
  wire \neg_ti_reg_1322_reg[15]_i_6_n_1 ;
  wire \neg_ti_reg_1322_reg[15]_i_6_n_2 ;
  wire \neg_ti_reg_1322_reg[15]_i_6_n_3 ;
  wire \neg_ti_reg_1322_reg[15]_i_7_n_0 ;
  wire \neg_ti_reg_1322_reg[15]_i_7_n_1 ;
  wire \neg_ti_reg_1322_reg[15]_i_7_n_2 ;
  wire \neg_ti_reg_1322_reg[15]_i_7_n_3 ;
  wire \neg_ti_reg_1322_reg[19]_i_1_n_0 ;
  wire \neg_ti_reg_1322_reg[19]_i_1_n_1 ;
  wire \neg_ti_reg_1322_reg[19]_i_1_n_2 ;
  wire \neg_ti_reg_1322_reg[19]_i_1_n_3 ;
  wire \neg_ti_reg_1322_reg[23]_i_1_n_0 ;
  wire \neg_ti_reg_1322_reg[23]_i_1_n_1 ;
  wire \neg_ti_reg_1322_reg[23]_i_1_n_2 ;
  wire \neg_ti_reg_1322_reg[23]_i_1_n_3 ;
  wire \neg_ti_reg_1322_reg[26]_i_2_n_2 ;
  wire \neg_ti_reg_1322_reg[26]_i_2_n_3 ;
  wire p_0_in;
  wire [26:26]p_Val2_10_1_fu_586_p2;
  wire [26:26]p_Val2_10_2_fu_789_p2;
  wire [26:26]p_Val2_10_3_fu_838_p2;
  wire [26:26]p_Val2_10_4_fu_672_p2;
  wire [26:26]p_Val2_10_5_fu_882_p2;
  wire p_Val2_4_cast_reg_9910;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[12] ;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[13] ;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[14] ;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[15] ;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[16] ;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[17] ;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[18] ;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[19] ;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[20] ;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[21] ;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[22] ;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[23] ;
  wire \p_Val2_4_cast_reg_991_reg_n_0_[24] ;
  wire [14:0]p_Val2_4_s_fu_314_p2;
  wire \p_Val2_4_s_reg_1014[11]_i_2_n_0 ;
  wire \p_Val2_4_s_reg_1014[11]_i_3_n_0 ;
  wire \p_Val2_4_s_reg_1014[11]_i_4_n_0 ;
  wire \p_Val2_4_s_reg_1014[11]_i_5_n_0 ;
  wire \p_Val2_4_s_reg_1014[3]_i_2_n_0 ;
  wire \p_Val2_4_s_reg_1014[3]_i_3_n_0 ;
  wire \p_Val2_4_s_reg_1014[3]_i_4_n_0 ;
  wire \p_Val2_4_s_reg_1014[3]_i_5_n_0 ;
  wire \p_Val2_4_s_reg_1014[7]_i_2_n_0 ;
  wire \p_Val2_4_s_reg_1014[7]_i_3_n_0 ;
  wire \p_Val2_4_s_reg_1014[7]_i_4_n_0 ;
  wire \p_Val2_4_s_reg_1014[7]_i_5_n_0 ;
  wire \p_Val2_4_s_reg_1014_reg[11]_i_1_n_0 ;
  wire \p_Val2_4_s_reg_1014_reg[11]_i_1_n_1 ;
  wire \p_Val2_4_s_reg_1014_reg[11]_i_1_n_2 ;
  wire \p_Val2_4_s_reg_1014_reg[11]_i_1_n_3 ;
  wire \p_Val2_4_s_reg_1014_reg[3]_i_1_n_0 ;
  wire \p_Val2_4_s_reg_1014_reg[3]_i_1_n_1 ;
  wire \p_Val2_4_s_reg_1014_reg[3]_i_1_n_2 ;
  wire \p_Val2_4_s_reg_1014_reg[3]_i_1_n_3 ;
  wire \p_Val2_4_s_reg_1014_reg[7]_i_1_n_0 ;
  wire \p_Val2_4_s_reg_1014_reg[7]_i_1_n_1 ;
  wire \p_Val2_4_s_reg_1014_reg[7]_i_1_n_2 ;
  wire \p_Val2_4_s_reg_1014_reg[7]_i_1_n_3 ;
  wire [27:0]p_Val2_5_2_reg_1008;
  wire [27:0]p_Val2_5_reg_964;
  wire [27:12]p_Val2_6_2_fu_348_p2;
  wire [27:0]p_Val2_6_2_reg_1043;
  wire \p_Val2_6_2_reg_1043[15]_i_2_n_0 ;
  wire \p_Val2_6_2_reg_1043[15]_i_3_n_0 ;
  wire \p_Val2_6_2_reg_1043[15]_i_4_n_0 ;
  wire \p_Val2_6_2_reg_1043[15]_i_5_n_0 ;
  wire \p_Val2_6_2_reg_1043[19]_i_2_n_0 ;
  wire \p_Val2_6_2_reg_1043[19]_i_3_n_0 ;
  wire \p_Val2_6_2_reg_1043[19]_i_4_n_0 ;
  wire \p_Val2_6_2_reg_1043[19]_i_5_n_0 ;
  wire \p_Val2_6_2_reg_1043[23]_i_2_n_0 ;
  wire \p_Val2_6_2_reg_1043[23]_i_3_n_0 ;
  wire \p_Val2_6_2_reg_1043[23]_i_4_n_0 ;
  wire \p_Val2_6_2_reg_1043[23]_i_5_n_0 ;
  wire \p_Val2_6_2_reg_1043[27]_i_2_n_0 ;
  wire \p_Val2_6_2_reg_1043[27]_i_3_n_0 ;
  wire \p_Val2_6_2_reg_1043[27]_i_4_n_0 ;
  wire \p_Val2_6_2_reg_1043[27]_i_5_n_0 ;
  wire \p_Val2_6_2_reg_1043[27]_i_6_n_0 ;
  wire \p_Val2_6_2_reg_1043_reg[15]_i_1_n_0 ;
  wire \p_Val2_6_2_reg_1043_reg[15]_i_1_n_1 ;
  wire \p_Val2_6_2_reg_1043_reg[15]_i_1_n_2 ;
  wire \p_Val2_6_2_reg_1043_reg[15]_i_1_n_3 ;
  wire \p_Val2_6_2_reg_1043_reg[19]_i_1_n_0 ;
  wire \p_Val2_6_2_reg_1043_reg[19]_i_1_n_1 ;
  wire \p_Val2_6_2_reg_1043_reg[19]_i_1_n_2 ;
  wire \p_Val2_6_2_reg_1043_reg[19]_i_1_n_3 ;
  wire \p_Val2_6_2_reg_1043_reg[23]_i_1_n_0 ;
  wire \p_Val2_6_2_reg_1043_reg[23]_i_1_n_1 ;
  wire \p_Val2_6_2_reg_1043_reg[23]_i_1_n_2 ;
  wire \p_Val2_6_2_reg_1043_reg[23]_i_1_n_3 ;
  wire \p_Val2_6_2_reg_1043_reg[27]_i_1_n_1 ;
  wire \p_Val2_6_2_reg_1043_reg[27]_i_1_n_2 ;
  wire \p_Val2_6_2_reg_1043_reg[27]_i_1_n_3 ;
  wire [27:0]p_Val2_6_3_fu_352_p2;
  wire [27:0]p_Val2_6_3_reg_1048;
  wire \p_Val2_6_3_reg_1048[11]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1048[11]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1048[11]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1048[11]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1048[15]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1048[15]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1048[15]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1048[15]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1048[19]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1048[19]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1048[19]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1048[19]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1048[23]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1048[23]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1048[23]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1048[23]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1048[27]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1048[27]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1048[27]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1048[27]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1048[3]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1048[3]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1048[3]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1048[3]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1048[7]_i_2_n_0 ;
  wire \p_Val2_6_3_reg_1048[7]_i_3_n_0 ;
  wire \p_Val2_6_3_reg_1048[7]_i_4_n_0 ;
  wire \p_Val2_6_3_reg_1048[7]_i_5_n_0 ;
  wire \p_Val2_6_3_reg_1048_reg[11]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1048_reg[11]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1048_reg[11]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1048_reg[11]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1048_reg[15]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1048_reg[15]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1048_reg[15]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1048_reg[15]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1048_reg[19]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1048_reg[19]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1048_reg[19]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1048_reg[19]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1048_reg[23]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1048_reg[23]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1048_reg[23]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1048_reg[23]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1048_reg[27]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1048_reg[27]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1048_reg[27]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1048_reg[3]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1048_reg[3]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1048_reg[3]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1048_reg[3]_i_1_n_3 ;
  wire \p_Val2_6_3_reg_1048_reg[7]_i_1_n_0 ;
  wire \p_Val2_6_3_reg_1048_reg[7]_i_1_n_1 ;
  wire \p_Val2_6_3_reg_1048_reg[7]_i_1_n_2 ;
  wire \p_Val2_6_3_reg_1048_reg[7]_i_1_n_3 ;
  wire [27:0]p_Val2_6_5_fu_373_p2;
  wire [27:0]p_Val2_6_5_reg_1058;
  wire \p_Val2_6_5_reg_1058[11]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1058[11]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1058[11]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1058[11]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1058[15]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1058[15]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1058[15]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1058[15]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1058[19]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1058[19]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1058[19]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1058[19]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1058[23]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1058[23]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1058[23]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1058[23]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1058[27]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1058[27]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1058[27]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1058[27]_i_6_n_0 ;
  wire \p_Val2_6_5_reg_1058[3]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1058[3]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1058[3]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1058[3]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1058[7]_i_2_n_0 ;
  wire \p_Val2_6_5_reg_1058[7]_i_3_n_0 ;
  wire \p_Val2_6_5_reg_1058[7]_i_4_n_0 ;
  wire \p_Val2_6_5_reg_1058[7]_i_5_n_0 ;
  wire \p_Val2_6_5_reg_1058_reg[11]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1058_reg[11]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1058_reg[11]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1058_reg[11]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1058_reg[15]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1058_reg[15]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1058_reg[15]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1058_reg[15]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1058_reg[19]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1058_reg[19]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1058_reg[19]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1058_reg[19]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1058_reg[23]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1058_reg[23]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1058_reg[23]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1058_reg[23]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1058_reg[27]_i_2_n_1 ;
  wire \p_Val2_6_5_reg_1058_reg[27]_i_2_n_2 ;
  wire \p_Val2_6_5_reg_1058_reg[27]_i_2_n_3 ;
  wire \p_Val2_6_5_reg_1058_reg[3]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1058_reg[3]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1058_reg[3]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1058_reg[3]_i_1_n_3 ;
  wire \p_Val2_6_5_reg_1058_reg[7]_i_1_n_0 ;
  wire \p_Val2_6_5_reg_1058_reg[7]_i_1_n_1 ;
  wire \p_Val2_6_5_reg_1058_reg[7]_i_1_n_2 ;
  wire \p_Val2_6_5_reg_1058_reg[7]_i_1_n_3 ;
  wire [27:11]p_Val2_6_fu_293_p2;
  wire [27:0]p_Val2_6_reg_998;
  wire \p_Val2_6_reg_998[14]_i_2_n_0 ;
  wire \p_Val2_6_reg_998[14]_i_3_n_0 ;
  wire \p_Val2_6_reg_998[14]_i_4_n_0 ;
  wire \p_Val2_6_reg_998[18]_i_2_n_0 ;
  wire \p_Val2_6_reg_998[18]_i_3_n_0 ;
  wire \p_Val2_6_reg_998[18]_i_4_n_0 ;
  wire \p_Val2_6_reg_998[18]_i_5_n_0 ;
  wire \p_Val2_6_reg_998[22]_i_2_n_0 ;
  wire \p_Val2_6_reg_998[22]_i_3_n_0 ;
  wire \p_Val2_6_reg_998[22]_i_4_n_0 ;
  wire \p_Val2_6_reg_998[22]_i_5_n_0 ;
  wire \p_Val2_6_reg_998[26]_i_2_n_0 ;
  wire \p_Val2_6_reg_998[26]_i_3_n_0 ;
  wire \p_Val2_6_reg_998[26]_i_4_n_0 ;
  wire \p_Val2_6_reg_998[26]_i_5_n_0 ;
  wire \p_Val2_6_reg_998[26]_i_6_n_0 ;
  wire \p_Val2_6_reg_998[27]_i_2_n_0 ;
  wire \p_Val2_6_reg_998_reg[14]_i_1_n_0 ;
  wire \p_Val2_6_reg_998_reg[14]_i_1_n_1 ;
  wire \p_Val2_6_reg_998_reg[14]_i_1_n_2 ;
  wire \p_Val2_6_reg_998_reg[14]_i_1_n_3 ;
  wire \p_Val2_6_reg_998_reg[18]_i_1_n_0 ;
  wire \p_Val2_6_reg_998_reg[18]_i_1_n_1 ;
  wire \p_Val2_6_reg_998_reg[18]_i_1_n_2 ;
  wire \p_Val2_6_reg_998_reg[18]_i_1_n_3 ;
  wire \p_Val2_6_reg_998_reg[22]_i_1_n_0 ;
  wire \p_Val2_6_reg_998_reg[22]_i_1_n_1 ;
  wire \p_Val2_6_reg_998_reg[22]_i_1_n_2 ;
  wire \p_Val2_6_reg_998_reg[22]_i_1_n_3 ;
  wire \p_Val2_6_reg_998_reg[26]_i_1_n_0 ;
  wire \p_Val2_6_reg_998_reg[26]_i_1_n_1 ;
  wire \p_Val2_6_reg_998_reg[26]_i_1_n_2 ;
  wire \p_Val2_6_reg_998_reg[26]_i_1_n_3 ;
  wire [26:26]p_Val2_s_10_fu_704_p2;
  wire \p_shl1_reg_970_reg_n_0_[13] ;
  wire \p_shl1_reg_970_reg_n_0_[14] ;
  wire \p_shl1_reg_970_reg_n_0_[15] ;
  wire \p_shl1_reg_970_reg_n_0_[16] ;
  wire \p_shl1_reg_970_reg_n_0_[17] ;
  wire \p_shl1_reg_970_reg_n_0_[18] ;
  wire \p_shl1_reg_970_reg_n_0_[19] ;
  wire \p_shl1_reg_970_reg_n_0_[20] ;
  wire \p_shl1_reg_970_reg_n_0_[21] ;
  wire \p_shl1_reg_970_reg_n_0_[22] ;
  wire \p_shl1_reg_970_reg_n_0_[23] ;
  wire \p_shl1_reg_970_reg_n_0_[24] ;
  wire \p_shl1_reg_970_reg_n_0_[25] ;
  wire \p_shl1_reg_970_reg_n_0_[26] ;
  wire [25:0]p_v1_v_fu_506_p3;
  wire [25:0]p_v1_v_reg_1151;
  wire \p_v1_v_reg_1151_reg[10]_inv_n_0 ;
  wire \p_v1_v_reg_1151_reg[11]_inv_n_0 ;
  wire \p_v1_v_reg_1151_reg[1]_inv_n_0 ;
  wire \p_v1_v_reg_1151_reg[2]_inv_n_0 ;
  wire \p_v1_v_reg_1151_reg[3]_inv_n_0 ;
  wire \p_v1_v_reg_1151_reg[4]_inv_n_0 ;
  wire \p_v1_v_reg_1151_reg[5]_inv_n_0 ;
  wire \p_v1_v_reg_1151_reg[6]_inv_n_0 ;
  wire \p_v1_v_reg_1151_reg[7]_inv_n_0 ;
  wire \p_v1_v_reg_1151_reg[8]_inv_n_0 ;
  wire \p_v1_v_reg_1151_reg[9]_inv_n_0 ;
  wire [25:0]p_v2_v_fu_643_p3;
  wire [25:0]p_v2_v_reg_1233;
  wire \p_v2_v_reg_1233_reg[10]_inv_n_0 ;
  wire \p_v2_v_reg_1233_reg[11]_inv_n_0 ;
  wire \p_v2_v_reg_1233_reg[12]_inv_n_0 ;
  wire \p_v2_v_reg_1233_reg[1]_inv_n_0 ;
  wire \p_v2_v_reg_1233_reg[2]_inv_n_0 ;
  wire \p_v2_v_reg_1233_reg[3]_inv_n_0 ;
  wire \p_v2_v_reg_1233_reg[4]_inv_n_0 ;
  wire \p_v2_v_reg_1233_reg[5]_inv_n_0 ;
  wire \p_v2_v_reg_1233_reg[6]_inv_n_0 ;
  wire \p_v2_v_reg_1233_reg[7]_inv_n_0 ;
  wire \p_v2_v_reg_1233_reg[8]_inv_n_0 ;
  wire \p_v2_v_reg_1233_reg[9]_inv_n_0 ;
  wire [25:0]p_v3_v_fu_747_p3;
  wire [25:0]p_v3_v_reg_1280;
  wire \p_v3_v_reg_1280_reg[10]_inv_n_0 ;
  wire \p_v3_v_reg_1280_reg[11]_inv_n_0 ;
  wire \p_v3_v_reg_1280_reg[12]_inv_n_0 ;
  wire \p_v3_v_reg_1280_reg[1]_inv_n_0 ;
  wire \p_v3_v_reg_1280_reg[2]_inv_n_0 ;
  wire \p_v3_v_reg_1280_reg[3]_inv_n_0 ;
  wire \p_v3_v_reg_1280_reg[4]_inv_n_0 ;
  wire \p_v3_v_reg_1280_reg[5]_inv_n_0 ;
  wire \p_v3_v_reg_1280_reg[6]_inv_n_0 ;
  wire \p_v3_v_reg_1280_reg[7]_inv_n_0 ;
  wire \p_v3_v_reg_1280_reg[8]_inv_n_0 ;
  wire \p_v3_v_reg_1280_reg[9]_inv_n_0 ;
  wire [25:0]p_v4_v_fu_560_p3;
  wire [25:0]p_v4_v_reg_1182;
  wire \p_v4_v_reg_1182_reg[10]_inv_n_0 ;
  wire \p_v4_v_reg_1182_reg[11]_inv_n_0 ;
  wire \p_v4_v_reg_1182_reg[12]_inv_n_0 ;
  wire \p_v4_v_reg_1182_reg[1]_inv_n_0 ;
  wire \p_v4_v_reg_1182_reg[2]_inv_n_0 ;
  wire \p_v4_v_reg_1182_reg[3]_inv_n_0 ;
  wire \p_v4_v_reg_1182_reg[4]_inv_n_0 ;
  wire \p_v4_v_reg_1182_reg[5]_inv_n_0 ;
  wire \p_v4_v_reg_1182_reg[6]_inv_n_0 ;
  wire \p_v4_v_reg_1182_reg[7]_inv_n_0 ;
  wire \p_v4_v_reg_1182_reg[8]_inv_n_0 ;
  wire \p_v4_v_reg_1182_reg[9]_inv_n_0 ;
  wire [25:0]p_v5_v_fu_811_p3;
  wire [25:0]p_v5_v_reg_1306;
  wire \p_v5_v_reg_1306_reg[10]_inv_n_0 ;
  wire \p_v5_v_reg_1306_reg[11]_inv_n_0 ;
  wire \p_v5_v_reg_1306_reg[12]_inv_n_0 ;
  wire \p_v5_v_reg_1306_reg[1]_inv_n_0 ;
  wire \p_v5_v_reg_1306_reg[2]_inv_n_0 ;
  wire \p_v5_v_reg_1306_reg[3]_inv_n_0 ;
  wire \p_v5_v_reg_1306_reg[4]_inv_n_0 ;
  wire \p_v5_v_reg_1306_reg[5]_inv_n_0 ;
  wire \p_v5_v_reg_1306_reg[6]_inv_n_0 ;
  wire \p_v5_v_reg_1306_reg[7]_inv_n_0 ;
  wire \p_v5_v_reg_1306_reg[8]_inv_n_0 ;
  wire \p_v5_v_reg_1306_reg[9]_inv_n_0 ;
  wire [25:0]p_v_v_fu_565_p3;
  wire [25:0]p_v_v_reg_1188;
  wire \p_v_v_reg_1188_reg[10]_inv_n_0 ;
  wire \p_v_v_reg_1188_reg[11]_inv_n_0 ;
  wire \p_v_v_reg_1188_reg[12]_inv_n_0 ;
  wire \p_v_v_reg_1188_reg[1]_inv_n_0 ;
  wire \p_v_v_reg_1188_reg[2]_inv_n_0 ;
  wire \p_v_v_reg_1188_reg[3]_inv_n_0 ;
  wire \p_v_v_reg_1188_reg[4]_inv_n_0 ;
  wire \p_v_v_reg_1188_reg[5]_inv_n_0 ;
  wire \p_v_v_reg_1188_reg[6]_inv_n_0 ;
  wire \p_v_v_reg_1188_reg[7]_inv_n_0 ;
  wire \p_v_v_reg_1188_reg[8]_inv_n_0 ;
  wire \p_v_v_reg_1188_reg[9]_inv_n_0 ;
  wire [28:0]r_V_tr_0_tr_fu_334_p2;
  wire [27:0]r_V_tr_0_tr_reg_1032;
  wire \r_V_tr_0_tr_reg_1032[11]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[11]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[11]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[11]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[15]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[15]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[15]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[15]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[19]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[19]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[19]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[19]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[23]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[23]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[23]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[23]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[27]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[27]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[27]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[27]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[3]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[3]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[3]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[3]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[7]_i_2_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[7]_i_3_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[7]_i_4_n_0 ;
  wire \r_V_tr_0_tr_reg_1032[7]_i_5_n_0 ;
  wire \r_V_tr_0_tr_reg_1032_reg[11]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1032_reg[11]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1032_reg[11]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1032_reg[11]_i_1_n_3 ;
  wire \r_V_tr_0_tr_reg_1032_reg[15]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1032_reg[15]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1032_reg[15]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1032_reg[15]_i_1_n_3 ;
  wire \r_V_tr_0_tr_reg_1032_reg[19]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1032_reg[19]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1032_reg[19]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1032_reg[19]_i_1_n_3 ;
  wire \r_V_tr_0_tr_reg_1032_reg[23]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1032_reg[23]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1032_reg[23]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1032_reg[23]_i_1_n_3 ;
  wire \r_V_tr_0_tr_reg_1032_reg[27]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1032_reg[27]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1032_reg[27]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1032_reg[27]_i_1_n_3 ;
  wire \r_V_tr_0_tr_reg_1032_reg[3]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1032_reg[3]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1032_reg[3]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1032_reg[3]_i_1_n_3 ;
  wire \r_V_tr_0_tr_reg_1032_reg[7]_i_1_n_0 ;
  wire \r_V_tr_0_tr_reg_1032_reg[7]_i_1_n_1 ;
  wire \r_V_tr_0_tr_reg_1032_reg[7]_i_1_n_2 ;
  wire \r_V_tr_0_tr_reg_1032_reg[7]_i_1_n_3 ;
  wire [27:13]r_V_tr_1_tr_fu_267_p2;
  wire \r_V_tr_1_tr_reg_980[15]_i_2_n_0 ;
  wire \r_V_tr_1_tr_reg_980[15]_i_3_n_0 ;
  wire \r_V_tr_1_tr_reg_980[15]_i_4_n_0 ;
  wire \r_V_tr_1_tr_reg_980[19]_i_2_n_0 ;
  wire \r_V_tr_1_tr_reg_980[19]_i_3_n_0 ;
  wire \r_V_tr_1_tr_reg_980[19]_i_4_n_0 ;
  wire \r_V_tr_1_tr_reg_980[19]_i_5_n_0 ;
  wire \r_V_tr_1_tr_reg_980[23]_i_2_n_0 ;
  wire \r_V_tr_1_tr_reg_980[23]_i_3_n_0 ;
  wire \r_V_tr_1_tr_reg_980[23]_i_4_n_0 ;
  wire \r_V_tr_1_tr_reg_980[23]_i_5_n_0 ;
  wire \r_V_tr_1_tr_reg_980[26]_i_3_n_0 ;
  wire \r_V_tr_1_tr_reg_980[26]_i_4_n_0 ;
  wire \r_V_tr_1_tr_reg_980[26]_i_5_n_0 ;
  wire \r_V_tr_1_tr_reg_980[26]_i_6_n_0 ;
  wire \r_V_tr_1_tr_reg_980_reg[15]_i_1_n_0 ;
  wire \r_V_tr_1_tr_reg_980_reg[15]_i_1_n_1 ;
  wire \r_V_tr_1_tr_reg_980_reg[15]_i_1_n_2 ;
  wire \r_V_tr_1_tr_reg_980_reg[15]_i_1_n_3 ;
  wire \r_V_tr_1_tr_reg_980_reg[19]_i_1_n_0 ;
  wire \r_V_tr_1_tr_reg_980_reg[19]_i_1_n_1 ;
  wire \r_V_tr_1_tr_reg_980_reg[19]_i_1_n_2 ;
  wire \r_V_tr_1_tr_reg_980_reg[19]_i_1_n_3 ;
  wire \r_V_tr_1_tr_reg_980_reg[23]_i_1_n_0 ;
  wire \r_V_tr_1_tr_reg_980_reg[23]_i_1_n_1 ;
  wire \r_V_tr_1_tr_reg_980_reg[23]_i_1_n_2 ;
  wire \r_V_tr_1_tr_reg_980_reg[23]_i_1_n_3 ;
  wire \r_V_tr_1_tr_reg_980_reg[26]_i_2_n_1 ;
  wire \r_V_tr_1_tr_reg_980_reg[26]_i_2_n_2 ;
  wire \r_V_tr_1_tr_reg_980_reg[26]_i_2_n_3 ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[13] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[14] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[15] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[16] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[17] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[18] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[19] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[20] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[21] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[22] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[23] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[24] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[25] ;
  wire \r_V_tr_1_tr_reg_980_reg_n_0_[26] ;
  wire [28:0]r_V_tr_2_tr_fu_389_p2;
  wire [27:0]r_V_tr_2_tr_reg_1068;
  wire \r_V_tr_2_tr_reg_1068[11]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[11]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[11]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[11]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[15]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[15]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[15]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[15]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[19]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[19]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[19]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[19]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[23]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[23]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[23]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[23]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[27]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[27]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[27]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[27]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[3]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[3]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[3]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[3]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[7]_i_2_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[7]_i_3_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[7]_i_4_n_0 ;
  wire \r_V_tr_2_tr_reg_1068[7]_i_5_n_0 ;
  wire \r_V_tr_2_tr_reg_1068_reg[11]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1068_reg[11]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1068_reg[11]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1068_reg[11]_i_1_n_3 ;
  wire \r_V_tr_2_tr_reg_1068_reg[15]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1068_reg[15]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1068_reg[15]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1068_reg[15]_i_1_n_3 ;
  wire \r_V_tr_2_tr_reg_1068_reg[19]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1068_reg[19]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1068_reg[19]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1068_reg[19]_i_1_n_3 ;
  wire \r_V_tr_2_tr_reg_1068_reg[23]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1068_reg[23]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1068_reg[23]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1068_reg[23]_i_1_n_3 ;
  wire \r_V_tr_2_tr_reg_1068_reg[27]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1068_reg[27]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1068_reg[27]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1068_reg[27]_i_1_n_3 ;
  wire \r_V_tr_2_tr_reg_1068_reg[3]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1068_reg[3]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1068_reg[3]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1068_reg[3]_i_1_n_3 ;
  wire \r_V_tr_2_tr_reg_1068_reg[7]_i_1_n_0 ;
  wire \r_V_tr_2_tr_reg_1068_reg[7]_i_1_n_1 ;
  wire \r_V_tr_2_tr_reg_1068_reg[7]_i_1_n_2 ;
  wire \r_V_tr_2_tr_reg_1068_reg[7]_i_1_n_3 ;
  wire [28:13]r_V_tr_3_tr_fu_405_p2;
  wire [27:0]r_V_tr_3_tr_reg_1079;
  wire \r_V_tr_3_tr_reg_1079[16]_i_2_n_0 ;
  wire \r_V_tr_3_tr_reg_1079[16]_i_3_n_0 ;
  wire \r_V_tr_3_tr_reg_1079[16]_i_4_n_0 ;
  wire \r_V_tr_3_tr_reg_1079[16]_i_5_n_0 ;
  wire \r_V_tr_3_tr_reg_1079[20]_i_2_n_0 ;
  wire \r_V_tr_3_tr_reg_1079[20]_i_3_n_0 ;
  wire \r_V_tr_3_tr_reg_1079[20]_i_4_n_0 ;
  wire \r_V_tr_3_tr_reg_1079[20]_i_5_n_0 ;
  wire \r_V_tr_3_tr_reg_1079[24]_i_2_n_0 ;
  wire \r_V_tr_3_tr_reg_1079[24]_i_3_n_0 ;
  wire \r_V_tr_3_tr_reg_1079[24]_i_4_n_0 ;
  wire \r_V_tr_3_tr_reg_1079[24]_i_5_n_0 ;
  wire \r_V_tr_3_tr_reg_1079_reg[16]_i_1_n_0 ;
  wire \r_V_tr_3_tr_reg_1079_reg[16]_i_1_n_1 ;
  wire \r_V_tr_3_tr_reg_1079_reg[16]_i_1_n_2 ;
  wire \r_V_tr_3_tr_reg_1079_reg[16]_i_1_n_3 ;
  wire \r_V_tr_3_tr_reg_1079_reg[20]_i_1_n_0 ;
  wire \r_V_tr_3_tr_reg_1079_reg[20]_i_1_n_1 ;
  wire \r_V_tr_3_tr_reg_1079_reg[20]_i_1_n_2 ;
  wire \r_V_tr_3_tr_reg_1079_reg[20]_i_1_n_3 ;
  wire \r_V_tr_3_tr_reg_1079_reg[24]_i_1_n_0 ;
  wire \r_V_tr_3_tr_reg_1079_reg[24]_i_1_n_1 ;
  wire \r_V_tr_3_tr_reg_1079_reg[24]_i_1_n_2 ;
  wire \r_V_tr_3_tr_reg_1079_reg[24]_i_1_n_3 ;
  wire [27:0]r_V_tr_5_tr_reg_1090;
  wire \r_V_tr_5_tr_reg_1090[13]_i_1_n_0 ;
  wire \r_V_tr_5_tr_reg_1090[16]_i_2_n_0 ;
  wire \r_V_tr_5_tr_reg_1090[16]_i_3_n_0 ;
  wire \r_V_tr_5_tr_reg_1090[16]_i_4_n_0 ;
  wire \r_V_tr_5_tr_reg_1090[16]_i_5_n_0 ;
  wire \r_V_tr_5_tr_reg_1090[20]_i_2_n_0 ;
  wire \r_V_tr_5_tr_reg_1090[20]_i_3_n_0 ;
  wire \r_V_tr_5_tr_reg_1090[20]_i_4_n_0 ;
  wire \r_V_tr_5_tr_reg_1090[20]_i_5_n_0 ;
  wire \r_V_tr_5_tr_reg_1090[24]_i_2_n_0 ;
  wire \r_V_tr_5_tr_reg_1090[24]_i_3_n_0 ;
  wire \r_V_tr_5_tr_reg_1090[24]_i_4_n_0 ;
  wire \r_V_tr_5_tr_reg_1090[24]_i_5_n_0 ;
  wire \r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_0 ;
  wire \r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_1 ;
  wire \r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_2 ;
  wire \r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_3 ;
  wire \r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_4 ;
  wire \r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_5 ;
  wire \r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_6 ;
  wire \r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_0 ;
  wire \r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_1 ;
  wire \r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_2 ;
  wire \r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_3 ;
  wire \r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_4 ;
  wire \r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_5 ;
  wire \r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_6 ;
  wire \r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_7 ;
  wire \r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_0 ;
  wire \r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_1 ;
  wire \r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_2 ;
  wire \r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_3 ;
  wire \r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_4 ;
  wire \r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_5 ;
  wire \r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_6 ;
  wire \r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_7 ;
  wire \rdata_reg[0]_i_3_n_0 ;
  wire \rdata_reg[10]_i_2_n_0 ;
  wire \rdata_reg[11]_i_2_n_0 ;
  wire \rdata_reg[12]_i_2_n_0 ;
  wire \rdata_reg[13]_i_2_n_0 ;
  wire \rdata_reg[14]_i_2_n_0 ;
  wire \rdata_reg[15]_i_2_n_0 ;
  wire \rdata_reg[16]_i_2_n_0 ;
  wire \rdata_reg[17]_i_2_n_0 ;
  wire \rdata_reg[18]_i_2_n_0 ;
  wire \rdata_reg[19]_i_2_n_0 ;
  wire \rdata_reg[1]_i_3_n_0 ;
  wire \rdata_reg[20]_i_2_n_0 ;
  wire \rdata_reg[21]_i_2_n_0 ;
  wire \rdata_reg[22]_i_2_n_0 ;
  wire \rdata_reg[23]_i_2_n_0 ;
  wire \rdata_reg[24]_i_2_n_0 ;
  wire \rdata_reg[25]_i_2_n_0 ;
  wire \rdata_reg[26]_i_2_n_0 ;
  wire \rdata_reg[27]_i_2_n_0 ;
  wire \rdata_reg[28]_i_2_n_0 ;
  wire \rdata_reg[29]_i_2_n_0 ;
  wire \rdata_reg[2]_i_3_n_0 ;
  wire \rdata_reg[30]_i_2_n_0 ;
  wire \rdata_reg[31]_i_4_n_0 ;
  wire \rdata_reg[31]_i_5_n_0 ;
  wire \rdata_reg[3]_i_3_n_0 ;
  wire \rdata_reg[4]_i_2_n_0 ;
  wire \rdata_reg[5]_i_2_n_0 ;
  wire \rdata_reg[6]_i_2_n_0 ;
  wire \rdata_reg[7]_i_4_n_0 ;
  wire \rdata_reg[8]_i_2_n_0 ;
  wire \rdata_reg[9]_i_2_n_0 ;
  wire reg_2360;
  wire \reg_236_reg[0]_i_2_n_0 ;
  wire \reg_236_reg[0]_i_3_n_0 ;
  wire \reg_236_reg[10]_i_2_n_0 ;
  wire \reg_236_reg[10]_i_3_n_0 ;
  wire \reg_236_reg[11]_i_2_n_0 ;
  wire \reg_236_reg[11]_i_3_n_0 ;
  wire \reg_236_reg[12]_i_2_n_0 ;
  wire \reg_236_reg[12]_i_3_n_0 ;
  wire \reg_236_reg[13]_i_3_n_0 ;
  wire \reg_236_reg[13]_i_4_n_0 ;
  wire \reg_236_reg[13]_i_5_n_0 ;
  wire \reg_236_reg[1]_i_2_n_0 ;
  wire \reg_236_reg[1]_i_3_n_0 ;
  wire \reg_236_reg[2]_i_2_n_0 ;
  wire \reg_236_reg[2]_i_3_n_0 ;
  wire \reg_236_reg[3]_i_2_n_0 ;
  wire \reg_236_reg[3]_i_3_n_0 ;
  wire \reg_236_reg[4]_i_2_n_0 ;
  wire \reg_236_reg[4]_i_3_n_0 ;
  wire \reg_236_reg[5]_i_2_n_0 ;
  wire \reg_236_reg[5]_i_3_n_0 ;
  wire \reg_236_reg[6]_i_2_n_0 ;
  wire \reg_236_reg[6]_i_3_n_0 ;
  wire \reg_236_reg[7]_i_2_n_0 ;
  wire \reg_236_reg[7]_i_3_n_0 ;
  wire \reg_236_reg[8]_i_2_n_0 ;
  wire \reg_236_reg[8]_i_3_n_0 ;
  wire \reg_236_reg[9]_i_2_n_0 ;
  wire \reg_236_reg[9]_i_3_n_0 ;
  wire regs_in_V_ce0;
  wire regs_in_V_ce0328_out;
  wire [15:2]regs_in_V_q0;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [15:15]tmp_10_fu_725_p2;
  wire [15:15]tmp_10_reg_1259;
  wire \tmp_10_reg_1259[15]_i_10_n_0 ;
  wire \tmp_10_reg_1259[15]_i_12_n_0 ;
  wire \tmp_10_reg_1259[15]_i_13_n_0 ;
  wire \tmp_10_reg_1259[15]_i_14_n_0 ;
  wire \tmp_10_reg_1259[15]_i_15_n_0 ;
  wire \tmp_10_reg_1259[15]_i_16_n_0 ;
  wire \tmp_10_reg_1259[15]_i_17_n_0 ;
  wire \tmp_10_reg_1259[15]_i_18_n_0 ;
  wire \tmp_10_reg_1259[15]_i_19_n_0 ;
  wire \tmp_10_reg_1259[15]_i_4_n_0 ;
  wire \tmp_10_reg_1259[15]_i_5_n_0 ;
  wire \tmp_10_reg_1259[15]_i_7_n_0 ;
  wire \tmp_10_reg_1259[15]_i_8_n_0 ;
  wire \tmp_10_reg_1259[15]_i_9_n_0 ;
  wire \tmp_10_reg_1259_reg[15]_i_11_n_0 ;
  wire \tmp_10_reg_1259_reg[15]_i_11_n_1 ;
  wire \tmp_10_reg_1259_reg[15]_i_11_n_2 ;
  wire \tmp_10_reg_1259_reg[15]_i_11_n_3 ;
  wire \tmp_10_reg_1259_reg[15]_i_2_n_3 ;
  wire \tmp_10_reg_1259_reg[15]_i_3_n_0 ;
  wire \tmp_10_reg_1259_reg[15]_i_3_n_1 ;
  wire \tmp_10_reg_1259_reg[15]_i_3_n_2 ;
  wire \tmp_10_reg_1259_reg[15]_i_3_n_3 ;
  wire \tmp_10_reg_1259_reg[15]_i_6_n_0 ;
  wire \tmp_10_reg_1259_reg[15]_i_6_n_1 ;
  wire \tmp_10_reg_1259_reg[15]_i_6_n_2 ;
  wire \tmp_10_reg_1259_reg[15]_i_6_n_3 ;
  wire [15:15]tmp_14_fu_774_p2;
  wire [15:15]tmp_14_reg_1291;
  wire tmp_16_reg_985;
  wire [26:13]tmp_17_cast_fu_259_p1;
  wire [15:15]tmp_17_fu_823_p2;
  wire [15:15]tmp_17_reg_1312;
  wire [25:0]tmp_19_reg_1126;
  wire tmp_19_reg_11260;
  wire \tmp_19_reg_1126[0]_i_10_n_0 ;
  wire \tmp_19_reg_1126[0]_i_11_n_0 ;
  wire \tmp_19_reg_1126[0]_i_13_n_0 ;
  wire \tmp_19_reg_1126[0]_i_14_n_0 ;
  wire \tmp_19_reg_1126[0]_i_15_n_0 ;
  wire \tmp_19_reg_1126[0]_i_16_n_0 ;
  wire \tmp_19_reg_1126[0]_i_18_n_0 ;
  wire \tmp_19_reg_1126[0]_i_19_n_0 ;
  wire \tmp_19_reg_1126[0]_i_20_n_0 ;
  wire \tmp_19_reg_1126[0]_i_21_n_0 ;
  wire \tmp_19_reg_1126[0]_i_23_n_0 ;
  wire \tmp_19_reg_1126[0]_i_24_n_0 ;
  wire \tmp_19_reg_1126[0]_i_25_n_0 ;
  wire \tmp_19_reg_1126[0]_i_26_n_0 ;
  wire \tmp_19_reg_1126[0]_i_28_n_0 ;
  wire \tmp_19_reg_1126[0]_i_29_n_0 ;
  wire \tmp_19_reg_1126[0]_i_30_n_0 ;
  wire \tmp_19_reg_1126[0]_i_31_n_0 ;
  wire \tmp_19_reg_1126[0]_i_33_n_0 ;
  wire \tmp_19_reg_1126[0]_i_34_n_0 ;
  wire \tmp_19_reg_1126[0]_i_35_n_0 ;
  wire \tmp_19_reg_1126[0]_i_36_n_0 ;
  wire \tmp_19_reg_1126[0]_i_37_n_0 ;
  wire \tmp_19_reg_1126[0]_i_38_n_0 ;
  wire \tmp_19_reg_1126[0]_i_39_n_0 ;
  wire \tmp_19_reg_1126[0]_i_3_n_0 ;
  wire \tmp_19_reg_1126[0]_i_4_n_0 ;
  wire \tmp_19_reg_1126[0]_i_5_n_0 ;
  wire \tmp_19_reg_1126[0]_i_6_n_0 ;
  wire \tmp_19_reg_1126[0]_i_8_n_0 ;
  wire \tmp_19_reg_1126[0]_i_9_n_0 ;
  wire \tmp_19_reg_1126[12]_i_2_n_0 ;
  wire \tmp_19_reg_1126[12]_i_3_n_0 ;
  wire \tmp_19_reg_1126[12]_i_4_n_0 ;
  wire \tmp_19_reg_1126[12]_i_5_n_0 ;
  wire \tmp_19_reg_1126[16]_i_2_n_0 ;
  wire \tmp_19_reg_1126[16]_i_3_n_0 ;
  wire \tmp_19_reg_1126[16]_i_4_n_0 ;
  wire \tmp_19_reg_1126[16]_i_5_n_0 ;
  wire \tmp_19_reg_1126[20]_i_2_n_0 ;
  wire \tmp_19_reg_1126[20]_i_3_n_0 ;
  wire \tmp_19_reg_1126[20]_i_4_n_0 ;
  wire \tmp_19_reg_1126[20]_i_5_n_0 ;
  wire \tmp_19_reg_1126[24]_i_2_n_0 ;
  wire \tmp_19_reg_1126[24]_i_3_n_0 ;
  wire \tmp_19_reg_1126[24]_i_4_n_0 ;
  wire \tmp_19_reg_1126[24]_i_5_n_0 ;
  wire \tmp_19_reg_1126[25]_i_3_n_0 ;
  wire \tmp_19_reg_1126[4]_i_2_n_0 ;
  wire \tmp_19_reg_1126[4]_i_3_n_0 ;
  wire \tmp_19_reg_1126[4]_i_4_n_0 ;
  wire \tmp_19_reg_1126[4]_i_5_n_0 ;
  wire \tmp_19_reg_1126[8]_i_2_n_0 ;
  wire \tmp_19_reg_1126[8]_i_3_n_0 ;
  wire \tmp_19_reg_1126[8]_i_4_n_0 ;
  wire \tmp_19_reg_1126[8]_i_5_n_0 ;
  wire \tmp_19_reg_1126_reg[0]_i_12_n_0 ;
  wire \tmp_19_reg_1126_reg[0]_i_12_n_1 ;
  wire \tmp_19_reg_1126_reg[0]_i_12_n_2 ;
  wire \tmp_19_reg_1126_reg[0]_i_12_n_3 ;
  wire \tmp_19_reg_1126_reg[0]_i_17_n_0 ;
  wire \tmp_19_reg_1126_reg[0]_i_17_n_1 ;
  wire \tmp_19_reg_1126_reg[0]_i_17_n_2 ;
  wire \tmp_19_reg_1126_reg[0]_i_17_n_3 ;
  wire \tmp_19_reg_1126_reg[0]_i_1_n_0 ;
  wire \tmp_19_reg_1126_reg[0]_i_1_n_1 ;
  wire \tmp_19_reg_1126_reg[0]_i_1_n_2 ;
  wire \tmp_19_reg_1126_reg[0]_i_1_n_3 ;
  wire \tmp_19_reg_1126_reg[0]_i_22_n_0 ;
  wire \tmp_19_reg_1126_reg[0]_i_22_n_1 ;
  wire \tmp_19_reg_1126_reg[0]_i_22_n_2 ;
  wire \tmp_19_reg_1126_reg[0]_i_22_n_3 ;
  wire \tmp_19_reg_1126_reg[0]_i_27_n_0 ;
  wire \tmp_19_reg_1126_reg[0]_i_27_n_1 ;
  wire \tmp_19_reg_1126_reg[0]_i_27_n_2 ;
  wire \tmp_19_reg_1126_reg[0]_i_27_n_3 ;
  wire \tmp_19_reg_1126_reg[0]_i_2_n_0 ;
  wire \tmp_19_reg_1126_reg[0]_i_2_n_1 ;
  wire \tmp_19_reg_1126_reg[0]_i_2_n_2 ;
  wire \tmp_19_reg_1126_reg[0]_i_2_n_3 ;
  wire \tmp_19_reg_1126_reg[0]_i_32_n_0 ;
  wire \tmp_19_reg_1126_reg[0]_i_32_n_1 ;
  wire \tmp_19_reg_1126_reg[0]_i_32_n_2 ;
  wire \tmp_19_reg_1126_reg[0]_i_32_n_3 ;
  wire \tmp_19_reg_1126_reg[0]_i_7_n_0 ;
  wire \tmp_19_reg_1126_reg[0]_i_7_n_1 ;
  wire \tmp_19_reg_1126_reg[0]_i_7_n_2 ;
  wire \tmp_19_reg_1126_reg[0]_i_7_n_3 ;
  wire \tmp_19_reg_1126_reg[12]_i_1_n_0 ;
  wire \tmp_19_reg_1126_reg[12]_i_1_n_1 ;
  wire \tmp_19_reg_1126_reg[12]_i_1_n_2 ;
  wire \tmp_19_reg_1126_reg[12]_i_1_n_3 ;
  wire \tmp_19_reg_1126_reg[16]_i_1_n_0 ;
  wire \tmp_19_reg_1126_reg[16]_i_1_n_1 ;
  wire \tmp_19_reg_1126_reg[16]_i_1_n_2 ;
  wire \tmp_19_reg_1126_reg[16]_i_1_n_3 ;
  wire \tmp_19_reg_1126_reg[20]_i_1_n_0 ;
  wire \tmp_19_reg_1126_reg[20]_i_1_n_1 ;
  wire \tmp_19_reg_1126_reg[20]_i_1_n_2 ;
  wire \tmp_19_reg_1126_reg[20]_i_1_n_3 ;
  wire \tmp_19_reg_1126_reg[24]_i_1_n_0 ;
  wire \tmp_19_reg_1126_reg[24]_i_1_n_1 ;
  wire \tmp_19_reg_1126_reg[24]_i_1_n_2 ;
  wire \tmp_19_reg_1126_reg[24]_i_1_n_3 ;
  wire \tmp_19_reg_1126_reg[4]_i_1_n_0 ;
  wire \tmp_19_reg_1126_reg[4]_i_1_n_1 ;
  wire \tmp_19_reg_1126_reg[4]_i_1_n_2 ;
  wire \tmp_19_reg_1126_reg[4]_i_1_n_3 ;
  wire \tmp_19_reg_1126_reg[8]_i_1_n_0 ;
  wire \tmp_19_reg_1126_reg[8]_i_1_n_1 ;
  wire \tmp_19_reg_1126_reg[8]_i_1_n_2 ;
  wire \tmp_19_reg_1126_reg[8]_i_1_n_3 ;
  wire [15:15]tmp_20_fu_867_p2;
  wire [15:15]tmp_20_reg_1327;
  wire [25:0]tmp_22_reg_1121;
  wire tmp_22_reg_11210;
  wire [15:15]tmp_23_fu_902_p2;
  wire [15:15]tmp_23_reg_1337;
  wire [15:15]tmp_26_fu_915_p2;
  wire [15:15]tmp_26_reg_1342;
  wire [12:12]tmp_27_fu_580_p3;
  wire tmp_28_reg_1203;
  wire \tmp_28_reg_1203[0]_i_10_n_0 ;
  wire \tmp_28_reg_1203[0]_i_12_n_0 ;
  wire \tmp_28_reg_1203[0]_i_13_n_0 ;
  wire \tmp_28_reg_1203[0]_i_14_n_0 ;
  wire \tmp_28_reg_1203[0]_i_15_n_0 ;
  wire \tmp_28_reg_1203[0]_i_16_n_0 ;
  wire \tmp_28_reg_1203[0]_i_17_n_0 ;
  wire \tmp_28_reg_1203[0]_i_18_n_0 ;
  wire \tmp_28_reg_1203[0]_i_3_n_0 ;
  wire \tmp_28_reg_1203[0]_i_4_n_0 ;
  wire \tmp_28_reg_1203[0]_i_5_n_0 ;
  wire \tmp_28_reg_1203[0]_i_7_n_0 ;
  wire \tmp_28_reg_1203[0]_i_8_n_0 ;
  wire \tmp_28_reg_1203[0]_i_9_n_0 ;
  wire \tmp_28_reg_1203_reg[0]_i_11_n_0 ;
  wire \tmp_28_reg_1203_reg[0]_i_11_n_1 ;
  wire \tmp_28_reg_1203_reg[0]_i_11_n_2 ;
  wire \tmp_28_reg_1203_reg[0]_i_11_n_3 ;
  wire \tmp_28_reg_1203_reg[0]_i_1_n_2 ;
  wire \tmp_28_reg_1203_reg[0]_i_1_n_3 ;
  wire \tmp_28_reg_1203_reg[0]_i_2_n_0 ;
  wire \tmp_28_reg_1203_reg[0]_i_2_n_1 ;
  wire \tmp_28_reg_1203_reg[0]_i_2_n_2 ;
  wire \tmp_28_reg_1203_reg[0]_i_2_n_3 ;
  wire \tmp_28_reg_1203_reg[0]_i_6_n_0 ;
  wire \tmp_28_reg_1203_reg[0]_i_6_n_1 ;
  wire \tmp_28_reg_1203_reg[0]_i_6_n_2 ;
  wire \tmp_28_reg_1203_reg[0]_i_6_n_3 ;
  wire tmp_29_reg_1073;
  wire [25:0]tmp_2_reg_1162;
  wire tmp_2_reg_11620;
  wire \tmp_2_reg_1162[11]_i_2_n_0 ;
  wire \tmp_2_reg_1162[11]_i_3_n_0 ;
  wire \tmp_2_reg_1162[11]_i_4_n_0 ;
  wire \tmp_2_reg_1162[11]_i_5_n_0 ;
  wire \tmp_2_reg_1162[15]_i_2_n_0 ;
  wire \tmp_2_reg_1162[15]_i_3_n_0 ;
  wire \tmp_2_reg_1162[15]_i_4_n_0 ;
  wire \tmp_2_reg_1162[15]_i_5_n_0 ;
  wire \tmp_2_reg_1162[19]_i_2_n_0 ;
  wire \tmp_2_reg_1162[19]_i_3_n_0 ;
  wire \tmp_2_reg_1162[19]_i_4_n_0 ;
  wire \tmp_2_reg_1162[19]_i_5_n_0 ;
  wire \tmp_2_reg_1162[23]_i_2_n_0 ;
  wire \tmp_2_reg_1162[23]_i_3_n_0 ;
  wire \tmp_2_reg_1162[23]_i_4_n_0 ;
  wire \tmp_2_reg_1162[23]_i_5_n_0 ;
  wire \tmp_2_reg_1162[25]_i_3_n_0 ;
  wire \tmp_2_reg_1162[25]_i_4_n_0 ;
  wire \tmp_2_reg_1162[3]_i_10_n_0 ;
  wire \tmp_2_reg_1162[3]_i_11_n_0 ;
  wire \tmp_2_reg_1162[3]_i_13_n_0 ;
  wire \tmp_2_reg_1162[3]_i_14_n_0 ;
  wire \tmp_2_reg_1162[3]_i_15_n_0 ;
  wire \tmp_2_reg_1162[3]_i_16_n_0 ;
  wire \tmp_2_reg_1162[3]_i_18_n_0 ;
  wire \tmp_2_reg_1162[3]_i_19_n_0 ;
  wire \tmp_2_reg_1162[3]_i_20_n_0 ;
  wire \tmp_2_reg_1162[3]_i_21_n_0 ;
  wire \tmp_2_reg_1162[3]_i_23_n_0 ;
  wire \tmp_2_reg_1162[3]_i_24_n_0 ;
  wire \tmp_2_reg_1162[3]_i_25_n_0 ;
  wire \tmp_2_reg_1162[3]_i_26_n_0 ;
  wire \tmp_2_reg_1162[3]_i_28_n_0 ;
  wire \tmp_2_reg_1162[3]_i_29_n_0 ;
  wire \tmp_2_reg_1162[3]_i_30_n_0 ;
  wire \tmp_2_reg_1162[3]_i_31_n_0 ;
  wire \tmp_2_reg_1162[3]_i_33_n_0 ;
  wire \tmp_2_reg_1162[3]_i_34_n_0 ;
  wire \tmp_2_reg_1162[3]_i_35_n_0 ;
  wire \tmp_2_reg_1162[3]_i_36_n_0 ;
  wire \tmp_2_reg_1162[3]_i_38_n_0 ;
  wire \tmp_2_reg_1162[3]_i_39_n_0 ;
  wire \tmp_2_reg_1162[3]_i_3_n_0 ;
  wire \tmp_2_reg_1162[3]_i_40_n_0 ;
  wire \tmp_2_reg_1162[3]_i_41_n_0 ;
  wire \tmp_2_reg_1162[3]_i_42_n_0 ;
  wire \tmp_2_reg_1162[3]_i_43_n_0 ;
  wire \tmp_2_reg_1162[3]_i_44_n_0 ;
  wire \tmp_2_reg_1162[3]_i_4_n_0 ;
  wire \tmp_2_reg_1162[3]_i_5_n_0 ;
  wire \tmp_2_reg_1162[3]_i_6_n_0 ;
  wire \tmp_2_reg_1162[3]_i_8_n_0 ;
  wire \tmp_2_reg_1162[3]_i_9_n_0 ;
  wire \tmp_2_reg_1162[7]_i_2_n_0 ;
  wire \tmp_2_reg_1162[7]_i_3_n_0 ;
  wire \tmp_2_reg_1162[7]_i_4_n_0 ;
  wire \tmp_2_reg_1162[7]_i_5_n_0 ;
  wire \tmp_2_reg_1162_reg[11]_i_1_n_0 ;
  wire \tmp_2_reg_1162_reg[11]_i_1_n_1 ;
  wire \tmp_2_reg_1162_reg[11]_i_1_n_2 ;
  wire \tmp_2_reg_1162_reg[11]_i_1_n_3 ;
  wire \tmp_2_reg_1162_reg[15]_i_1_n_0 ;
  wire \tmp_2_reg_1162_reg[15]_i_1_n_1 ;
  wire \tmp_2_reg_1162_reg[15]_i_1_n_2 ;
  wire \tmp_2_reg_1162_reg[15]_i_1_n_3 ;
  wire \tmp_2_reg_1162_reg[19]_i_1_n_0 ;
  wire \tmp_2_reg_1162_reg[19]_i_1_n_1 ;
  wire \tmp_2_reg_1162_reg[19]_i_1_n_2 ;
  wire \tmp_2_reg_1162_reg[19]_i_1_n_3 ;
  wire \tmp_2_reg_1162_reg[23]_i_1_n_0 ;
  wire \tmp_2_reg_1162_reg[23]_i_1_n_1 ;
  wire \tmp_2_reg_1162_reg[23]_i_1_n_2 ;
  wire \tmp_2_reg_1162_reg[23]_i_1_n_3 ;
  wire \tmp_2_reg_1162_reg[25]_i_2_n_3 ;
  wire \tmp_2_reg_1162_reg[3]_i_12_n_0 ;
  wire \tmp_2_reg_1162_reg[3]_i_12_n_1 ;
  wire \tmp_2_reg_1162_reg[3]_i_12_n_2 ;
  wire \tmp_2_reg_1162_reg[3]_i_12_n_3 ;
  wire \tmp_2_reg_1162_reg[3]_i_17_n_0 ;
  wire \tmp_2_reg_1162_reg[3]_i_17_n_1 ;
  wire \tmp_2_reg_1162_reg[3]_i_17_n_2 ;
  wire \tmp_2_reg_1162_reg[3]_i_17_n_3 ;
  wire \tmp_2_reg_1162_reg[3]_i_1_n_0 ;
  wire \tmp_2_reg_1162_reg[3]_i_1_n_1 ;
  wire \tmp_2_reg_1162_reg[3]_i_1_n_2 ;
  wire \tmp_2_reg_1162_reg[3]_i_1_n_3 ;
  wire \tmp_2_reg_1162_reg[3]_i_22_n_0 ;
  wire \tmp_2_reg_1162_reg[3]_i_22_n_1 ;
  wire \tmp_2_reg_1162_reg[3]_i_22_n_2 ;
  wire \tmp_2_reg_1162_reg[3]_i_22_n_3 ;
  wire \tmp_2_reg_1162_reg[3]_i_27_n_0 ;
  wire \tmp_2_reg_1162_reg[3]_i_27_n_1 ;
  wire \tmp_2_reg_1162_reg[3]_i_27_n_2 ;
  wire \tmp_2_reg_1162_reg[3]_i_27_n_3 ;
  wire \tmp_2_reg_1162_reg[3]_i_2_n_0 ;
  wire \tmp_2_reg_1162_reg[3]_i_2_n_1 ;
  wire \tmp_2_reg_1162_reg[3]_i_2_n_2 ;
  wire \tmp_2_reg_1162_reg[3]_i_2_n_3 ;
  wire \tmp_2_reg_1162_reg[3]_i_32_n_0 ;
  wire \tmp_2_reg_1162_reg[3]_i_32_n_1 ;
  wire \tmp_2_reg_1162_reg[3]_i_32_n_2 ;
  wire \tmp_2_reg_1162_reg[3]_i_32_n_3 ;
  wire \tmp_2_reg_1162_reg[3]_i_37_n_0 ;
  wire \tmp_2_reg_1162_reg[3]_i_37_n_1 ;
  wire \tmp_2_reg_1162_reg[3]_i_37_n_2 ;
  wire \tmp_2_reg_1162_reg[3]_i_37_n_3 ;
  wire \tmp_2_reg_1162_reg[3]_i_7_n_0 ;
  wire \tmp_2_reg_1162_reg[3]_i_7_n_1 ;
  wire \tmp_2_reg_1162_reg[3]_i_7_n_2 ;
  wire \tmp_2_reg_1162_reg[3]_i_7_n_3 ;
  wire \tmp_2_reg_1162_reg[7]_i_1_n_0 ;
  wire \tmp_2_reg_1162_reg[7]_i_1_n_1 ;
  wire \tmp_2_reg_1162_reg[7]_i_1_n_2 ;
  wire \tmp_2_reg_1162_reg[7]_i_1_n_3 ;
  wire [25:0]tmp_30_reg_1208;
  wire tmp_30_reg_12080;
  wire \tmp_30_reg_1208[11]_i_2_n_0 ;
  wire \tmp_30_reg_1208[11]_i_3_n_0 ;
  wire \tmp_30_reg_1208[11]_i_4_n_0 ;
  wire \tmp_30_reg_1208[11]_i_5_n_0 ;
  wire \tmp_30_reg_1208[15]_i_2_n_0 ;
  wire \tmp_30_reg_1208[15]_i_3_n_0 ;
  wire \tmp_30_reg_1208[15]_i_4_n_0 ;
  wire \tmp_30_reg_1208[15]_i_5_n_0 ;
  wire \tmp_30_reg_1208[19]_i_2_n_0 ;
  wire \tmp_30_reg_1208[19]_i_3_n_0 ;
  wire \tmp_30_reg_1208[19]_i_4_n_0 ;
  wire \tmp_30_reg_1208[19]_i_5_n_0 ;
  wire \tmp_30_reg_1208[23]_i_2_n_0 ;
  wire \tmp_30_reg_1208[23]_i_3_n_0 ;
  wire \tmp_30_reg_1208[23]_i_4_n_0 ;
  wire \tmp_30_reg_1208[23]_i_5_n_0 ;
  wire \tmp_30_reg_1208[25]_i_3_n_0 ;
  wire \tmp_30_reg_1208[25]_i_4_n_0 ;
  wire \tmp_30_reg_1208[3]_i_10_n_0 ;
  wire \tmp_30_reg_1208[3]_i_11_n_0 ;
  wire \tmp_30_reg_1208[3]_i_13_n_0 ;
  wire \tmp_30_reg_1208[3]_i_14_n_0 ;
  wire \tmp_30_reg_1208[3]_i_15_n_0 ;
  wire \tmp_30_reg_1208[3]_i_16_n_0 ;
  wire \tmp_30_reg_1208[3]_i_18_n_0 ;
  wire \tmp_30_reg_1208[3]_i_19_n_0 ;
  wire \tmp_30_reg_1208[3]_i_20_n_0 ;
  wire \tmp_30_reg_1208[3]_i_21_n_0 ;
  wire \tmp_30_reg_1208[3]_i_23_n_0 ;
  wire \tmp_30_reg_1208[3]_i_24_n_0 ;
  wire \tmp_30_reg_1208[3]_i_25_n_0 ;
  wire \tmp_30_reg_1208[3]_i_26_n_0 ;
  wire \tmp_30_reg_1208[3]_i_28_n_0 ;
  wire \tmp_30_reg_1208[3]_i_29_n_0 ;
  wire \tmp_30_reg_1208[3]_i_30_n_0 ;
  wire \tmp_30_reg_1208[3]_i_31_n_0 ;
  wire \tmp_30_reg_1208[3]_i_33_n_0 ;
  wire \tmp_30_reg_1208[3]_i_34_n_0 ;
  wire \tmp_30_reg_1208[3]_i_35_n_0 ;
  wire \tmp_30_reg_1208[3]_i_36_n_0 ;
  wire \tmp_30_reg_1208[3]_i_38_n_0 ;
  wire \tmp_30_reg_1208[3]_i_39_n_0 ;
  wire \tmp_30_reg_1208[3]_i_3_n_0 ;
  wire \tmp_30_reg_1208[3]_i_40_n_0 ;
  wire \tmp_30_reg_1208[3]_i_41_n_0 ;
  wire \tmp_30_reg_1208[3]_i_42_n_0 ;
  wire \tmp_30_reg_1208[3]_i_43_n_0 ;
  wire \tmp_30_reg_1208[3]_i_44_n_0 ;
  wire \tmp_30_reg_1208[3]_i_4_n_0 ;
  wire \tmp_30_reg_1208[3]_i_5_n_0 ;
  wire \tmp_30_reg_1208[3]_i_6_n_0 ;
  wire \tmp_30_reg_1208[3]_i_8_n_0 ;
  wire \tmp_30_reg_1208[3]_i_9_n_0 ;
  wire \tmp_30_reg_1208[7]_i_2_n_0 ;
  wire \tmp_30_reg_1208[7]_i_3_n_0 ;
  wire \tmp_30_reg_1208[7]_i_4_n_0 ;
  wire \tmp_30_reg_1208[7]_i_5_n_0 ;
  wire \tmp_30_reg_1208_reg[11]_i_1_n_0 ;
  wire \tmp_30_reg_1208_reg[11]_i_1_n_1 ;
  wire \tmp_30_reg_1208_reg[11]_i_1_n_2 ;
  wire \tmp_30_reg_1208_reg[11]_i_1_n_3 ;
  wire \tmp_30_reg_1208_reg[15]_i_1_n_0 ;
  wire \tmp_30_reg_1208_reg[15]_i_1_n_1 ;
  wire \tmp_30_reg_1208_reg[15]_i_1_n_2 ;
  wire \tmp_30_reg_1208_reg[15]_i_1_n_3 ;
  wire \tmp_30_reg_1208_reg[19]_i_1_n_0 ;
  wire \tmp_30_reg_1208_reg[19]_i_1_n_1 ;
  wire \tmp_30_reg_1208_reg[19]_i_1_n_2 ;
  wire \tmp_30_reg_1208_reg[19]_i_1_n_3 ;
  wire \tmp_30_reg_1208_reg[23]_i_1_n_0 ;
  wire \tmp_30_reg_1208_reg[23]_i_1_n_1 ;
  wire \tmp_30_reg_1208_reg[23]_i_1_n_2 ;
  wire \tmp_30_reg_1208_reg[23]_i_1_n_3 ;
  wire \tmp_30_reg_1208_reg[25]_i_2_n_3 ;
  wire \tmp_30_reg_1208_reg[3]_i_12_n_0 ;
  wire \tmp_30_reg_1208_reg[3]_i_12_n_1 ;
  wire \tmp_30_reg_1208_reg[3]_i_12_n_2 ;
  wire \tmp_30_reg_1208_reg[3]_i_12_n_3 ;
  wire \tmp_30_reg_1208_reg[3]_i_17_n_0 ;
  wire \tmp_30_reg_1208_reg[3]_i_17_n_1 ;
  wire \tmp_30_reg_1208_reg[3]_i_17_n_2 ;
  wire \tmp_30_reg_1208_reg[3]_i_17_n_3 ;
  wire \tmp_30_reg_1208_reg[3]_i_1_n_0 ;
  wire \tmp_30_reg_1208_reg[3]_i_1_n_1 ;
  wire \tmp_30_reg_1208_reg[3]_i_1_n_2 ;
  wire \tmp_30_reg_1208_reg[3]_i_1_n_3 ;
  wire \tmp_30_reg_1208_reg[3]_i_22_n_0 ;
  wire \tmp_30_reg_1208_reg[3]_i_22_n_1 ;
  wire \tmp_30_reg_1208_reg[3]_i_22_n_2 ;
  wire \tmp_30_reg_1208_reg[3]_i_22_n_3 ;
  wire \tmp_30_reg_1208_reg[3]_i_27_n_0 ;
  wire \tmp_30_reg_1208_reg[3]_i_27_n_1 ;
  wire \tmp_30_reg_1208_reg[3]_i_27_n_2 ;
  wire \tmp_30_reg_1208_reg[3]_i_27_n_3 ;
  wire \tmp_30_reg_1208_reg[3]_i_2_n_0 ;
  wire \tmp_30_reg_1208_reg[3]_i_2_n_1 ;
  wire \tmp_30_reg_1208_reg[3]_i_2_n_2 ;
  wire \tmp_30_reg_1208_reg[3]_i_2_n_3 ;
  wire \tmp_30_reg_1208_reg[3]_i_32_n_0 ;
  wire \tmp_30_reg_1208_reg[3]_i_32_n_1 ;
  wire \tmp_30_reg_1208_reg[3]_i_32_n_2 ;
  wire \tmp_30_reg_1208_reg[3]_i_32_n_3 ;
  wire \tmp_30_reg_1208_reg[3]_i_37_n_0 ;
  wire \tmp_30_reg_1208_reg[3]_i_37_n_1 ;
  wire \tmp_30_reg_1208_reg[3]_i_37_n_2 ;
  wire \tmp_30_reg_1208_reg[3]_i_37_n_3 ;
  wire \tmp_30_reg_1208_reg[3]_i_7_n_0 ;
  wire \tmp_30_reg_1208_reg[3]_i_7_n_1 ;
  wire \tmp_30_reg_1208_reg[3]_i_7_n_2 ;
  wire \tmp_30_reg_1208_reg[3]_i_7_n_3 ;
  wire \tmp_30_reg_1208_reg[7]_i_1_n_0 ;
  wire \tmp_30_reg_1208_reg[7]_i_1_n_1 ;
  wire \tmp_30_reg_1208_reg[7]_i_1_n_2 ;
  wire \tmp_30_reg_1208_reg[7]_i_1_n_3 ;
  wire [25:0]tmp_31_reg_1177;
  wire tmp_31_reg_11770;
  wire tmp_34_reg_1296;
  wire \tmp_34_reg_1296[0]_i_11_n_0 ;
  wire \tmp_34_reg_1296[0]_i_12_n_0 ;
  wire \tmp_34_reg_1296[0]_i_13_n_0 ;
  wire \tmp_34_reg_1296[0]_i_14_n_0 ;
  wire \tmp_34_reg_1296[0]_i_15_n_0 ;
  wire \tmp_34_reg_1296[0]_i_16_n_0 ;
  wire \tmp_34_reg_1296[0]_i_17_n_0 ;
  wire \tmp_34_reg_1296[0]_i_18_n_0 ;
  wire \tmp_34_reg_1296[0]_i_3_n_0 ;
  wire \tmp_34_reg_1296[0]_i_4_n_0 ;
  wire \tmp_34_reg_1296[0]_i_6_n_0 ;
  wire \tmp_34_reg_1296[0]_i_7_n_0 ;
  wire \tmp_34_reg_1296[0]_i_8_n_0 ;
  wire \tmp_34_reg_1296[0]_i_9_n_0 ;
  wire \tmp_34_reg_1296_reg[0]_i_10_n_0 ;
  wire \tmp_34_reg_1296_reg[0]_i_10_n_1 ;
  wire \tmp_34_reg_1296_reg[0]_i_10_n_2 ;
  wire \tmp_34_reg_1296_reg[0]_i_10_n_3 ;
  wire \tmp_34_reg_1296_reg[0]_i_1_n_3 ;
  wire \tmp_34_reg_1296_reg[0]_i_2_n_0 ;
  wire \tmp_34_reg_1296_reg[0]_i_2_n_1 ;
  wire \tmp_34_reg_1296_reg[0]_i_2_n_2 ;
  wire \tmp_34_reg_1296_reg[0]_i_2_n_3 ;
  wire \tmp_34_reg_1296_reg[0]_i_5_n_0 ;
  wire \tmp_34_reg_1296_reg[0]_i_5_n_1 ;
  wire \tmp_34_reg_1296_reg[0]_i_5_n_2 ;
  wire \tmp_34_reg_1296_reg[0]_i_5_n_3 ;
  wire tmp_35_reg_1084;
  wire \tmp_35_reg_1084[0]_i_2_n_0 ;
  wire \tmp_35_reg_1084[0]_i_3_n_0 ;
  wire \tmp_35_reg_1084[0]_i_4_n_0 ;
  wire \tmp_35_reg_1084[0]_i_5_n_0 ;
  wire \tmp_35_reg_1084_reg[0]_i_1_n_1 ;
  wire \tmp_35_reg_1084_reg[0]_i_1_n_2 ;
  wire \tmp_35_reg_1084_reg[0]_i_1_n_3 ;
  wire [25:0]tmp_36_reg_1239;
  wire tmp_36_reg_12390;
  wire \tmp_36_reg_1239[11]_i_2_n_0 ;
  wire \tmp_36_reg_1239[11]_i_3_n_0 ;
  wire \tmp_36_reg_1239[11]_i_4_n_0 ;
  wire \tmp_36_reg_1239[11]_i_5_n_0 ;
  wire \tmp_36_reg_1239[15]_i_2_n_0 ;
  wire \tmp_36_reg_1239[15]_i_3_n_0 ;
  wire \tmp_36_reg_1239[15]_i_4_n_0 ;
  wire \tmp_36_reg_1239[15]_i_5_n_0 ;
  wire \tmp_36_reg_1239[19]_i_2_n_0 ;
  wire \tmp_36_reg_1239[19]_i_3_n_0 ;
  wire \tmp_36_reg_1239[19]_i_4_n_0 ;
  wire \tmp_36_reg_1239[19]_i_5_n_0 ;
  wire \tmp_36_reg_1239[23]_i_2_n_0 ;
  wire \tmp_36_reg_1239[23]_i_3_n_0 ;
  wire \tmp_36_reg_1239[23]_i_4_n_0 ;
  wire \tmp_36_reg_1239[23]_i_5_n_0 ;
  wire \tmp_36_reg_1239[25]_i_3_n_0 ;
  wire \tmp_36_reg_1239[25]_i_4_n_0 ;
  wire \tmp_36_reg_1239[3]_i_10_n_0 ;
  wire \tmp_36_reg_1239[3]_i_11_n_0 ;
  wire \tmp_36_reg_1239[3]_i_13_n_0 ;
  wire \tmp_36_reg_1239[3]_i_14_n_0 ;
  wire \tmp_36_reg_1239[3]_i_15_n_0 ;
  wire \tmp_36_reg_1239[3]_i_16_n_0 ;
  wire \tmp_36_reg_1239[3]_i_18_n_0 ;
  wire \tmp_36_reg_1239[3]_i_19_n_0 ;
  wire \tmp_36_reg_1239[3]_i_20_n_0 ;
  wire \tmp_36_reg_1239[3]_i_21_n_0 ;
  wire \tmp_36_reg_1239[3]_i_23_n_0 ;
  wire \tmp_36_reg_1239[3]_i_24_n_0 ;
  wire \tmp_36_reg_1239[3]_i_25_n_0 ;
  wire \tmp_36_reg_1239[3]_i_26_n_0 ;
  wire \tmp_36_reg_1239[3]_i_28_n_0 ;
  wire \tmp_36_reg_1239[3]_i_29_n_0 ;
  wire \tmp_36_reg_1239[3]_i_30_n_0 ;
  wire \tmp_36_reg_1239[3]_i_31_n_0 ;
  wire \tmp_36_reg_1239[3]_i_33_n_0 ;
  wire \tmp_36_reg_1239[3]_i_34_n_0 ;
  wire \tmp_36_reg_1239[3]_i_35_n_0 ;
  wire \tmp_36_reg_1239[3]_i_36_n_0 ;
  wire \tmp_36_reg_1239[3]_i_38_n_0 ;
  wire \tmp_36_reg_1239[3]_i_39_n_0 ;
  wire \tmp_36_reg_1239[3]_i_3_n_0 ;
  wire \tmp_36_reg_1239[3]_i_40_n_0 ;
  wire \tmp_36_reg_1239[3]_i_41_n_0 ;
  wire \tmp_36_reg_1239[3]_i_42_n_0 ;
  wire \tmp_36_reg_1239[3]_i_43_n_0 ;
  wire \tmp_36_reg_1239[3]_i_44_n_0 ;
  wire \tmp_36_reg_1239[3]_i_4_n_0 ;
  wire \tmp_36_reg_1239[3]_i_5_n_0 ;
  wire \tmp_36_reg_1239[3]_i_6_n_0 ;
  wire \tmp_36_reg_1239[3]_i_8_n_0 ;
  wire \tmp_36_reg_1239[3]_i_9_n_0 ;
  wire \tmp_36_reg_1239[7]_i_2_n_0 ;
  wire \tmp_36_reg_1239[7]_i_3_n_0 ;
  wire \tmp_36_reg_1239[7]_i_4_n_0 ;
  wire \tmp_36_reg_1239[7]_i_5_n_0 ;
  wire \tmp_36_reg_1239_reg[11]_i_1_n_0 ;
  wire \tmp_36_reg_1239_reg[11]_i_1_n_1 ;
  wire \tmp_36_reg_1239_reg[11]_i_1_n_2 ;
  wire \tmp_36_reg_1239_reg[11]_i_1_n_3 ;
  wire \tmp_36_reg_1239_reg[15]_i_1_n_0 ;
  wire \tmp_36_reg_1239_reg[15]_i_1_n_1 ;
  wire \tmp_36_reg_1239_reg[15]_i_1_n_2 ;
  wire \tmp_36_reg_1239_reg[15]_i_1_n_3 ;
  wire \tmp_36_reg_1239_reg[19]_i_1_n_0 ;
  wire \tmp_36_reg_1239_reg[19]_i_1_n_1 ;
  wire \tmp_36_reg_1239_reg[19]_i_1_n_2 ;
  wire \tmp_36_reg_1239_reg[19]_i_1_n_3 ;
  wire \tmp_36_reg_1239_reg[23]_i_1_n_0 ;
  wire \tmp_36_reg_1239_reg[23]_i_1_n_1 ;
  wire \tmp_36_reg_1239_reg[23]_i_1_n_2 ;
  wire \tmp_36_reg_1239_reg[23]_i_1_n_3 ;
  wire \tmp_36_reg_1239_reg[25]_i_2_n_3 ;
  wire \tmp_36_reg_1239_reg[3]_i_12_n_0 ;
  wire \tmp_36_reg_1239_reg[3]_i_12_n_1 ;
  wire \tmp_36_reg_1239_reg[3]_i_12_n_2 ;
  wire \tmp_36_reg_1239_reg[3]_i_12_n_3 ;
  wire \tmp_36_reg_1239_reg[3]_i_17_n_0 ;
  wire \tmp_36_reg_1239_reg[3]_i_17_n_1 ;
  wire \tmp_36_reg_1239_reg[3]_i_17_n_2 ;
  wire \tmp_36_reg_1239_reg[3]_i_17_n_3 ;
  wire \tmp_36_reg_1239_reg[3]_i_1_n_0 ;
  wire \tmp_36_reg_1239_reg[3]_i_1_n_1 ;
  wire \tmp_36_reg_1239_reg[3]_i_1_n_2 ;
  wire \tmp_36_reg_1239_reg[3]_i_1_n_3 ;
  wire \tmp_36_reg_1239_reg[3]_i_22_n_0 ;
  wire \tmp_36_reg_1239_reg[3]_i_22_n_1 ;
  wire \tmp_36_reg_1239_reg[3]_i_22_n_2 ;
  wire \tmp_36_reg_1239_reg[3]_i_22_n_3 ;
  wire \tmp_36_reg_1239_reg[3]_i_27_n_0 ;
  wire \tmp_36_reg_1239_reg[3]_i_27_n_1 ;
  wire \tmp_36_reg_1239_reg[3]_i_27_n_2 ;
  wire \tmp_36_reg_1239_reg[3]_i_27_n_3 ;
  wire \tmp_36_reg_1239_reg[3]_i_2_n_0 ;
  wire \tmp_36_reg_1239_reg[3]_i_2_n_1 ;
  wire \tmp_36_reg_1239_reg[3]_i_2_n_2 ;
  wire \tmp_36_reg_1239_reg[3]_i_2_n_3 ;
  wire \tmp_36_reg_1239_reg[3]_i_32_n_0 ;
  wire \tmp_36_reg_1239_reg[3]_i_32_n_1 ;
  wire \tmp_36_reg_1239_reg[3]_i_32_n_2 ;
  wire \tmp_36_reg_1239_reg[3]_i_32_n_3 ;
  wire \tmp_36_reg_1239_reg[3]_i_37_n_0 ;
  wire \tmp_36_reg_1239_reg[3]_i_37_n_1 ;
  wire \tmp_36_reg_1239_reg[3]_i_37_n_2 ;
  wire \tmp_36_reg_1239_reg[3]_i_37_n_3 ;
  wire \tmp_36_reg_1239_reg[3]_i_7_n_0 ;
  wire \tmp_36_reg_1239_reg[3]_i_7_n_1 ;
  wire \tmp_36_reg_1239_reg[3]_i_7_n_2 ;
  wire \tmp_36_reg_1239_reg[3]_i_7_n_3 ;
  wire \tmp_36_reg_1239_reg[7]_i_1_n_0 ;
  wire \tmp_36_reg_1239_reg[7]_i_1_n_1 ;
  wire \tmp_36_reg_1239_reg[7]_i_1_n_2 ;
  wire \tmp_36_reg_1239_reg[7]_i_1_n_3 ;
  wire [25:0]tmp_37_reg_1218;
  wire tmp_37_reg_12180;
  wire tmp_40_reg_1317;
  wire \tmp_40_reg_1317[0]_i_11_n_0 ;
  wire \tmp_40_reg_1317[0]_i_12_n_0 ;
  wire \tmp_40_reg_1317[0]_i_13_n_0 ;
  wire \tmp_40_reg_1317[0]_i_14_n_0 ;
  wire \tmp_40_reg_1317[0]_i_15_n_0 ;
  wire \tmp_40_reg_1317[0]_i_16_n_0 ;
  wire \tmp_40_reg_1317[0]_i_17_n_0 ;
  wire \tmp_40_reg_1317[0]_i_18_n_0 ;
  wire \tmp_40_reg_1317[0]_i_3_n_0 ;
  wire \tmp_40_reg_1317[0]_i_4_n_0 ;
  wire \tmp_40_reg_1317[0]_i_6_n_0 ;
  wire \tmp_40_reg_1317[0]_i_7_n_0 ;
  wire \tmp_40_reg_1317[0]_i_8_n_0 ;
  wire \tmp_40_reg_1317[0]_i_9_n_0 ;
  wire \tmp_40_reg_1317_reg[0]_i_10_n_0 ;
  wire \tmp_40_reg_1317_reg[0]_i_10_n_1 ;
  wire \tmp_40_reg_1317_reg[0]_i_10_n_2 ;
  wire \tmp_40_reg_1317_reg[0]_i_10_n_3 ;
  wire \tmp_40_reg_1317_reg[0]_i_1_n_3 ;
  wire \tmp_40_reg_1317_reg[0]_i_2_n_0 ;
  wire \tmp_40_reg_1317_reg[0]_i_2_n_1 ;
  wire \tmp_40_reg_1317_reg[0]_i_2_n_2 ;
  wire \tmp_40_reg_1317_reg[0]_i_2_n_3 ;
  wire \tmp_40_reg_1317_reg[0]_i_5_n_0 ;
  wire \tmp_40_reg_1317_reg[0]_i_5_n_1 ;
  wire \tmp_40_reg_1317_reg[0]_i_5_n_2 ;
  wire \tmp_40_reg_1317_reg[0]_i_5_n_3 ;
  wire [26:13]tmp_41_fu_356_p3;
  wire tmp_42_reg_1019;
  wire \tmp_42_reg_1019[0]_i_2_n_0 ;
  wire \tmp_42_reg_1019[0]_i_3_n_0 ;
  wire \tmp_42_reg_1019[0]_i_4_n_0 ;
  wire \tmp_42_reg_1019_reg[0]_i_1_n_2 ;
  wire \tmp_42_reg_1019_reg[0]_i_1_n_3 ;
  wire [25:0]tmp_43_reg_1157;
  wire tmp_43_reg_11570;
  wire \tmp_43_reg_1157[10]_i_2_n_0 ;
  wire \tmp_43_reg_1157[10]_i_3_n_0 ;
  wire \tmp_43_reg_1157[10]_i_4_n_0 ;
  wire \tmp_43_reg_1157[10]_i_5_n_0 ;
  wire \tmp_43_reg_1157[14]_i_2_n_0 ;
  wire \tmp_43_reg_1157[14]_i_3_n_0 ;
  wire \tmp_43_reg_1157[14]_i_4_n_0 ;
  wire \tmp_43_reg_1157[14]_i_5_n_0 ;
  wire \tmp_43_reg_1157[18]_i_2_n_0 ;
  wire \tmp_43_reg_1157[18]_i_3_n_0 ;
  wire \tmp_43_reg_1157[18]_i_4_n_0 ;
  wire \tmp_43_reg_1157[18]_i_5_n_0 ;
  wire \tmp_43_reg_1157[22]_i_2_n_0 ;
  wire \tmp_43_reg_1157[22]_i_3_n_0 ;
  wire \tmp_43_reg_1157[22]_i_4_n_0 ;
  wire \tmp_43_reg_1157[22]_i_5_n_0 ;
  wire \tmp_43_reg_1157[25]_i_3_n_0 ;
  wire \tmp_43_reg_1157[25]_i_4_n_0 ;
  wire \tmp_43_reg_1157[25]_i_5_n_0 ;
  wire \tmp_43_reg_1157[2]_i_10_n_0 ;
  wire \tmp_43_reg_1157[2]_i_11_n_0 ;
  wire \tmp_43_reg_1157[2]_i_13_n_0 ;
  wire \tmp_43_reg_1157[2]_i_14_n_0 ;
  wire \tmp_43_reg_1157[2]_i_15_n_0 ;
  wire \tmp_43_reg_1157[2]_i_16_n_0 ;
  wire \tmp_43_reg_1157[2]_i_18_n_0 ;
  wire \tmp_43_reg_1157[2]_i_19_n_0 ;
  wire \tmp_43_reg_1157[2]_i_20_n_0 ;
  wire \tmp_43_reg_1157[2]_i_21_n_0 ;
  wire \tmp_43_reg_1157[2]_i_23_n_0 ;
  wire \tmp_43_reg_1157[2]_i_24_n_0 ;
  wire \tmp_43_reg_1157[2]_i_25_n_0 ;
  wire \tmp_43_reg_1157[2]_i_26_n_0 ;
  wire \tmp_43_reg_1157[2]_i_28_n_0 ;
  wire \tmp_43_reg_1157[2]_i_29_n_0 ;
  wire \tmp_43_reg_1157[2]_i_30_n_0 ;
  wire \tmp_43_reg_1157[2]_i_31_n_0 ;
  wire \tmp_43_reg_1157[2]_i_33_n_0 ;
  wire \tmp_43_reg_1157[2]_i_34_n_0 ;
  wire \tmp_43_reg_1157[2]_i_35_n_0 ;
  wire \tmp_43_reg_1157[2]_i_36_n_0 ;
  wire \tmp_43_reg_1157[2]_i_38_n_0 ;
  wire \tmp_43_reg_1157[2]_i_39_n_0 ;
  wire \tmp_43_reg_1157[2]_i_3_n_0 ;
  wire \tmp_43_reg_1157[2]_i_40_n_0 ;
  wire \tmp_43_reg_1157[2]_i_41_n_0 ;
  wire \tmp_43_reg_1157[2]_i_42_n_0 ;
  wire \tmp_43_reg_1157[2]_i_43_n_0 ;
  wire \tmp_43_reg_1157[2]_i_44_n_0 ;
  wire \tmp_43_reg_1157[2]_i_4_n_0 ;
  wire \tmp_43_reg_1157[2]_i_5_n_0 ;
  wire \tmp_43_reg_1157[2]_i_6_n_0 ;
  wire \tmp_43_reg_1157[2]_i_8_n_0 ;
  wire \tmp_43_reg_1157[2]_i_9_n_0 ;
  wire \tmp_43_reg_1157[6]_i_2_n_0 ;
  wire \tmp_43_reg_1157[6]_i_3_n_0 ;
  wire \tmp_43_reg_1157[6]_i_4_n_0 ;
  wire \tmp_43_reg_1157[6]_i_5_n_0 ;
  wire \tmp_43_reg_1157_reg[10]_i_1_n_0 ;
  wire \tmp_43_reg_1157_reg[10]_i_1_n_1 ;
  wire \tmp_43_reg_1157_reg[10]_i_1_n_2 ;
  wire \tmp_43_reg_1157_reg[10]_i_1_n_3 ;
  wire \tmp_43_reg_1157_reg[14]_i_1_n_0 ;
  wire \tmp_43_reg_1157_reg[14]_i_1_n_1 ;
  wire \tmp_43_reg_1157_reg[14]_i_1_n_2 ;
  wire \tmp_43_reg_1157_reg[14]_i_1_n_3 ;
  wire \tmp_43_reg_1157_reg[18]_i_1_n_0 ;
  wire \tmp_43_reg_1157_reg[18]_i_1_n_1 ;
  wire \tmp_43_reg_1157_reg[18]_i_1_n_2 ;
  wire \tmp_43_reg_1157_reg[18]_i_1_n_3 ;
  wire \tmp_43_reg_1157_reg[22]_i_1_n_0 ;
  wire \tmp_43_reg_1157_reg[22]_i_1_n_1 ;
  wire \tmp_43_reg_1157_reg[22]_i_1_n_2 ;
  wire \tmp_43_reg_1157_reg[22]_i_1_n_3 ;
  wire \tmp_43_reg_1157_reg[25]_i_2_n_2 ;
  wire \tmp_43_reg_1157_reg[25]_i_2_n_3 ;
  wire \tmp_43_reg_1157_reg[2]_i_12_n_0 ;
  wire \tmp_43_reg_1157_reg[2]_i_12_n_1 ;
  wire \tmp_43_reg_1157_reg[2]_i_12_n_2 ;
  wire \tmp_43_reg_1157_reg[2]_i_12_n_3 ;
  wire \tmp_43_reg_1157_reg[2]_i_17_n_0 ;
  wire \tmp_43_reg_1157_reg[2]_i_17_n_1 ;
  wire \tmp_43_reg_1157_reg[2]_i_17_n_2 ;
  wire \tmp_43_reg_1157_reg[2]_i_17_n_3 ;
  wire \tmp_43_reg_1157_reg[2]_i_1_n_0 ;
  wire \tmp_43_reg_1157_reg[2]_i_1_n_1 ;
  wire \tmp_43_reg_1157_reg[2]_i_1_n_2 ;
  wire \tmp_43_reg_1157_reg[2]_i_1_n_3 ;
  wire \tmp_43_reg_1157_reg[2]_i_22_n_0 ;
  wire \tmp_43_reg_1157_reg[2]_i_22_n_1 ;
  wire \tmp_43_reg_1157_reg[2]_i_22_n_2 ;
  wire \tmp_43_reg_1157_reg[2]_i_22_n_3 ;
  wire \tmp_43_reg_1157_reg[2]_i_27_n_0 ;
  wire \tmp_43_reg_1157_reg[2]_i_27_n_1 ;
  wire \tmp_43_reg_1157_reg[2]_i_27_n_2 ;
  wire \tmp_43_reg_1157_reg[2]_i_27_n_3 ;
  wire \tmp_43_reg_1157_reg[2]_i_2_n_0 ;
  wire \tmp_43_reg_1157_reg[2]_i_2_n_1 ;
  wire \tmp_43_reg_1157_reg[2]_i_2_n_2 ;
  wire \tmp_43_reg_1157_reg[2]_i_2_n_3 ;
  wire \tmp_43_reg_1157_reg[2]_i_32_n_0 ;
  wire \tmp_43_reg_1157_reg[2]_i_32_n_1 ;
  wire \tmp_43_reg_1157_reg[2]_i_32_n_2 ;
  wire \tmp_43_reg_1157_reg[2]_i_32_n_3 ;
  wire \tmp_43_reg_1157_reg[2]_i_37_n_0 ;
  wire \tmp_43_reg_1157_reg[2]_i_37_n_1 ;
  wire \tmp_43_reg_1157_reg[2]_i_37_n_2 ;
  wire \tmp_43_reg_1157_reg[2]_i_37_n_3 ;
  wire \tmp_43_reg_1157_reg[2]_i_7_n_0 ;
  wire \tmp_43_reg_1157_reg[2]_i_7_n_1 ;
  wire \tmp_43_reg_1157_reg[2]_i_7_n_2 ;
  wire \tmp_43_reg_1157_reg[2]_i_7_n_3 ;
  wire \tmp_43_reg_1157_reg[6]_i_1_n_0 ;
  wire \tmp_43_reg_1157_reg[6]_i_1_n_1 ;
  wire \tmp_43_reg_1157_reg[6]_i_1_n_2 ;
  wire \tmp_43_reg_1157_reg[6]_i_1_n_3 ;
  wire [25:0]tmp_44_reg_1136;
  wire tmp_44_reg_11360;
  wire tmp_47_reg_1244;
  wire \tmp_47_reg_1244[0]_i_11_n_0 ;
  wire \tmp_47_reg_1244[0]_i_12_n_0 ;
  wire \tmp_47_reg_1244[0]_i_13_n_0 ;
  wire \tmp_47_reg_1244[0]_i_14_n_0 ;
  wire \tmp_47_reg_1244[0]_i_15_n_0 ;
  wire \tmp_47_reg_1244[0]_i_16_n_0 ;
  wire \tmp_47_reg_1244[0]_i_17_n_0 ;
  wire \tmp_47_reg_1244[0]_i_18_n_0 ;
  wire \tmp_47_reg_1244[0]_i_3_n_0 ;
  wire \tmp_47_reg_1244[0]_i_4_n_0 ;
  wire \tmp_47_reg_1244[0]_i_6_n_0 ;
  wire \tmp_47_reg_1244[0]_i_7_n_0 ;
  wire \tmp_47_reg_1244[0]_i_8_n_0 ;
  wire \tmp_47_reg_1244[0]_i_9_n_0 ;
  wire \tmp_47_reg_1244_reg[0]_i_10_n_0 ;
  wire \tmp_47_reg_1244_reg[0]_i_10_n_1 ;
  wire \tmp_47_reg_1244_reg[0]_i_10_n_2 ;
  wire \tmp_47_reg_1244_reg[0]_i_10_n_3 ;
  wire \tmp_47_reg_1244_reg[0]_i_1_n_3 ;
  wire \tmp_47_reg_1244_reg[0]_i_2_n_0 ;
  wire \tmp_47_reg_1244_reg[0]_i_2_n_1 ;
  wire \tmp_47_reg_1244_reg[0]_i_2_n_2 ;
  wire \tmp_47_reg_1244_reg[0]_i_2_n_3 ;
  wire \tmp_47_reg_1244_reg[0]_i_5_n_0 ;
  wire \tmp_47_reg_1244_reg[0]_i_5_n_1 ;
  wire \tmp_47_reg_1244_reg[0]_i_5_n_2 ;
  wire \tmp_47_reg_1244_reg[0]_i_5_n_3 ;
  wire tmp_48_reg_1095;
  wire \tmp_48_reg_1095[0]_i_3_n_0 ;
  wire \tmp_48_reg_1095[0]_i_4_n_0 ;
  wire \tmp_48_reg_1095[0]_i_5_n_0 ;
  wire \tmp_48_reg_1095[0]_i_6_n_0 ;
  wire \tmp_48_reg_1095_reg[0]_i_2_n_1 ;
  wire \tmp_48_reg_1095_reg[0]_i_2_n_2 ;
  wire \tmp_48_reg_1095_reg[0]_i_2_n_3 ;
  wire \tmp_48_reg_1095_reg[0]_i_2_n_5 ;
  wire \tmp_48_reg_1095_reg[0]_i_2_n_6 ;
  wire \tmp_48_reg_1095_reg[0]_i_2_n_7 ;
  wire [25:0]tmp_49_reg_1286;
  wire tmp_49_reg_12860;
  wire \tmp_49_reg_1286[11]_i_2_n_0 ;
  wire \tmp_49_reg_1286[11]_i_3_n_0 ;
  wire \tmp_49_reg_1286[11]_i_4_n_0 ;
  wire \tmp_49_reg_1286[11]_i_5_n_0 ;
  wire \tmp_49_reg_1286[15]_i_2_n_0 ;
  wire \tmp_49_reg_1286[15]_i_3_n_0 ;
  wire \tmp_49_reg_1286[15]_i_4_n_0 ;
  wire \tmp_49_reg_1286[15]_i_5_n_0 ;
  wire \tmp_49_reg_1286[19]_i_2_n_0 ;
  wire \tmp_49_reg_1286[19]_i_3_n_0 ;
  wire \tmp_49_reg_1286[19]_i_4_n_0 ;
  wire \tmp_49_reg_1286[19]_i_5_n_0 ;
  wire \tmp_49_reg_1286[23]_i_2_n_0 ;
  wire \tmp_49_reg_1286[23]_i_3_n_0 ;
  wire \tmp_49_reg_1286[23]_i_4_n_0 ;
  wire \tmp_49_reg_1286[23]_i_5_n_0 ;
  wire \tmp_49_reg_1286[25]_i_3_n_0 ;
  wire \tmp_49_reg_1286[25]_i_4_n_0 ;
  wire \tmp_49_reg_1286[3]_i_10_n_0 ;
  wire \tmp_49_reg_1286[3]_i_11_n_0 ;
  wire \tmp_49_reg_1286[3]_i_13_n_0 ;
  wire \tmp_49_reg_1286[3]_i_14_n_0 ;
  wire \tmp_49_reg_1286[3]_i_15_n_0 ;
  wire \tmp_49_reg_1286[3]_i_16_n_0 ;
  wire \tmp_49_reg_1286[3]_i_18_n_0 ;
  wire \tmp_49_reg_1286[3]_i_19_n_0 ;
  wire \tmp_49_reg_1286[3]_i_20_n_0 ;
  wire \tmp_49_reg_1286[3]_i_21_n_0 ;
  wire \tmp_49_reg_1286[3]_i_23_n_0 ;
  wire \tmp_49_reg_1286[3]_i_24_n_0 ;
  wire \tmp_49_reg_1286[3]_i_25_n_0 ;
  wire \tmp_49_reg_1286[3]_i_26_n_0 ;
  wire \tmp_49_reg_1286[3]_i_28_n_0 ;
  wire \tmp_49_reg_1286[3]_i_29_n_0 ;
  wire \tmp_49_reg_1286[3]_i_30_n_0 ;
  wire \tmp_49_reg_1286[3]_i_31_n_0 ;
  wire \tmp_49_reg_1286[3]_i_33_n_0 ;
  wire \tmp_49_reg_1286[3]_i_34_n_0 ;
  wire \tmp_49_reg_1286[3]_i_35_n_0 ;
  wire \tmp_49_reg_1286[3]_i_36_n_0 ;
  wire \tmp_49_reg_1286[3]_i_38_n_0 ;
  wire \tmp_49_reg_1286[3]_i_39_n_0 ;
  wire \tmp_49_reg_1286[3]_i_3_n_0 ;
  wire \tmp_49_reg_1286[3]_i_40_n_0 ;
  wire \tmp_49_reg_1286[3]_i_41_n_0 ;
  wire \tmp_49_reg_1286[3]_i_42_n_0 ;
  wire \tmp_49_reg_1286[3]_i_43_n_0 ;
  wire \tmp_49_reg_1286[3]_i_44_n_0 ;
  wire \tmp_49_reg_1286[3]_i_4_n_0 ;
  wire \tmp_49_reg_1286[3]_i_5_n_0 ;
  wire \tmp_49_reg_1286[3]_i_6_n_0 ;
  wire \tmp_49_reg_1286[3]_i_8_n_0 ;
  wire \tmp_49_reg_1286[3]_i_9_n_0 ;
  wire \tmp_49_reg_1286[7]_i_2_n_0 ;
  wire \tmp_49_reg_1286[7]_i_3_n_0 ;
  wire \tmp_49_reg_1286[7]_i_4_n_0 ;
  wire \tmp_49_reg_1286[7]_i_5_n_0 ;
  wire \tmp_49_reg_1286_reg[11]_i_1_n_0 ;
  wire \tmp_49_reg_1286_reg[11]_i_1_n_1 ;
  wire \tmp_49_reg_1286_reg[11]_i_1_n_2 ;
  wire \tmp_49_reg_1286_reg[11]_i_1_n_3 ;
  wire \tmp_49_reg_1286_reg[15]_i_1_n_0 ;
  wire \tmp_49_reg_1286_reg[15]_i_1_n_1 ;
  wire \tmp_49_reg_1286_reg[15]_i_1_n_2 ;
  wire \tmp_49_reg_1286_reg[15]_i_1_n_3 ;
  wire \tmp_49_reg_1286_reg[19]_i_1_n_0 ;
  wire \tmp_49_reg_1286_reg[19]_i_1_n_1 ;
  wire \tmp_49_reg_1286_reg[19]_i_1_n_2 ;
  wire \tmp_49_reg_1286_reg[19]_i_1_n_3 ;
  wire \tmp_49_reg_1286_reg[23]_i_1_n_0 ;
  wire \tmp_49_reg_1286_reg[23]_i_1_n_1 ;
  wire \tmp_49_reg_1286_reg[23]_i_1_n_2 ;
  wire \tmp_49_reg_1286_reg[23]_i_1_n_3 ;
  wire \tmp_49_reg_1286_reg[25]_i_2_n_3 ;
  wire \tmp_49_reg_1286_reg[3]_i_12_n_0 ;
  wire \tmp_49_reg_1286_reg[3]_i_12_n_1 ;
  wire \tmp_49_reg_1286_reg[3]_i_12_n_2 ;
  wire \tmp_49_reg_1286_reg[3]_i_12_n_3 ;
  wire \tmp_49_reg_1286_reg[3]_i_17_n_0 ;
  wire \tmp_49_reg_1286_reg[3]_i_17_n_1 ;
  wire \tmp_49_reg_1286_reg[3]_i_17_n_2 ;
  wire \tmp_49_reg_1286_reg[3]_i_17_n_3 ;
  wire \tmp_49_reg_1286_reg[3]_i_1_n_0 ;
  wire \tmp_49_reg_1286_reg[3]_i_1_n_1 ;
  wire \tmp_49_reg_1286_reg[3]_i_1_n_2 ;
  wire \tmp_49_reg_1286_reg[3]_i_1_n_3 ;
  wire \tmp_49_reg_1286_reg[3]_i_22_n_0 ;
  wire \tmp_49_reg_1286_reg[3]_i_22_n_1 ;
  wire \tmp_49_reg_1286_reg[3]_i_22_n_2 ;
  wire \tmp_49_reg_1286_reg[3]_i_22_n_3 ;
  wire \tmp_49_reg_1286_reg[3]_i_27_n_0 ;
  wire \tmp_49_reg_1286_reg[3]_i_27_n_1 ;
  wire \tmp_49_reg_1286_reg[3]_i_27_n_2 ;
  wire \tmp_49_reg_1286_reg[3]_i_27_n_3 ;
  wire \tmp_49_reg_1286_reg[3]_i_2_n_0 ;
  wire \tmp_49_reg_1286_reg[3]_i_2_n_1 ;
  wire \tmp_49_reg_1286_reg[3]_i_2_n_2 ;
  wire \tmp_49_reg_1286_reg[3]_i_2_n_3 ;
  wire \tmp_49_reg_1286_reg[3]_i_32_n_0 ;
  wire \tmp_49_reg_1286_reg[3]_i_32_n_1 ;
  wire \tmp_49_reg_1286_reg[3]_i_32_n_2 ;
  wire \tmp_49_reg_1286_reg[3]_i_32_n_3 ;
  wire \tmp_49_reg_1286_reg[3]_i_37_n_0 ;
  wire \tmp_49_reg_1286_reg[3]_i_37_n_1 ;
  wire \tmp_49_reg_1286_reg[3]_i_37_n_2 ;
  wire \tmp_49_reg_1286_reg[3]_i_37_n_3 ;
  wire \tmp_49_reg_1286_reg[3]_i_7_n_0 ;
  wire \tmp_49_reg_1286_reg[3]_i_7_n_1 ;
  wire \tmp_49_reg_1286_reg[3]_i_7_n_2 ;
  wire \tmp_49_reg_1286_reg[3]_i_7_n_3 ;
  wire \tmp_49_reg_1286_reg[7]_i_1_n_0 ;
  wire \tmp_49_reg_1286_reg[7]_i_1_n_1 ;
  wire \tmp_49_reg_1286_reg[7]_i_1_n_2 ;
  wire \tmp_49_reg_1286_reg[7]_i_1_n_3 ;
  wire [25:0]tmp_4_reg_1146;
  wire tmp_4_reg_11460;
  wire [25:0]tmp_50_reg_1254;
  wire tmp_50_reg_12540;
  wire tmp_53_reg_1332;
  wire \tmp_53_reg_1332[0]_i_10_n_0 ;
  wire \tmp_53_reg_1332[0]_i_12_n_0 ;
  wire \tmp_53_reg_1332[0]_i_13_n_0 ;
  wire \tmp_53_reg_1332[0]_i_14_n_0 ;
  wire \tmp_53_reg_1332[0]_i_15_n_0 ;
  wire \tmp_53_reg_1332[0]_i_16_n_0 ;
  wire \tmp_53_reg_1332[0]_i_17_n_0 ;
  wire \tmp_53_reg_1332[0]_i_18_n_0 ;
  wire \tmp_53_reg_1332[0]_i_19_n_0 ;
  wire \tmp_53_reg_1332[0]_i_4_n_0 ;
  wire \tmp_53_reg_1332[0]_i_5_n_0 ;
  wire \tmp_53_reg_1332[0]_i_7_n_0 ;
  wire \tmp_53_reg_1332[0]_i_8_n_0 ;
  wire \tmp_53_reg_1332[0]_i_9_n_0 ;
  wire \tmp_53_reg_1332_reg[0]_i_11_n_0 ;
  wire \tmp_53_reg_1332_reg[0]_i_11_n_1 ;
  wire \tmp_53_reg_1332_reg[0]_i_11_n_2 ;
  wire \tmp_53_reg_1332_reg[0]_i_11_n_3 ;
  wire \tmp_53_reg_1332_reg[0]_i_2_n_3 ;
  wire \tmp_53_reg_1332_reg[0]_i_3_n_0 ;
  wire \tmp_53_reg_1332_reg[0]_i_3_n_1 ;
  wire \tmp_53_reg_1332_reg[0]_i_3_n_2 ;
  wire \tmp_53_reg_1332_reg[0]_i_3_n_3 ;
  wire \tmp_53_reg_1332_reg[0]_i_6_n_0 ;
  wire \tmp_53_reg_1332_reg[0]_i_6_n_1 ;
  wire \tmp_53_reg_1332_reg[0]_i_6_n_2 ;
  wire \tmp_53_reg_1332_reg[0]_i_6_n_3 ;
  wire [13:0]tmp_5_reg_953;
  wire [26:13]tmp_8_reg_1194;
  wire [13:0]tmp_9_cast_reg_1025_reg__0;
  wire [13:0]tmp_9_reg_975;
  wire tmp_9_reg_9750;
  wire tmp_reg_1037;
  wire [0:0]\NLW_neg_ti1_reg_1228_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti1_reg_1228_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti1_reg_1228_reg[15]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti1_reg_1228_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti1_reg_1228_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti1_reg_1228_reg[26]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti2_reg_1167_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti2_reg_1167_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti2_reg_1167_reg[15]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti2_reg_1167_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti2_reg_1167_reg[26]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_neg_ti3_reg_1275_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti3_reg_1275_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti3_reg_1275_reg[15]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti3_reg_1275_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti3_reg_1275_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti3_reg_1275_reg[26]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_neg_ti4_reg_1301_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti4_reg_1301_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti4_reg_1301_reg[15]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti4_reg_1301_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti4_reg_1301_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti4_reg_1301_reg[26]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_neg_ti9_reg_1223_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti9_reg_1223_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti9_reg_1223_reg[15]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti9_reg_1223_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti9_reg_1223_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti9_reg_1223_reg[26]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_neg_ti_reg_1322_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti_reg_1322_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti_reg_1322_reg[15]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti_reg_1322_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti_reg_1322_reg[26]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_ti_reg_1322_reg[26]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_6_2_reg_1043_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_6_2_reg_1043_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_6_3_reg_1048_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_6_5_reg_1058_reg[27]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_p_Val2_6_reg_998_reg[27]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_p_Val2_6_reg_998_reg[27]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_r_V_tr_1_tr_reg_980_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_r_V_tr_1_tr_reg_980_reg[26]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_r_V_tr_3_tr_reg_1079_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_r_V_tr_5_tr_reg_1090_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1259_reg[15]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_10_reg_1259_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1259_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1259_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1259_reg[15]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_tmp_19_reg_1126_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_reg_1126_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_reg_1126_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_reg_1126_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_reg_1126_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_reg_1126_reg[0]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_reg_1126_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_reg_1126_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_reg_1126_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_19_reg_1126_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_28_reg_1203_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_reg_1203_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_reg_1203_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_reg_1203_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_reg_1203_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_29_reg_1073_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_29_reg_1073_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_2_reg_1162_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_2_reg_1162_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1162_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1162_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1162_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1162_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1162_reg[3]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1162_reg[3]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1162_reg[3]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_1162_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_30_reg_1208_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_30_reg_1208_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_1208_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_1208_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_1208_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_1208_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_1208_reg[3]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_1208_reg[3]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_1208_reg[3]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_reg_1208_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_34_reg_1296_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_34_reg_1296_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_34_reg_1296_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_34_reg_1296_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_34_reg_1296_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_35_reg_1084_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_36_reg_1239_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_36_reg_1239_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_36_reg_1239_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_36_reg_1239_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_36_reg_1239_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_36_reg_1239_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_36_reg_1239_reg[3]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_36_reg_1239_reg[3]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_36_reg_1239_reg[3]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_36_reg_1239_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_40_reg_1317_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_40_reg_1317_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_40_reg_1317_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_40_reg_1317_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_40_reg_1317_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_42_reg_1019_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_42_reg_1019_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_43_reg_1157_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_43_reg_1157_reg[25]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_43_reg_1157_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_43_reg_1157_reg[2]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_43_reg_1157_reg[2]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_43_reg_1157_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_43_reg_1157_reg[2]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_43_reg_1157_reg[2]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_43_reg_1157_reg[2]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_43_reg_1157_reg[2]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_43_reg_1157_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_47_reg_1244_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_47_reg_1244_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_47_reg_1244_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_47_reg_1244_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_47_reg_1244_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_48_reg_1095_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_49_reg_1286_reg[25]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_49_reg_1286_reg[25]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_reg_1286_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_reg_1286_reg[3]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_reg_1286_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_reg_1286_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_reg_1286_reg[3]_i_27_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_reg_1286_reg[3]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_reg_1286_reg[3]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_49_reg_1286_reg[3]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_53_reg_1332_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_53_reg_1332_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_53_reg_1332_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_53_reg_1332_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_53_reg_1332_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_reg_1037_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_reg_1037_reg[0]_i_1_O_UNCONNECTED ;

  assign m_axi_m_V_ARADDR[31] = \<const0> ;
  assign m_axi_m_V_ARADDR[30] = \<const0> ;
  assign m_axi_m_V_ARADDR[29] = \<const0> ;
  assign m_axi_m_V_ARADDR[28] = \<const0> ;
  assign m_axi_m_V_ARADDR[27] = \<const0> ;
  assign m_axi_m_V_ARADDR[26] = \<const0> ;
  assign m_axi_m_V_ARADDR[25] = \<const0> ;
  assign m_axi_m_V_ARADDR[24] = \<const0> ;
  assign m_axi_m_V_ARADDR[23] = \<const0> ;
  assign m_axi_m_V_ARADDR[22] = \<const0> ;
  assign m_axi_m_V_ARADDR[21] = \<const0> ;
  assign m_axi_m_V_ARADDR[20] = \<const0> ;
  assign m_axi_m_V_ARADDR[19] = \<const0> ;
  assign m_axi_m_V_ARADDR[18] = \<const0> ;
  assign m_axi_m_V_ARADDR[17] = \<const0> ;
  assign m_axi_m_V_ARADDR[16] = \<const0> ;
  assign m_axi_m_V_ARADDR[15] = \<const0> ;
  assign m_axi_m_V_ARADDR[14] = \<const0> ;
  assign m_axi_m_V_ARADDR[13] = \<const0> ;
  assign m_axi_m_V_ARADDR[12] = \<const0> ;
  assign m_axi_m_V_ARADDR[11] = \<const0> ;
  assign m_axi_m_V_ARADDR[10] = \<const0> ;
  assign m_axi_m_V_ARADDR[9] = \<const0> ;
  assign m_axi_m_V_ARADDR[8] = \<const0> ;
  assign m_axi_m_V_ARADDR[7] = \<const0> ;
  assign m_axi_m_V_ARADDR[6] = \<const0> ;
  assign m_axi_m_V_ARADDR[5] = \<const0> ;
  assign m_axi_m_V_ARADDR[4] = \<const0> ;
  assign m_axi_m_V_ARADDR[3] = \<const0> ;
  assign m_axi_m_V_ARADDR[2] = \<const0> ;
  assign m_axi_m_V_ARADDR[1] = \<const0> ;
  assign m_axi_m_V_ARADDR[0] = \<const0> ;
  assign m_axi_m_V_ARBURST[1] = \<const0> ;
  assign m_axi_m_V_ARBURST[0] = \<const1> ;
  assign m_axi_m_V_ARCACHE[3] = \<const0> ;
  assign m_axi_m_V_ARCACHE[2] = \<const0> ;
  assign m_axi_m_V_ARCACHE[1] = \<const1> ;
  assign m_axi_m_V_ARCACHE[0] = \<const1> ;
  assign m_axi_m_V_ARID[0] = \<const0> ;
  assign m_axi_m_V_ARLEN[7] = \<const0> ;
  assign m_axi_m_V_ARLEN[6] = \<const0> ;
  assign m_axi_m_V_ARLEN[5] = \<const0> ;
  assign m_axi_m_V_ARLEN[4] = \<const0> ;
  assign m_axi_m_V_ARLEN[3] = \<const0> ;
  assign m_axi_m_V_ARLEN[2] = \<const0> ;
  assign m_axi_m_V_ARLEN[1] = \<const0> ;
  assign m_axi_m_V_ARLEN[0] = \<const0> ;
  assign m_axi_m_V_ARLOCK[1] = \<const0> ;
  assign m_axi_m_V_ARLOCK[0] = \<const0> ;
  assign m_axi_m_V_ARPROT[2] = \<const0> ;
  assign m_axi_m_V_ARPROT[1] = \<const0> ;
  assign m_axi_m_V_ARPROT[0] = \<const0> ;
  assign m_axi_m_V_ARQOS[3] = \<const0> ;
  assign m_axi_m_V_ARQOS[2] = \<const0> ;
  assign m_axi_m_V_ARQOS[1] = \<const0> ;
  assign m_axi_m_V_ARQOS[0] = \<const0> ;
  assign m_axi_m_V_ARREGION[3] = \<const0> ;
  assign m_axi_m_V_ARREGION[2] = \<const0> ;
  assign m_axi_m_V_ARREGION[1] = \<const0> ;
  assign m_axi_m_V_ARREGION[0] = \<const0> ;
  assign m_axi_m_V_ARSIZE[2] = \<const0> ;
  assign m_axi_m_V_ARSIZE[1] = \<const1> ;
  assign m_axi_m_V_ARSIZE[0] = \<const0> ;
  assign m_axi_m_V_ARUSER[0] = \<const0> ;
  assign m_axi_m_V_ARVALID = \<const0> ;
  assign m_axi_m_V_AWADDR[31:2] = \^m_axi_m_V_AWADDR [31:2];
  assign m_axi_m_V_AWADDR[1] = \<const0> ;
  assign m_axi_m_V_AWADDR[0] = \<const0> ;
  assign m_axi_m_V_AWBURST[1] = \<const0> ;
  assign m_axi_m_V_AWBURST[0] = \<const1> ;
  assign m_axi_m_V_AWCACHE[3] = \<const0> ;
  assign m_axi_m_V_AWCACHE[2] = \<const0> ;
  assign m_axi_m_V_AWCACHE[1] = \<const1> ;
  assign m_axi_m_V_AWCACHE[0] = \<const1> ;
  assign m_axi_m_V_AWID[0] = \<const0> ;
  assign m_axi_m_V_AWLEN[7] = \<const0> ;
  assign m_axi_m_V_AWLEN[6] = \<const0> ;
  assign m_axi_m_V_AWLEN[5] = \<const0> ;
  assign m_axi_m_V_AWLEN[4] = \<const0> ;
  assign m_axi_m_V_AWLEN[3] = \^m_axi_m_V_AWLEN [2];
  assign m_axi_m_V_AWLEN[2:0] = \^m_axi_m_V_AWLEN [2:0];
  assign m_axi_m_V_AWLOCK[1] = \<const0> ;
  assign m_axi_m_V_AWLOCK[0] = \<const0> ;
  assign m_axi_m_V_AWPROT[2] = \<const0> ;
  assign m_axi_m_V_AWPROT[1] = \<const0> ;
  assign m_axi_m_V_AWPROT[0] = \<const0> ;
  assign m_axi_m_V_AWQOS[3] = \<const0> ;
  assign m_axi_m_V_AWQOS[2] = \<const0> ;
  assign m_axi_m_V_AWQOS[1] = \<const0> ;
  assign m_axi_m_V_AWQOS[0] = \<const0> ;
  assign m_axi_m_V_AWREGION[3] = \<const0> ;
  assign m_axi_m_V_AWREGION[2] = \<const0> ;
  assign m_axi_m_V_AWREGION[1] = \<const0> ;
  assign m_axi_m_V_AWREGION[0] = \<const0> ;
  assign m_axi_m_V_AWSIZE[2] = \<const0> ;
  assign m_axi_m_V_AWSIZE[1] = \<const1> ;
  assign m_axi_m_V_AWSIZE[0] = \<const0> ;
  assign m_axi_m_V_AWUSER[0] = \<const0> ;
  assign m_axi_m_V_WID[0] = \<const0> ;
  assign m_axi_m_V_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \OP1_V_1_cast_reg_947_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[13]),
        .Q(OP1_V_1_cast_reg_947[0]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[23]),
        .Q(OP1_V_1_cast_reg_947[10]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[24]),
        .Q(OP1_V_1_cast_reg_947[11]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[25]),
        .Q(OP1_V_1_cast_reg_947[12]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[26]),
        .Q(OP1_V_1_cast_reg_947[13]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[14]),
        .Q(OP1_V_1_cast_reg_947[1]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[15]),
        .Q(OP1_V_1_cast_reg_947[2]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[16]),
        .Q(OP1_V_1_cast_reg_947[3]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[17]),
        .Q(OP1_V_1_cast_reg_947[4]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[18]),
        .Q(OP1_V_1_cast_reg_947[5]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[19]),
        .Q(OP1_V_1_cast_reg_947[6]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[20]),
        .Q(OP1_V_1_cast_reg_947[7]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[21]),
        .Q(OP1_V_1_cast_reg_947[8]),
        .R(1'b0));
  FDRE \OP1_V_1_cast_reg_947_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_17_cast_fu_259_p1[22]),
        .Q(OP1_V_1_cast_reg_947[9]),
        .R(1'b0));
  VCC VCC
       (.P(\<const1> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_AXILiteS_s_axi_U_n_68),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_39),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_38),
        .Q(ap_enable_reg_pp0_iter3_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_V_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_36),
        .Q(ap_reg_ioackin_m_V_AWREADY),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_V_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_21),
        .Q(ap_reg_ioackin_m_V_WREADY_reg_n_0),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_16_reg_985_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_16_reg_985),
        .Q(ap_reg_pp0_iter1_tmp_16_reg_985),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_42_reg_1019_reg[0] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_42_reg_1019),
        .Q(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[0]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[10]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[11]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[12]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[12]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[13]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[1]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[2]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[3]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[4]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[5]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[6]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[7]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[8]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_tmp_9_reg_975_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_9_reg_975[9]),
        .Q(ap_reg_pp0_iter1_tmp_9_reg_975[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_29_reg_1073_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_29_reg_1073),
        .Q(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_35_reg_1084_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_35_reg_1084),
        .Q(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_48_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_48_reg_1095),
        .Q(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_reg_1037_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_reg_1037),
        .Q(ap_reg_pp0_iter2_tmp_reg_1037),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_48_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .Q(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi mixer_AXILiteS_s_axi_U
       (.ADDRARDADDR(mixer_AXILiteS_s_axi_U_n_60),
        .D(ap_NS_fsm[1]),
        .DOADO({mixer_AXILiteS_s_axi_U_n_0,mixer_AXILiteS_s_axi_U_n_1,mixer_AXILiteS_s_axi_U_n_2,mixer_AXILiteS_s_axi_U_n_3,mixer_AXILiteS_s_axi_U_n_4,mixer_AXILiteS_s_axi_U_n_5,mixer_AXILiteS_s_axi_U_n_6,mixer_AXILiteS_s_axi_U_n_7,mixer_AXILiteS_s_axi_U_n_8,mixer_AXILiteS_s_axi_U_n_9,mixer_AXILiteS_s_axi_U_n_10,mixer_AXILiteS_s_axi_U_n_11,mixer_AXILiteS_s_axi_U_n_12,mixer_AXILiteS_s_axi_U_n_13,mixer_AXILiteS_s_axi_U_n_14,mixer_AXILiteS_s_axi_U_n_15,mixer_AXILiteS_s_axi_U_n_16,mixer_AXILiteS_s_axi_U_n_17,mixer_AXILiteS_s_axi_U_n_18,mixer_AXILiteS_s_axi_U_n_19,mixer_AXILiteS_s_axi_U_n_20,mixer_AXILiteS_s_axi_U_n_21,mixer_AXILiteS_s_axi_U_n_22,mixer_AXILiteS_s_axi_U_n_23,mixer_AXILiteS_s_axi_U_n_24,mixer_AXILiteS_s_axi_U_n_25,mixer_AXILiteS_s_axi_U_n_26,mixer_AXILiteS_s_axi_U_n_27}),
        .DOBDO({mixer_AXILiteS_s_axi_U_n_28,mixer_AXILiteS_s_axi_U_n_29,mixer_AXILiteS_s_axi_U_n_30,mixer_AXILiteS_s_axi_U_n_31,mixer_AXILiteS_s_axi_U_n_32,mixer_AXILiteS_s_axi_U_n_33,mixer_AXILiteS_s_axi_U_n_34,mixer_AXILiteS_s_axi_U_n_35,mixer_AXILiteS_s_axi_U_n_36,mixer_AXILiteS_s_axi_U_n_37,mixer_AXILiteS_s_axi_U_n_38,mixer_AXILiteS_s_axi_U_n_39,mixer_AXILiteS_s_axi_U_n_40,mixer_AXILiteS_s_axi_U_n_41,mixer_AXILiteS_s_axi_U_n_42,mixer_AXILiteS_s_axi_U_n_43,mixer_AXILiteS_s_axi_U_n_44,mixer_AXILiteS_s_axi_U_n_45,mixer_AXILiteS_s_axi_U_n_46,mixer_AXILiteS_s_axi_U_n_47,mixer_AXILiteS_s_axi_U_n_48,mixer_AXILiteS_s_axi_U_n_49,mixer_AXILiteS_s_axi_U_n_50,mixer_AXILiteS_s_axi_U_n_51,mixer_AXILiteS_s_axi_U_n_52,mixer_AXILiteS_s_axi_U_n_53,mixer_AXILiteS_s_axi_U_n_54,mixer_AXILiteS_s_axi_U_n_55,mixer_AXILiteS_s_axi_U_n_56,mixer_AXILiteS_s_axi_U_n_57,mixer_AXILiteS_s_axi_U_n_58,mixer_AXILiteS_s_axi_U_n_59}),
        .E(regs_in_V_ce0328_out),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (mixer_AXILiteS_s_axi_U_n_65),
        .\ap_CS_fsm_reg[3] (ce3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(mixer_AXILiteS_s_axi_U_n_68),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg_n_0),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg_n_0),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg_n_0),
        .ap_start(ap_start),
        .ce4(ce4),
        .ce55_out(ce55_out),
        .int_ap_idle_reg_0(mixer_AXILiteS_s_axi_U_n_61),
        .interrupt(interrupt),
        .m_V_WREADY(m_V_WREADY),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3_n_0 ),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2_n_0 ),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2_n_0 ),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2_n_0 ),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2_n_0 ),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2_n_0 ),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2_n_0 ),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2_n_0 ),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2_n_0 ),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2_n_0 ),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2_n_0 ),
        .\rdata_reg[1]_i_3 (\rdata_reg[1]_i_3_n_0 ),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2_n_0 ),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2_n_0 ),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2_n_0 ),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2_n_0 ),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2_n_0 ),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2_n_0 ),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2_n_0 ),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2_n_0 ),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2_n_0 ),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2_n_0 ),
        .\rdata_reg[2]_i_3 (\rdata_reg[2]_i_3_n_0 ),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2_n_0 ),
        .\rdata_reg[31]_i_4 (mixer_AXILiteS_s_axi_U_n_62),
        .\rdata_reg[31]_i_4_0 (\rdata_reg[31]_i_4_n_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5_n_0 ),
        .\rdata_reg[3]_i_3 (\rdata_reg[3]_i_3_n_0 ),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2_n_0 ),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2_n_0 ),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2_n_0 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4_n_0 ),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2_n_0 ),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2_n_0 ),
        .\reg_236_reg[0]_i_2 (\reg_236_reg[0]_i_2_n_0 ),
        .\reg_236_reg[0]_i_3 (\reg_236_reg[0]_i_3_n_0 ),
        .\reg_236_reg[10]_i_2 (\reg_236_reg[10]_i_2_n_0 ),
        .\reg_236_reg[10]_i_3 (\reg_236_reg[10]_i_3_n_0 ),
        .\reg_236_reg[11]_i_2 (\reg_236_reg[11]_i_2_n_0 ),
        .\reg_236_reg[11]_i_3 (\reg_236_reg[11]_i_3_n_0 ),
        .\reg_236_reg[12]_i_2 (\reg_236_reg[12]_i_2_n_0 ),
        .\reg_236_reg[12]_i_3 (\reg_236_reg[12]_i_3_n_0 ),
        .\reg_236_reg[13]_i_3 (\reg_236_reg[13]_i_3_n_0 ),
        .\reg_236_reg[13]_i_4 (\reg_236_reg[13]_i_4_n_0 ),
        .\reg_236_reg[13]_i_5 (\reg_236_reg[13]_i_5_n_0 ),
        .\reg_236_reg[1]_i_2 (\reg_236_reg[1]_i_2_n_0 ),
        .\reg_236_reg[1]_i_3 (\reg_236_reg[1]_i_3_n_0 ),
        .\reg_236_reg[2]_i_2 (\reg_236_reg[2]_i_2_n_0 ),
        .\reg_236_reg[2]_i_3 (\reg_236_reg[2]_i_3_n_0 ),
        .\reg_236_reg[3]_i_2 (\reg_236_reg[3]_i_2_n_0 ),
        .\reg_236_reg[3]_i_3 (\reg_236_reg[3]_i_3_n_0 ),
        .\reg_236_reg[4]_i_2 (\reg_236_reg[4]_i_2_n_0 ),
        .\reg_236_reg[4]_i_3 (\reg_236_reg[4]_i_3_n_0 ),
        .\reg_236_reg[5]_i_2 (\reg_236_reg[5]_i_2_n_0 ),
        .\reg_236_reg[5]_i_3 (\reg_236_reg[5]_i_3_n_0 ),
        .\reg_236_reg[6]_i_2 (\reg_236_reg[6]_i_2_n_0 ),
        .\reg_236_reg[6]_i_3 (\reg_236_reg[6]_i_3_n_0 ),
        .\reg_236_reg[7]_i_2 (\reg_236_reg[7]_i_2_n_0 ),
        .\reg_236_reg[7]_i_3 (\reg_236_reg[7]_i_3_n_0 ),
        .\reg_236_reg[8]_i_2 (\reg_236_reg[8]_i_2_n_0 ),
        .\reg_236_reg[8]_i_3 (\reg_236_reg[8]_i_3_n_0 ),
        .\reg_236_reg[9]_i_2 (\reg_236_reg[9]_i_2_n_0 ),
        .\reg_236_reg[9]_i_3 (\reg_236_reg[9]_i_3_n_0 ),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .\tmp_9_reg_975_reg[13] (regs_in_V_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi mixer_m_V_m_axi_U
       (.ADDRARDADDR(mixer_AXILiteS_s_axi_U_n_60),
        .AWLEN(\^m_axi_m_V_AWLEN ),
        .D({ap_NS_fsm[5:2],ap_NS_fsm[0]}),
        .E(reg_2360),
        .\OP1_V_1_cast_reg_947_reg[0] (OP1_V_1_cast_reg_9470),
        .Q({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(mixer_AXILiteS_s_axi_U_n_65),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(mixer_AXILiteS_s_axi_U_n_61),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(mixer_m_V_m_axi_U_n_39),
        .ap_enable_reg_pp0_iter3_reg(mixer_m_V_m_axi_U_n_38),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3_reg_n_0),
        .ap_enable_reg_pp0_iter4_reg(mixer_m_V_m_axi_U_n_0),
        .ap_enable_reg_pp0_iter4_reg_0(ap_enable_reg_pp0_iter4_reg_n_0),
        .ap_reg_ioackin_m_V_AWREADY(ap_reg_ioackin_m_V_AWREADY),
        .ap_reg_ioackin_m_V_AWREADY_reg(mixer_m_V_m_axi_U_n_36),
        .ap_reg_ioackin_m_V_WREADY_reg(mixer_m_V_m_axi_U_n_21),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_n_0),
        .ap_reg_pp0_iter1_tmp_16_reg_985(ap_reg_pp0_iter1_tmp_16_reg_985),
        .ap_reg_pp0_iter1_tmp_42_reg_1019(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .ap_reg_pp0_iter2_tmp_29_reg_1073(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .ap_reg_pp0_iter2_tmp_35_reg_1084(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .ap_reg_pp0_iter2_tmp_48_reg_1095(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .ap_reg_pp0_iter2_tmp_reg_1037(ap_reg_pp0_iter2_tmp_reg_1037),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ce4(ce4),
        .ce55_out(ce55_out),
        .grp_fu_301_ce(grp_fu_301_ce),
        .grp_fu_921_ce(grp_fu_921_ce),
        .grp_fu_927_ce(grp_fu_927_ce),
        .m_V_WREADY(m_V_WREADY),
        .m_axi_m_V_AWADDR(\^m_axi_m_V_AWADDR ),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .\neg_ti1_reg_1228_reg[13] (neg_ti1_reg_12280),
        .\neg_ti2_reg_1167_reg[12] (neg_ti2_reg_11670),
        .\neg_ti3_reg_1275_reg[13] (neg_ti3_reg_12750),
        .\neg_ti4_reg_1301_reg[13] (neg_ti4_reg_13010),
        .\neg_ti9_reg_1223_reg[13] (neg_ti9_reg_12230),
        .\neg_ti_reg_1322_reg[13] (neg_ti_reg_13220),
        .\p_v_v_reg_1188_reg[0] (ce3),
        .\r_V_tr_0_tr_reg_1032_reg[0] (ce5),
        .\r_V_tr_2_tr_reg_1068_reg[0] (ce1),
        .regs_in_V_ce0(regs_in_V_ce0),
        .tmp_10_reg_1259(tmp_10_reg_1259),
        .tmp_14_reg_1291(tmp_14_reg_1291),
        .tmp_17_reg_1312(tmp_17_reg_1312),
        .\tmp_19_reg_1126_reg[0] (tmp_19_reg_11260),
        .tmp_20_reg_1327(tmp_20_reg_1327),
        .\tmp_22_reg_1121_reg[0] (tmp_22_reg_11210),
        .tmp_23_reg_1337(tmp_23_reg_1337),
        .tmp_26_reg_1342(tmp_26_reg_1342),
        .\tmp_2_reg_1162_reg[0] (tmp_2_reg_11620),
        .\tmp_30_reg_1208_reg[0] (tmp_30_reg_12080),
        .\tmp_31_reg_1177_reg[0] (tmp_31_reg_11770),
        .\tmp_36_reg_1239_reg[0] (tmp_36_reg_12390),
        .\tmp_37_reg_1218_reg[0] (tmp_37_reg_12180),
        .\tmp_43_reg_1157_reg[0] (tmp_43_reg_11570),
        .\tmp_44_reg_1136_reg[0] (tmp_44_reg_11360),
        .\tmp_49_reg_1286_reg[0] (tmp_49_reg_12860),
        .\tmp_4_reg_1146_reg[0] (tmp_4_reg_11460),
        .\tmp_50_reg_1254_reg[0] (tmp_50_reg_12540),
        .\tmp_9_reg_975_reg[0] (tmp_9_reg_9750));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb mixer_mul_30ns_28bkb_U1
       (.D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg ),
        .ap_clk(ap_clk),
        .grp_fu_301_ce(grp_fu_301_ce),
        .in0({tmp_16_reg_985,\r_V_tr_1_tr_reg_980_reg_n_0_[26] ,\r_V_tr_1_tr_reg_980_reg_n_0_[25] ,\r_V_tr_1_tr_reg_980_reg_n_0_[24] ,\r_V_tr_1_tr_reg_980_reg_n_0_[23] ,\r_V_tr_1_tr_reg_980_reg_n_0_[22] ,\r_V_tr_1_tr_reg_980_reg_n_0_[21] ,\r_V_tr_1_tr_reg_980_reg_n_0_[20] ,\r_V_tr_1_tr_reg_980_reg_n_0_[19] ,\r_V_tr_1_tr_reg_980_reg_n_0_[18] ,\r_V_tr_1_tr_reg_980_reg_n_0_[17] ,\r_V_tr_1_tr_reg_980_reg_n_0_[16] ,\r_V_tr_1_tr_reg_980_reg_n_0_[15] ,\r_V_tr_1_tr_reg_980_reg_n_0_[14] ,\r_V_tr_1_tr_reg_980_reg_n_0_[13] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe mixer_mul_31ns_29dEe_U3
       (.D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg ),
        .ap_clk(ap_clk),
        .grp_fu_301_ce(grp_fu_301_ce),
        .in0({tmp_reg_1037,r_V_tr_0_tr_reg_1032}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_0 mixer_mul_31ns_29dEe_U4
       (.D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 ),
        .ap_clk(ap_clk),
        .grp_fu_301_ce(grp_fu_301_ce),
        .in0({tmp_29_reg_1073,r_V_tr_2_tr_reg_1068}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_1 mixer_mul_31ns_29dEe_U5
       (.D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 ),
        .ap_clk(ap_clk),
        .grp_fu_301_ce(grp_fu_301_ce),
        .in0({tmp_35_reg_1084,r_V_tr_3_tr_reg_1079}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_2 mixer_mul_31ns_29dEe_U6
       (.D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 ),
        .ap_clk(ap_clk),
        .grp_fu_301_ce(grp_fu_301_ce),
        .in0({tmp_48_reg_1095,r_V_tr_5_tr_reg_1090}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud mixer_mul_32ns_28cud_U2
       (.D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg ),
        .ap_clk(ap_clk),
        .grp_fu_301_ce(grp_fu_301_ce),
        .in0({tmp_42_reg_1019,tmp_41_fu_356_p3}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi mixer_mul_mul_14nfYi_U8
       (.D(grp_fu_927_p2),
        .Q(OP1_V_1_cast_reg_947),
        .ap_clk(ap_clk),
        .grp_fu_927_ce(grp_fu_927_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg mixer_mul_mul_14seOg_U7
       (.D(grp_fu_921_p2),
        .Q(tmp_17_cast_fu_259_p1),
        .ap_clk(ap_clk),
        .grp_fu_921_ce(grp_fu_921_ce));
  FDRE \mul1_reg_1141_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [0]),
        .Q(mul1_reg_1141[0]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [10]),
        .Q(mul1_reg_1141[10]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [11]),
        .Q(mul1_reg_1141[11]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [12]),
        .Q(mul1_reg_1141[12]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [13]),
        .Q(mul1_reg_1141[13]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [14]),
        .Q(mul1_reg_1141[14]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [15]),
        .Q(mul1_reg_1141[15]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [16]),
        .Q(mul1_reg_1141[16]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [17]),
        .Q(mul1_reg_1141[17]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [18]),
        .Q(mul1_reg_1141[18]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [19]),
        .Q(mul1_reg_1141[19]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [1]),
        .Q(mul1_reg_1141[1]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [20]),
        .Q(mul1_reg_1141[20]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [21]),
        .Q(mul1_reg_1141[21]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [22]),
        .Q(mul1_reg_1141[22]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [23]),
        .Q(mul1_reg_1141[23]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [24]),
        .Q(mul1_reg_1141[24]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [25]),
        .Q(mul1_reg_1141[25]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [26]),
        .Q(mul1_reg_1141[26]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[27] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [27]),
        .Q(mul1_reg_1141[27]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[28] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [28]),
        .Q(mul1_reg_1141[28]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[29] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [29]),
        .Q(mul1_reg_1141[29]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [2]),
        .Q(mul1_reg_1141[2]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[30] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [30]),
        .Q(mul1_reg_1141[30]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[31] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [31]),
        .Q(mul1_reg_1141[31]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[32] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [32]),
        .Q(mul1_reg_1141[32]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[33] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [33]),
        .Q(mul1_reg_1141[33]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[34] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [34]),
        .Q(mul1_reg_1141[34]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[35] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [35]),
        .Q(mul1_reg_1141[35]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[36] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [36]),
        .Q(mul1_reg_1141[36]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[37] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [37]),
        .Q(mul1_reg_1141[37]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[38] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [38]),
        .Q(mul1_reg_1141[38]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[39] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [39]),
        .Q(mul1_reg_1141[39]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [3]),
        .Q(mul1_reg_1141[3]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[40] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [40]),
        .Q(mul1_reg_1141[40]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[41] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [41]),
        .Q(mul1_reg_1141[41]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[42] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [42]),
        .Q(mul1_reg_1141[42]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[43] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [43]),
        .Q(mul1_reg_1141[43]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[44] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [44]),
        .Q(mul1_reg_1141[44]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[45] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [45]),
        .Q(mul1_reg_1141[45]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[46] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [46]),
        .Q(mul1_reg_1141[46]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[47] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [47]),
        .Q(mul1_reg_1141[47]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[48] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [48]),
        .Q(mul1_reg_1141[48]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[49] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [49]),
        .Q(mul1_reg_1141[49]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [4]),
        .Q(mul1_reg_1141[4]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[50] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [50]),
        .Q(mul1_reg_1141[50]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[51] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [51]),
        .Q(mul1_reg_1141[51]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[52] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [52]),
        .Q(mul1_reg_1141[52]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[53] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [53]),
        .Q(mul1_reg_1141[53]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[54] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [54]),
        .Q(mul1_reg_1141[54]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[55] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [55]),
        .Q(mul1_reg_1141[55]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[56] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [56]),
        .Q(mul1_reg_1141[56]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[57] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [57]),
        .Q(mul1_reg_1141[57]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [5]),
        .Q(mul1_reg_1141[5]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [6]),
        .Q(mul1_reg_1141[6]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [7]),
        .Q(mul1_reg_1141[7]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [8]),
        .Q(mul1_reg_1141[8]),
        .R(1'b0));
  FDRE \mul1_reg_1141_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [9]),
        .Q(mul1_reg_1141[9]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[0] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [0]),
        .Q(mul2_reg_1116[0]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[10] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [10]),
        .Q(mul2_reg_1116[10]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[11] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [11]),
        .Q(mul2_reg_1116[11]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[12] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [12]),
        .Q(mul2_reg_1116[12]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[13] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [13]),
        .Q(mul2_reg_1116[13]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[14] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [14]),
        .Q(mul2_reg_1116[14]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[15] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [15]),
        .Q(mul2_reg_1116[15]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[16] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [16]),
        .Q(mul2_reg_1116[16]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[17] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [17]),
        .Q(mul2_reg_1116[17]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[18] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [18]),
        .Q(mul2_reg_1116[18]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[19] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [19]),
        .Q(mul2_reg_1116[19]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[1] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [1]),
        .Q(mul2_reg_1116[1]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[20] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [20]),
        .Q(mul2_reg_1116[20]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[21] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [21]),
        .Q(mul2_reg_1116[21]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[22] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [22]),
        .Q(mul2_reg_1116[22]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[23] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [23]),
        .Q(mul2_reg_1116[23]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[24] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [24]),
        .Q(mul2_reg_1116[24]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[25] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [25]),
        .Q(mul2_reg_1116[25]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[26] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [26]),
        .Q(mul2_reg_1116[26]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[27] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [27]),
        .Q(mul2_reg_1116[27]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[28] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [28]),
        .Q(mul2_reg_1116[28]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[29] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [29]),
        .Q(mul2_reg_1116[29]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[2] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [2]),
        .Q(mul2_reg_1116[2]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[30] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [30]),
        .Q(mul2_reg_1116[30]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[31] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [31]),
        .Q(mul2_reg_1116[31]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[32] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [32]),
        .Q(mul2_reg_1116[32]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[33] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [33]),
        .Q(mul2_reg_1116[33]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[34] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [34]),
        .Q(mul2_reg_1116[34]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[35] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [35]),
        .Q(mul2_reg_1116[35]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[36] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [36]),
        .Q(mul2_reg_1116[36]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[37] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [37]),
        .Q(mul2_reg_1116[37]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[38] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [38]),
        .Q(mul2_reg_1116[38]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[39] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [39]),
        .Q(mul2_reg_1116[39]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[3] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [3]),
        .Q(mul2_reg_1116[3]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[40] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [40]),
        .Q(mul2_reg_1116[40]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[41] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [41]),
        .Q(mul2_reg_1116[41]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[42] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [42]),
        .Q(mul2_reg_1116[42]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[43] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [43]),
        .Q(mul2_reg_1116[43]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[44] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [44]),
        .Q(mul2_reg_1116[44]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[45] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [45]),
        .Q(mul2_reg_1116[45]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[46] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [46]),
        .Q(mul2_reg_1116[46]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[47] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [47]),
        .Q(mul2_reg_1116[47]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[48] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [48]),
        .Q(mul2_reg_1116[48]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[49] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [49]),
        .Q(mul2_reg_1116[49]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[4] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [4]),
        .Q(mul2_reg_1116[4]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[50] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [50]),
        .Q(mul2_reg_1116[50]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[51] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [51]),
        .Q(mul2_reg_1116[51]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[52] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [52]),
        .Q(mul2_reg_1116[52]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[53] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [53]),
        .Q(mul2_reg_1116[53]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[54] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [54]),
        .Q(mul2_reg_1116[54]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[55] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [55]),
        .Q(mul2_reg_1116[55]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[56] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [56]),
        .Q(mul2_reg_1116[56]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[5] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [5]),
        .Q(mul2_reg_1116[5]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[6] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [6]),
        .Q(mul2_reg_1116[6]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[7] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [7]),
        .Q(mul2_reg_1116[7]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[8] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [8]),
        .Q(mul2_reg_1116[8]),
        .R(1'b0));
  FDRE \mul2_reg_1116_reg[9] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [9]),
        .Q(mul2_reg_1116[9]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [0]),
        .Q(mul3_reg_1131[0]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [10]),
        .Q(mul3_reg_1131[10]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [11]),
        .Q(mul3_reg_1131[11]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [12]),
        .Q(mul3_reg_1131[12]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [13]),
        .Q(mul3_reg_1131[13]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [14]),
        .Q(mul3_reg_1131[14]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [15]),
        .Q(mul3_reg_1131[15]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [16]),
        .Q(mul3_reg_1131[16]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [17]),
        .Q(mul3_reg_1131[17]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [18]),
        .Q(mul3_reg_1131[18]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [19]),
        .Q(mul3_reg_1131[19]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [1]),
        .Q(mul3_reg_1131[1]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [20]),
        .Q(mul3_reg_1131[20]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [21]),
        .Q(mul3_reg_1131[21]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [22]),
        .Q(mul3_reg_1131[22]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [23]),
        .Q(mul3_reg_1131[23]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [24]),
        .Q(mul3_reg_1131[24]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [25]),
        .Q(mul3_reg_1131[25]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [26]),
        .Q(mul3_reg_1131[26]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [27]),
        .Q(mul3_reg_1131[27]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [28]),
        .Q(mul3_reg_1131[28]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [29]),
        .Q(mul3_reg_1131[29]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [2]),
        .Q(mul3_reg_1131[2]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [30]),
        .Q(mul3_reg_1131[30]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [31]),
        .Q(mul3_reg_1131[31]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [32]),
        .Q(mul3_reg_1131[32]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[33] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [33]),
        .Q(mul3_reg_1131[33]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[34] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [34]),
        .Q(mul3_reg_1131[34]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[35] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [35]),
        .Q(mul3_reg_1131[35]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[36] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [36]),
        .Q(mul3_reg_1131[36]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[37] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [37]),
        .Q(mul3_reg_1131[37]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[38] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [38]),
        .Q(mul3_reg_1131[38]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[39] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [39]),
        .Q(mul3_reg_1131[39]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [3]),
        .Q(mul3_reg_1131[3]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[40] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [40]),
        .Q(mul3_reg_1131[40]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[41] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [41]),
        .Q(mul3_reg_1131[41]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[42] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [42]),
        .Q(mul3_reg_1131[42]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[43] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [43]),
        .Q(mul3_reg_1131[43]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[44] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [44]),
        .Q(mul3_reg_1131[44]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[45] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [45]),
        .Q(mul3_reg_1131[45]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[46] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [46]),
        .Q(mul3_reg_1131[46]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[47] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [47]),
        .Q(mul3_reg_1131[47]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[48] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [48]),
        .Q(mul3_reg_1131[48]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[49] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [49]),
        .Q(mul3_reg_1131[49]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [4]),
        .Q(mul3_reg_1131[4]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[50] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [50]),
        .Q(mul3_reg_1131[50]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[51] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [51]),
        .Q(mul3_reg_1131[51]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[52] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [52]),
        .Q(mul3_reg_1131[52]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[53] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [53]),
        .Q(mul3_reg_1131[53]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[54] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [54]),
        .Q(mul3_reg_1131[54]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[55] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [55]),
        .Q(mul3_reg_1131[55]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[56] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [56]),
        .Q(mul3_reg_1131[56]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[57] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [57]),
        .Q(mul3_reg_1131[57]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[58] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [58]),
        .Q(mul3_reg_1131[58]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [5]),
        .Q(mul3_reg_1131[5]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [6]),
        .Q(mul3_reg_1131[6]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [7]),
        .Q(mul3_reg_1131[7]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [8]),
        .Q(mul3_reg_1131[8]),
        .R(1'b0));
  FDRE \mul3_reg_1131_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [9]),
        .Q(mul3_reg_1131[9]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [0]),
        .Q(mul4_reg_1172[0]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[10] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [10]),
        .Q(mul4_reg_1172[10]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[11] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [11]),
        .Q(mul4_reg_1172[11]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[12] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [12]),
        .Q(mul4_reg_1172[12]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [13]),
        .Q(mul4_reg_1172[13]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [14]),
        .Q(mul4_reg_1172[14]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [15]),
        .Q(mul4_reg_1172[15]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [16]),
        .Q(mul4_reg_1172[16]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [17]),
        .Q(mul4_reg_1172[17]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [18]),
        .Q(mul4_reg_1172[18]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [19]),
        .Q(mul4_reg_1172[19]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[1] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [1]),
        .Q(mul4_reg_1172[1]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [20]),
        .Q(mul4_reg_1172[20]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [21]),
        .Q(mul4_reg_1172[21]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [22]),
        .Q(mul4_reg_1172[22]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [23]),
        .Q(mul4_reg_1172[23]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [24]),
        .Q(mul4_reg_1172[24]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [25]),
        .Q(mul4_reg_1172[25]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[26] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [26]),
        .Q(mul4_reg_1172[26]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[27] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [27]),
        .Q(mul4_reg_1172[27]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[28] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [28]),
        .Q(mul4_reg_1172[28]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[29] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [29]),
        .Q(mul4_reg_1172[29]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[2] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [2]),
        .Q(mul4_reg_1172[2]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[30] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [30]),
        .Q(mul4_reg_1172[30]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[31] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [31]),
        .Q(mul4_reg_1172[31]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[32] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [32]),
        .Q(mul4_reg_1172[32]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[33] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [33]),
        .Q(mul4_reg_1172[33]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[34] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [34]),
        .Q(mul4_reg_1172[34]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[35] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [35]),
        .Q(mul4_reg_1172[35]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[36] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [36]),
        .Q(mul4_reg_1172[36]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[37] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [37]),
        .Q(mul4_reg_1172[37]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[38] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [38]),
        .Q(mul4_reg_1172[38]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[39] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [39]),
        .Q(mul4_reg_1172[39]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[3] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [3]),
        .Q(mul4_reg_1172[3]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[40] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [40]),
        .Q(mul4_reg_1172[40]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[41] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [41]),
        .Q(mul4_reg_1172[41]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[42] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [42]),
        .Q(mul4_reg_1172[42]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[43] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [43]),
        .Q(mul4_reg_1172[43]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[44] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [44]),
        .Q(mul4_reg_1172[44]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[45] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [45]),
        .Q(mul4_reg_1172[45]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[46] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [46]),
        .Q(mul4_reg_1172[46]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[47] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [47]),
        .Q(mul4_reg_1172[47]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[48] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [48]),
        .Q(mul4_reg_1172[48]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[49] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [49]),
        .Q(mul4_reg_1172[49]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[4] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [4]),
        .Q(mul4_reg_1172[4]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[50] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [50]),
        .Q(mul4_reg_1172[50]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[51] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [51]),
        .Q(mul4_reg_1172[51]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[52] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [52]),
        .Q(mul4_reg_1172[52]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[53] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [53]),
        .Q(mul4_reg_1172[53]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[54] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [54]),
        .Q(mul4_reg_1172[54]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[55] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [55]),
        .Q(mul4_reg_1172[55]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[56] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [56]),
        .Q(mul4_reg_1172[56]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[57] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [57]),
        .Q(mul4_reg_1172[57]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[5] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [5]),
        .Q(mul4_reg_1172[5]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[6] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [6]),
        .Q(mul4_reg_1172[6]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[7] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [7]),
        .Q(mul4_reg_1172[7]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[8] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [8]),
        .Q(mul4_reg_1172[8]),
        .R(1'b0));
  FDRE \mul4_reg_1172_reg[9] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [9]),
        .Q(mul4_reg_1172[9]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [0]),
        .Q(mul5_reg_1213[0]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[10] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [10]),
        .Q(mul5_reg_1213[10]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[11] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [11]),
        .Q(mul5_reg_1213[11]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[12] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [12]),
        .Q(mul5_reg_1213[12]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [13]),
        .Q(mul5_reg_1213[13]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [14]),
        .Q(mul5_reg_1213[14]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [15]),
        .Q(mul5_reg_1213[15]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [16]),
        .Q(mul5_reg_1213[16]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [17]),
        .Q(mul5_reg_1213[17]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [18]),
        .Q(mul5_reg_1213[18]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [19]),
        .Q(mul5_reg_1213[19]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[1] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [1]),
        .Q(mul5_reg_1213[1]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [20]),
        .Q(mul5_reg_1213[20]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [21]),
        .Q(mul5_reg_1213[21]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [22]),
        .Q(mul5_reg_1213[22]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [23]),
        .Q(mul5_reg_1213[23]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [24]),
        .Q(mul5_reg_1213[24]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [25]),
        .Q(mul5_reg_1213[25]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[26] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [26]),
        .Q(mul5_reg_1213[26]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[27] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [27]),
        .Q(mul5_reg_1213[27]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[28] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [28]),
        .Q(mul5_reg_1213[28]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[29] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [29]),
        .Q(mul5_reg_1213[29]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[2] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [2]),
        .Q(mul5_reg_1213[2]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[30] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [30]),
        .Q(mul5_reg_1213[30]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[31] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [31]),
        .Q(mul5_reg_1213[31]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[32] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [32]),
        .Q(mul5_reg_1213[32]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[33] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [33]),
        .Q(mul5_reg_1213[33]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[34] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [34]),
        .Q(mul5_reg_1213[34]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[35] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [35]),
        .Q(mul5_reg_1213[35]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[36] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [36]),
        .Q(mul5_reg_1213[36]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[37] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [37]),
        .Q(mul5_reg_1213[37]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[38] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [38]),
        .Q(mul5_reg_1213[38]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[39] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [39]),
        .Q(mul5_reg_1213[39]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[3] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [3]),
        .Q(mul5_reg_1213[3]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[40] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [40]),
        .Q(mul5_reg_1213[40]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[41] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [41]),
        .Q(mul5_reg_1213[41]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[42] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [42]),
        .Q(mul5_reg_1213[42]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[43] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [43]),
        .Q(mul5_reg_1213[43]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[44] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [44]),
        .Q(mul5_reg_1213[44]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[45] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [45]),
        .Q(mul5_reg_1213[45]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[46] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [46]),
        .Q(mul5_reg_1213[46]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[47] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [47]),
        .Q(mul5_reg_1213[47]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[48] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [48]),
        .Q(mul5_reg_1213[48]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[49] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [49]),
        .Q(mul5_reg_1213[49]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[4] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [4]),
        .Q(mul5_reg_1213[4]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[50] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [50]),
        .Q(mul5_reg_1213[50]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[51] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [51]),
        .Q(mul5_reg_1213[51]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[52] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [52]),
        .Q(mul5_reg_1213[52]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[53] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [53]),
        .Q(mul5_reg_1213[53]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[54] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [54]),
        .Q(mul5_reg_1213[54]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[55] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [55]),
        .Q(mul5_reg_1213[55]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[56] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [56]),
        .Q(mul5_reg_1213[56]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[57] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [57]),
        .Q(mul5_reg_1213[57]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[5] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [5]),
        .Q(mul5_reg_1213[5]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[6] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [6]),
        .Q(mul5_reg_1213[6]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[7] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [7]),
        .Q(mul5_reg_1213[7]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[8] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [8]),
        .Q(mul5_reg_1213[8]),
        .R(1'b0));
  FDRE \mul5_reg_1213_reg[9] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [9]),
        .Q(mul5_reg_1213[9]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [0]),
        .Q(mul_reg_1249[0]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [10]),
        .Q(mul_reg_1249[10]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [11]),
        .Q(mul_reg_1249[11]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [12]),
        .Q(mul_reg_1249[12]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [13]),
        .Q(mul_reg_1249[13]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [14]),
        .Q(mul_reg_1249[14]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [15]),
        .Q(mul_reg_1249[15]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [16]),
        .Q(mul_reg_1249[16]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [17]),
        .Q(mul_reg_1249[17]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [18]),
        .Q(mul_reg_1249[18]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [19]),
        .Q(mul_reg_1249[19]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [1]),
        .Q(mul_reg_1249[1]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [20]),
        .Q(mul_reg_1249[20]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [21]),
        .Q(mul_reg_1249[21]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [22]),
        .Q(mul_reg_1249[22]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [23]),
        .Q(mul_reg_1249[23]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [24]),
        .Q(mul_reg_1249[24]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [25]),
        .Q(mul_reg_1249[25]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [26]),
        .Q(mul_reg_1249[26]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [27]),
        .Q(mul_reg_1249[27]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[28] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [28]),
        .Q(mul_reg_1249[28]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[29] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [29]),
        .Q(mul_reg_1249[29]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [2]),
        .Q(mul_reg_1249[2]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[30] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [30]),
        .Q(mul_reg_1249[30]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[31] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [31]),
        .Q(mul_reg_1249[31]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[32] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [32]),
        .Q(mul_reg_1249[32]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[33] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [33]),
        .Q(mul_reg_1249[33]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[34] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [34]),
        .Q(mul_reg_1249[34]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[35] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [35]),
        .Q(mul_reg_1249[35]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[36] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [36]),
        .Q(mul_reg_1249[36]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[37] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [37]),
        .Q(mul_reg_1249[37]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[38] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [38]),
        .Q(mul_reg_1249[38]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[39] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [39]),
        .Q(mul_reg_1249[39]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [3]),
        .Q(mul_reg_1249[3]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[40] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [40]),
        .Q(mul_reg_1249[40]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[41] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [41]),
        .Q(mul_reg_1249[41]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[42] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [42]),
        .Q(mul_reg_1249[42]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[43] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [43]),
        .Q(mul_reg_1249[43]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[44] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [44]),
        .Q(mul_reg_1249[44]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[45] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [45]),
        .Q(mul_reg_1249[45]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[46] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [46]),
        .Q(mul_reg_1249[46]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[47] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [47]),
        .Q(mul_reg_1249[47]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[48] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [48]),
        .Q(mul_reg_1249[48]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[49] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [49]),
        .Q(mul_reg_1249[49]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [4]),
        .Q(mul_reg_1249[4]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[50] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [50]),
        .Q(mul_reg_1249[50]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[51] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [51]),
        .Q(mul_reg_1249[51]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[52] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [52]),
        .Q(mul_reg_1249[52]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[53] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [53]),
        .Q(mul_reg_1249[53]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[54] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [54]),
        .Q(mul_reg_1249[54]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[55] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [55]),
        .Q(mul_reg_1249[55]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[56] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [56]),
        .Q(mul_reg_1249[56]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[57] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [57]),
        .Q(mul_reg_1249[57]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [5]),
        .Q(mul_reg_1249[5]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [6]),
        .Q(mul_reg_1249[6]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [7]),
        .Q(mul_reg_1249[7]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [8]),
        .Q(mul_reg_1249[8]),
        .R(1'b0));
  FDRE \mul_reg_1249_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [9]),
        .Q(mul_reg_1249[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[15]_i_3 
       (.I0(p_v_v_reg_1188[15]),
        .O(\neg_ti1_reg_1228[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[15]_i_4 
       (.I0(p_v_v_reg_1188[14]),
        .O(\neg_ti1_reg_1228[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[15]_i_5 
       (.I0(p_v_v_reg_1188[13]),
        .O(\neg_ti1_reg_1228[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[19]_i_2 
       (.I0(p_v_v_reg_1188[19]),
        .O(\neg_ti1_reg_1228[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[19]_i_3 
       (.I0(p_v_v_reg_1188[18]),
        .O(\neg_ti1_reg_1228[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[19]_i_4 
       (.I0(p_v_v_reg_1188[17]),
        .O(\neg_ti1_reg_1228[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[19]_i_5 
       (.I0(p_v_v_reg_1188[16]),
        .O(\neg_ti1_reg_1228[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[23]_i_2 
       (.I0(p_v_v_reg_1188[23]),
        .O(\neg_ti1_reg_1228[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[23]_i_3 
       (.I0(p_v_v_reg_1188[22]),
        .O(\neg_ti1_reg_1228[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[23]_i_4 
       (.I0(p_v_v_reg_1188[21]),
        .O(\neg_ti1_reg_1228[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[23]_i_5 
       (.I0(p_v_v_reg_1188[20]),
        .O(\neg_ti1_reg_1228[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[26]_i_3 
       (.I0(p_v_v_reg_1188[25]),
        .O(\neg_ti1_reg_1228[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti1_reg_1228[26]_i_4 
       (.I0(p_v_v_reg_1188[24]),
        .O(\neg_ti1_reg_1228[26]_i_4_n_0 ));
  FDRE \neg_ti1_reg_1228_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[13]),
        .Q(neg_ti1_reg_1228[13]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1228_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[14]),
        .Q(neg_ti1_reg_1228[14]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1228_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[15]),
        .Q(neg_ti1_reg_1228[15]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1228_reg[15]_i_1 
       (.CI(\neg_ti1_reg_1228_reg[15]_i_2_n_0 ),
        .CO({\neg_ti1_reg_1228_reg[15]_i_1_n_0 ,\neg_ti1_reg_1228_reg[15]_i_1_n_1 ,\neg_ti1_reg_1228_reg[15]_i_1_n_2 ,\neg_ti1_reg_1228_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_ti1_fu_637_p2[15:13],\NLW_neg_ti1_reg_1228_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\neg_ti1_reg_1228[15]_i_3_n_0 ,\neg_ti1_reg_1228[15]_i_4_n_0 ,\neg_ti1_reg_1228[15]_i_5_n_0 ,\p_v_v_reg_1188_reg[12]_inv_n_0 }));
  CARRY4 \neg_ti1_reg_1228_reg[15]_i_2 
       (.CI(\neg_ti1_reg_1228_reg[15]_i_6_n_0 ),
        .CO({\neg_ti1_reg_1228_reg[15]_i_2_n_0 ,\neg_ti1_reg_1228_reg[15]_i_2_n_1 ,\neg_ti1_reg_1228_reg[15]_i_2_n_2 ,\neg_ti1_reg_1228_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti1_reg_1228_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_v_v_reg_1188_reg[11]_inv_n_0 ,\p_v_v_reg_1188_reg[10]_inv_n_0 ,\p_v_v_reg_1188_reg[9]_inv_n_0 ,\p_v_v_reg_1188_reg[8]_inv_n_0 }));
  CARRY4 \neg_ti1_reg_1228_reg[15]_i_6 
       (.CI(\neg_ti1_reg_1228_reg[15]_i_7_n_0 ),
        .CO({\neg_ti1_reg_1228_reg[15]_i_6_n_0 ,\neg_ti1_reg_1228_reg[15]_i_6_n_1 ,\neg_ti1_reg_1228_reg[15]_i_6_n_2 ,\neg_ti1_reg_1228_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti1_reg_1228_reg[15]_i_6_O_UNCONNECTED [3:0]),
        .S({\p_v_v_reg_1188_reg[7]_inv_n_0 ,\p_v_v_reg_1188_reg[6]_inv_n_0 ,\p_v_v_reg_1188_reg[5]_inv_n_0 ,\p_v_v_reg_1188_reg[4]_inv_n_0 }));
  CARRY4 \neg_ti1_reg_1228_reg[15]_i_7 
       (.CI(1'b0),
        .CO({\neg_ti1_reg_1228_reg[15]_i_7_n_0 ,\neg_ti1_reg_1228_reg[15]_i_7_n_1 ,\neg_ti1_reg_1228_reg[15]_i_7_n_2 ,\neg_ti1_reg_1228_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti1_reg_1228_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\p_v_v_reg_1188_reg[3]_inv_n_0 ,\p_v_v_reg_1188_reg[2]_inv_n_0 ,\p_v_v_reg_1188_reg[1]_inv_n_0 ,p_v_v_reg_1188[0]}));
  FDRE \neg_ti1_reg_1228_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[16]),
        .Q(neg_ti1_reg_1228[16]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1228_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[17]),
        .Q(neg_ti1_reg_1228[17]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1228_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[18]),
        .Q(neg_ti1_reg_1228[18]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1228_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[19]),
        .Q(neg_ti1_reg_1228[19]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1228_reg[19]_i_1 
       (.CI(\neg_ti1_reg_1228_reg[15]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1228_reg[19]_i_1_n_0 ,\neg_ti1_reg_1228_reg[19]_i_1_n_1 ,\neg_ti1_reg_1228_reg[19]_i_1_n_2 ,\neg_ti1_reg_1228_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti1_fu_637_p2[19:16]),
        .S({\neg_ti1_reg_1228[19]_i_2_n_0 ,\neg_ti1_reg_1228[19]_i_3_n_0 ,\neg_ti1_reg_1228[19]_i_4_n_0 ,\neg_ti1_reg_1228[19]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1228_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[20]),
        .Q(neg_ti1_reg_1228[20]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1228_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[21]),
        .Q(neg_ti1_reg_1228[21]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1228_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[22]),
        .Q(neg_ti1_reg_1228[22]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1228_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[23]),
        .Q(neg_ti1_reg_1228[23]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1228_reg[23]_i_1 
       (.CI(\neg_ti1_reg_1228_reg[19]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1228_reg[23]_i_1_n_0 ,\neg_ti1_reg_1228_reg[23]_i_1_n_1 ,\neg_ti1_reg_1228_reg[23]_i_1_n_2 ,\neg_ti1_reg_1228_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti1_fu_637_p2[23:20]),
        .S({\neg_ti1_reg_1228[23]_i_2_n_0 ,\neg_ti1_reg_1228[23]_i_3_n_0 ,\neg_ti1_reg_1228[23]_i_4_n_0 ,\neg_ti1_reg_1228[23]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1228_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[24]),
        .Q(neg_ti1_reg_1228[24]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1228_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[25]),
        .Q(neg_ti1_reg_1228[25]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1228_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_12280),
        .D(neg_ti1_fu_637_p2[26]),
        .Q(neg_ti1_reg_1228[26]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1228_reg[26]_i_2 
       (.CI(\neg_ti1_reg_1228_reg[23]_i_1_n_0 ),
        .CO({\NLW_neg_ti1_reg_1228_reg[26]_i_2_CO_UNCONNECTED [3:2],\neg_ti1_reg_1228_reg[26]_i_2_n_2 ,\neg_ti1_reg_1228_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_v_v_reg_1188[25],1'b0}),
        .O({\NLW_neg_ti1_reg_1228_reg[26]_i_2_O_UNCONNECTED [3],neg_ti1_fu_637_p2[26:24]}),
        .S({1'b0,1'b1,\neg_ti1_reg_1228[26]_i_3_n_0 ,\neg_ti1_reg_1228[26]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[15]_i_3 
       (.I0(p_v1_v_reg_1151[15]),
        .O(\neg_ti2_reg_1167[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[15]_i_4 
       (.I0(p_v1_v_reg_1151[14]),
        .O(\neg_ti2_reg_1167[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[15]_i_5 
       (.I0(p_v1_v_reg_1151[13]),
        .O(\neg_ti2_reg_1167[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[15]_i_6 
       (.I0(p_v1_v_reg_1151[12]),
        .O(\neg_ti2_reg_1167[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[19]_i_2 
       (.I0(p_v1_v_reg_1151[19]),
        .O(\neg_ti2_reg_1167[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[19]_i_3 
       (.I0(p_v1_v_reg_1151[18]),
        .O(\neg_ti2_reg_1167[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[19]_i_4 
       (.I0(p_v1_v_reg_1151[17]),
        .O(\neg_ti2_reg_1167[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[19]_i_5 
       (.I0(p_v1_v_reg_1151[16]),
        .O(\neg_ti2_reg_1167[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[23]_i_2 
       (.I0(p_v1_v_reg_1151[23]),
        .O(\neg_ti2_reg_1167[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[23]_i_3 
       (.I0(p_v1_v_reg_1151[22]),
        .O(\neg_ti2_reg_1167[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[23]_i_4 
       (.I0(p_v1_v_reg_1151[21]),
        .O(\neg_ti2_reg_1167[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[23]_i_5 
       (.I0(p_v1_v_reg_1151[20]),
        .O(\neg_ti2_reg_1167[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[26]_i_3 
       (.I0(p_v1_v_reg_1151[25]),
        .O(\neg_ti2_reg_1167[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti2_reg_1167[26]_i_4 
       (.I0(p_v1_v_reg_1151[24]),
        .O(\neg_ti2_reg_1167[26]_i_4_n_0 ));
  FDRE \neg_ti2_reg_1167_reg[12] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[12]),
        .Q(neg_ti2_reg_1167[12]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1167_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[13]),
        .Q(neg_ti2_reg_1167[13]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1167_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[14]),
        .Q(neg_ti2_reg_1167[14]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1167_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[15]),
        .Q(neg_ti2_reg_1167[15]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1167_reg[15]_i_1 
       (.CI(\neg_ti2_reg_1167_reg[15]_i_2_n_0 ),
        .CO({\neg_ti2_reg_1167_reg[15]_i_1_n_0 ,\neg_ti2_reg_1167_reg[15]_i_1_n_1 ,\neg_ti2_reg_1167_reg[15]_i_1_n_2 ,\neg_ti2_reg_1167_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti2_fu_544_p2[15:12]),
        .S({\neg_ti2_reg_1167[15]_i_3_n_0 ,\neg_ti2_reg_1167[15]_i_4_n_0 ,\neg_ti2_reg_1167[15]_i_5_n_0 ,\neg_ti2_reg_1167[15]_i_6_n_0 }));
  CARRY4 \neg_ti2_reg_1167_reg[15]_i_2 
       (.CI(\neg_ti2_reg_1167_reg[15]_i_7_n_0 ),
        .CO({\neg_ti2_reg_1167_reg[15]_i_2_n_0 ,\neg_ti2_reg_1167_reg[15]_i_2_n_1 ,\neg_ti2_reg_1167_reg[15]_i_2_n_2 ,\neg_ti2_reg_1167_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti2_reg_1167_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_v1_v_reg_1151_reg[11]_inv_n_0 ,\p_v1_v_reg_1151_reg[10]_inv_n_0 ,\p_v1_v_reg_1151_reg[9]_inv_n_0 ,\p_v1_v_reg_1151_reg[8]_inv_n_0 }));
  CARRY4 \neg_ti2_reg_1167_reg[15]_i_7 
       (.CI(\neg_ti2_reg_1167_reg[15]_i_8_n_0 ),
        .CO({\neg_ti2_reg_1167_reg[15]_i_7_n_0 ,\neg_ti2_reg_1167_reg[15]_i_7_n_1 ,\neg_ti2_reg_1167_reg[15]_i_7_n_2 ,\neg_ti2_reg_1167_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti2_reg_1167_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\p_v1_v_reg_1151_reg[7]_inv_n_0 ,\p_v1_v_reg_1151_reg[6]_inv_n_0 ,\p_v1_v_reg_1151_reg[5]_inv_n_0 ,\p_v1_v_reg_1151_reg[4]_inv_n_0 }));
  CARRY4 \neg_ti2_reg_1167_reg[15]_i_8 
       (.CI(1'b0),
        .CO({\neg_ti2_reg_1167_reg[15]_i_8_n_0 ,\neg_ti2_reg_1167_reg[15]_i_8_n_1 ,\neg_ti2_reg_1167_reg[15]_i_8_n_2 ,\neg_ti2_reg_1167_reg[15]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti2_reg_1167_reg[15]_i_8_O_UNCONNECTED [3:0]),
        .S({\p_v1_v_reg_1151_reg[3]_inv_n_0 ,\p_v1_v_reg_1151_reg[2]_inv_n_0 ,\p_v1_v_reg_1151_reg[1]_inv_n_0 ,p_v1_v_reg_1151[0]}));
  FDRE \neg_ti2_reg_1167_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[16]),
        .Q(neg_ti2_reg_1167[16]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1167_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[17]),
        .Q(neg_ti2_reg_1167[17]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1167_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[18]),
        .Q(neg_ti2_reg_1167[18]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1167_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[19]),
        .Q(neg_ti2_reg_1167[19]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1167_reg[19]_i_1 
       (.CI(\neg_ti2_reg_1167_reg[15]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1167_reg[19]_i_1_n_0 ,\neg_ti2_reg_1167_reg[19]_i_1_n_1 ,\neg_ti2_reg_1167_reg[19]_i_1_n_2 ,\neg_ti2_reg_1167_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti2_fu_544_p2[19:16]),
        .S({\neg_ti2_reg_1167[19]_i_2_n_0 ,\neg_ti2_reg_1167[19]_i_3_n_0 ,\neg_ti2_reg_1167[19]_i_4_n_0 ,\neg_ti2_reg_1167[19]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1167_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[20]),
        .Q(neg_ti2_reg_1167[20]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1167_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[21]),
        .Q(neg_ti2_reg_1167[21]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1167_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[22]),
        .Q(neg_ti2_reg_1167[22]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1167_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[23]),
        .Q(neg_ti2_reg_1167[23]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1167_reg[23]_i_1 
       (.CI(\neg_ti2_reg_1167_reg[19]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1167_reg[23]_i_1_n_0 ,\neg_ti2_reg_1167_reg[23]_i_1_n_1 ,\neg_ti2_reg_1167_reg[23]_i_1_n_2 ,\neg_ti2_reg_1167_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti2_fu_544_p2[23:20]),
        .S({\neg_ti2_reg_1167[23]_i_2_n_0 ,\neg_ti2_reg_1167[23]_i_3_n_0 ,\neg_ti2_reg_1167[23]_i_4_n_0 ,\neg_ti2_reg_1167[23]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1167_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[24]),
        .Q(neg_ti2_reg_1167[24]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1167_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[25]),
        .Q(neg_ti2_reg_1167[25]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1167_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_11670),
        .D(neg_ti2_fu_544_p2[26]),
        .Q(neg_ti2_reg_1167[26]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1167_reg[26]_i_2 
       (.CI(\neg_ti2_reg_1167_reg[23]_i_1_n_0 ),
        .CO({\NLW_neg_ti2_reg_1167_reg[26]_i_2_CO_UNCONNECTED [3:2],\neg_ti2_reg_1167_reg[26]_i_2_n_2 ,\neg_ti2_reg_1167_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_v1_v_reg_1151[25],1'b0}),
        .O({\NLW_neg_ti2_reg_1167_reg[26]_i_2_O_UNCONNECTED [3],neg_ti2_fu_544_p2[26:24]}),
        .S({1'b0,1'b1,\neg_ti2_reg_1167[26]_i_3_n_0 ,\neg_ti2_reg_1167[26]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[15]_i_3 
       (.I0(p_v2_v_reg_1233[15]),
        .O(\neg_ti3_reg_1275[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[15]_i_4 
       (.I0(p_v2_v_reg_1233[14]),
        .O(\neg_ti3_reg_1275[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[15]_i_5 
       (.I0(p_v2_v_reg_1233[13]),
        .O(\neg_ti3_reg_1275[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[19]_i_2 
       (.I0(p_v2_v_reg_1233[19]),
        .O(\neg_ti3_reg_1275[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[19]_i_3 
       (.I0(p_v2_v_reg_1233[18]),
        .O(\neg_ti3_reg_1275[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[19]_i_4 
       (.I0(p_v2_v_reg_1233[17]),
        .O(\neg_ti3_reg_1275[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[19]_i_5 
       (.I0(p_v2_v_reg_1233[16]),
        .O(\neg_ti3_reg_1275[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[23]_i_2 
       (.I0(p_v2_v_reg_1233[23]),
        .O(\neg_ti3_reg_1275[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[23]_i_3 
       (.I0(p_v2_v_reg_1233[22]),
        .O(\neg_ti3_reg_1275[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[23]_i_4 
       (.I0(p_v2_v_reg_1233[21]),
        .O(\neg_ti3_reg_1275[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[23]_i_5 
       (.I0(p_v2_v_reg_1233[20]),
        .O(\neg_ti3_reg_1275[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[26]_i_3 
       (.I0(p_v2_v_reg_1233[25]),
        .O(\neg_ti3_reg_1275[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti3_reg_1275[26]_i_4 
       (.I0(p_v2_v_reg_1233[24]),
        .O(\neg_ti3_reg_1275[26]_i_4_n_0 ));
  FDRE \neg_ti3_reg_1275_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[13]),
        .Q(neg_ti3_reg_1275[13]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1275_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[14]),
        .Q(neg_ti3_reg_1275[14]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1275_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[15]),
        .Q(neg_ti3_reg_1275[15]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1275_reg[15]_i_1 
       (.CI(\neg_ti3_reg_1275_reg[15]_i_2_n_0 ),
        .CO({\neg_ti3_reg_1275_reg[15]_i_1_n_0 ,\neg_ti3_reg_1275_reg[15]_i_1_n_1 ,\neg_ti3_reg_1275_reg[15]_i_1_n_2 ,\neg_ti3_reg_1275_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_ti3_fu_741_p2[15:13],\NLW_neg_ti3_reg_1275_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\neg_ti3_reg_1275[15]_i_3_n_0 ,\neg_ti3_reg_1275[15]_i_4_n_0 ,\neg_ti3_reg_1275[15]_i_5_n_0 ,\p_v2_v_reg_1233_reg[12]_inv_n_0 }));
  CARRY4 \neg_ti3_reg_1275_reg[15]_i_2 
       (.CI(\neg_ti3_reg_1275_reg[15]_i_6_n_0 ),
        .CO({\neg_ti3_reg_1275_reg[15]_i_2_n_0 ,\neg_ti3_reg_1275_reg[15]_i_2_n_1 ,\neg_ti3_reg_1275_reg[15]_i_2_n_2 ,\neg_ti3_reg_1275_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti3_reg_1275_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_v2_v_reg_1233_reg[11]_inv_n_0 ,\p_v2_v_reg_1233_reg[10]_inv_n_0 ,\p_v2_v_reg_1233_reg[9]_inv_n_0 ,\p_v2_v_reg_1233_reg[8]_inv_n_0 }));
  CARRY4 \neg_ti3_reg_1275_reg[15]_i_6 
       (.CI(\neg_ti3_reg_1275_reg[15]_i_7_n_0 ),
        .CO({\neg_ti3_reg_1275_reg[15]_i_6_n_0 ,\neg_ti3_reg_1275_reg[15]_i_6_n_1 ,\neg_ti3_reg_1275_reg[15]_i_6_n_2 ,\neg_ti3_reg_1275_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti3_reg_1275_reg[15]_i_6_O_UNCONNECTED [3:0]),
        .S({\p_v2_v_reg_1233_reg[7]_inv_n_0 ,\p_v2_v_reg_1233_reg[6]_inv_n_0 ,\p_v2_v_reg_1233_reg[5]_inv_n_0 ,\p_v2_v_reg_1233_reg[4]_inv_n_0 }));
  CARRY4 \neg_ti3_reg_1275_reg[15]_i_7 
       (.CI(1'b0),
        .CO({\neg_ti3_reg_1275_reg[15]_i_7_n_0 ,\neg_ti3_reg_1275_reg[15]_i_7_n_1 ,\neg_ti3_reg_1275_reg[15]_i_7_n_2 ,\neg_ti3_reg_1275_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti3_reg_1275_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\p_v2_v_reg_1233_reg[3]_inv_n_0 ,\p_v2_v_reg_1233_reg[2]_inv_n_0 ,\p_v2_v_reg_1233_reg[1]_inv_n_0 ,p_v2_v_reg_1233[0]}));
  FDRE \neg_ti3_reg_1275_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[16]),
        .Q(neg_ti3_reg_1275[16]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1275_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[17]),
        .Q(neg_ti3_reg_1275[17]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1275_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[18]),
        .Q(neg_ti3_reg_1275[18]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1275_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[19]),
        .Q(neg_ti3_reg_1275[19]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1275_reg[19]_i_1 
       (.CI(\neg_ti3_reg_1275_reg[15]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1275_reg[19]_i_1_n_0 ,\neg_ti3_reg_1275_reg[19]_i_1_n_1 ,\neg_ti3_reg_1275_reg[19]_i_1_n_2 ,\neg_ti3_reg_1275_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti3_fu_741_p2[19:16]),
        .S({\neg_ti3_reg_1275[19]_i_2_n_0 ,\neg_ti3_reg_1275[19]_i_3_n_0 ,\neg_ti3_reg_1275[19]_i_4_n_0 ,\neg_ti3_reg_1275[19]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1275_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[20]),
        .Q(neg_ti3_reg_1275[20]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1275_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[21]),
        .Q(neg_ti3_reg_1275[21]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1275_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[22]),
        .Q(neg_ti3_reg_1275[22]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1275_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[23]),
        .Q(neg_ti3_reg_1275[23]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1275_reg[23]_i_1 
       (.CI(\neg_ti3_reg_1275_reg[19]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1275_reg[23]_i_1_n_0 ,\neg_ti3_reg_1275_reg[23]_i_1_n_1 ,\neg_ti3_reg_1275_reg[23]_i_1_n_2 ,\neg_ti3_reg_1275_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti3_fu_741_p2[23:20]),
        .S({\neg_ti3_reg_1275[23]_i_2_n_0 ,\neg_ti3_reg_1275[23]_i_3_n_0 ,\neg_ti3_reg_1275[23]_i_4_n_0 ,\neg_ti3_reg_1275[23]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1275_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[24]),
        .Q(neg_ti3_reg_1275[24]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1275_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[25]),
        .Q(neg_ti3_reg_1275[25]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1275_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_12750),
        .D(neg_ti3_fu_741_p2[26]),
        .Q(neg_ti3_reg_1275[26]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1275_reg[26]_i_2 
       (.CI(\neg_ti3_reg_1275_reg[23]_i_1_n_0 ),
        .CO({\NLW_neg_ti3_reg_1275_reg[26]_i_2_CO_UNCONNECTED [3:2],\neg_ti3_reg_1275_reg[26]_i_2_n_2 ,\neg_ti3_reg_1275_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_v2_v_reg_1233[25],1'b0}),
        .O({\NLW_neg_ti3_reg_1275_reg[26]_i_2_O_UNCONNECTED [3],neg_ti3_fu_741_p2[26:24]}),
        .S({1'b0,1'b1,\neg_ti3_reg_1275[26]_i_3_n_0 ,\neg_ti3_reg_1275[26]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[15]_i_3 
       (.I0(p_v3_v_reg_1280[15]),
        .O(\neg_ti4_reg_1301[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[15]_i_4 
       (.I0(p_v3_v_reg_1280[14]),
        .O(\neg_ti4_reg_1301[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[15]_i_5 
       (.I0(p_v3_v_reg_1280[13]),
        .O(\neg_ti4_reg_1301[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[19]_i_2 
       (.I0(p_v3_v_reg_1280[19]),
        .O(\neg_ti4_reg_1301[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[19]_i_3 
       (.I0(p_v3_v_reg_1280[18]),
        .O(\neg_ti4_reg_1301[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[19]_i_4 
       (.I0(p_v3_v_reg_1280[17]),
        .O(\neg_ti4_reg_1301[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[19]_i_5 
       (.I0(p_v3_v_reg_1280[16]),
        .O(\neg_ti4_reg_1301[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[23]_i_2 
       (.I0(p_v3_v_reg_1280[23]),
        .O(\neg_ti4_reg_1301[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[23]_i_3 
       (.I0(p_v3_v_reg_1280[22]),
        .O(\neg_ti4_reg_1301[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[23]_i_4 
       (.I0(p_v3_v_reg_1280[21]),
        .O(\neg_ti4_reg_1301[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[23]_i_5 
       (.I0(p_v3_v_reg_1280[20]),
        .O(\neg_ti4_reg_1301[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[26]_i_3 
       (.I0(p_v3_v_reg_1280[25]),
        .O(\neg_ti4_reg_1301[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti4_reg_1301[26]_i_4 
       (.I0(p_v3_v_reg_1280[24]),
        .O(\neg_ti4_reg_1301[26]_i_4_n_0 ));
  FDRE \neg_ti4_reg_1301_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[13]),
        .Q(neg_ti4_reg_1301[13]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1301_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[14]),
        .Q(neg_ti4_reg_1301[14]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1301_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[15]),
        .Q(neg_ti4_reg_1301[15]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1301_reg[15]_i_1 
       (.CI(\neg_ti4_reg_1301_reg[15]_i_2_n_0 ),
        .CO({\neg_ti4_reg_1301_reg[15]_i_1_n_0 ,\neg_ti4_reg_1301_reg[15]_i_1_n_1 ,\neg_ti4_reg_1301_reg[15]_i_1_n_2 ,\neg_ti4_reg_1301_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_ti4_fu_805_p2[15:13],\NLW_neg_ti4_reg_1301_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\neg_ti4_reg_1301[15]_i_3_n_0 ,\neg_ti4_reg_1301[15]_i_4_n_0 ,\neg_ti4_reg_1301[15]_i_5_n_0 ,\p_v3_v_reg_1280_reg[12]_inv_n_0 }));
  CARRY4 \neg_ti4_reg_1301_reg[15]_i_2 
       (.CI(\neg_ti4_reg_1301_reg[15]_i_6_n_0 ),
        .CO({\neg_ti4_reg_1301_reg[15]_i_2_n_0 ,\neg_ti4_reg_1301_reg[15]_i_2_n_1 ,\neg_ti4_reg_1301_reg[15]_i_2_n_2 ,\neg_ti4_reg_1301_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti4_reg_1301_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_v3_v_reg_1280_reg[11]_inv_n_0 ,\p_v3_v_reg_1280_reg[10]_inv_n_0 ,\p_v3_v_reg_1280_reg[9]_inv_n_0 ,\p_v3_v_reg_1280_reg[8]_inv_n_0 }));
  CARRY4 \neg_ti4_reg_1301_reg[15]_i_6 
       (.CI(\neg_ti4_reg_1301_reg[15]_i_7_n_0 ),
        .CO({\neg_ti4_reg_1301_reg[15]_i_6_n_0 ,\neg_ti4_reg_1301_reg[15]_i_6_n_1 ,\neg_ti4_reg_1301_reg[15]_i_6_n_2 ,\neg_ti4_reg_1301_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti4_reg_1301_reg[15]_i_6_O_UNCONNECTED [3:0]),
        .S({\p_v3_v_reg_1280_reg[7]_inv_n_0 ,\p_v3_v_reg_1280_reg[6]_inv_n_0 ,\p_v3_v_reg_1280_reg[5]_inv_n_0 ,\p_v3_v_reg_1280_reg[4]_inv_n_0 }));
  CARRY4 \neg_ti4_reg_1301_reg[15]_i_7 
       (.CI(1'b0),
        .CO({\neg_ti4_reg_1301_reg[15]_i_7_n_0 ,\neg_ti4_reg_1301_reg[15]_i_7_n_1 ,\neg_ti4_reg_1301_reg[15]_i_7_n_2 ,\neg_ti4_reg_1301_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti4_reg_1301_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\p_v3_v_reg_1280_reg[3]_inv_n_0 ,\p_v3_v_reg_1280_reg[2]_inv_n_0 ,\p_v3_v_reg_1280_reg[1]_inv_n_0 ,p_v3_v_reg_1280[0]}));
  FDRE \neg_ti4_reg_1301_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[16]),
        .Q(neg_ti4_reg_1301[16]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1301_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[17]),
        .Q(neg_ti4_reg_1301[17]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1301_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[18]),
        .Q(neg_ti4_reg_1301[18]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1301_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[19]),
        .Q(neg_ti4_reg_1301[19]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1301_reg[19]_i_1 
       (.CI(\neg_ti4_reg_1301_reg[15]_i_1_n_0 ),
        .CO({\neg_ti4_reg_1301_reg[19]_i_1_n_0 ,\neg_ti4_reg_1301_reg[19]_i_1_n_1 ,\neg_ti4_reg_1301_reg[19]_i_1_n_2 ,\neg_ti4_reg_1301_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti4_fu_805_p2[19:16]),
        .S({\neg_ti4_reg_1301[19]_i_2_n_0 ,\neg_ti4_reg_1301[19]_i_3_n_0 ,\neg_ti4_reg_1301[19]_i_4_n_0 ,\neg_ti4_reg_1301[19]_i_5_n_0 }));
  FDRE \neg_ti4_reg_1301_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[20]),
        .Q(neg_ti4_reg_1301[20]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1301_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[21]),
        .Q(neg_ti4_reg_1301[21]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1301_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[22]),
        .Q(neg_ti4_reg_1301[22]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1301_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[23]),
        .Q(neg_ti4_reg_1301[23]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1301_reg[23]_i_1 
       (.CI(\neg_ti4_reg_1301_reg[19]_i_1_n_0 ),
        .CO({\neg_ti4_reg_1301_reg[23]_i_1_n_0 ,\neg_ti4_reg_1301_reg[23]_i_1_n_1 ,\neg_ti4_reg_1301_reg[23]_i_1_n_2 ,\neg_ti4_reg_1301_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti4_fu_805_p2[23:20]),
        .S({\neg_ti4_reg_1301[23]_i_2_n_0 ,\neg_ti4_reg_1301[23]_i_3_n_0 ,\neg_ti4_reg_1301[23]_i_4_n_0 ,\neg_ti4_reg_1301[23]_i_5_n_0 }));
  FDRE \neg_ti4_reg_1301_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[24]),
        .Q(neg_ti4_reg_1301[24]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1301_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[25]),
        .Q(neg_ti4_reg_1301[25]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1301_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti4_reg_13010),
        .D(neg_ti4_fu_805_p2[26]),
        .Q(neg_ti4_reg_1301[26]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1301_reg[26]_i_2 
       (.CI(\neg_ti4_reg_1301_reg[23]_i_1_n_0 ),
        .CO({\NLW_neg_ti4_reg_1301_reg[26]_i_2_CO_UNCONNECTED [3:2],\neg_ti4_reg_1301_reg[26]_i_2_n_2 ,\neg_ti4_reg_1301_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_v3_v_reg_1280[25],1'b0}),
        .O({\NLW_neg_ti4_reg_1301_reg[26]_i_2_O_UNCONNECTED [3],neg_ti4_fu_805_p2[26:24]}),
        .S({1'b0,1'b1,\neg_ti4_reg_1301[26]_i_3_n_0 ,\neg_ti4_reg_1301[26]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[15]_i_3 
       (.I0(p_v4_v_reg_1182[15]),
        .O(\neg_ti9_reg_1223[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[15]_i_4 
       (.I0(p_v4_v_reg_1182[14]),
        .O(\neg_ti9_reg_1223[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[15]_i_5 
       (.I0(p_v4_v_reg_1182[13]),
        .O(\neg_ti9_reg_1223[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[19]_i_2 
       (.I0(p_v4_v_reg_1182[19]),
        .O(\neg_ti9_reg_1223[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[19]_i_3 
       (.I0(p_v4_v_reg_1182[18]),
        .O(\neg_ti9_reg_1223[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[19]_i_4 
       (.I0(p_v4_v_reg_1182[17]),
        .O(\neg_ti9_reg_1223[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[19]_i_5 
       (.I0(p_v4_v_reg_1182[16]),
        .O(\neg_ti9_reg_1223[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[23]_i_2 
       (.I0(p_v4_v_reg_1182[23]),
        .O(\neg_ti9_reg_1223[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[23]_i_3 
       (.I0(p_v4_v_reg_1182[22]),
        .O(\neg_ti9_reg_1223[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[23]_i_4 
       (.I0(p_v4_v_reg_1182[21]),
        .O(\neg_ti9_reg_1223[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[23]_i_5 
       (.I0(p_v4_v_reg_1182[20]),
        .O(\neg_ti9_reg_1223[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[26]_i_3 
       (.I0(p_v4_v_reg_1182[25]),
        .O(\neg_ti9_reg_1223[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti9_reg_1223[26]_i_4 
       (.I0(p_v4_v_reg_1182[24]),
        .O(\neg_ti9_reg_1223[26]_i_4_n_0 ));
  FDRE \neg_ti9_reg_1223_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[13]),
        .Q(neg_ti9_reg_1223[13]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1223_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[14]),
        .Q(neg_ti9_reg_1223[14]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1223_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[15]),
        .Q(neg_ti9_reg_1223[15]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1223_reg[15]_i_1 
       (.CI(\neg_ti9_reg_1223_reg[15]_i_2_n_0 ),
        .CO({\neg_ti9_reg_1223_reg[15]_i_1_n_0 ,\neg_ti9_reg_1223_reg[15]_i_1_n_1 ,\neg_ti9_reg_1223_reg[15]_i_1_n_2 ,\neg_ti9_reg_1223_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_ti9_fu_628_p2[15:13],\NLW_neg_ti9_reg_1223_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\neg_ti9_reg_1223[15]_i_3_n_0 ,\neg_ti9_reg_1223[15]_i_4_n_0 ,\neg_ti9_reg_1223[15]_i_5_n_0 ,\p_v4_v_reg_1182_reg[12]_inv_n_0 }));
  CARRY4 \neg_ti9_reg_1223_reg[15]_i_2 
       (.CI(\neg_ti9_reg_1223_reg[15]_i_6_n_0 ),
        .CO({\neg_ti9_reg_1223_reg[15]_i_2_n_0 ,\neg_ti9_reg_1223_reg[15]_i_2_n_1 ,\neg_ti9_reg_1223_reg[15]_i_2_n_2 ,\neg_ti9_reg_1223_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti9_reg_1223_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_v4_v_reg_1182_reg[11]_inv_n_0 ,\p_v4_v_reg_1182_reg[10]_inv_n_0 ,\p_v4_v_reg_1182_reg[9]_inv_n_0 ,\p_v4_v_reg_1182_reg[8]_inv_n_0 }));
  CARRY4 \neg_ti9_reg_1223_reg[15]_i_6 
       (.CI(\neg_ti9_reg_1223_reg[15]_i_7_n_0 ),
        .CO({\neg_ti9_reg_1223_reg[15]_i_6_n_0 ,\neg_ti9_reg_1223_reg[15]_i_6_n_1 ,\neg_ti9_reg_1223_reg[15]_i_6_n_2 ,\neg_ti9_reg_1223_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti9_reg_1223_reg[15]_i_6_O_UNCONNECTED [3:0]),
        .S({\p_v4_v_reg_1182_reg[7]_inv_n_0 ,\p_v4_v_reg_1182_reg[6]_inv_n_0 ,\p_v4_v_reg_1182_reg[5]_inv_n_0 ,\p_v4_v_reg_1182_reg[4]_inv_n_0 }));
  CARRY4 \neg_ti9_reg_1223_reg[15]_i_7 
       (.CI(1'b0),
        .CO({\neg_ti9_reg_1223_reg[15]_i_7_n_0 ,\neg_ti9_reg_1223_reg[15]_i_7_n_1 ,\neg_ti9_reg_1223_reg[15]_i_7_n_2 ,\neg_ti9_reg_1223_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti9_reg_1223_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\p_v4_v_reg_1182_reg[3]_inv_n_0 ,\p_v4_v_reg_1182_reg[2]_inv_n_0 ,\p_v4_v_reg_1182_reg[1]_inv_n_0 ,p_v4_v_reg_1182[0]}));
  FDRE \neg_ti9_reg_1223_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[16]),
        .Q(neg_ti9_reg_1223[16]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1223_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[17]),
        .Q(neg_ti9_reg_1223[17]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1223_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[18]),
        .Q(neg_ti9_reg_1223[18]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1223_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[19]),
        .Q(neg_ti9_reg_1223[19]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1223_reg[19]_i_1 
       (.CI(\neg_ti9_reg_1223_reg[15]_i_1_n_0 ),
        .CO({\neg_ti9_reg_1223_reg[19]_i_1_n_0 ,\neg_ti9_reg_1223_reg[19]_i_1_n_1 ,\neg_ti9_reg_1223_reg[19]_i_1_n_2 ,\neg_ti9_reg_1223_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti9_fu_628_p2[19:16]),
        .S({\neg_ti9_reg_1223[19]_i_2_n_0 ,\neg_ti9_reg_1223[19]_i_3_n_0 ,\neg_ti9_reg_1223[19]_i_4_n_0 ,\neg_ti9_reg_1223[19]_i_5_n_0 }));
  FDRE \neg_ti9_reg_1223_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[20]),
        .Q(neg_ti9_reg_1223[20]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1223_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[21]),
        .Q(neg_ti9_reg_1223[21]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1223_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[22]),
        .Q(neg_ti9_reg_1223[22]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1223_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[23]),
        .Q(neg_ti9_reg_1223[23]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1223_reg[23]_i_1 
       (.CI(\neg_ti9_reg_1223_reg[19]_i_1_n_0 ),
        .CO({\neg_ti9_reg_1223_reg[23]_i_1_n_0 ,\neg_ti9_reg_1223_reg[23]_i_1_n_1 ,\neg_ti9_reg_1223_reg[23]_i_1_n_2 ,\neg_ti9_reg_1223_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti9_fu_628_p2[23:20]),
        .S({\neg_ti9_reg_1223[23]_i_2_n_0 ,\neg_ti9_reg_1223[23]_i_3_n_0 ,\neg_ti9_reg_1223[23]_i_4_n_0 ,\neg_ti9_reg_1223[23]_i_5_n_0 }));
  FDRE \neg_ti9_reg_1223_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[24]),
        .Q(neg_ti9_reg_1223[24]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1223_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[25]),
        .Q(neg_ti9_reg_1223[25]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1223_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_12230),
        .D(neg_ti9_fu_628_p2[26]),
        .Q(neg_ti9_reg_1223[26]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1223_reg[26]_i_2 
       (.CI(\neg_ti9_reg_1223_reg[23]_i_1_n_0 ),
        .CO({\NLW_neg_ti9_reg_1223_reg[26]_i_2_CO_UNCONNECTED [3:2],\neg_ti9_reg_1223_reg[26]_i_2_n_2 ,\neg_ti9_reg_1223_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_v4_v_reg_1182[25],1'b0}),
        .O({\NLW_neg_ti9_reg_1223_reg[26]_i_2_O_UNCONNECTED [3],neg_ti9_fu_628_p2[26:24]}),
        .S({1'b0,1'b1,\neg_ti9_reg_1223[26]_i_3_n_0 ,\neg_ti9_reg_1223[26]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[15]_i_3 
       (.I0(p_v5_v_reg_1306[15]),
        .O(\neg_ti_reg_1322[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[15]_i_4 
       (.I0(p_v5_v_reg_1306[14]),
        .O(\neg_ti_reg_1322[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[15]_i_5 
       (.I0(p_v5_v_reg_1306[13]),
        .O(\neg_ti_reg_1322[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[19]_i_2 
       (.I0(p_v5_v_reg_1306[19]),
        .O(\neg_ti_reg_1322[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[19]_i_3 
       (.I0(p_v5_v_reg_1306[18]),
        .O(\neg_ti_reg_1322[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[19]_i_4 
       (.I0(p_v5_v_reg_1306[17]),
        .O(\neg_ti_reg_1322[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[19]_i_5 
       (.I0(p_v5_v_reg_1306[16]),
        .O(\neg_ti_reg_1322[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[23]_i_2 
       (.I0(p_v5_v_reg_1306[23]),
        .O(\neg_ti_reg_1322[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[23]_i_3 
       (.I0(p_v5_v_reg_1306[22]),
        .O(\neg_ti_reg_1322[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[23]_i_4 
       (.I0(p_v5_v_reg_1306[21]),
        .O(\neg_ti_reg_1322[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[23]_i_5 
       (.I0(p_v5_v_reg_1306[20]),
        .O(\neg_ti_reg_1322[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[26]_i_3 
       (.I0(p_v5_v_reg_1306[25]),
        .O(\neg_ti_reg_1322[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neg_ti_reg_1322[26]_i_4 
       (.I0(p_v5_v_reg_1306[24]),
        .O(\neg_ti_reg_1322[26]_i_4_n_0 ));
  FDRE \neg_ti_reg_1322_reg[13] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[13]),
        .Q(neg_ti_reg_1322[13]),
        .R(1'b0));
  FDRE \neg_ti_reg_1322_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[14]),
        .Q(neg_ti_reg_1322[14]),
        .R(1'b0));
  FDRE \neg_ti_reg_1322_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[15]),
        .Q(neg_ti_reg_1322[15]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1322_reg[15]_i_1 
       (.CI(\neg_ti_reg_1322_reg[15]_i_2_n_0 ),
        .CO({\neg_ti_reg_1322_reg[15]_i_1_n_0 ,\neg_ti_reg_1322_reg[15]_i_1_n_1 ,\neg_ti_reg_1322_reg[15]_i_1_n_2 ,\neg_ti_reg_1322_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_ti_fu_854_p2[15:13],\NLW_neg_ti_reg_1322_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\neg_ti_reg_1322[15]_i_3_n_0 ,\neg_ti_reg_1322[15]_i_4_n_0 ,\neg_ti_reg_1322[15]_i_5_n_0 ,\p_v5_v_reg_1306_reg[12]_inv_n_0 }));
  CARRY4 \neg_ti_reg_1322_reg[15]_i_2 
       (.CI(\neg_ti_reg_1322_reg[15]_i_6_n_0 ),
        .CO({\neg_ti_reg_1322_reg[15]_i_2_n_0 ,\neg_ti_reg_1322_reg[15]_i_2_n_1 ,\neg_ti_reg_1322_reg[15]_i_2_n_2 ,\neg_ti_reg_1322_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti_reg_1322_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\p_v5_v_reg_1306_reg[11]_inv_n_0 ,\p_v5_v_reg_1306_reg[10]_inv_n_0 ,\p_v5_v_reg_1306_reg[9]_inv_n_0 ,\p_v5_v_reg_1306_reg[8]_inv_n_0 }));
  CARRY4 \neg_ti_reg_1322_reg[15]_i_6 
       (.CI(\neg_ti_reg_1322_reg[15]_i_7_n_0 ),
        .CO({\neg_ti_reg_1322_reg[15]_i_6_n_0 ,\neg_ti_reg_1322_reg[15]_i_6_n_1 ,\neg_ti_reg_1322_reg[15]_i_6_n_2 ,\neg_ti_reg_1322_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti_reg_1322_reg[15]_i_6_O_UNCONNECTED [3:0]),
        .S({\p_v5_v_reg_1306_reg[7]_inv_n_0 ,\p_v5_v_reg_1306_reg[6]_inv_n_0 ,\p_v5_v_reg_1306_reg[5]_inv_n_0 ,\p_v5_v_reg_1306_reg[4]_inv_n_0 }));
  CARRY4 \neg_ti_reg_1322_reg[15]_i_7 
       (.CI(1'b0),
        .CO({\neg_ti_reg_1322_reg[15]_i_7_n_0 ,\neg_ti_reg_1322_reg[15]_i_7_n_1 ,\neg_ti_reg_1322_reg[15]_i_7_n_2 ,\neg_ti_reg_1322_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti_reg_1322_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\p_v5_v_reg_1306_reg[3]_inv_n_0 ,\p_v5_v_reg_1306_reg[2]_inv_n_0 ,\p_v5_v_reg_1306_reg[1]_inv_n_0 ,p_v5_v_reg_1306[0]}));
  FDRE \neg_ti_reg_1322_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[16]),
        .Q(neg_ti_reg_1322[16]),
        .R(1'b0));
  FDRE \neg_ti_reg_1322_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[17]),
        .Q(neg_ti_reg_1322[17]),
        .R(1'b0));
  FDRE \neg_ti_reg_1322_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[18]),
        .Q(neg_ti_reg_1322[18]),
        .R(1'b0));
  FDRE \neg_ti_reg_1322_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[19]),
        .Q(neg_ti_reg_1322[19]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1322_reg[19]_i_1 
       (.CI(\neg_ti_reg_1322_reg[15]_i_1_n_0 ),
        .CO({\neg_ti_reg_1322_reg[19]_i_1_n_0 ,\neg_ti_reg_1322_reg[19]_i_1_n_1 ,\neg_ti_reg_1322_reg[19]_i_1_n_2 ,\neg_ti_reg_1322_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti_fu_854_p2[19:16]),
        .S({\neg_ti_reg_1322[19]_i_2_n_0 ,\neg_ti_reg_1322[19]_i_3_n_0 ,\neg_ti_reg_1322[19]_i_4_n_0 ,\neg_ti_reg_1322[19]_i_5_n_0 }));
  FDRE \neg_ti_reg_1322_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[20]),
        .Q(neg_ti_reg_1322[20]),
        .R(1'b0));
  FDRE \neg_ti_reg_1322_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[21]),
        .Q(neg_ti_reg_1322[21]),
        .R(1'b0));
  FDRE \neg_ti_reg_1322_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[22]),
        .Q(neg_ti_reg_1322[22]),
        .R(1'b0));
  FDRE \neg_ti_reg_1322_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[23]),
        .Q(neg_ti_reg_1322[23]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1322_reg[23]_i_1 
       (.CI(\neg_ti_reg_1322_reg[19]_i_1_n_0 ),
        .CO({\neg_ti_reg_1322_reg[23]_i_1_n_0 ,\neg_ti_reg_1322_reg[23]_i_1_n_1 ,\neg_ti_reg_1322_reg[23]_i_1_n_2 ,\neg_ti_reg_1322_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_ti_fu_854_p2[23:20]),
        .S({\neg_ti_reg_1322[23]_i_2_n_0 ,\neg_ti_reg_1322[23]_i_3_n_0 ,\neg_ti_reg_1322[23]_i_4_n_0 ,\neg_ti_reg_1322[23]_i_5_n_0 }));
  FDRE \neg_ti_reg_1322_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[24]),
        .Q(neg_ti_reg_1322[24]),
        .R(1'b0));
  FDRE \neg_ti_reg_1322_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[25]),
        .Q(neg_ti_reg_1322[25]),
        .R(1'b0));
  FDRE \neg_ti_reg_1322_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti_reg_13220),
        .D(neg_ti_fu_854_p2[26]),
        .Q(neg_ti_reg_1322[26]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1322_reg[26]_i_2 
       (.CI(\neg_ti_reg_1322_reg[23]_i_1_n_0 ),
        .CO({\NLW_neg_ti_reg_1322_reg[26]_i_2_CO_UNCONNECTED [3:2],\neg_ti_reg_1322_reg[26]_i_2_n_2 ,\neg_ti_reg_1322_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_v5_v_reg_1306[25],1'b0}),
        .O({\NLW_neg_ti_reg_1322_reg[26]_i_2_O_UNCONNECTED [3],neg_ti_fu_854_p2[26:24]}),
        .S({1'b0,1'b1,\neg_ti_reg_1322[26]_i_3_n_0 ,\neg_ti_reg_1322[26]_i_4_n_0 }));
  FDRE \p_Val2_4_cast_reg_991_reg[12] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[13]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[13] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[14]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[14] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[15]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[15] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[16]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[16] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[17]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[17] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[18]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[18] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[19]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[19] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[20]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[20] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[21]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[21] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[22]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[22] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[23]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[23] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[24]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[24] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[25]),
        .Q(\p_Val2_4_cast_reg_991_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \p_Val2_4_cast_reg_991_reg[25] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_17_cast_fu_259_p1[26]),
        .Q(p_Val2_4_cast_reg_9910),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1014[11]_i_2 
       (.I0(tmp_17_cast_fu_259_p1[24]),
        .I1(tmp_5_reg_953[11]),
        .O(\p_Val2_4_s_reg_1014[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1014[11]_i_3 
       (.I0(tmp_17_cast_fu_259_p1[23]),
        .I1(tmp_5_reg_953[10]),
        .O(\p_Val2_4_s_reg_1014[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1014[11]_i_4 
       (.I0(tmp_17_cast_fu_259_p1[22]),
        .I1(tmp_5_reg_953[9]),
        .O(\p_Val2_4_s_reg_1014[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1014[11]_i_5 
       (.I0(tmp_17_cast_fu_259_p1[21]),
        .I1(tmp_5_reg_953[8]),
        .O(\p_Val2_4_s_reg_1014[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1014[3]_i_2 
       (.I0(tmp_17_cast_fu_259_p1[16]),
        .I1(tmp_5_reg_953[3]),
        .O(\p_Val2_4_s_reg_1014[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1014[3]_i_3 
       (.I0(tmp_17_cast_fu_259_p1[15]),
        .I1(tmp_5_reg_953[2]),
        .O(\p_Val2_4_s_reg_1014[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1014[3]_i_4 
       (.I0(tmp_17_cast_fu_259_p1[14]),
        .I1(tmp_5_reg_953[1]),
        .O(\p_Val2_4_s_reg_1014[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1014[3]_i_5 
       (.I0(tmp_17_cast_fu_259_p1[13]),
        .I1(tmp_5_reg_953[0]),
        .O(\p_Val2_4_s_reg_1014[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1014[7]_i_2 
       (.I0(tmp_17_cast_fu_259_p1[20]),
        .I1(tmp_5_reg_953[7]),
        .O(\p_Val2_4_s_reg_1014[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1014[7]_i_3 
       (.I0(tmp_17_cast_fu_259_p1[19]),
        .I1(tmp_5_reg_953[6]),
        .O(\p_Val2_4_s_reg_1014[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1014[7]_i_4 
       (.I0(tmp_17_cast_fu_259_p1[18]),
        .I1(tmp_5_reg_953[5]),
        .O(\p_Val2_4_s_reg_1014[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_4_s_reg_1014[7]_i_5 
       (.I0(tmp_17_cast_fu_259_p1[17]),
        .I1(tmp_5_reg_953[4]),
        .O(\p_Val2_4_s_reg_1014[7]_i_5_n_0 ));
  FDRE \p_Val2_4_s_reg_1014_reg[0] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[0]),
        .Q(tmp_41_fu_356_p3[13]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1014_reg[10] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[10]),
        .Q(tmp_41_fu_356_p3[23]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1014_reg[11] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[11]),
        .Q(tmp_41_fu_356_p3[24]),
        .R(1'b0));
  CARRY4 \p_Val2_4_s_reg_1014_reg[11]_i_1 
       (.CI(\p_Val2_4_s_reg_1014_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_4_s_reg_1014_reg[11]_i_1_n_0 ,\p_Val2_4_s_reg_1014_reg[11]_i_1_n_1 ,\p_Val2_4_s_reg_1014_reg[11]_i_1_n_2 ,\p_Val2_4_s_reg_1014_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_17_cast_fu_259_p1[24:21]),
        .O(p_Val2_4_s_fu_314_p2[11:8]),
        .S({\p_Val2_4_s_reg_1014[11]_i_2_n_0 ,\p_Val2_4_s_reg_1014[11]_i_3_n_0 ,\p_Val2_4_s_reg_1014[11]_i_4_n_0 ,\p_Val2_4_s_reg_1014[11]_i_5_n_0 }));
  FDRE \p_Val2_4_s_reg_1014_reg[12] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[12]),
        .Q(tmp_41_fu_356_p3[25]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1014_reg[13] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[13]),
        .Q(tmp_41_fu_356_p3[26]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1014_reg[1] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[1]),
        .Q(tmp_41_fu_356_p3[14]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1014_reg[2] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[2]),
        .Q(tmp_41_fu_356_p3[15]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1014_reg[3] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[3]),
        .Q(tmp_41_fu_356_p3[16]),
        .R(1'b0));
  CARRY4 \p_Val2_4_s_reg_1014_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_4_s_reg_1014_reg[3]_i_1_n_0 ,\p_Val2_4_s_reg_1014_reg[3]_i_1_n_1 ,\p_Val2_4_s_reg_1014_reg[3]_i_1_n_2 ,\p_Val2_4_s_reg_1014_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_17_cast_fu_259_p1[16:13]),
        .O(p_Val2_4_s_fu_314_p2[3:0]),
        .S({\p_Val2_4_s_reg_1014[3]_i_2_n_0 ,\p_Val2_4_s_reg_1014[3]_i_3_n_0 ,\p_Val2_4_s_reg_1014[3]_i_4_n_0 ,\p_Val2_4_s_reg_1014[3]_i_5_n_0 }));
  FDRE \p_Val2_4_s_reg_1014_reg[4] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[4]),
        .Q(tmp_41_fu_356_p3[17]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1014_reg[5] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[5]),
        .Q(tmp_41_fu_356_p3[18]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1014_reg[6] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[6]),
        .Q(tmp_41_fu_356_p3[19]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1014_reg[7] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[7]),
        .Q(tmp_41_fu_356_p3[20]),
        .R(1'b0));
  CARRY4 \p_Val2_4_s_reg_1014_reg[7]_i_1 
       (.CI(\p_Val2_4_s_reg_1014_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_4_s_reg_1014_reg[7]_i_1_n_0 ,\p_Val2_4_s_reg_1014_reg[7]_i_1_n_1 ,\p_Val2_4_s_reg_1014_reg[7]_i_1_n_2 ,\p_Val2_4_s_reg_1014_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_17_cast_fu_259_p1[20:17]),
        .O(p_Val2_4_s_fu_314_p2[7:4]),
        .S({\p_Val2_4_s_reg_1014[7]_i_2_n_0 ,\p_Val2_4_s_reg_1014[7]_i_3_n_0 ,\p_Val2_4_s_reg_1014[7]_i_4_n_0 ,\p_Val2_4_s_reg_1014[7]_i_5_n_0 }));
  FDRE \p_Val2_4_s_reg_1014_reg[8] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[8]),
        .Q(tmp_41_fu_356_p3[21]),
        .R(1'b0));
  FDRE \p_Val2_4_s_reg_1014_reg[9] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[9]),
        .Q(tmp_41_fu_356_p3[22]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[0] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[0]),
        .Q(p_Val2_5_2_reg_1008[0]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[10] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[10]),
        .Q(p_Val2_5_2_reg_1008[10]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[11] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[11]),
        .Q(p_Val2_5_2_reg_1008[11]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[12] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[12]),
        .Q(p_Val2_5_2_reg_1008[12]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[13] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[13]),
        .Q(p_Val2_5_2_reg_1008[13]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[14] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[14]),
        .Q(p_Val2_5_2_reg_1008[14]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[15] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[15]),
        .Q(p_Val2_5_2_reg_1008[15]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[16] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[16]),
        .Q(p_Val2_5_2_reg_1008[16]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[17] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[17]),
        .Q(p_Val2_5_2_reg_1008[17]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[18] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[18]),
        .Q(p_Val2_5_2_reg_1008[18]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[19] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[19]),
        .Q(p_Val2_5_2_reg_1008[19]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[1] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[1]),
        .Q(p_Val2_5_2_reg_1008[1]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[20] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[20]),
        .Q(p_Val2_5_2_reg_1008[20]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[21] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[21]),
        .Q(p_Val2_5_2_reg_1008[21]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[22] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[22]),
        .Q(p_Val2_5_2_reg_1008[22]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[23] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[23]),
        .Q(p_Val2_5_2_reg_1008[23]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[24] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[24]),
        .Q(p_Val2_5_2_reg_1008[24]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[25] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[25]),
        .Q(p_Val2_5_2_reg_1008[25]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[26] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[26]),
        .Q(p_Val2_5_2_reg_1008[26]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[27] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[27]),
        .Q(p_Val2_5_2_reg_1008[27]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[2] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[2]),
        .Q(p_Val2_5_2_reg_1008[2]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[3] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[3]),
        .Q(p_Val2_5_2_reg_1008[3]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[4] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[4]),
        .Q(p_Val2_5_2_reg_1008[4]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[5] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[5]),
        .Q(p_Val2_5_2_reg_1008[5]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[6] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[6]),
        .Q(p_Val2_5_2_reg_1008[6]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[7] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[7]),
        .Q(p_Val2_5_2_reg_1008[7]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[8] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[8]),
        .Q(p_Val2_5_2_reg_1008[8]),
        .R(1'b0));
  FDRE \p_Val2_5_2_reg_1008_reg[9] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(grp_fu_927_p2[9]),
        .Q(p_Val2_5_2_reg_1008[9]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[0]),
        .Q(p_Val2_5_reg_964[0]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[10]),
        .Q(p_Val2_5_reg_964[10]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[11]),
        .Q(p_Val2_5_reg_964[11]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[12]),
        .Q(p_Val2_5_reg_964[12]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[13]),
        .Q(p_Val2_5_reg_964[13]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[14]),
        .Q(p_Val2_5_reg_964[14]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[15]),
        .Q(p_Val2_5_reg_964[15]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[16]),
        .Q(p_Val2_5_reg_964[16]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[17]),
        .Q(p_Val2_5_reg_964[17]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[18]),
        .Q(p_Val2_5_reg_964[18]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[19]),
        .Q(p_Val2_5_reg_964[19]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[1]),
        .Q(p_Val2_5_reg_964[1]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[20]),
        .Q(p_Val2_5_reg_964[20]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[21]),
        .Q(p_Val2_5_reg_964[21]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[22]),
        .Q(p_Val2_5_reg_964[22]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[23]),
        .Q(p_Val2_5_reg_964[23]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[24]),
        .Q(p_Val2_5_reg_964[24]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[25]),
        .Q(p_Val2_5_reg_964[25]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[26]),
        .Q(p_Val2_5_reg_964[26]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[27]),
        .Q(p_Val2_5_reg_964[27]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[2]),
        .Q(p_Val2_5_reg_964[2]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[3]),
        .Q(p_Val2_5_reg_964[3]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[4]),
        .Q(p_Val2_5_reg_964[4]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[5]),
        .Q(p_Val2_5_reg_964[5]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[6]),
        .Q(p_Val2_5_reg_964[6]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[7]),
        .Q(p_Val2_5_reg_964[7]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[8]),
        .Q(p_Val2_5_reg_964[8]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_964_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_921_p2[9]),
        .Q(p_Val2_5_reg_964[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[12]_i_1 
       (.I0(p_Val2_5_2_reg_1008[12]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[12] ),
        .O(p_Val2_6_2_fu_348_p2[12]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[15]_i_2 
       (.I0(p_Val2_5_2_reg_1008[15]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[15] ),
        .O(\p_Val2_6_2_reg_1043[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[15]_i_3 
       (.I0(p_Val2_5_2_reg_1008[14]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[14] ),
        .O(\p_Val2_6_2_reg_1043[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[15]_i_4 
       (.I0(p_Val2_5_2_reg_1008[13]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[13] ),
        .O(\p_Val2_6_2_reg_1043[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[15]_i_5 
       (.I0(p_Val2_5_2_reg_1008[12]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[12] ),
        .O(\p_Val2_6_2_reg_1043[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[19]_i_2 
       (.I0(p_Val2_5_2_reg_1008[19]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[19] ),
        .O(\p_Val2_6_2_reg_1043[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[19]_i_3 
       (.I0(p_Val2_5_2_reg_1008[18]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[18] ),
        .O(\p_Val2_6_2_reg_1043[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[19]_i_4 
       (.I0(p_Val2_5_2_reg_1008[17]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[17] ),
        .O(\p_Val2_6_2_reg_1043[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[19]_i_5 
       (.I0(p_Val2_5_2_reg_1008[16]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[16] ),
        .O(\p_Val2_6_2_reg_1043[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[23]_i_2 
       (.I0(p_Val2_5_2_reg_1008[23]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[23] ),
        .O(\p_Val2_6_2_reg_1043[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[23]_i_3 
       (.I0(p_Val2_5_2_reg_1008[22]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[22] ),
        .O(\p_Val2_6_2_reg_1043[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[23]_i_4 
       (.I0(p_Val2_5_2_reg_1008[21]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[21] ),
        .O(\p_Val2_6_2_reg_1043[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[23]_i_5 
       (.I0(p_Val2_5_2_reg_1008[20]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[20] ),
        .O(\p_Val2_6_2_reg_1043[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_2_reg_1043[27]_i_2 
       (.I0(p_Val2_4_cast_reg_9910),
        .O(\p_Val2_6_2_reg_1043[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_2_reg_1043[27]_i_3 
       (.I0(p_Val2_5_2_reg_1008[26]),
        .I1(p_Val2_5_2_reg_1008[27]),
        .O(\p_Val2_6_2_reg_1043[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[27]_i_4 
       (.I0(p_Val2_4_cast_reg_9910),
        .I1(p_Val2_5_2_reg_1008[26]),
        .O(\p_Val2_6_2_reg_1043[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[27]_i_5 
       (.I0(p_Val2_4_cast_reg_9910),
        .I1(p_Val2_5_2_reg_1008[25]),
        .O(\p_Val2_6_2_reg_1043[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_2_reg_1043[27]_i_6 
       (.I0(p_Val2_5_2_reg_1008[24]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[24] ),
        .O(\p_Val2_6_2_reg_1043[27]_i_6_n_0 ));
  FDRE \p_Val2_6_2_reg_1043_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1008[0]),
        .Q(p_Val2_6_2_reg_1043[0]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1008[10]),
        .Q(p_Val2_6_2_reg_1043[10]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1008[11]),
        .Q(p_Val2_6_2_reg_1043[11]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[12]),
        .Q(p_Val2_6_2_reg_1043[12]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[13]),
        .Q(p_Val2_6_2_reg_1043[13]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[14]),
        .Q(p_Val2_6_2_reg_1043[14]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[15]),
        .Q(p_Val2_6_2_reg_1043[15]),
        .R(1'b0));
  CARRY4 \p_Val2_6_2_reg_1043_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_6_2_reg_1043_reg[15]_i_1_n_0 ,\p_Val2_6_2_reg_1043_reg[15]_i_1_n_1 ,\p_Val2_6_2_reg_1043_reg[15]_i_1_n_2 ,\p_Val2_6_2_reg_1043_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1008[15:12]),
        .O({p_Val2_6_2_fu_348_p2[15:13],\NLW_p_Val2_6_2_reg_1043_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_6_2_reg_1043[15]_i_2_n_0 ,\p_Val2_6_2_reg_1043[15]_i_3_n_0 ,\p_Val2_6_2_reg_1043[15]_i_4_n_0 ,\p_Val2_6_2_reg_1043[15]_i_5_n_0 }));
  FDRE \p_Val2_6_2_reg_1043_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[16]),
        .Q(p_Val2_6_2_reg_1043[16]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[17]),
        .Q(p_Val2_6_2_reg_1043[17]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[18]),
        .Q(p_Val2_6_2_reg_1043[18]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[19]),
        .Q(p_Val2_6_2_reg_1043[19]),
        .R(1'b0));
  CARRY4 \p_Val2_6_2_reg_1043_reg[19]_i_1 
       (.CI(\p_Val2_6_2_reg_1043_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_6_2_reg_1043_reg[19]_i_1_n_0 ,\p_Val2_6_2_reg_1043_reg[19]_i_1_n_1 ,\p_Val2_6_2_reg_1043_reg[19]_i_1_n_2 ,\p_Val2_6_2_reg_1043_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1008[19:16]),
        .O(p_Val2_6_2_fu_348_p2[19:16]),
        .S({\p_Val2_6_2_reg_1043[19]_i_2_n_0 ,\p_Val2_6_2_reg_1043[19]_i_3_n_0 ,\p_Val2_6_2_reg_1043[19]_i_4_n_0 ,\p_Val2_6_2_reg_1043[19]_i_5_n_0 }));
  FDRE \p_Val2_6_2_reg_1043_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1008[1]),
        .Q(p_Val2_6_2_reg_1043[1]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[20]),
        .Q(p_Val2_6_2_reg_1043[20]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[21]),
        .Q(p_Val2_6_2_reg_1043[21]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[22]),
        .Q(p_Val2_6_2_reg_1043[22]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[23]),
        .Q(p_Val2_6_2_reg_1043[23]),
        .R(1'b0));
  CARRY4 \p_Val2_6_2_reg_1043_reg[23]_i_1 
       (.CI(\p_Val2_6_2_reg_1043_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_6_2_reg_1043_reg[23]_i_1_n_0 ,\p_Val2_6_2_reg_1043_reg[23]_i_1_n_1 ,\p_Val2_6_2_reg_1043_reg[23]_i_1_n_2 ,\p_Val2_6_2_reg_1043_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1008[23:20]),
        .O(p_Val2_6_2_fu_348_p2[23:20]),
        .S({\p_Val2_6_2_reg_1043[23]_i_2_n_0 ,\p_Val2_6_2_reg_1043[23]_i_3_n_0 ,\p_Val2_6_2_reg_1043[23]_i_4_n_0 ,\p_Val2_6_2_reg_1043[23]_i_5_n_0 }));
  FDRE \p_Val2_6_2_reg_1043_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[24]),
        .Q(p_Val2_6_2_reg_1043[24]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[25]),
        .Q(p_Val2_6_2_reg_1043[25]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[26]),
        .Q(p_Val2_6_2_reg_1043[26]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_2_fu_348_p2[27]),
        .Q(p_Val2_6_2_reg_1043[27]),
        .R(1'b0));
  CARRY4 \p_Val2_6_2_reg_1043_reg[27]_i_1 
       (.CI(\p_Val2_6_2_reg_1043_reg[23]_i_1_n_0 ),
        .CO({\NLW_p_Val2_6_2_reg_1043_reg[27]_i_1_CO_UNCONNECTED [3],\p_Val2_6_2_reg_1043_reg[27]_i_1_n_1 ,\p_Val2_6_2_reg_1043_reg[27]_i_1_n_2 ,\p_Val2_6_2_reg_1043_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\p_Val2_6_2_reg_1043[27]_i_2_n_0 ,p_Val2_4_cast_reg_9910,p_Val2_5_2_reg_1008[24]}),
        .O(p_Val2_6_2_fu_348_p2[27:24]),
        .S({\p_Val2_6_2_reg_1043[27]_i_3_n_0 ,\p_Val2_6_2_reg_1043[27]_i_4_n_0 ,\p_Val2_6_2_reg_1043[27]_i_5_n_0 ,\p_Val2_6_2_reg_1043[27]_i_6_n_0 }));
  FDRE \p_Val2_6_2_reg_1043_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1008[2]),
        .Q(p_Val2_6_2_reg_1043[2]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1008[3]),
        .Q(p_Val2_6_2_reg_1043[3]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1008[4]),
        .Q(p_Val2_6_2_reg_1043[4]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1008[5]),
        .Q(p_Val2_6_2_reg_1043[5]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1008[6]),
        .Q(p_Val2_6_2_reg_1043[6]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1008[7]),
        .Q(p_Val2_6_2_reg_1043[7]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1008[8]),
        .Q(p_Val2_6_2_reg_1043[8]),
        .R(1'b0));
  FDRE \p_Val2_6_2_reg_1043_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_5_2_reg_1008[9]),
        .Q(p_Val2_6_2_reg_1043[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1048[11]_i_2 
       (.I0(p_Val2_5_reg_964[11]),
        .O(\p_Val2_6_3_reg_1048[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1048[11]_i_3 
       (.I0(p_Val2_5_reg_964[10]),
        .O(\p_Val2_6_3_reg_1048[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1048[11]_i_4 
       (.I0(p_Val2_5_reg_964[9]),
        .O(\p_Val2_6_3_reg_1048[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1048[11]_i_5 
       (.I0(p_Val2_5_reg_964[8]),
        .O(\p_Val2_6_3_reg_1048[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[15]_i_2 
       (.I0(p_Val2_5_reg_964[15]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[15] ),
        .O(\p_Val2_6_3_reg_1048[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[15]_i_3 
       (.I0(p_Val2_5_reg_964[14]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[14] ),
        .O(\p_Val2_6_3_reg_1048[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[15]_i_4 
       (.I0(p_Val2_5_reg_964[13]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[13] ),
        .O(\p_Val2_6_3_reg_1048[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[15]_i_5 
       (.I0(p_Val2_5_reg_964[12]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[12] ),
        .O(\p_Val2_6_3_reg_1048[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[19]_i_2 
       (.I0(p_Val2_5_reg_964[19]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[19] ),
        .O(\p_Val2_6_3_reg_1048[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[19]_i_3 
       (.I0(p_Val2_5_reg_964[18]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[18] ),
        .O(\p_Val2_6_3_reg_1048[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[19]_i_4 
       (.I0(p_Val2_5_reg_964[17]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[17] ),
        .O(\p_Val2_6_3_reg_1048[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[19]_i_5 
       (.I0(p_Val2_5_reg_964[16]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[16] ),
        .O(\p_Val2_6_3_reg_1048[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[23]_i_2 
       (.I0(p_Val2_5_reg_964[23]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[23] ),
        .O(\p_Val2_6_3_reg_1048[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[23]_i_3 
       (.I0(p_Val2_5_reg_964[22]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[22] ),
        .O(\p_Val2_6_3_reg_1048[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[23]_i_4 
       (.I0(p_Val2_5_reg_964[21]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[21] ),
        .O(\p_Val2_6_3_reg_1048[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[23]_i_5 
       (.I0(p_Val2_5_reg_964[20]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[20] ),
        .O(\p_Val2_6_3_reg_1048[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[27]_i_2 
       (.I0(p_Val2_5_reg_964[26]),
        .I1(p_Val2_5_reg_964[27]),
        .O(\p_Val2_6_3_reg_1048[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[27]_i_3 
       (.I0(p_Val2_4_cast_reg_9910),
        .I1(p_Val2_5_reg_964[26]),
        .O(\p_Val2_6_3_reg_1048[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[27]_i_4 
       (.I0(p_Val2_4_cast_reg_9910),
        .I1(p_Val2_5_reg_964[25]),
        .O(\p_Val2_6_3_reg_1048[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_3_reg_1048[27]_i_5 
       (.I0(p_Val2_5_reg_964[24]),
        .I1(\p_Val2_4_cast_reg_991_reg_n_0_[24] ),
        .O(\p_Val2_6_3_reg_1048[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1048[3]_i_2 
       (.I0(p_Val2_5_reg_964[3]),
        .O(\p_Val2_6_3_reg_1048[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1048[3]_i_3 
       (.I0(p_Val2_5_reg_964[2]),
        .O(\p_Val2_6_3_reg_1048[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1048[3]_i_4 
       (.I0(p_Val2_5_reg_964[1]),
        .O(\p_Val2_6_3_reg_1048[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1048[3]_i_5 
       (.I0(p_Val2_5_reg_964[0]),
        .O(\p_Val2_6_3_reg_1048[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1048[7]_i_2 
       (.I0(p_Val2_5_reg_964[7]),
        .O(\p_Val2_6_3_reg_1048[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1048[7]_i_3 
       (.I0(p_Val2_5_reg_964[6]),
        .O(\p_Val2_6_3_reg_1048[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1048[7]_i_4 
       (.I0(p_Val2_5_reg_964[5]),
        .O(\p_Val2_6_3_reg_1048[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_3_reg_1048[7]_i_5 
       (.I0(p_Val2_5_reg_964[4]),
        .O(\p_Val2_6_3_reg_1048[7]_i_5_n_0 ));
  FDRE \p_Val2_6_3_reg_1048_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[0]),
        .Q(p_Val2_6_3_reg_1048[0]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[10]),
        .Q(p_Val2_6_3_reg_1048[10]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[11]),
        .Q(p_Val2_6_3_reg_1048[11]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1048_reg[11]_i_1 
       (.CI(\p_Val2_6_3_reg_1048_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1048_reg[11]_i_1_n_0 ,\p_Val2_6_3_reg_1048_reg[11]_i_1_n_1 ,\p_Val2_6_3_reg_1048_reg[11]_i_1_n_2 ,\p_Val2_6_3_reg_1048_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_964[11:8]),
        .O(p_Val2_6_3_fu_352_p2[11:8]),
        .S({\p_Val2_6_3_reg_1048[11]_i_2_n_0 ,\p_Val2_6_3_reg_1048[11]_i_3_n_0 ,\p_Val2_6_3_reg_1048[11]_i_4_n_0 ,\p_Val2_6_3_reg_1048[11]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1048_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[12]),
        .Q(p_Val2_6_3_reg_1048[12]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[13]),
        .Q(p_Val2_6_3_reg_1048[13]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[14]),
        .Q(p_Val2_6_3_reg_1048[14]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[15]),
        .Q(p_Val2_6_3_reg_1048[15]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1048_reg[15]_i_1 
       (.CI(\p_Val2_6_3_reg_1048_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1048_reg[15]_i_1_n_0 ,\p_Val2_6_3_reg_1048_reg[15]_i_1_n_1 ,\p_Val2_6_3_reg_1048_reg[15]_i_1_n_2 ,\p_Val2_6_3_reg_1048_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_964[15:12]),
        .O(p_Val2_6_3_fu_352_p2[15:12]),
        .S({\p_Val2_6_3_reg_1048[15]_i_2_n_0 ,\p_Val2_6_3_reg_1048[15]_i_3_n_0 ,\p_Val2_6_3_reg_1048[15]_i_4_n_0 ,\p_Val2_6_3_reg_1048[15]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1048_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[16]),
        .Q(p_Val2_6_3_reg_1048[16]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[17]),
        .Q(p_Val2_6_3_reg_1048[17]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[18]),
        .Q(p_Val2_6_3_reg_1048[18]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[19]),
        .Q(p_Val2_6_3_reg_1048[19]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1048_reg[19]_i_1 
       (.CI(\p_Val2_6_3_reg_1048_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1048_reg[19]_i_1_n_0 ,\p_Val2_6_3_reg_1048_reg[19]_i_1_n_1 ,\p_Val2_6_3_reg_1048_reg[19]_i_1_n_2 ,\p_Val2_6_3_reg_1048_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_964[19:16]),
        .O(p_Val2_6_3_fu_352_p2[19:16]),
        .S({\p_Val2_6_3_reg_1048[19]_i_2_n_0 ,\p_Val2_6_3_reg_1048[19]_i_3_n_0 ,\p_Val2_6_3_reg_1048[19]_i_4_n_0 ,\p_Val2_6_3_reg_1048[19]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1048_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[1]),
        .Q(p_Val2_6_3_reg_1048[1]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[20]),
        .Q(p_Val2_6_3_reg_1048[20]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[21]),
        .Q(p_Val2_6_3_reg_1048[21]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[22]),
        .Q(p_Val2_6_3_reg_1048[22]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[23]),
        .Q(p_Val2_6_3_reg_1048[23]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1048_reg[23]_i_1 
       (.CI(\p_Val2_6_3_reg_1048_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1048_reg[23]_i_1_n_0 ,\p_Val2_6_3_reg_1048_reg[23]_i_1_n_1 ,\p_Val2_6_3_reg_1048_reg[23]_i_1_n_2 ,\p_Val2_6_3_reg_1048_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_964[23:20]),
        .O(p_Val2_6_3_fu_352_p2[23:20]),
        .S({\p_Val2_6_3_reg_1048[23]_i_2_n_0 ,\p_Val2_6_3_reg_1048[23]_i_3_n_0 ,\p_Val2_6_3_reg_1048[23]_i_4_n_0 ,\p_Val2_6_3_reg_1048[23]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1048_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[24]),
        .Q(p_Val2_6_3_reg_1048[24]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[25]),
        .Q(p_Val2_6_3_reg_1048[25]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[26]),
        .Q(p_Val2_6_3_reg_1048[26]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[27]),
        .Q(p_Val2_6_3_reg_1048[27]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1048_reg[27]_i_1 
       (.CI(\p_Val2_6_3_reg_1048_reg[23]_i_1_n_0 ),
        .CO({\NLW_p_Val2_6_3_reg_1048_reg[27]_i_1_CO_UNCONNECTED [3],\p_Val2_6_3_reg_1048_reg[27]_i_1_n_1 ,\p_Val2_6_3_reg_1048_reg[27]_i_1_n_2 ,\p_Val2_6_3_reg_1048_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_4_cast_reg_9910,p_Val2_5_reg_964[25:24]}),
        .O(p_Val2_6_3_fu_352_p2[27:24]),
        .S({\p_Val2_6_3_reg_1048[27]_i_2_n_0 ,\p_Val2_6_3_reg_1048[27]_i_3_n_0 ,\p_Val2_6_3_reg_1048[27]_i_4_n_0 ,\p_Val2_6_3_reg_1048[27]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1048_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[2]),
        .Q(p_Val2_6_3_reg_1048[2]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[3]),
        .Q(p_Val2_6_3_reg_1048[3]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1048_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_6_3_reg_1048_reg[3]_i_1_n_0 ,\p_Val2_6_3_reg_1048_reg[3]_i_1_n_1 ,\p_Val2_6_3_reg_1048_reg[3]_i_1_n_2 ,\p_Val2_6_3_reg_1048_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_5_reg_964[3:0]),
        .O(p_Val2_6_3_fu_352_p2[3:0]),
        .S({\p_Val2_6_3_reg_1048[3]_i_2_n_0 ,\p_Val2_6_3_reg_1048[3]_i_3_n_0 ,\p_Val2_6_3_reg_1048[3]_i_4_n_0 ,\p_Val2_6_3_reg_1048[3]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1048_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[4]),
        .Q(p_Val2_6_3_reg_1048[4]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[5]),
        .Q(p_Val2_6_3_reg_1048[5]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[6]),
        .Q(p_Val2_6_3_reg_1048[6]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[7]),
        .Q(p_Val2_6_3_reg_1048[7]),
        .R(1'b0));
  CARRY4 \p_Val2_6_3_reg_1048_reg[7]_i_1 
       (.CI(\p_Val2_6_3_reg_1048_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_6_3_reg_1048_reg[7]_i_1_n_0 ,\p_Val2_6_3_reg_1048_reg[7]_i_1_n_1 ,\p_Val2_6_3_reg_1048_reg[7]_i_1_n_2 ,\p_Val2_6_3_reg_1048_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_964[7:4]),
        .O(p_Val2_6_3_fu_352_p2[7:4]),
        .S({\p_Val2_6_3_reg_1048[7]_i_2_n_0 ,\p_Val2_6_3_reg_1048[7]_i_3_n_0 ,\p_Val2_6_3_reg_1048[7]_i_4_n_0 ,\p_Val2_6_3_reg_1048[7]_i_5_n_0 }));
  FDRE \p_Val2_6_3_reg_1048_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[8]),
        .Q(p_Val2_6_3_reg_1048[8]),
        .R(1'b0));
  FDRE \p_Val2_6_3_reg_1048_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_3_fu_352_p2[9]),
        .Q(p_Val2_6_3_reg_1048[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1058[11]_i_2 
       (.I0(p_Val2_5_2_reg_1008[11]),
        .O(\p_Val2_6_5_reg_1058[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1058[11]_i_3 
       (.I0(p_Val2_5_2_reg_1008[10]),
        .O(\p_Val2_6_5_reg_1058[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1058[11]_i_4 
       (.I0(p_Val2_5_2_reg_1008[9]),
        .O(\p_Val2_6_5_reg_1058[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1058[11]_i_5 
       (.I0(p_Val2_5_2_reg_1008[8]),
        .O(\p_Val2_6_5_reg_1058[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[15]_i_2 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[15] ),
        .I1(p_Val2_5_2_reg_1008[15]),
        .O(\p_Val2_6_5_reg_1058[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[15]_i_3 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[14] ),
        .I1(p_Val2_5_2_reg_1008[14]),
        .O(\p_Val2_6_5_reg_1058[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[15]_i_4 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[13] ),
        .I1(p_Val2_5_2_reg_1008[13]),
        .O(\p_Val2_6_5_reg_1058[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[15]_i_5 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[12] ),
        .I1(p_Val2_5_2_reg_1008[12]),
        .O(\p_Val2_6_5_reg_1058[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[19]_i_2 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[19] ),
        .I1(p_Val2_5_2_reg_1008[19]),
        .O(\p_Val2_6_5_reg_1058[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[19]_i_3 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[18] ),
        .I1(p_Val2_5_2_reg_1008[18]),
        .O(\p_Val2_6_5_reg_1058[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[19]_i_4 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[17] ),
        .I1(p_Val2_5_2_reg_1008[17]),
        .O(\p_Val2_6_5_reg_1058[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[19]_i_5 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[16] ),
        .I1(p_Val2_5_2_reg_1008[16]),
        .O(\p_Val2_6_5_reg_1058[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[23]_i_2 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[23] ),
        .I1(p_Val2_5_2_reg_1008[23]),
        .O(\p_Val2_6_5_reg_1058[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[23]_i_3 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[22] ),
        .I1(p_Val2_5_2_reg_1008[22]),
        .O(\p_Val2_6_5_reg_1058[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[23]_i_4 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[21] ),
        .I1(p_Val2_5_2_reg_1008[21]),
        .O(\p_Val2_6_5_reg_1058[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[23]_i_5 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[20] ),
        .I1(p_Val2_5_2_reg_1008[20]),
        .O(\p_Val2_6_5_reg_1058[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[27]_i_3 
       (.I0(p_Val2_5_2_reg_1008[26]),
        .I1(p_Val2_5_2_reg_1008[27]),
        .O(\p_Val2_6_5_reg_1058[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[27]_i_4 
       (.I0(p_Val2_5_2_reg_1008[26]),
        .I1(p_Val2_4_cast_reg_9910),
        .O(\p_Val2_6_5_reg_1058[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[27]_i_5 
       (.I0(p_Val2_5_2_reg_1008[25]),
        .I1(p_Val2_4_cast_reg_9910),
        .O(\p_Val2_6_5_reg_1058[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_5_reg_1058[27]_i_6 
       (.I0(\p_Val2_4_cast_reg_991_reg_n_0_[24] ),
        .I1(p_Val2_5_2_reg_1008[24]),
        .O(\p_Val2_6_5_reg_1058[27]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1058[3]_i_2 
       (.I0(p_Val2_5_2_reg_1008[3]),
        .O(\p_Val2_6_5_reg_1058[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1058[3]_i_3 
       (.I0(p_Val2_5_2_reg_1008[2]),
        .O(\p_Val2_6_5_reg_1058[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1058[3]_i_4 
       (.I0(p_Val2_5_2_reg_1008[1]),
        .O(\p_Val2_6_5_reg_1058[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1058[3]_i_5 
       (.I0(p_Val2_5_2_reg_1008[0]),
        .O(\p_Val2_6_5_reg_1058[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1058[7]_i_2 
       (.I0(p_Val2_5_2_reg_1008[7]),
        .O(\p_Val2_6_5_reg_1058[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1058[7]_i_3 
       (.I0(p_Val2_5_2_reg_1008[6]),
        .O(\p_Val2_6_5_reg_1058[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1058[7]_i_4 
       (.I0(p_Val2_5_2_reg_1008[5]),
        .O(\p_Val2_6_5_reg_1058[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_5_reg_1058[7]_i_5 
       (.I0(p_Val2_5_2_reg_1008[4]),
        .O(\p_Val2_6_5_reg_1058[7]_i_5_n_0 ));
  FDRE \p_Val2_6_5_reg_1058_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[0]),
        .Q(p_Val2_6_5_reg_1058[0]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[10]),
        .Q(p_Val2_6_5_reg_1058[10]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[11]),
        .Q(p_Val2_6_5_reg_1058[11]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1058_reg[11]_i_1 
       (.CI(\p_Val2_6_5_reg_1058_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1058_reg[11]_i_1_n_0 ,\p_Val2_6_5_reg_1058_reg[11]_i_1_n_1 ,\p_Val2_6_5_reg_1058_reg[11]_i_1_n_2 ,\p_Val2_6_5_reg_1058_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1008[11:8]),
        .O(p_Val2_6_5_fu_373_p2[11:8]),
        .S({\p_Val2_6_5_reg_1058[11]_i_2_n_0 ,\p_Val2_6_5_reg_1058[11]_i_3_n_0 ,\p_Val2_6_5_reg_1058[11]_i_4_n_0 ,\p_Val2_6_5_reg_1058[11]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1058_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[12]),
        .Q(p_Val2_6_5_reg_1058[12]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[13]),
        .Q(p_Val2_6_5_reg_1058[13]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[14]),
        .Q(p_Val2_6_5_reg_1058[14]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[15]),
        .Q(p_Val2_6_5_reg_1058[15]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1058_reg[15]_i_1 
       (.CI(\p_Val2_6_5_reg_1058_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1058_reg[15]_i_1_n_0 ,\p_Val2_6_5_reg_1058_reg[15]_i_1_n_1 ,\p_Val2_6_5_reg_1058_reg[15]_i_1_n_2 ,\p_Val2_6_5_reg_1058_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1008[15:12]),
        .O(p_Val2_6_5_fu_373_p2[15:12]),
        .S({\p_Val2_6_5_reg_1058[15]_i_2_n_0 ,\p_Val2_6_5_reg_1058[15]_i_3_n_0 ,\p_Val2_6_5_reg_1058[15]_i_4_n_0 ,\p_Val2_6_5_reg_1058[15]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1058_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[16]),
        .Q(p_Val2_6_5_reg_1058[16]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[17]),
        .Q(p_Val2_6_5_reg_1058[17]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[18]),
        .Q(p_Val2_6_5_reg_1058[18]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[19]),
        .Q(p_Val2_6_5_reg_1058[19]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1058_reg[19]_i_1 
       (.CI(\p_Val2_6_5_reg_1058_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1058_reg[19]_i_1_n_0 ,\p_Val2_6_5_reg_1058_reg[19]_i_1_n_1 ,\p_Val2_6_5_reg_1058_reg[19]_i_1_n_2 ,\p_Val2_6_5_reg_1058_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1008[19:16]),
        .O(p_Val2_6_5_fu_373_p2[19:16]),
        .S({\p_Val2_6_5_reg_1058[19]_i_2_n_0 ,\p_Val2_6_5_reg_1058[19]_i_3_n_0 ,\p_Val2_6_5_reg_1058[19]_i_4_n_0 ,\p_Val2_6_5_reg_1058[19]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1058_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[1]),
        .Q(p_Val2_6_5_reg_1058[1]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[20]),
        .Q(p_Val2_6_5_reg_1058[20]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[21]),
        .Q(p_Val2_6_5_reg_1058[21]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[22]),
        .Q(p_Val2_6_5_reg_1058[22]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[23]),
        .Q(p_Val2_6_5_reg_1058[23]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1058_reg[23]_i_1 
       (.CI(\p_Val2_6_5_reg_1058_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1058_reg[23]_i_1_n_0 ,\p_Val2_6_5_reg_1058_reg[23]_i_1_n_1 ,\p_Val2_6_5_reg_1058_reg[23]_i_1_n_2 ,\p_Val2_6_5_reg_1058_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1008[23:20]),
        .O(p_Val2_6_5_fu_373_p2[23:20]),
        .S({\p_Val2_6_5_reg_1058[23]_i_2_n_0 ,\p_Val2_6_5_reg_1058[23]_i_3_n_0 ,\p_Val2_6_5_reg_1058[23]_i_4_n_0 ,\p_Val2_6_5_reg_1058[23]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1058_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[24]),
        .Q(p_Val2_6_5_reg_1058[24]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[25]),
        .Q(p_Val2_6_5_reg_1058[25]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[26]),
        .Q(p_Val2_6_5_reg_1058[26]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[27]),
        .Q(p_Val2_6_5_reg_1058[27]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1058_reg[27]_i_2 
       (.CI(\p_Val2_6_5_reg_1058_reg[23]_i_1_n_0 ),
        .CO({\NLW_p_Val2_6_5_reg_1058_reg[27]_i_2_CO_UNCONNECTED [3],\p_Val2_6_5_reg_1058_reg[27]_i_2_n_1 ,\p_Val2_6_5_reg_1058_reg[27]_i_2_n_2 ,\p_Val2_6_5_reg_1058_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_4_cast_reg_9910,p_Val2_5_2_reg_1008[25:24]}),
        .O(p_Val2_6_5_fu_373_p2[27:24]),
        .S({\p_Val2_6_5_reg_1058[27]_i_3_n_0 ,\p_Val2_6_5_reg_1058[27]_i_4_n_0 ,\p_Val2_6_5_reg_1058[27]_i_5_n_0 ,\p_Val2_6_5_reg_1058[27]_i_6_n_0 }));
  FDRE \p_Val2_6_5_reg_1058_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[2]),
        .Q(p_Val2_6_5_reg_1058[2]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[3]),
        .Q(p_Val2_6_5_reg_1058[3]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1058_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_6_5_reg_1058_reg[3]_i_1_n_0 ,\p_Val2_6_5_reg_1058_reg[3]_i_1_n_1 ,\p_Val2_6_5_reg_1058_reg[3]_i_1_n_2 ,\p_Val2_6_5_reg_1058_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_5_2_reg_1008[3:0]),
        .O(p_Val2_6_5_fu_373_p2[3:0]),
        .S({\p_Val2_6_5_reg_1058[3]_i_2_n_0 ,\p_Val2_6_5_reg_1058[3]_i_3_n_0 ,\p_Val2_6_5_reg_1058[3]_i_4_n_0 ,\p_Val2_6_5_reg_1058[3]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1058_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[4]),
        .Q(p_Val2_6_5_reg_1058[4]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[5]),
        .Q(p_Val2_6_5_reg_1058[5]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[6]),
        .Q(p_Val2_6_5_reg_1058[6]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[7]),
        .Q(p_Val2_6_5_reg_1058[7]),
        .R(1'b0));
  CARRY4 \p_Val2_6_5_reg_1058_reg[7]_i_1 
       (.CI(\p_Val2_6_5_reg_1058_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_6_5_reg_1058_reg[7]_i_1_n_0 ,\p_Val2_6_5_reg_1058_reg[7]_i_1_n_1 ,\p_Val2_6_5_reg_1058_reg[7]_i_1_n_2 ,\p_Val2_6_5_reg_1058_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_2_reg_1008[7:4]),
        .O(p_Val2_6_5_fu_373_p2[7:4]),
        .S({\p_Val2_6_5_reg_1058[7]_i_2_n_0 ,\p_Val2_6_5_reg_1058[7]_i_3_n_0 ,\p_Val2_6_5_reg_1058[7]_i_4_n_0 ,\p_Val2_6_5_reg_1058[7]_i_5_n_0 }));
  FDRE \p_Val2_6_5_reg_1058_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[8]),
        .Q(p_Val2_6_5_reg_1058[8]),
        .R(1'b0));
  FDRE \p_Val2_6_5_reg_1058_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_6_5_fu_373_p2[9]),
        .Q(p_Val2_6_5_reg_1058[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[14]_i_2 
       (.I0(p_Val2_5_reg_964[14]),
        .I1(tmp_17_cast_fu_259_p1[15]),
        .O(\p_Val2_6_reg_998[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[14]_i_3 
       (.I0(p_Val2_5_reg_964[13]),
        .I1(tmp_17_cast_fu_259_p1[14]),
        .O(\p_Val2_6_reg_998[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[14]_i_4 
       (.I0(p_Val2_5_reg_964[12]),
        .I1(tmp_17_cast_fu_259_p1[13]),
        .O(\p_Val2_6_reg_998[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[18]_i_2 
       (.I0(p_Val2_5_reg_964[18]),
        .I1(tmp_17_cast_fu_259_p1[19]),
        .O(\p_Val2_6_reg_998[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[18]_i_3 
       (.I0(p_Val2_5_reg_964[17]),
        .I1(tmp_17_cast_fu_259_p1[18]),
        .O(\p_Val2_6_reg_998[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[18]_i_4 
       (.I0(p_Val2_5_reg_964[16]),
        .I1(tmp_17_cast_fu_259_p1[17]),
        .O(\p_Val2_6_reg_998[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[18]_i_5 
       (.I0(p_Val2_5_reg_964[15]),
        .I1(tmp_17_cast_fu_259_p1[16]),
        .O(\p_Val2_6_reg_998[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[22]_i_2 
       (.I0(p_Val2_5_reg_964[22]),
        .I1(tmp_17_cast_fu_259_p1[23]),
        .O(\p_Val2_6_reg_998[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[22]_i_3 
       (.I0(p_Val2_5_reg_964[21]),
        .I1(tmp_17_cast_fu_259_p1[22]),
        .O(\p_Val2_6_reg_998[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[22]_i_4 
       (.I0(p_Val2_5_reg_964[20]),
        .I1(tmp_17_cast_fu_259_p1[21]),
        .O(\p_Val2_6_reg_998[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[22]_i_5 
       (.I0(p_Val2_5_reg_964[19]),
        .I1(tmp_17_cast_fu_259_p1[20]),
        .O(\p_Val2_6_reg_998[22]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_6_reg_998[26]_i_2 
       (.I0(tmp_17_cast_fu_259_p1[26]),
        .O(\p_Val2_6_reg_998[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[26]_i_3 
       (.I0(tmp_17_cast_fu_259_p1[26]),
        .I1(p_Val2_5_reg_964[26]),
        .O(\p_Val2_6_reg_998[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[26]_i_4 
       (.I0(tmp_17_cast_fu_259_p1[26]),
        .I1(p_Val2_5_reg_964[25]),
        .O(\p_Val2_6_reg_998[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[26]_i_5 
       (.I0(p_Val2_5_reg_964[24]),
        .I1(tmp_17_cast_fu_259_p1[25]),
        .O(\p_Val2_6_reg_998[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_6_reg_998[26]_i_6 
       (.I0(p_Val2_5_reg_964[23]),
        .I1(tmp_17_cast_fu_259_p1[24]),
        .O(\p_Val2_6_reg_998[26]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_6_reg_998[27]_i_2 
       (.I0(p_Val2_5_reg_964[26]),
        .I1(p_Val2_5_reg_964[27]),
        .O(\p_Val2_6_reg_998[27]_i_2_n_0 ));
  FDRE \p_Val2_6_reg_998_reg[0] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_5_reg_964[0]),
        .Q(p_Val2_6_reg_998[0]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[10] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_5_reg_964[10]),
        .Q(p_Val2_6_reg_998[10]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[11] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[11]),
        .Q(p_Val2_6_reg_998[11]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[12] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[12]),
        .Q(p_Val2_6_reg_998[12]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[13] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[13]),
        .Q(p_Val2_6_reg_998[13]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[14] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[14]),
        .Q(p_Val2_6_reg_998[14]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_998_reg[14]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_6_reg_998_reg[14]_i_1_n_0 ,\p_Val2_6_reg_998_reg[14]_i_1_n_1 ,\p_Val2_6_reg_998_reg[14]_i_1_n_2 ,\p_Val2_6_reg_998_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_Val2_5_reg_964[14:12],1'b0}),
        .O(p_Val2_6_fu_293_p2[14:11]),
        .S({\p_Val2_6_reg_998[14]_i_2_n_0 ,\p_Val2_6_reg_998[14]_i_3_n_0 ,\p_Val2_6_reg_998[14]_i_4_n_0 ,p_Val2_5_reg_964[11]}));
  FDRE \p_Val2_6_reg_998_reg[15] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[15]),
        .Q(p_Val2_6_reg_998[15]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[16] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[16]),
        .Q(p_Val2_6_reg_998[16]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[17] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[17]),
        .Q(p_Val2_6_reg_998[17]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[18] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[18]),
        .Q(p_Val2_6_reg_998[18]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_998_reg[18]_i_1 
       (.CI(\p_Val2_6_reg_998_reg[14]_i_1_n_0 ),
        .CO({\p_Val2_6_reg_998_reg[18]_i_1_n_0 ,\p_Val2_6_reg_998_reg[18]_i_1_n_1 ,\p_Val2_6_reg_998_reg[18]_i_1_n_2 ,\p_Val2_6_reg_998_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_964[18:15]),
        .O(p_Val2_6_fu_293_p2[18:15]),
        .S({\p_Val2_6_reg_998[18]_i_2_n_0 ,\p_Val2_6_reg_998[18]_i_3_n_0 ,\p_Val2_6_reg_998[18]_i_4_n_0 ,\p_Val2_6_reg_998[18]_i_5_n_0 }));
  FDRE \p_Val2_6_reg_998_reg[19] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[19]),
        .Q(p_Val2_6_reg_998[19]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[1] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_5_reg_964[1]),
        .Q(p_Val2_6_reg_998[1]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[20] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[20]),
        .Q(p_Val2_6_reg_998[20]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[21] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[21]),
        .Q(p_Val2_6_reg_998[21]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[22] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[22]),
        .Q(p_Val2_6_reg_998[22]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_998_reg[22]_i_1 
       (.CI(\p_Val2_6_reg_998_reg[18]_i_1_n_0 ),
        .CO({\p_Val2_6_reg_998_reg[22]_i_1_n_0 ,\p_Val2_6_reg_998_reg[22]_i_1_n_1 ,\p_Val2_6_reg_998_reg[22]_i_1_n_2 ,\p_Val2_6_reg_998_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_5_reg_964[22:19]),
        .O(p_Val2_6_fu_293_p2[22:19]),
        .S({\p_Val2_6_reg_998[22]_i_2_n_0 ,\p_Val2_6_reg_998[22]_i_3_n_0 ,\p_Val2_6_reg_998[22]_i_4_n_0 ,\p_Val2_6_reg_998[22]_i_5_n_0 }));
  FDRE \p_Val2_6_reg_998_reg[23] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[23]),
        .Q(p_Val2_6_reg_998[23]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[24] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[24]),
        .Q(p_Val2_6_reg_998[24]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[25] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[25]),
        .Q(p_Val2_6_reg_998[25]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[26] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[26]),
        .Q(p_Val2_6_reg_998[26]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_998_reg[26]_i_1 
       (.CI(\p_Val2_6_reg_998_reg[22]_i_1_n_0 ),
        .CO({\p_Val2_6_reg_998_reg[26]_i_1_n_0 ,\p_Val2_6_reg_998_reg[26]_i_1_n_1 ,\p_Val2_6_reg_998_reg[26]_i_1_n_2 ,\p_Val2_6_reg_998_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_6_reg_998[26]_i_2_n_0 ,tmp_17_cast_fu_259_p1[26],p_Val2_5_reg_964[24:23]}),
        .O(p_Val2_6_fu_293_p2[26:23]),
        .S({\p_Val2_6_reg_998[26]_i_3_n_0 ,\p_Val2_6_reg_998[26]_i_4_n_0 ,\p_Val2_6_reg_998[26]_i_5_n_0 ,\p_Val2_6_reg_998[26]_i_6_n_0 }));
  FDRE \p_Val2_6_reg_998_reg[27] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_6_fu_293_p2[27]),
        .Q(p_Val2_6_reg_998[27]),
        .R(1'b0));
  CARRY4 \p_Val2_6_reg_998_reg[27]_i_1 
       (.CI(\p_Val2_6_reg_998_reg[26]_i_1_n_0 ),
        .CO(\NLW_p_Val2_6_reg_998_reg[27]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_p_Val2_6_reg_998_reg[27]_i_1_O_UNCONNECTED [3:1],p_Val2_6_fu_293_p2[27]}),
        .S({1'b0,1'b0,1'b0,\p_Val2_6_reg_998[27]_i_2_n_0 }));
  FDRE \p_Val2_6_reg_998_reg[2] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_5_reg_964[2]),
        .Q(p_Val2_6_reg_998[2]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[3] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_5_reg_964[3]),
        .Q(p_Val2_6_reg_998[3]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[4] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_5_reg_964[4]),
        .Q(p_Val2_6_reg_998[4]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[5] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_5_reg_964[5]),
        .Q(p_Val2_6_reg_998[5]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[6] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_5_reg_964[6]),
        .Q(p_Val2_6_reg_998[6]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[7] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_5_reg_964[7]),
        .Q(p_Val2_6_reg_998[7]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[8] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_5_reg_964[8]),
        .Q(p_Val2_6_reg_998[8]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_998_reg[9] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_5_reg_964[9]),
        .Q(p_Val2_6_reg_998[9]),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[0]),
        .Q(\p_shl1_reg_970_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[1]),
        .Q(\p_shl1_reg_970_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[2]),
        .Q(\p_shl1_reg_970_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[3]),
        .Q(\p_shl1_reg_970_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[4]),
        .Q(\p_shl1_reg_970_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[5]),
        .Q(\p_shl1_reg_970_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[6]),
        .Q(\p_shl1_reg_970_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[7]),
        .Q(\p_shl1_reg_970_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[8]),
        .Q(\p_shl1_reg_970_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[9]),
        .Q(\p_shl1_reg_970_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[10]),
        .Q(\p_shl1_reg_970_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[11]),
        .Q(\p_shl1_reg_970_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[12]),
        .Q(\p_shl1_reg_970_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \p_shl1_reg_970_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_5_reg_953[13]),
        .Q(\p_shl1_reg_970_reg_n_0_[26] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[0]_i_1 
       (.I0(tmp_19_reg_1126[0]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[0]),
        .O(p_v1_v_fu_506_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v1_v_reg_1151[10]_inv_i_1 
       (.I0(tmp_19_reg_1126[10]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[10]),
        .O(p_v1_v_fu_506_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v1_v_reg_1151[11]_inv_i_1 
       (.I0(tmp_19_reg_1126[11]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[11]),
        .O(p_v1_v_fu_506_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[12]_i_1 
       (.I0(tmp_19_reg_1126[12]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[12]),
        .O(p_v1_v_fu_506_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[13]_i_1 
       (.I0(tmp_19_reg_1126[13]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[13]),
        .O(p_v1_v_fu_506_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[14]_i_1 
       (.I0(tmp_19_reg_1126[14]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[14]),
        .O(p_v1_v_fu_506_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[15]_i_1 
       (.I0(tmp_19_reg_1126[15]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[15]),
        .O(p_v1_v_fu_506_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[16]_i_1 
       (.I0(tmp_19_reg_1126[16]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[16]),
        .O(p_v1_v_fu_506_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[17]_i_1 
       (.I0(tmp_19_reg_1126[17]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[17]),
        .O(p_v1_v_fu_506_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[18]_i_1 
       (.I0(tmp_19_reg_1126[18]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[18]),
        .O(p_v1_v_fu_506_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[19]_i_1 
       (.I0(tmp_19_reg_1126[19]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[19]),
        .O(p_v1_v_fu_506_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v1_v_reg_1151[1]_inv_i_1 
       (.I0(tmp_19_reg_1126[1]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[1]),
        .O(p_v1_v_fu_506_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[20]_i_1 
       (.I0(tmp_19_reg_1126[20]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[20]),
        .O(p_v1_v_fu_506_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[21]_i_1 
       (.I0(tmp_19_reg_1126[21]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[21]),
        .O(p_v1_v_fu_506_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[22]_i_1 
       (.I0(tmp_19_reg_1126[22]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[22]),
        .O(p_v1_v_fu_506_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[23]_i_1 
       (.I0(tmp_19_reg_1126[23]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[23]),
        .O(p_v1_v_fu_506_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[24]_i_1 
       (.I0(tmp_19_reg_1126[24]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[24]),
        .O(p_v1_v_fu_506_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v1_v_reg_1151[25]_i_1 
       (.I0(tmp_19_reg_1126[25]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[25]),
        .O(p_v1_v_fu_506_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v1_v_reg_1151[2]_inv_i_1 
       (.I0(tmp_19_reg_1126[2]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[2]),
        .O(p_v1_v_fu_506_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v1_v_reg_1151[3]_inv_i_1 
       (.I0(tmp_19_reg_1126[3]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[3]),
        .O(p_v1_v_fu_506_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v1_v_reg_1151[4]_inv_i_1 
       (.I0(tmp_19_reg_1126[4]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[4]),
        .O(p_v1_v_fu_506_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v1_v_reg_1151[5]_inv_i_1 
       (.I0(tmp_19_reg_1126[5]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[5]),
        .O(p_v1_v_fu_506_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v1_v_reg_1151[6]_inv_i_1 
       (.I0(tmp_19_reg_1126[6]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[6]),
        .O(p_v1_v_fu_506_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v1_v_reg_1151[7]_inv_i_1 
       (.I0(tmp_19_reg_1126[7]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[7]),
        .O(p_v1_v_fu_506_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v1_v_reg_1151[8]_inv_i_1 
       (.I0(tmp_19_reg_1126[8]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[8]),
        .O(p_v1_v_fu_506_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v1_v_reg_1151[9]_inv_i_1 
       (.I0(tmp_19_reg_1126[9]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(tmp_22_reg_1121[9]),
        .O(p_v1_v_fu_506_p3[9]));
  FDRE \p_v1_v_reg_1151_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[0]),
        .Q(p_v1_v_reg_1151[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1151_reg[10]_inv 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[10]),
        .Q(\p_v1_v_reg_1151_reg[10]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1151_reg[11]_inv 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[11]),
        .Q(\p_v1_v_reg_1151_reg[11]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[12]),
        .Q(p_v1_v_reg_1151[12]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[13]),
        .Q(p_v1_v_reg_1151[13]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[14]),
        .Q(p_v1_v_reg_1151[14]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[15]),
        .Q(p_v1_v_reg_1151[15]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[16]),
        .Q(p_v1_v_reg_1151[16]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[17]),
        .Q(p_v1_v_reg_1151[17]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[18]),
        .Q(p_v1_v_reg_1151[18]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[19]),
        .Q(p_v1_v_reg_1151[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1151_reg[1]_inv 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[1]),
        .Q(\p_v1_v_reg_1151_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[20]),
        .Q(p_v1_v_reg_1151[20]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[21]),
        .Q(p_v1_v_reg_1151[21]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[22]),
        .Q(p_v1_v_reg_1151[22]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[23]),
        .Q(p_v1_v_reg_1151[23]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[24]),
        .Q(p_v1_v_reg_1151[24]),
        .R(1'b0));
  FDRE \p_v1_v_reg_1151_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[25]),
        .Q(p_v1_v_reg_1151[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1151_reg[2]_inv 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[2]),
        .Q(\p_v1_v_reg_1151_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1151_reg[3]_inv 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[3]),
        .Q(\p_v1_v_reg_1151_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1151_reg[4]_inv 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[4]),
        .Q(\p_v1_v_reg_1151_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1151_reg[5]_inv 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[5]),
        .Q(\p_v1_v_reg_1151_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1151_reg[6]_inv 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[6]),
        .Q(\p_v1_v_reg_1151_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1151_reg[7]_inv 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[7]),
        .Q(\p_v1_v_reg_1151_reg[7]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1151_reg[8]_inv 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[8]),
        .Q(\p_v1_v_reg_1151_reg[8]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v1_v_reg_1151_reg[9]_inv 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_v1_v_fu_506_p3[9]),
        .Q(\p_v1_v_reg_1151_reg[9]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[0]_i_1 
       (.I0(tmp_30_reg_1208[0]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[0]),
        .O(p_v2_v_fu_643_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v2_v_reg_1233[10]_inv_i_1 
       (.I0(tmp_30_reg_1208[10]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[10]),
        .O(p_v2_v_fu_643_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v2_v_reg_1233[11]_inv_i_1 
       (.I0(tmp_30_reg_1208[11]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[11]),
        .O(p_v2_v_fu_643_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v2_v_reg_1233[12]_inv_i_1 
       (.I0(tmp_30_reg_1208[12]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[12]),
        .O(p_v2_v_fu_643_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[13]_i_1 
       (.I0(tmp_30_reg_1208[13]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[13]),
        .O(p_v2_v_fu_643_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[14]_i_1 
       (.I0(tmp_30_reg_1208[14]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[14]),
        .O(p_v2_v_fu_643_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[15]_i_1 
       (.I0(tmp_30_reg_1208[15]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[15]),
        .O(p_v2_v_fu_643_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[16]_i_1 
       (.I0(tmp_30_reg_1208[16]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[16]),
        .O(p_v2_v_fu_643_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[17]_i_1 
       (.I0(tmp_30_reg_1208[17]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[17]),
        .O(p_v2_v_fu_643_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[18]_i_1 
       (.I0(tmp_30_reg_1208[18]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[18]),
        .O(p_v2_v_fu_643_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[19]_i_1 
       (.I0(tmp_30_reg_1208[19]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[19]),
        .O(p_v2_v_fu_643_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v2_v_reg_1233[1]_inv_i_1 
       (.I0(tmp_30_reg_1208[1]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[1]),
        .O(p_v2_v_fu_643_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[20]_i_1 
       (.I0(tmp_30_reg_1208[20]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[20]),
        .O(p_v2_v_fu_643_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[21]_i_1 
       (.I0(tmp_30_reg_1208[21]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[21]),
        .O(p_v2_v_fu_643_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[22]_i_1 
       (.I0(tmp_30_reg_1208[22]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[22]),
        .O(p_v2_v_fu_643_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[23]_i_1 
       (.I0(tmp_30_reg_1208[23]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[23]),
        .O(p_v2_v_fu_643_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[24]_i_1 
       (.I0(tmp_30_reg_1208[24]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[24]),
        .O(p_v2_v_fu_643_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v2_v_reg_1233[25]_i_1 
       (.I0(tmp_30_reg_1208[25]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[25]),
        .O(p_v2_v_fu_643_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v2_v_reg_1233[2]_inv_i_1 
       (.I0(tmp_30_reg_1208[2]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[2]),
        .O(p_v2_v_fu_643_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v2_v_reg_1233[3]_inv_i_1 
       (.I0(tmp_30_reg_1208[3]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[3]),
        .O(p_v2_v_fu_643_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v2_v_reg_1233[4]_inv_i_1 
       (.I0(tmp_30_reg_1208[4]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[4]),
        .O(p_v2_v_fu_643_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v2_v_reg_1233[5]_inv_i_1 
       (.I0(tmp_30_reg_1208[5]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[5]),
        .O(p_v2_v_fu_643_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v2_v_reg_1233[6]_inv_i_1 
       (.I0(tmp_30_reg_1208[6]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[6]),
        .O(p_v2_v_fu_643_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v2_v_reg_1233[7]_inv_i_1 
       (.I0(tmp_30_reg_1208[7]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[7]),
        .O(p_v2_v_fu_643_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v2_v_reg_1233[8]_inv_i_1 
       (.I0(tmp_30_reg_1208[8]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[8]),
        .O(p_v2_v_fu_643_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v2_v_reg_1233[9]_inv_i_1 
       (.I0(tmp_30_reg_1208[9]),
        .I1(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I2(tmp_31_reg_1177[9]),
        .O(p_v2_v_fu_643_p3[9]));
  FDRE \p_v2_v_reg_1233_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[0]),
        .Q(p_v2_v_reg_1233[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1233_reg[10]_inv 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[10]),
        .Q(\p_v2_v_reg_1233_reg[10]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1233_reg[11]_inv 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[11]),
        .Q(\p_v2_v_reg_1233_reg[11]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1233_reg[12]_inv 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[12]),
        .Q(\p_v2_v_reg_1233_reg[12]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[13]),
        .Q(p_v2_v_reg_1233[13]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[14]),
        .Q(p_v2_v_reg_1233[14]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[15]),
        .Q(p_v2_v_reg_1233[15]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[16]),
        .Q(p_v2_v_reg_1233[16]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[17]),
        .Q(p_v2_v_reg_1233[17]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[18]),
        .Q(p_v2_v_reg_1233[18]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[19]),
        .Q(p_v2_v_reg_1233[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1233_reg[1]_inv 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[1]),
        .Q(\p_v2_v_reg_1233_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[20]),
        .Q(p_v2_v_reg_1233[20]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[21]),
        .Q(p_v2_v_reg_1233[21]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[22]),
        .Q(p_v2_v_reg_1233[22]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[23]),
        .Q(p_v2_v_reg_1233[23]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[24]),
        .Q(p_v2_v_reg_1233[24]),
        .R(1'b0));
  FDRE \p_v2_v_reg_1233_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[25]),
        .Q(p_v2_v_reg_1233[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1233_reg[2]_inv 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[2]),
        .Q(\p_v2_v_reg_1233_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1233_reg[3]_inv 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[3]),
        .Q(\p_v2_v_reg_1233_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1233_reg[4]_inv 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[4]),
        .Q(\p_v2_v_reg_1233_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1233_reg[5]_inv 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[5]),
        .Q(\p_v2_v_reg_1233_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1233_reg[6]_inv 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[6]),
        .Q(\p_v2_v_reg_1233_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1233_reg[7]_inv 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[7]),
        .Q(\p_v2_v_reg_1233_reg[7]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1233_reg[8]_inv 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[8]),
        .Q(\p_v2_v_reg_1233_reg[8]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v2_v_reg_1233_reg[9]_inv 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_v2_v_fu_643_p3[9]),
        .Q(\p_v2_v_reg_1233_reg[9]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[0]_i_1 
       (.I0(tmp_36_reg_1239[0]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[0]),
        .O(p_v3_v_fu_747_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v3_v_reg_1280[10]_inv_i_1 
       (.I0(tmp_36_reg_1239[10]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[10]),
        .O(p_v3_v_fu_747_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v3_v_reg_1280[11]_inv_i_1 
       (.I0(tmp_36_reg_1239[11]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[11]),
        .O(p_v3_v_fu_747_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v3_v_reg_1280[12]_inv_i_1 
       (.I0(tmp_36_reg_1239[12]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[12]),
        .O(p_v3_v_fu_747_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[13]_i_1 
       (.I0(tmp_36_reg_1239[13]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[13]),
        .O(p_v3_v_fu_747_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[14]_i_1 
       (.I0(tmp_36_reg_1239[14]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[14]),
        .O(p_v3_v_fu_747_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[15]_i_1 
       (.I0(tmp_36_reg_1239[15]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[15]),
        .O(p_v3_v_fu_747_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[16]_i_1 
       (.I0(tmp_36_reg_1239[16]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[16]),
        .O(p_v3_v_fu_747_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[17]_i_1 
       (.I0(tmp_36_reg_1239[17]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[17]),
        .O(p_v3_v_fu_747_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[18]_i_1 
       (.I0(tmp_36_reg_1239[18]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[18]),
        .O(p_v3_v_fu_747_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[19]_i_1 
       (.I0(tmp_36_reg_1239[19]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[19]),
        .O(p_v3_v_fu_747_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v3_v_reg_1280[1]_inv_i_1 
       (.I0(tmp_36_reg_1239[1]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[1]),
        .O(p_v3_v_fu_747_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[20]_i_1 
       (.I0(tmp_36_reg_1239[20]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[20]),
        .O(p_v3_v_fu_747_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[21]_i_1 
       (.I0(tmp_36_reg_1239[21]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[21]),
        .O(p_v3_v_fu_747_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[22]_i_1 
       (.I0(tmp_36_reg_1239[22]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[22]),
        .O(p_v3_v_fu_747_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[23]_i_1 
       (.I0(tmp_36_reg_1239[23]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[23]),
        .O(p_v3_v_fu_747_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[24]_i_1 
       (.I0(tmp_36_reg_1239[24]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[24]),
        .O(p_v3_v_fu_747_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v3_v_reg_1280[25]_i_1 
       (.I0(tmp_36_reg_1239[25]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[25]),
        .O(p_v3_v_fu_747_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v3_v_reg_1280[2]_inv_i_1 
       (.I0(tmp_36_reg_1239[2]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[2]),
        .O(p_v3_v_fu_747_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v3_v_reg_1280[3]_inv_i_1 
       (.I0(tmp_36_reg_1239[3]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[3]),
        .O(p_v3_v_fu_747_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v3_v_reg_1280[4]_inv_i_1 
       (.I0(tmp_36_reg_1239[4]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[4]),
        .O(p_v3_v_fu_747_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v3_v_reg_1280[5]_inv_i_1 
       (.I0(tmp_36_reg_1239[5]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[5]),
        .O(p_v3_v_fu_747_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v3_v_reg_1280[6]_inv_i_1 
       (.I0(tmp_36_reg_1239[6]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[6]),
        .O(p_v3_v_fu_747_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v3_v_reg_1280[7]_inv_i_1 
       (.I0(tmp_36_reg_1239[7]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[7]),
        .O(p_v3_v_fu_747_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v3_v_reg_1280[8]_inv_i_1 
       (.I0(tmp_36_reg_1239[8]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[8]),
        .O(p_v3_v_fu_747_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v3_v_reg_1280[9]_inv_i_1 
       (.I0(tmp_36_reg_1239[9]),
        .I1(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I2(tmp_37_reg_1218[9]),
        .O(p_v3_v_fu_747_p3[9]));
  FDRE \p_v3_v_reg_1280_reg[0] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[0]),
        .Q(p_v3_v_reg_1280[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1280_reg[10]_inv 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[10]),
        .Q(\p_v3_v_reg_1280_reg[10]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1280_reg[11]_inv 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[11]),
        .Q(\p_v3_v_reg_1280_reg[11]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1280_reg[12]_inv 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[12]),
        .Q(\p_v3_v_reg_1280_reg[12]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[13] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[13]),
        .Q(p_v3_v_reg_1280[13]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[14] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[14]),
        .Q(p_v3_v_reg_1280[14]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[15] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[15]),
        .Q(p_v3_v_reg_1280[15]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[16] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[16]),
        .Q(p_v3_v_reg_1280[16]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[17] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[17]),
        .Q(p_v3_v_reg_1280[17]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[18] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[18]),
        .Q(p_v3_v_reg_1280[18]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[19] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[19]),
        .Q(p_v3_v_reg_1280[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1280_reg[1]_inv 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[1]),
        .Q(\p_v3_v_reg_1280_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[20] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[20]),
        .Q(p_v3_v_reg_1280[20]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[21] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[21]),
        .Q(p_v3_v_reg_1280[21]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[22] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[22]),
        .Q(p_v3_v_reg_1280[22]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[23] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[23]),
        .Q(p_v3_v_reg_1280[23]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[24] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[24]),
        .Q(p_v3_v_reg_1280[24]),
        .R(1'b0));
  FDRE \p_v3_v_reg_1280_reg[25] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[25]),
        .Q(p_v3_v_reg_1280[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1280_reg[2]_inv 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[2]),
        .Q(\p_v3_v_reg_1280_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1280_reg[3]_inv 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[3]),
        .Q(\p_v3_v_reg_1280_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1280_reg[4]_inv 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[4]),
        .Q(\p_v3_v_reg_1280_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1280_reg[5]_inv 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[5]),
        .Q(\p_v3_v_reg_1280_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1280_reg[6]_inv 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[6]),
        .Q(\p_v3_v_reg_1280_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1280_reg[7]_inv 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[7]),
        .Q(\p_v3_v_reg_1280_reg[7]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1280_reg[8]_inv 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[8]),
        .Q(\p_v3_v_reg_1280_reg[8]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v3_v_reg_1280_reg[9]_inv 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_v3_v_fu_747_p3[9]),
        .Q(\p_v3_v_reg_1280_reg[9]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[0]_i_1 
       (.I0(tmp_43_reg_1157[0]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[0]),
        .O(p_v4_v_fu_560_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v4_v_reg_1182[10]_inv_i_1 
       (.I0(tmp_43_reg_1157[10]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[10]),
        .O(p_v4_v_fu_560_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v4_v_reg_1182[11]_inv_i_1 
       (.I0(tmp_43_reg_1157[11]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[11]),
        .O(p_v4_v_fu_560_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v4_v_reg_1182[12]_inv_i_1 
       (.I0(tmp_43_reg_1157[12]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[12]),
        .O(p_v4_v_fu_560_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[13]_i_1 
       (.I0(tmp_43_reg_1157[13]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[13]),
        .O(p_v4_v_fu_560_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[14]_i_1 
       (.I0(tmp_43_reg_1157[14]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[14]),
        .O(p_v4_v_fu_560_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[15]_i_1 
       (.I0(tmp_43_reg_1157[15]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[15]),
        .O(p_v4_v_fu_560_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[16]_i_1 
       (.I0(tmp_43_reg_1157[16]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[16]),
        .O(p_v4_v_fu_560_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[17]_i_1 
       (.I0(tmp_43_reg_1157[17]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[17]),
        .O(p_v4_v_fu_560_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[18]_i_1 
       (.I0(tmp_43_reg_1157[18]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[18]),
        .O(p_v4_v_fu_560_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[19]_i_1 
       (.I0(tmp_43_reg_1157[19]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[19]),
        .O(p_v4_v_fu_560_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v4_v_reg_1182[1]_inv_i_1 
       (.I0(tmp_43_reg_1157[1]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[1]),
        .O(p_v4_v_fu_560_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[20]_i_1 
       (.I0(tmp_43_reg_1157[20]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[20]),
        .O(p_v4_v_fu_560_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[21]_i_1 
       (.I0(tmp_43_reg_1157[21]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[21]),
        .O(p_v4_v_fu_560_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[22]_i_1 
       (.I0(tmp_43_reg_1157[22]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[22]),
        .O(p_v4_v_fu_560_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[23]_i_1 
       (.I0(tmp_43_reg_1157[23]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[23]),
        .O(p_v4_v_fu_560_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[24]_i_1 
       (.I0(tmp_43_reg_1157[24]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[24]),
        .O(p_v4_v_fu_560_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v4_v_reg_1182[25]_i_1 
       (.I0(tmp_43_reg_1157[25]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[25]),
        .O(p_v4_v_fu_560_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v4_v_reg_1182[2]_inv_i_1 
       (.I0(tmp_43_reg_1157[2]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[2]),
        .O(p_v4_v_fu_560_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v4_v_reg_1182[3]_inv_i_1 
       (.I0(tmp_43_reg_1157[3]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[3]),
        .O(p_v4_v_fu_560_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v4_v_reg_1182[4]_inv_i_1 
       (.I0(tmp_43_reg_1157[4]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[4]),
        .O(p_v4_v_fu_560_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v4_v_reg_1182[5]_inv_i_1 
       (.I0(tmp_43_reg_1157[5]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[5]),
        .O(p_v4_v_fu_560_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v4_v_reg_1182[6]_inv_i_1 
       (.I0(tmp_43_reg_1157[6]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[6]),
        .O(p_v4_v_fu_560_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v4_v_reg_1182[7]_inv_i_1 
       (.I0(tmp_43_reg_1157[7]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[7]),
        .O(p_v4_v_fu_560_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v4_v_reg_1182[8]_inv_i_1 
       (.I0(tmp_43_reg_1157[8]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[8]),
        .O(p_v4_v_fu_560_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v4_v_reg_1182[9]_inv_i_1 
       (.I0(tmp_43_reg_1157[9]),
        .I1(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I2(tmp_44_reg_1136[9]),
        .O(p_v4_v_fu_560_p3[9]));
  FDRE \p_v4_v_reg_1182_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[0]),
        .Q(p_v4_v_reg_1182[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1182_reg[10]_inv 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[10]),
        .Q(\p_v4_v_reg_1182_reg[10]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1182_reg[11]_inv 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[11]),
        .Q(\p_v4_v_reg_1182_reg[11]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1182_reg[12]_inv 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[12]),
        .Q(\p_v4_v_reg_1182_reg[12]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[13] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[13]),
        .Q(p_v4_v_reg_1182[13]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[14] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[14]),
        .Q(p_v4_v_reg_1182[14]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[15]),
        .Q(p_v4_v_reg_1182[15]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[16] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[16]),
        .Q(p_v4_v_reg_1182[16]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[17] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[17]),
        .Q(p_v4_v_reg_1182[17]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[18] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[18]),
        .Q(p_v4_v_reg_1182[18]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[19] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[19]),
        .Q(p_v4_v_reg_1182[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1182_reg[1]_inv 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[1]),
        .Q(\p_v4_v_reg_1182_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[20] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[20]),
        .Q(p_v4_v_reg_1182[20]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[21] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[21]),
        .Q(p_v4_v_reg_1182[21]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[22] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[22]),
        .Q(p_v4_v_reg_1182[22]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[23] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[23]),
        .Q(p_v4_v_reg_1182[23]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[24] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[24]),
        .Q(p_v4_v_reg_1182[24]),
        .R(1'b0));
  FDRE \p_v4_v_reg_1182_reg[25] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[25]),
        .Q(p_v4_v_reg_1182[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1182_reg[2]_inv 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[2]),
        .Q(\p_v4_v_reg_1182_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1182_reg[3]_inv 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[3]),
        .Q(\p_v4_v_reg_1182_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1182_reg[4]_inv 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[4]),
        .Q(\p_v4_v_reg_1182_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1182_reg[5]_inv 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[5]),
        .Q(\p_v4_v_reg_1182_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1182_reg[6]_inv 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[6]),
        .Q(\p_v4_v_reg_1182_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1182_reg[7]_inv 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[7]),
        .Q(\p_v4_v_reg_1182_reg[7]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1182_reg[8]_inv 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[8]),
        .Q(\p_v4_v_reg_1182_reg[8]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v4_v_reg_1182_reg[9]_inv 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_v4_v_fu_560_p3[9]),
        .Q(\p_v4_v_reg_1182_reg[9]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[0]_i_1 
       (.I0(tmp_49_reg_1286[0]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[0]),
        .O(p_v5_v_fu_811_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v5_v_reg_1306[10]_inv_i_1 
       (.I0(tmp_49_reg_1286[10]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[10]),
        .O(p_v5_v_fu_811_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v5_v_reg_1306[11]_inv_i_1 
       (.I0(tmp_49_reg_1286[11]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[11]),
        .O(p_v5_v_fu_811_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v5_v_reg_1306[12]_inv_i_1 
       (.I0(tmp_49_reg_1286[12]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[12]),
        .O(p_v5_v_fu_811_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[13]_i_1 
       (.I0(tmp_49_reg_1286[13]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[13]),
        .O(p_v5_v_fu_811_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[14]_i_1 
       (.I0(tmp_49_reg_1286[14]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[14]),
        .O(p_v5_v_fu_811_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[15]_i_1 
       (.I0(tmp_49_reg_1286[15]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[15]),
        .O(p_v5_v_fu_811_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[16]_i_1 
       (.I0(tmp_49_reg_1286[16]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[16]),
        .O(p_v5_v_fu_811_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[17]_i_1 
       (.I0(tmp_49_reg_1286[17]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[17]),
        .O(p_v5_v_fu_811_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[18]_i_1 
       (.I0(tmp_49_reg_1286[18]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[18]),
        .O(p_v5_v_fu_811_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[19]_i_1 
       (.I0(tmp_49_reg_1286[19]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[19]),
        .O(p_v5_v_fu_811_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v5_v_reg_1306[1]_inv_i_1 
       (.I0(tmp_49_reg_1286[1]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[1]),
        .O(p_v5_v_fu_811_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[20]_i_1 
       (.I0(tmp_49_reg_1286[20]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[20]),
        .O(p_v5_v_fu_811_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[21]_i_1 
       (.I0(tmp_49_reg_1286[21]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[21]),
        .O(p_v5_v_fu_811_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[22]_i_1 
       (.I0(tmp_49_reg_1286[22]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[22]),
        .O(p_v5_v_fu_811_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[23]_i_1 
       (.I0(tmp_49_reg_1286[23]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[23]),
        .O(p_v5_v_fu_811_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[24]_i_1 
       (.I0(tmp_49_reg_1286[24]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[24]),
        .O(p_v5_v_fu_811_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v5_v_reg_1306[25]_i_1 
       (.I0(tmp_49_reg_1286[25]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[25]),
        .O(p_v5_v_fu_811_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v5_v_reg_1306[2]_inv_i_1 
       (.I0(tmp_49_reg_1286[2]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[2]),
        .O(p_v5_v_fu_811_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v5_v_reg_1306[3]_inv_i_1 
       (.I0(tmp_49_reg_1286[3]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[3]),
        .O(p_v5_v_fu_811_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v5_v_reg_1306[4]_inv_i_1 
       (.I0(tmp_49_reg_1286[4]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[4]),
        .O(p_v5_v_fu_811_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v5_v_reg_1306[5]_inv_i_1 
       (.I0(tmp_49_reg_1286[5]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[5]),
        .O(p_v5_v_fu_811_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v5_v_reg_1306[6]_inv_i_1 
       (.I0(tmp_49_reg_1286[6]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[6]),
        .O(p_v5_v_fu_811_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v5_v_reg_1306[7]_inv_i_1 
       (.I0(tmp_49_reg_1286[7]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[7]),
        .O(p_v5_v_fu_811_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v5_v_reg_1306[8]_inv_i_1 
       (.I0(tmp_49_reg_1286[8]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[8]),
        .O(p_v5_v_fu_811_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v5_v_reg_1306[9]_inv_i_1 
       (.I0(tmp_49_reg_1286[9]),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I2(tmp_50_reg_1254[9]),
        .O(p_v5_v_fu_811_p3[9]));
  FDRE \p_v5_v_reg_1306_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[0]),
        .Q(p_v5_v_reg_1306[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1306_reg[10]_inv 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[10]),
        .Q(\p_v5_v_reg_1306_reg[10]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1306_reg[11]_inv 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[11]),
        .Q(\p_v5_v_reg_1306_reg[11]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1306_reg[12]_inv 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[12]),
        .Q(\p_v5_v_reg_1306_reg[12]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[13]),
        .Q(p_v5_v_reg_1306[13]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[14]),
        .Q(p_v5_v_reg_1306[14]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[15]),
        .Q(p_v5_v_reg_1306[15]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[16]),
        .Q(p_v5_v_reg_1306[16]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[17]),
        .Q(p_v5_v_reg_1306[17]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[18]),
        .Q(p_v5_v_reg_1306[18]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[19]),
        .Q(p_v5_v_reg_1306[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1306_reg[1]_inv 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[1]),
        .Q(\p_v5_v_reg_1306_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[20]),
        .Q(p_v5_v_reg_1306[20]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[21]),
        .Q(p_v5_v_reg_1306[21]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[22]),
        .Q(p_v5_v_reg_1306[22]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[23]),
        .Q(p_v5_v_reg_1306[23]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[24]),
        .Q(p_v5_v_reg_1306[24]),
        .R(1'b0));
  FDRE \p_v5_v_reg_1306_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[25]),
        .Q(p_v5_v_reg_1306[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1306_reg[2]_inv 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[2]),
        .Q(\p_v5_v_reg_1306_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1306_reg[3]_inv 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[3]),
        .Q(\p_v5_v_reg_1306_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1306_reg[4]_inv 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[4]),
        .Q(\p_v5_v_reg_1306_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1306_reg[5]_inv 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[5]),
        .Q(\p_v5_v_reg_1306_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1306_reg[6]_inv 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[6]),
        .Q(\p_v5_v_reg_1306_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1306_reg[7]_inv 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[7]),
        .Q(\p_v5_v_reg_1306_reg[7]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1306_reg[8]_inv 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[8]),
        .Q(\p_v5_v_reg_1306_reg[8]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v5_v_reg_1306_reg[9]_inv 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_v5_v_fu_811_p3[9]),
        .Q(\p_v5_v_reg_1306_reg[9]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[0]_i_1 
       (.I0(tmp_2_reg_1162[0]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[0]),
        .O(p_v_v_fu_565_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v_v_reg_1188[10]_inv_i_1 
       (.I0(tmp_2_reg_1162[10]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[10]),
        .O(p_v_v_fu_565_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v_v_reg_1188[11]_inv_i_1 
       (.I0(tmp_2_reg_1162[11]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[11]),
        .O(p_v_v_fu_565_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v_v_reg_1188[12]_inv_i_1 
       (.I0(tmp_2_reg_1162[12]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[12]),
        .O(p_v_v_fu_565_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[13]_i_1 
       (.I0(tmp_2_reg_1162[13]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[13]),
        .O(p_v_v_fu_565_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[14]_i_1 
       (.I0(tmp_2_reg_1162[14]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[14]),
        .O(p_v_v_fu_565_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[15]_i_1 
       (.I0(tmp_2_reg_1162[15]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[15]),
        .O(p_v_v_fu_565_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[16]_i_1 
       (.I0(tmp_2_reg_1162[16]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[16]),
        .O(p_v_v_fu_565_p3[16]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[17]_i_1 
       (.I0(tmp_2_reg_1162[17]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[17]),
        .O(p_v_v_fu_565_p3[17]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[18]_i_1 
       (.I0(tmp_2_reg_1162[18]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[18]),
        .O(p_v_v_fu_565_p3[18]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[19]_i_1 
       (.I0(tmp_2_reg_1162[19]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[19]),
        .O(p_v_v_fu_565_p3[19]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v_v_reg_1188[1]_inv_i_1 
       (.I0(tmp_2_reg_1162[1]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[1]),
        .O(p_v_v_fu_565_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[20]_i_1 
       (.I0(tmp_2_reg_1162[20]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[20]),
        .O(p_v_v_fu_565_p3[20]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[21]_i_1 
       (.I0(tmp_2_reg_1162[21]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[21]),
        .O(p_v_v_fu_565_p3[21]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[22]_i_1 
       (.I0(tmp_2_reg_1162[22]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[22]),
        .O(p_v_v_fu_565_p3[22]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[23]_i_1 
       (.I0(tmp_2_reg_1162[23]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[23]),
        .O(p_v_v_fu_565_p3[23]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[24]_i_1 
       (.I0(tmp_2_reg_1162[24]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[24]),
        .O(p_v_v_fu_565_p3[24]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_v_v_reg_1188[25]_i_1 
       (.I0(tmp_2_reg_1162[25]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[25]),
        .O(p_v_v_fu_565_p3[25]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v_v_reg_1188[2]_inv_i_1 
       (.I0(tmp_2_reg_1162[2]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[2]),
        .O(p_v_v_fu_565_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v_v_reg_1188[3]_inv_i_1 
       (.I0(tmp_2_reg_1162[3]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[3]),
        .O(p_v_v_fu_565_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v_v_reg_1188[4]_inv_i_1 
       (.I0(tmp_2_reg_1162[4]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[4]),
        .O(p_v_v_fu_565_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v_v_reg_1188[5]_inv_i_1 
       (.I0(tmp_2_reg_1162[5]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[5]),
        .O(p_v_v_fu_565_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v_v_reg_1188[6]_inv_i_1 
       (.I0(tmp_2_reg_1162[6]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[6]),
        .O(p_v_v_fu_565_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v_v_reg_1188[7]_inv_i_1 
       (.I0(tmp_2_reg_1162[7]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[7]),
        .O(p_v_v_fu_565_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v_v_reg_1188[8]_inv_i_1 
       (.I0(tmp_2_reg_1162[8]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[8]),
        .O(p_v_v_fu_565_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \p_v_v_reg_1188[9]_inv_i_1 
       (.I0(tmp_2_reg_1162[9]),
        .I1(ap_reg_pp0_iter2_tmp_reg_1037),
        .I2(tmp_4_reg_1146[9]),
        .O(p_v_v_fu_565_p3[9]));
  FDRE \p_v_v_reg_1188_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[0]),
        .Q(p_v_v_reg_1188[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1188_reg[10]_inv 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[10]),
        .Q(\p_v_v_reg_1188_reg[10]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1188_reg[11]_inv 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[11]),
        .Q(\p_v_v_reg_1188_reg[11]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1188_reg[12]_inv 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[12]),
        .Q(\p_v_v_reg_1188_reg[12]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[13]),
        .Q(p_v_v_reg_1188[13]),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[14]),
        .Q(p_v_v_reg_1188[14]),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[15]),
        .Q(p_v_v_reg_1188[15]),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[16]),
        .Q(p_v_v_reg_1188[16]),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[17]),
        .Q(p_v_v_reg_1188[17]),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[18]),
        .Q(p_v_v_reg_1188[18]),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[19]),
        .Q(p_v_v_reg_1188[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1188_reg[1]_inv 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[1]),
        .Q(\p_v_v_reg_1188_reg[1]_inv_n_0 ),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[20]),
        .Q(p_v_v_reg_1188[20]),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[21]),
        .Q(p_v_v_reg_1188[21]),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[22]),
        .Q(p_v_v_reg_1188[22]),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[23]),
        .Q(p_v_v_reg_1188[23]),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[24]),
        .Q(p_v_v_reg_1188[24]),
        .R(1'b0));
  FDRE \p_v_v_reg_1188_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[25]),
        .Q(p_v_v_reg_1188[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1188_reg[2]_inv 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[2]),
        .Q(\p_v_v_reg_1188_reg[2]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1188_reg[3]_inv 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[3]),
        .Q(\p_v_v_reg_1188_reg[3]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1188_reg[4]_inv 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[4]),
        .Q(\p_v_v_reg_1188_reg[4]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1188_reg[5]_inv 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[5]),
        .Q(\p_v_v_reg_1188_reg[5]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1188_reg[6]_inv 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[6]),
        .Q(\p_v_v_reg_1188_reg[6]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1188_reg[7]_inv 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[7]),
        .Q(\p_v_v_reg_1188_reg[7]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1188_reg[8]_inv 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[8]),
        .Q(\p_v_v_reg_1188_reg[8]_inv_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \p_v_v_reg_1188_reg[9]_inv 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_v_v_fu_565_p3[9]),
        .Q(\p_v_v_reg_1188_reg[9]_inv_n_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[11]_i_2 
       (.I0(p_Val2_6_reg_998[11]),
        .O(\r_V_tr_0_tr_reg_1032[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[11]_i_3 
       (.I0(p_Val2_6_reg_998[10]),
        .O(\r_V_tr_0_tr_reg_1032[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[11]_i_4 
       (.I0(p_Val2_6_reg_998[9]),
        .O(\r_V_tr_0_tr_reg_1032[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[11]_i_5 
       (.I0(p_Val2_6_reg_998[8]),
        .O(\r_V_tr_0_tr_reg_1032[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[15]_i_2 
       (.I0(p_Val2_6_reg_998[15]),
        .I1(\p_shl1_reg_970_reg_n_0_[15] ),
        .O(\r_V_tr_0_tr_reg_1032[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[15]_i_3 
       (.I0(p_Val2_6_reg_998[14]),
        .I1(\p_shl1_reg_970_reg_n_0_[14] ),
        .O(\r_V_tr_0_tr_reg_1032[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[15]_i_4 
       (.I0(p_Val2_6_reg_998[13]),
        .I1(\p_shl1_reg_970_reg_n_0_[13] ),
        .O(\r_V_tr_0_tr_reg_1032[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[15]_i_5 
       (.I0(p_Val2_6_reg_998[12]),
        .O(\r_V_tr_0_tr_reg_1032[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[19]_i_2 
       (.I0(p_Val2_6_reg_998[19]),
        .I1(\p_shl1_reg_970_reg_n_0_[19] ),
        .O(\r_V_tr_0_tr_reg_1032[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[19]_i_3 
       (.I0(p_Val2_6_reg_998[18]),
        .I1(\p_shl1_reg_970_reg_n_0_[18] ),
        .O(\r_V_tr_0_tr_reg_1032[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[19]_i_4 
       (.I0(p_Val2_6_reg_998[17]),
        .I1(\p_shl1_reg_970_reg_n_0_[17] ),
        .O(\r_V_tr_0_tr_reg_1032[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[19]_i_5 
       (.I0(p_Val2_6_reg_998[16]),
        .I1(\p_shl1_reg_970_reg_n_0_[16] ),
        .O(\r_V_tr_0_tr_reg_1032[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[23]_i_2 
       (.I0(p_Val2_6_reg_998[23]),
        .I1(\p_shl1_reg_970_reg_n_0_[23] ),
        .O(\r_V_tr_0_tr_reg_1032[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[23]_i_3 
       (.I0(p_Val2_6_reg_998[22]),
        .I1(\p_shl1_reg_970_reg_n_0_[22] ),
        .O(\r_V_tr_0_tr_reg_1032[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[23]_i_4 
       (.I0(p_Val2_6_reg_998[21]),
        .I1(\p_shl1_reg_970_reg_n_0_[21] ),
        .O(\r_V_tr_0_tr_reg_1032[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[23]_i_5 
       (.I0(p_Val2_6_reg_998[20]),
        .I1(\p_shl1_reg_970_reg_n_0_[20] ),
        .O(\r_V_tr_0_tr_reg_1032[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[27]_i_2 
       (.I0(\p_shl1_reg_970_reg_n_0_[26] ),
        .I1(p_Val2_6_reg_998[27]),
        .O(\r_V_tr_0_tr_reg_1032[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[27]_i_3 
       (.I0(\p_shl1_reg_970_reg_n_0_[26] ),
        .I1(p_Val2_6_reg_998[26]),
        .O(\r_V_tr_0_tr_reg_1032[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[27]_i_4 
       (.I0(p_Val2_6_reg_998[25]),
        .I1(\p_shl1_reg_970_reg_n_0_[25] ),
        .O(\r_V_tr_0_tr_reg_1032[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_0_tr_reg_1032[27]_i_5 
       (.I0(p_Val2_6_reg_998[24]),
        .I1(\p_shl1_reg_970_reg_n_0_[24] ),
        .O(\r_V_tr_0_tr_reg_1032[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[3]_i_2 
       (.I0(p_Val2_6_reg_998[3]),
        .O(\r_V_tr_0_tr_reg_1032[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[3]_i_3 
       (.I0(p_Val2_6_reg_998[2]),
        .O(\r_V_tr_0_tr_reg_1032[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[3]_i_4 
       (.I0(p_Val2_6_reg_998[1]),
        .O(\r_V_tr_0_tr_reg_1032[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[3]_i_5 
       (.I0(p_Val2_6_reg_998[0]),
        .O(\r_V_tr_0_tr_reg_1032[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[7]_i_2 
       (.I0(p_Val2_6_reg_998[7]),
        .O(\r_V_tr_0_tr_reg_1032[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[7]_i_3 
       (.I0(p_Val2_6_reg_998[6]),
        .O(\r_V_tr_0_tr_reg_1032[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[7]_i_4 
       (.I0(p_Val2_6_reg_998[5]),
        .O(\r_V_tr_0_tr_reg_1032[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_0_tr_reg_1032[7]_i_5 
       (.I0(p_Val2_6_reg_998[4]),
        .O(\r_V_tr_0_tr_reg_1032[7]_i_5_n_0 ));
  FDRE \r_V_tr_0_tr_reg_1032_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[0]),
        .Q(r_V_tr_0_tr_reg_1032[0]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[10]),
        .Q(r_V_tr_0_tr_reg_1032[10]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[11]),
        .Q(r_V_tr_0_tr_reg_1032[11]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1032_reg[11]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1032_reg[7]_i_1_n_0 ),
        .CO({\r_V_tr_0_tr_reg_1032_reg[11]_i_1_n_0 ,\r_V_tr_0_tr_reg_1032_reg[11]_i_1_n_1 ,\r_V_tr_0_tr_reg_1032_reg[11]_i_1_n_2 ,\r_V_tr_0_tr_reg_1032_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_998[11:8]),
        .O(r_V_tr_0_tr_fu_334_p2[11:8]),
        .S({\r_V_tr_0_tr_reg_1032[11]_i_2_n_0 ,\r_V_tr_0_tr_reg_1032[11]_i_3_n_0 ,\r_V_tr_0_tr_reg_1032[11]_i_4_n_0 ,\r_V_tr_0_tr_reg_1032[11]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1032_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[12]),
        .Q(r_V_tr_0_tr_reg_1032[12]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[13]),
        .Q(r_V_tr_0_tr_reg_1032[13]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[14]),
        .Q(r_V_tr_0_tr_reg_1032[14]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[15]),
        .Q(r_V_tr_0_tr_reg_1032[15]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1032_reg[15]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1032_reg[11]_i_1_n_0 ),
        .CO({\r_V_tr_0_tr_reg_1032_reg[15]_i_1_n_0 ,\r_V_tr_0_tr_reg_1032_reg[15]_i_1_n_1 ,\r_V_tr_0_tr_reg_1032_reg[15]_i_1_n_2 ,\r_V_tr_0_tr_reg_1032_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_998[15:12]),
        .O(r_V_tr_0_tr_fu_334_p2[15:12]),
        .S({\r_V_tr_0_tr_reg_1032[15]_i_2_n_0 ,\r_V_tr_0_tr_reg_1032[15]_i_3_n_0 ,\r_V_tr_0_tr_reg_1032[15]_i_4_n_0 ,\r_V_tr_0_tr_reg_1032[15]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1032_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[16]),
        .Q(r_V_tr_0_tr_reg_1032[16]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[17]),
        .Q(r_V_tr_0_tr_reg_1032[17]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[18]),
        .Q(r_V_tr_0_tr_reg_1032[18]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[19]),
        .Q(r_V_tr_0_tr_reg_1032[19]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1032_reg[19]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1032_reg[15]_i_1_n_0 ),
        .CO({\r_V_tr_0_tr_reg_1032_reg[19]_i_1_n_0 ,\r_V_tr_0_tr_reg_1032_reg[19]_i_1_n_1 ,\r_V_tr_0_tr_reg_1032_reg[19]_i_1_n_2 ,\r_V_tr_0_tr_reg_1032_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_998[19:16]),
        .O(r_V_tr_0_tr_fu_334_p2[19:16]),
        .S({\r_V_tr_0_tr_reg_1032[19]_i_2_n_0 ,\r_V_tr_0_tr_reg_1032[19]_i_3_n_0 ,\r_V_tr_0_tr_reg_1032[19]_i_4_n_0 ,\r_V_tr_0_tr_reg_1032[19]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1032_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[1]),
        .Q(r_V_tr_0_tr_reg_1032[1]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[20]),
        .Q(r_V_tr_0_tr_reg_1032[20]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[21]),
        .Q(r_V_tr_0_tr_reg_1032[21]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[22]),
        .Q(r_V_tr_0_tr_reg_1032[22]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[23]),
        .Q(r_V_tr_0_tr_reg_1032[23]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1032_reg[23]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1032_reg[19]_i_1_n_0 ),
        .CO({\r_V_tr_0_tr_reg_1032_reg[23]_i_1_n_0 ,\r_V_tr_0_tr_reg_1032_reg[23]_i_1_n_1 ,\r_V_tr_0_tr_reg_1032_reg[23]_i_1_n_2 ,\r_V_tr_0_tr_reg_1032_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_998[23:20]),
        .O(r_V_tr_0_tr_fu_334_p2[23:20]),
        .S({\r_V_tr_0_tr_reg_1032[23]_i_2_n_0 ,\r_V_tr_0_tr_reg_1032[23]_i_3_n_0 ,\r_V_tr_0_tr_reg_1032[23]_i_4_n_0 ,\r_V_tr_0_tr_reg_1032[23]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1032_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[24]),
        .Q(r_V_tr_0_tr_reg_1032[24]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[25]),
        .Q(r_V_tr_0_tr_reg_1032[25]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[26]),
        .Q(r_V_tr_0_tr_reg_1032[26]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[27]),
        .Q(r_V_tr_0_tr_reg_1032[27]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1032_reg[27]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1032_reg[23]_i_1_n_0 ),
        .CO({\r_V_tr_0_tr_reg_1032_reg[27]_i_1_n_0 ,\r_V_tr_0_tr_reg_1032_reg[27]_i_1_n_1 ,\r_V_tr_0_tr_reg_1032_reg[27]_i_1_n_2 ,\r_V_tr_0_tr_reg_1032_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_shl1_reg_970_reg_n_0_[26] ,p_Val2_6_reg_998[26:24]}),
        .O(r_V_tr_0_tr_fu_334_p2[27:24]),
        .S({\r_V_tr_0_tr_reg_1032[27]_i_2_n_0 ,\r_V_tr_0_tr_reg_1032[27]_i_3_n_0 ,\r_V_tr_0_tr_reg_1032[27]_i_4_n_0 ,\r_V_tr_0_tr_reg_1032[27]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1032_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[2]),
        .Q(r_V_tr_0_tr_reg_1032[2]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[3]),
        .Q(r_V_tr_0_tr_reg_1032[3]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1032_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_tr_0_tr_reg_1032_reg[3]_i_1_n_0 ,\r_V_tr_0_tr_reg_1032_reg[3]_i_1_n_1 ,\r_V_tr_0_tr_reg_1032_reg[3]_i_1_n_2 ,\r_V_tr_0_tr_reg_1032_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_6_reg_998[3:0]),
        .O(r_V_tr_0_tr_fu_334_p2[3:0]),
        .S({\r_V_tr_0_tr_reg_1032[3]_i_2_n_0 ,\r_V_tr_0_tr_reg_1032[3]_i_3_n_0 ,\r_V_tr_0_tr_reg_1032[3]_i_4_n_0 ,\r_V_tr_0_tr_reg_1032[3]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1032_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[4]),
        .Q(r_V_tr_0_tr_reg_1032[4]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[5]),
        .Q(r_V_tr_0_tr_reg_1032[5]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[6]),
        .Q(r_V_tr_0_tr_reg_1032[6]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[7]),
        .Q(r_V_tr_0_tr_reg_1032[7]),
        .R(1'b0));
  CARRY4 \r_V_tr_0_tr_reg_1032_reg[7]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1032_reg[3]_i_1_n_0 ),
        .CO({\r_V_tr_0_tr_reg_1032_reg[7]_i_1_n_0 ,\r_V_tr_0_tr_reg_1032_reg[7]_i_1_n_1 ,\r_V_tr_0_tr_reg_1032_reg[7]_i_1_n_2 ,\r_V_tr_0_tr_reg_1032_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_reg_998[7:4]),
        .O(r_V_tr_0_tr_fu_334_p2[7:4]),
        .S({\r_V_tr_0_tr_reg_1032[7]_i_2_n_0 ,\r_V_tr_0_tr_reg_1032[7]_i_3_n_0 ,\r_V_tr_0_tr_reg_1032[7]_i_4_n_0 ,\r_V_tr_0_tr_reg_1032[7]_i_5_n_0 }));
  FDRE \r_V_tr_0_tr_reg_1032_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[8]),
        .Q(r_V_tr_0_tr_reg_1032[8]),
        .R(1'b0));
  FDRE \r_V_tr_0_tr_reg_1032_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[9]),
        .Q(r_V_tr_0_tr_reg_1032[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[15]_i_2 
       (.I0(tmp_5_reg_953[2]),
        .I1(tmp_17_cast_fu_259_p1[15]),
        .O(\r_V_tr_1_tr_reg_980[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[15]_i_3 
       (.I0(tmp_5_reg_953[1]),
        .I1(tmp_17_cast_fu_259_p1[14]),
        .O(\r_V_tr_1_tr_reg_980[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[15]_i_4 
       (.I0(tmp_5_reg_953[0]),
        .I1(tmp_17_cast_fu_259_p1[13]),
        .O(\r_V_tr_1_tr_reg_980[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[19]_i_2 
       (.I0(tmp_5_reg_953[6]),
        .I1(tmp_17_cast_fu_259_p1[19]),
        .O(\r_V_tr_1_tr_reg_980[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[19]_i_3 
       (.I0(tmp_5_reg_953[5]),
        .I1(tmp_17_cast_fu_259_p1[18]),
        .O(\r_V_tr_1_tr_reg_980[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[19]_i_4 
       (.I0(tmp_5_reg_953[4]),
        .I1(tmp_17_cast_fu_259_p1[17]),
        .O(\r_V_tr_1_tr_reg_980[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[19]_i_5 
       (.I0(tmp_5_reg_953[3]),
        .I1(tmp_17_cast_fu_259_p1[16]),
        .O(\r_V_tr_1_tr_reg_980[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[23]_i_2 
       (.I0(tmp_5_reg_953[10]),
        .I1(tmp_17_cast_fu_259_p1[23]),
        .O(\r_V_tr_1_tr_reg_980[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[23]_i_3 
       (.I0(tmp_5_reg_953[9]),
        .I1(tmp_17_cast_fu_259_p1[22]),
        .O(\r_V_tr_1_tr_reg_980[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[23]_i_4 
       (.I0(tmp_5_reg_953[8]),
        .I1(tmp_17_cast_fu_259_p1[21]),
        .O(\r_V_tr_1_tr_reg_980[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[23]_i_5 
       (.I0(tmp_5_reg_953[7]),
        .I1(tmp_17_cast_fu_259_p1[20]),
        .O(\r_V_tr_1_tr_reg_980[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_1_tr_reg_980[26]_i_3 
       (.I0(tmp_5_reg_953[13]),
        .O(\r_V_tr_1_tr_reg_980[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[26]_i_4 
       (.I0(tmp_5_reg_953[13]),
        .I1(tmp_17_cast_fu_259_p1[26]),
        .O(\r_V_tr_1_tr_reg_980[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[26]_i_5 
       (.I0(tmp_5_reg_953[12]),
        .I1(tmp_17_cast_fu_259_p1[25]),
        .O(\r_V_tr_1_tr_reg_980[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_1_tr_reg_980[26]_i_6 
       (.I0(tmp_5_reg_953[11]),
        .I1(tmp_17_cast_fu_259_p1[24]),
        .O(\r_V_tr_1_tr_reg_980[26]_i_6_n_0 ));
  FDRE \r_V_tr_1_tr_reg_980_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[13]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_980_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[14]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_980_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[15]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \r_V_tr_1_tr_reg_980_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\r_V_tr_1_tr_reg_980_reg[15]_i_1_n_0 ,\r_V_tr_1_tr_reg_980_reg[15]_i_1_n_1 ,\r_V_tr_1_tr_reg_980_reg[15]_i_1_n_2 ,\r_V_tr_1_tr_reg_980_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_5_reg_953[2:0],1'b0}),
        .O({r_V_tr_1_tr_fu_267_p2[15:13],\NLW_r_V_tr_1_tr_reg_980_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\r_V_tr_1_tr_reg_980[15]_i_2_n_0 ,\r_V_tr_1_tr_reg_980[15]_i_3_n_0 ,\r_V_tr_1_tr_reg_980[15]_i_4_n_0 ,1'b0}));
  FDRE \r_V_tr_1_tr_reg_980_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[16]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_980_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[17]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_980_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[18]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_980_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[19]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \r_V_tr_1_tr_reg_980_reg[19]_i_1 
       (.CI(\r_V_tr_1_tr_reg_980_reg[15]_i_1_n_0 ),
        .CO({\r_V_tr_1_tr_reg_980_reg[19]_i_1_n_0 ,\r_V_tr_1_tr_reg_980_reg[19]_i_1_n_1 ,\r_V_tr_1_tr_reg_980_reg[19]_i_1_n_2 ,\r_V_tr_1_tr_reg_980_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_5_reg_953[6:3]),
        .O(r_V_tr_1_tr_fu_267_p2[19:16]),
        .S({\r_V_tr_1_tr_reg_980[19]_i_2_n_0 ,\r_V_tr_1_tr_reg_980[19]_i_3_n_0 ,\r_V_tr_1_tr_reg_980[19]_i_4_n_0 ,\r_V_tr_1_tr_reg_980[19]_i_5_n_0 }));
  FDRE \r_V_tr_1_tr_reg_980_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[20]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_980_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[21]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_980_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[22]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_980_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[23]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \r_V_tr_1_tr_reg_980_reg[23]_i_1 
       (.CI(\r_V_tr_1_tr_reg_980_reg[19]_i_1_n_0 ),
        .CO({\r_V_tr_1_tr_reg_980_reg[23]_i_1_n_0 ,\r_V_tr_1_tr_reg_980_reg[23]_i_1_n_1 ,\r_V_tr_1_tr_reg_980_reg[23]_i_1_n_2 ,\r_V_tr_1_tr_reg_980_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_5_reg_953[10:7]),
        .O(r_V_tr_1_tr_fu_267_p2[23:20]),
        .S({\r_V_tr_1_tr_reg_980[23]_i_2_n_0 ,\r_V_tr_1_tr_reg_980[23]_i_3_n_0 ,\r_V_tr_1_tr_reg_980[23]_i_4_n_0 ,\r_V_tr_1_tr_reg_980[23]_i_5_n_0 }));
  FDRE \r_V_tr_1_tr_reg_980_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[24]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_980_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[25]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \r_V_tr_1_tr_reg_980_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[26]),
        .Q(\r_V_tr_1_tr_reg_980_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \r_V_tr_1_tr_reg_980_reg[26]_i_2 
       (.CI(\r_V_tr_1_tr_reg_980_reg[23]_i_1_n_0 ),
        .CO({\NLW_r_V_tr_1_tr_reg_980_reg[26]_i_2_CO_UNCONNECTED [3],\r_V_tr_1_tr_reg_980_reg[26]_i_2_n_1 ,\r_V_tr_1_tr_reg_980_reg[26]_i_2_n_2 ,\r_V_tr_1_tr_reg_980_reg[26]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\r_V_tr_1_tr_reg_980[26]_i_3_n_0 ,tmp_5_reg_953[12:11]}),
        .O(r_V_tr_1_tr_fu_267_p2[27:24]),
        .S({1'b1,\r_V_tr_1_tr_reg_980[26]_i_4_n_0 ,\r_V_tr_1_tr_reg_980[26]_i_5_n_0 ,\r_V_tr_1_tr_reg_980[26]_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[11]_i_2 
       (.I0(p_Val2_6_2_reg_1043[11]),
        .O(\r_V_tr_2_tr_reg_1068[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[11]_i_3 
       (.I0(p_Val2_6_2_reg_1043[10]),
        .O(\r_V_tr_2_tr_reg_1068[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[11]_i_4 
       (.I0(p_Val2_6_2_reg_1043[9]),
        .O(\r_V_tr_2_tr_reg_1068[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[11]_i_5 
       (.I0(p_Val2_6_2_reg_1043[8]),
        .O(\r_V_tr_2_tr_reg_1068[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[15]_i_2 
       (.I0(p_Val2_6_2_reg_1043[15]),
        .I1(tmp_9_cast_reg_1025_reg__0[2]),
        .O(\r_V_tr_2_tr_reg_1068[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[15]_i_3 
       (.I0(p_Val2_6_2_reg_1043[14]),
        .I1(tmp_9_cast_reg_1025_reg__0[1]),
        .O(\r_V_tr_2_tr_reg_1068[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[15]_i_4 
       (.I0(p_Val2_6_2_reg_1043[13]),
        .I1(tmp_9_cast_reg_1025_reg__0[0]),
        .O(\r_V_tr_2_tr_reg_1068[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[15]_i_5 
       (.I0(p_Val2_6_2_reg_1043[12]),
        .O(\r_V_tr_2_tr_reg_1068[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[19]_i_2 
       (.I0(p_Val2_6_2_reg_1043[19]),
        .I1(tmp_9_cast_reg_1025_reg__0[6]),
        .O(\r_V_tr_2_tr_reg_1068[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[19]_i_3 
       (.I0(p_Val2_6_2_reg_1043[18]),
        .I1(tmp_9_cast_reg_1025_reg__0[5]),
        .O(\r_V_tr_2_tr_reg_1068[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[19]_i_4 
       (.I0(p_Val2_6_2_reg_1043[17]),
        .I1(tmp_9_cast_reg_1025_reg__0[4]),
        .O(\r_V_tr_2_tr_reg_1068[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[19]_i_5 
       (.I0(p_Val2_6_2_reg_1043[16]),
        .I1(tmp_9_cast_reg_1025_reg__0[3]),
        .O(\r_V_tr_2_tr_reg_1068[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[23]_i_2 
       (.I0(p_Val2_6_2_reg_1043[23]),
        .I1(tmp_9_cast_reg_1025_reg__0[10]),
        .O(\r_V_tr_2_tr_reg_1068[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[23]_i_3 
       (.I0(p_Val2_6_2_reg_1043[22]),
        .I1(tmp_9_cast_reg_1025_reg__0[9]),
        .O(\r_V_tr_2_tr_reg_1068[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[23]_i_4 
       (.I0(p_Val2_6_2_reg_1043[21]),
        .I1(tmp_9_cast_reg_1025_reg__0[8]),
        .O(\r_V_tr_2_tr_reg_1068[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[23]_i_5 
       (.I0(p_Val2_6_2_reg_1043[20]),
        .I1(tmp_9_cast_reg_1025_reg__0[7]),
        .O(\r_V_tr_2_tr_reg_1068[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[27]_i_2 
       (.I0(tmp_9_cast_reg_1025_reg__0[13]),
        .I1(p_Val2_6_2_reg_1043[27]),
        .O(\r_V_tr_2_tr_reg_1068[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[27]_i_3 
       (.I0(p_Val2_6_2_reg_1043[26]),
        .I1(tmp_9_cast_reg_1025_reg__0[13]),
        .O(\r_V_tr_2_tr_reg_1068[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[27]_i_4 
       (.I0(p_Val2_6_2_reg_1043[25]),
        .I1(tmp_9_cast_reg_1025_reg__0[12]),
        .O(\r_V_tr_2_tr_reg_1068[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \r_V_tr_2_tr_reg_1068[27]_i_5 
       (.I0(p_Val2_6_2_reg_1043[24]),
        .I1(tmp_9_cast_reg_1025_reg__0[11]),
        .O(\r_V_tr_2_tr_reg_1068[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[3]_i_2 
       (.I0(p_Val2_6_2_reg_1043[3]),
        .O(\r_V_tr_2_tr_reg_1068[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[3]_i_3 
       (.I0(p_Val2_6_2_reg_1043[2]),
        .O(\r_V_tr_2_tr_reg_1068[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[3]_i_4 
       (.I0(p_Val2_6_2_reg_1043[1]),
        .O(\r_V_tr_2_tr_reg_1068[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[3]_i_5 
       (.I0(p_Val2_6_2_reg_1043[0]),
        .O(\r_V_tr_2_tr_reg_1068[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[7]_i_2 
       (.I0(p_Val2_6_2_reg_1043[7]),
        .O(\r_V_tr_2_tr_reg_1068[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[7]_i_3 
       (.I0(p_Val2_6_2_reg_1043[6]),
        .O(\r_V_tr_2_tr_reg_1068[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[7]_i_4 
       (.I0(p_Val2_6_2_reg_1043[5]),
        .O(\r_V_tr_2_tr_reg_1068[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_tr_2_tr_reg_1068[7]_i_5 
       (.I0(p_Val2_6_2_reg_1043[4]),
        .O(\r_V_tr_2_tr_reg_1068[7]_i_5_n_0 ));
  FDRE \r_V_tr_2_tr_reg_1068_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[0]),
        .Q(r_V_tr_2_tr_reg_1068[0]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[10]),
        .Q(r_V_tr_2_tr_reg_1068[10]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[11]),
        .Q(r_V_tr_2_tr_reg_1068[11]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1068_reg[11]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1068_reg[7]_i_1_n_0 ),
        .CO({\r_V_tr_2_tr_reg_1068_reg[11]_i_1_n_0 ,\r_V_tr_2_tr_reg_1068_reg[11]_i_1_n_1 ,\r_V_tr_2_tr_reg_1068_reg[11]_i_1_n_2 ,\r_V_tr_2_tr_reg_1068_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1043[11:8]),
        .O(r_V_tr_2_tr_fu_389_p2[11:8]),
        .S({\r_V_tr_2_tr_reg_1068[11]_i_2_n_0 ,\r_V_tr_2_tr_reg_1068[11]_i_3_n_0 ,\r_V_tr_2_tr_reg_1068[11]_i_4_n_0 ,\r_V_tr_2_tr_reg_1068[11]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1068_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[12]),
        .Q(r_V_tr_2_tr_reg_1068[12]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[13]),
        .Q(r_V_tr_2_tr_reg_1068[13]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[14]),
        .Q(r_V_tr_2_tr_reg_1068[14]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[15]),
        .Q(r_V_tr_2_tr_reg_1068[15]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1068_reg[15]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1068_reg[11]_i_1_n_0 ),
        .CO({\r_V_tr_2_tr_reg_1068_reg[15]_i_1_n_0 ,\r_V_tr_2_tr_reg_1068_reg[15]_i_1_n_1 ,\r_V_tr_2_tr_reg_1068_reg[15]_i_1_n_2 ,\r_V_tr_2_tr_reg_1068_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1043[15:12]),
        .O(r_V_tr_2_tr_fu_389_p2[15:12]),
        .S({\r_V_tr_2_tr_reg_1068[15]_i_2_n_0 ,\r_V_tr_2_tr_reg_1068[15]_i_3_n_0 ,\r_V_tr_2_tr_reg_1068[15]_i_4_n_0 ,\r_V_tr_2_tr_reg_1068[15]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1068_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[16]),
        .Q(r_V_tr_2_tr_reg_1068[16]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[17]),
        .Q(r_V_tr_2_tr_reg_1068[17]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[18]),
        .Q(r_V_tr_2_tr_reg_1068[18]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[19]),
        .Q(r_V_tr_2_tr_reg_1068[19]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1068_reg[19]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1068_reg[15]_i_1_n_0 ),
        .CO({\r_V_tr_2_tr_reg_1068_reg[19]_i_1_n_0 ,\r_V_tr_2_tr_reg_1068_reg[19]_i_1_n_1 ,\r_V_tr_2_tr_reg_1068_reg[19]_i_1_n_2 ,\r_V_tr_2_tr_reg_1068_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1043[19:16]),
        .O(r_V_tr_2_tr_fu_389_p2[19:16]),
        .S({\r_V_tr_2_tr_reg_1068[19]_i_2_n_0 ,\r_V_tr_2_tr_reg_1068[19]_i_3_n_0 ,\r_V_tr_2_tr_reg_1068[19]_i_4_n_0 ,\r_V_tr_2_tr_reg_1068[19]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1068_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[1]),
        .Q(r_V_tr_2_tr_reg_1068[1]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[20]),
        .Q(r_V_tr_2_tr_reg_1068[20]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[21]),
        .Q(r_V_tr_2_tr_reg_1068[21]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[22]),
        .Q(r_V_tr_2_tr_reg_1068[22]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[23]),
        .Q(r_V_tr_2_tr_reg_1068[23]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1068_reg[23]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1068_reg[19]_i_1_n_0 ),
        .CO({\r_V_tr_2_tr_reg_1068_reg[23]_i_1_n_0 ,\r_V_tr_2_tr_reg_1068_reg[23]_i_1_n_1 ,\r_V_tr_2_tr_reg_1068_reg[23]_i_1_n_2 ,\r_V_tr_2_tr_reg_1068_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1043[23:20]),
        .O(r_V_tr_2_tr_fu_389_p2[23:20]),
        .S({\r_V_tr_2_tr_reg_1068[23]_i_2_n_0 ,\r_V_tr_2_tr_reg_1068[23]_i_3_n_0 ,\r_V_tr_2_tr_reg_1068[23]_i_4_n_0 ,\r_V_tr_2_tr_reg_1068[23]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1068_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[24]),
        .Q(r_V_tr_2_tr_reg_1068[24]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[25]),
        .Q(r_V_tr_2_tr_reg_1068[25]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[26]),
        .Q(r_V_tr_2_tr_reg_1068[26]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[27] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[27]),
        .Q(r_V_tr_2_tr_reg_1068[27]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1068_reg[27]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1068_reg[23]_i_1_n_0 ),
        .CO({\r_V_tr_2_tr_reg_1068_reg[27]_i_1_n_0 ,\r_V_tr_2_tr_reg_1068_reg[27]_i_1_n_1 ,\r_V_tr_2_tr_reg_1068_reg[27]_i_1_n_2 ,\r_V_tr_2_tr_reg_1068_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_9_cast_reg_1025_reg__0[13],p_Val2_6_2_reg_1043[26:24]}),
        .O(r_V_tr_2_tr_fu_389_p2[27:24]),
        .S({\r_V_tr_2_tr_reg_1068[27]_i_2_n_0 ,\r_V_tr_2_tr_reg_1068[27]_i_3_n_0 ,\r_V_tr_2_tr_reg_1068[27]_i_4_n_0 ,\r_V_tr_2_tr_reg_1068[27]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1068_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[2]),
        .Q(r_V_tr_2_tr_reg_1068[2]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[3]),
        .Q(r_V_tr_2_tr_reg_1068[3]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1068_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\r_V_tr_2_tr_reg_1068_reg[3]_i_1_n_0 ,\r_V_tr_2_tr_reg_1068_reg[3]_i_1_n_1 ,\r_V_tr_2_tr_reg_1068_reg[3]_i_1_n_2 ,\r_V_tr_2_tr_reg_1068_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(p_Val2_6_2_reg_1043[3:0]),
        .O(r_V_tr_2_tr_fu_389_p2[3:0]),
        .S({\r_V_tr_2_tr_reg_1068[3]_i_2_n_0 ,\r_V_tr_2_tr_reg_1068[3]_i_3_n_0 ,\r_V_tr_2_tr_reg_1068[3]_i_4_n_0 ,\r_V_tr_2_tr_reg_1068[3]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1068_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[4]),
        .Q(r_V_tr_2_tr_reg_1068[4]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[5]),
        .Q(r_V_tr_2_tr_reg_1068[5]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[6]),
        .Q(r_V_tr_2_tr_reg_1068[6]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[7]),
        .Q(r_V_tr_2_tr_reg_1068[7]),
        .R(1'b0));
  CARRY4 \r_V_tr_2_tr_reg_1068_reg[7]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1068_reg[3]_i_1_n_0 ),
        .CO({\r_V_tr_2_tr_reg_1068_reg[7]_i_1_n_0 ,\r_V_tr_2_tr_reg_1068_reg[7]_i_1_n_1 ,\r_V_tr_2_tr_reg_1068_reg[7]_i_1_n_2 ,\r_V_tr_2_tr_reg_1068_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_Val2_6_2_reg_1043[7:4]),
        .O(r_V_tr_2_tr_fu_389_p2[7:4]),
        .S({\r_V_tr_2_tr_reg_1068[7]_i_2_n_0 ,\r_V_tr_2_tr_reg_1068[7]_i_3_n_0 ,\r_V_tr_2_tr_reg_1068[7]_i_4_n_0 ,\r_V_tr_2_tr_reg_1068[7]_i_5_n_0 }));
  FDRE \r_V_tr_2_tr_reg_1068_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[8]),
        .Q(r_V_tr_2_tr_reg_1068[8]),
        .R(1'b0));
  FDRE \r_V_tr_2_tr_reg_1068_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[9]),
        .Q(r_V_tr_2_tr_reg_1068[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[13]_i_1 
       (.I0(tmp_9_cast_reg_1025_reg__0[0]),
        .I1(p_Val2_6_3_reg_1048[13]),
        .O(r_V_tr_3_tr_fu_405_p2[13]));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[16]_i_2 
       (.I0(tmp_9_cast_reg_1025_reg__0[3]),
        .I1(p_Val2_6_3_reg_1048[16]),
        .O(\r_V_tr_3_tr_reg_1079[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[16]_i_3 
       (.I0(tmp_9_cast_reg_1025_reg__0[2]),
        .I1(p_Val2_6_3_reg_1048[15]),
        .O(\r_V_tr_3_tr_reg_1079[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[16]_i_4 
       (.I0(tmp_9_cast_reg_1025_reg__0[1]),
        .I1(p_Val2_6_3_reg_1048[14]),
        .O(\r_V_tr_3_tr_reg_1079[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[16]_i_5 
       (.I0(tmp_9_cast_reg_1025_reg__0[0]),
        .I1(p_Val2_6_3_reg_1048[13]),
        .O(\r_V_tr_3_tr_reg_1079[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[20]_i_2 
       (.I0(tmp_9_cast_reg_1025_reg__0[7]),
        .I1(p_Val2_6_3_reg_1048[20]),
        .O(\r_V_tr_3_tr_reg_1079[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[20]_i_3 
       (.I0(tmp_9_cast_reg_1025_reg__0[6]),
        .I1(p_Val2_6_3_reg_1048[19]),
        .O(\r_V_tr_3_tr_reg_1079[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[20]_i_4 
       (.I0(tmp_9_cast_reg_1025_reg__0[5]),
        .I1(p_Val2_6_3_reg_1048[18]),
        .O(\r_V_tr_3_tr_reg_1079[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[20]_i_5 
       (.I0(tmp_9_cast_reg_1025_reg__0[4]),
        .I1(p_Val2_6_3_reg_1048[17]),
        .O(\r_V_tr_3_tr_reg_1079[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[24]_i_2 
       (.I0(tmp_9_cast_reg_1025_reg__0[11]),
        .I1(p_Val2_6_3_reg_1048[24]),
        .O(\r_V_tr_3_tr_reg_1079[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[24]_i_3 
       (.I0(tmp_9_cast_reg_1025_reg__0[10]),
        .I1(p_Val2_6_3_reg_1048[23]),
        .O(\r_V_tr_3_tr_reg_1079[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[24]_i_4 
       (.I0(tmp_9_cast_reg_1025_reg__0[9]),
        .I1(p_Val2_6_3_reg_1048[22]),
        .O(\r_V_tr_3_tr_reg_1079[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_3_tr_reg_1079[24]_i_5 
       (.I0(tmp_9_cast_reg_1025_reg__0[8]),
        .I1(p_Val2_6_3_reg_1048[21]),
        .O(\r_V_tr_3_tr_reg_1079[24]_i_5_n_0 ));
  FDRE \r_V_tr_3_tr_reg_1079_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[0]),
        .Q(r_V_tr_3_tr_reg_1079[0]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[10]),
        .Q(r_V_tr_3_tr_reg_1079[10]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[11]),
        .Q(r_V_tr_3_tr_reg_1079[11]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[12]),
        .Q(r_V_tr_3_tr_reg_1079[12]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[13]),
        .Q(r_V_tr_3_tr_reg_1079[13]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[14]),
        .Q(r_V_tr_3_tr_reg_1079[14]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[15]),
        .Q(r_V_tr_3_tr_reg_1079[15]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[16]),
        .Q(r_V_tr_3_tr_reg_1079[16]),
        .R(1'b0));
  CARRY4 \r_V_tr_3_tr_reg_1079_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\r_V_tr_3_tr_reg_1079_reg[16]_i_1_n_0 ,\r_V_tr_3_tr_reg_1079_reg[16]_i_1_n_1 ,\r_V_tr_3_tr_reg_1079_reg[16]_i_1_n_2 ,\r_V_tr_3_tr_reg_1079_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_9_cast_reg_1025_reg__0[3:0]),
        .O({r_V_tr_3_tr_fu_405_p2[16:14],\NLW_r_V_tr_3_tr_reg_1079_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\r_V_tr_3_tr_reg_1079[16]_i_2_n_0 ,\r_V_tr_3_tr_reg_1079[16]_i_3_n_0 ,\r_V_tr_3_tr_reg_1079[16]_i_4_n_0 ,\r_V_tr_3_tr_reg_1079[16]_i_5_n_0 }));
  FDRE \r_V_tr_3_tr_reg_1079_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[17]),
        .Q(r_V_tr_3_tr_reg_1079[17]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[18]),
        .Q(r_V_tr_3_tr_reg_1079[18]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[19]),
        .Q(r_V_tr_3_tr_reg_1079[19]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[1]),
        .Q(r_V_tr_3_tr_reg_1079[1]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[20]),
        .Q(r_V_tr_3_tr_reg_1079[20]),
        .R(1'b0));
  CARRY4 \r_V_tr_3_tr_reg_1079_reg[20]_i_1 
       (.CI(\r_V_tr_3_tr_reg_1079_reg[16]_i_1_n_0 ),
        .CO({\r_V_tr_3_tr_reg_1079_reg[20]_i_1_n_0 ,\r_V_tr_3_tr_reg_1079_reg[20]_i_1_n_1 ,\r_V_tr_3_tr_reg_1079_reg[20]_i_1_n_2 ,\r_V_tr_3_tr_reg_1079_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_9_cast_reg_1025_reg__0[7:4]),
        .O(r_V_tr_3_tr_fu_405_p2[20:17]),
        .S({\r_V_tr_3_tr_reg_1079[20]_i_2_n_0 ,\r_V_tr_3_tr_reg_1079[20]_i_3_n_0 ,\r_V_tr_3_tr_reg_1079[20]_i_4_n_0 ,\r_V_tr_3_tr_reg_1079[20]_i_5_n_0 }));
  FDRE \r_V_tr_3_tr_reg_1079_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[21]),
        .Q(r_V_tr_3_tr_reg_1079[21]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[22]),
        .Q(r_V_tr_3_tr_reg_1079[22]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[23]),
        .Q(r_V_tr_3_tr_reg_1079[23]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[24]),
        .Q(r_V_tr_3_tr_reg_1079[24]),
        .R(1'b0));
  CARRY4 \r_V_tr_3_tr_reg_1079_reg[24]_i_1 
       (.CI(\r_V_tr_3_tr_reg_1079_reg[20]_i_1_n_0 ),
        .CO({\r_V_tr_3_tr_reg_1079_reg[24]_i_1_n_0 ,\r_V_tr_3_tr_reg_1079_reg[24]_i_1_n_1 ,\r_V_tr_3_tr_reg_1079_reg[24]_i_1_n_2 ,\r_V_tr_3_tr_reg_1079_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_9_cast_reg_1025_reg__0[11:8]),
        .O(r_V_tr_3_tr_fu_405_p2[24:21]),
        .S({\r_V_tr_3_tr_reg_1079[24]_i_2_n_0 ,\r_V_tr_3_tr_reg_1079[24]_i_3_n_0 ,\r_V_tr_3_tr_reg_1079[24]_i_4_n_0 ,\r_V_tr_3_tr_reg_1079[24]_i_5_n_0 }));
  FDRE \r_V_tr_3_tr_reg_1079_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[25]),
        .Q(r_V_tr_3_tr_reg_1079[25]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[26]),
        .Q(r_V_tr_3_tr_reg_1079[26]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[27] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[27]),
        .Q(r_V_tr_3_tr_reg_1079[27]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[2]),
        .Q(r_V_tr_3_tr_reg_1079[2]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[3]),
        .Q(r_V_tr_3_tr_reg_1079[3]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[4]),
        .Q(r_V_tr_3_tr_reg_1079[4]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[5]),
        .Q(r_V_tr_3_tr_reg_1079[5]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[6]),
        .Q(r_V_tr_3_tr_reg_1079[6]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[7]),
        .Q(r_V_tr_3_tr_reg_1079[7]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[8]),
        .Q(r_V_tr_3_tr_reg_1079[8]),
        .R(1'b0));
  FDRE \r_V_tr_3_tr_reg_1079_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_3_reg_1048[9]),
        .Q(r_V_tr_3_tr_reg_1079[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[13]_i_1 
       (.I0(tmp_9_cast_reg_1025_reg__0[0]),
        .I1(p_Val2_6_5_reg_1058[13]),
        .O(\r_V_tr_5_tr_reg_1090[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[16]_i_2 
       (.I0(tmp_9_cast_reg_1025_reg__0[3]),
        .I1(p_Val2_6_5_reg_1058[16]),
        .O(\r_V_tr_5_tr_reg_1090[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[16]_i_3 
       (.I0(tmp_9_cast_reg_1025_reg__0[2]),
        .I1(p_Val2_6_5_reg_1058[15]),
        .O(\r_V_tr_5_tr_reg_1090[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[16]_i_4 
       (.I0(tmp_9_cast_reg_1025_reg__0[1]),
        .I1(p_Val2_6_5_reg_1058[14]),
        .O(\r_V_tr_5_tr_reg_1090[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[16]_i_5 
       (.I0(tmp_9_cast_reg_1025_reg__0[0]),
        .I1(p_Val2_6_5_reg_1058[13]),
        .O(\r_V_tr_5_tr_reg_1090[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[20]_i_2 
       (.I0(tmp_9_cast_reg_1025_reg__0[7]),
        .I1(p_Val2_6_5_reg_1058[20]),
        .O(\r_V_tr_5_tr_reg_1090[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[20]_i_3 
       (.I0(tmp_9_cast_reg_1025_reg__0[6]),
        .I1(p_Val2_6_5_reg_1058[19]),
        .O(\r_V_tr_5_tr_reg_1090[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[20]_i_4 
       (.I0(tmp_9_cast_reg_1025_reg__0[5]),
        .I1(p_Val2_6_5_reg_1058[18]),
        .O(\r_V_tr_5_tr_reg_1090[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[20]_i_5 
       (.I0(tmp_9_cast_reg_1025_reg__0[4]),
        .I1(p_Val2_6_5_reg_1058[17]),
        .O(\r_V_tr_5_tr_reg_1090[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[24]_i_2 
       (.I0(tmp_9_cast_reg_1025_reg__0[11]),
        .I1(p_Val2_6_5_reg_1058[24]),
        .O(\r_V_tr_5_tr_reg_1090[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[24]_i_3 
       (.I0(tmp_9_cast_reg_1025_reg__0[10]),
        .I1(p_Val2_6_5_reg_1058[23]),
        .O(\r_V_tr_5_tr_reg_1090[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[24]_i_4 
       (.I0(tmp_9_cast_reg_1025_reg__0[9]),
        .I1(p_Val2_6_5_reg_1058[22]),
        .O(\r_V_tr_5_tr_reg_1090[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_V_tr_5_tr_reg_1090[24]_i_5 
       (.I0(tmp_9_cast_reg_1025_reg__0[8]),
        .I1(p_Val2_6_5_reg_1058[21]),
        .O(\r_V_tr_5_tr_reg_1090[24]_i_5_n_0 ));
  FDRE \r_V_tr_5_tr_reg_1090_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[0]),
        .Q(r_V_tr_5_tr_reg_1090[0]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[10] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[10]),
        .Q(r_V_tr_5_tr_reg_1090[10]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[11] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[11]),
        .Q(r_V_tr_5_tr_reg_1090[11]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[12] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[12]),
        .Q(r_V_tr_5_tr_reg_1090[12]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[13] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\r_V_tr_5_tr_reg_1090[13]_i_1_n_0 ),
        .Q(r_V_tr_5_tr_reg_1090[13]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[14] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_6 ),
        .Q(r_V_tr_5_tr_reg_1090[14]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_5 ),
        .Q(r_V_tr_5_tr_reg_1090[15]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[16] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_4 ),
        .Q(r_V_tr_5_tr_reg_1090[16]),
        .R(1'b0));
  CARRY4 \r_V_tr_5_tr_reg_1090_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_0 ,\r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_1 ,\r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_2 ,\r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_9_cast_reg_1025_reg__0[3:0]),
        .O({\r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_4 ,\r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_5 ,\r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_6 ,\NLW_r_V_tr_5_tr_reg_1090_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\r_V_tr_5_tr_reg_1090[16]_i_2_n_0 ,\r_V_tr_5_tr_reg_1090[16]_i_3_n_0 ,\r_V_tr_5_tr_reg_1090[16]_i_4_n_0 ,\r_V_tr_5_tr_reg_1090[16]_i_5_n_0 }));
  FDRE \r_V_tr_5_tr_reg_1090_reg[17] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_7 ),
        .Q(r_V_tr_5_tr_reg_1090[17]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[18] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_6 ),
        .Q(r_V_tr_5_tr_reg_1090[18]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[19] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_5 ),
        .Q(r_V_tr_5_tr_reg_1090[19]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[1] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[1]),
        .Q(r_V_tr_5_tr_reg_1090[1]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[20] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_4 ),
        .Q(r_V_tr_5_tr_reg_1090[20]),
        .R(1'b0));
  CARRY4 \r_V_tr_5_tr_reg_1090_reg[20]_i_1 
       (.CI(\r_V_tr_5_tr_reg_1090_reg[16]_i_1_n_0 ),
        .CO({\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_0 ,\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_1 ,\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_2 ,\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_9_cast_reg_1025_reg__0[7:4]),
        .O({\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_4 ,\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_5 ,\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_6 ,\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_7 }),
        .S({\r_V_tr_5_tr_reg_1090[20]_i_2_n_0 ,\r_V_tr_5_tr_reg_1090[20]_i_3_n_0 ,\r_V_tr_5_tr_reg_1090[20]_i_4_n_0 ,\r_V_tr_5_tr_reg_1090[20]_i_5_n_0 }));
  FDRE \r_V_tr_5_tr_reg_1090_reg[21] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_7 ),
        .Q(r_V_tr_5_tr_reg_1090[21]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[22] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_6 ),
        .Q(r_V_tr_5_tr_reg_1090[22]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[23] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_5 ),
        .Q(r_V_tr_5_tr_reg_1090[23]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[24] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_4 ),
        .Q(r_V_tr_5_tr_reg_1090[24]),
        .R(1'b0));
  CARRY4 \r_V_tr_5_tr_reg_1090_reg[24]_i_1 
       (.CI(\r_V_tr_5_tr_reg_1090_reg[20]_i_1_n_0 ),
        .CO({\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_0 ,\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_1 ,\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_2 ,\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_9_cast_reg_1025_reg__0[11:8]),
        .O({\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_4 ,\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_5 ,\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_6 ,\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_7 }),
        .S({\r_V_tr_5_tr_reg_1090[24]_i_2_n_0 ,\r_V_tr_5_tr_reg_1090[24]_i_3_n_0 ,\r_V_tr_5_tr_reg_1090[24]_i_4_n_0 ,\r_V_tr_5_tr_reg_1090[24]_i_5_n_0 }));
  FDRE \r_V_tr_5_tr_reg_1090_reg[25] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\tmp_48_reg_1095_reg[0]_i_2_n_7 ),
        .Q(r_V_tr_5_tr_reg_1090[25]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[26] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\tmp_48_reg_1095_reg[0]_i_2_n_6 ),
        .Q(r_V_tr_5_tr_reg_1090[26]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[27] 
       (.C(ap_clk),
        .CE(ce1),
        .D(\tmp_48_reg_1095_reg[0]_i_2_n_5 ),
        .Q(r_V_tr_5_tr_reg_1090[27]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[2] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[2]),
        .Q(r_V_tr_5_tr_reg_1090[2]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[3] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[3]),
        .Q(r_V_tr_5_tr_reg_1090[3]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[4] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[4]),
        .Q(r_V_tr_5_tr_reg_1090[4]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[5] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[5]),
        .Q(r_V_tr_5_tr_reg_1090[5]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[6] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[6]),
        .Q(r_V_tr_5_tr_reg_1090[6]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[7] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[7]),
        .Q(r_V_tr_5_tr_reg_1090[7]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[8] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[8]),
        .Q(r_V_tr_5_tr_reg_1090[8]),
        .R(1'b0));
  FDRE \r_V_tr_5_tr_reg_1090_reg[9] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_6_5_reg_1058[9]),
        .Q(r_V_tr_5_tr_reg_1090[9]),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_59),
        .Q(\rdata_reg[0]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_49),
        .Q(\rdata_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_48),
        .Q(\rdata_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_47),
        .Q(\rdata_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_46),
        .Q(\rdata_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_45),
        .Q(\rdata_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_44),
        .Q(\rdata_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_43),
        .Q(\rdata_reg[16]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_42),
        .Q(\rdata_reg[17]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_41),
        .Q(\rdata_reg[18]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_40),
        .Q(\rdata_reg[19]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_58),
        .Q(\rdata_reg[1]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_39),
        .Q(\rdata_reg[20]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_38),
        .Q(\rdata_reg[21]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_37),
        .Q(\rdata_reg[22]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_36),
        .Q(\rdata_reg[23]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_35),
        .Q(\rdata_reg[24]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_34),
        .Q(\rdata_reg[25]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_33),
        .Q(\rdata_reg[26]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_32),
        .Q(\rdata_reg[27]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_31),
        .Q(\rdata_reg[28]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_30),
        .Q(\rdata_reg[29]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_57),
        .Q(\rdata_reg[2]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_29),
        .Q(\rdata_reg[30]_i_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_AXILiteS_s_axi_U_n_62),
        .Q(\rdata_reg[31]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_28),
        .Q(\rdata_reg[31]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_56),
        .Q(\rdata_reg[3]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_55),
        .Q(\rdata_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_54),
        .Q(\rdata_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_53),
        .Q(\rdata_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_52),
        .Q(\rdata_reg[7]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_51),
        .Q(\rdata_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_50),
        .Q(\rdata_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[0] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[2]),
        .Q(tmp_17_cast_fu_259_p1[13]),
        .R(1'b0));
  FDRE \reg_236_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_13),
        .Q(\reg_236_reg[0]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_27),
        .Q(\reg_236_reg[0]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[10] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[12]),
        .Q(tmp_17_cast_fu_259_p1[23]),
        .R(1'b0));
  FDRE \reg_236_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_3),
        .Q(\reg_236_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[10]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_17),
        .Q(\reg_236_reg[10]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[11] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[13]),
        .Q(tmp_17_cast_fu_259_p1[24]),
        .R(1'b0));
  FDRE \reg_236_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_2),
        .Q(\reg_236_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[11]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_16),
        .Q(\reg_236_reg[11]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[12] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[14]),
        .Q(tmp_17_cast_fu_259_p1[25]),
        .R(1'b0));
  FDRE \reg_236_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_1),
        .Q(\reg_236_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[12]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_15),
        .Q(\reg_236_reg[12]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[13] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[15]),
        .Q(tmp_17_cast_fu_259_p1[26]),
        .R(1'b0));
  FDRE \reg_236_reg[13]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_0),
        .Q(\reg_236_reg[13]_i_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \reg_236_reg[13]_i_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regs_in_V_ce0),
        .Q(\reg_236_reg[13]_i_4_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[13]_i_5 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_14),
        .Q(\reg_236_reg[13]_i_5_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[1] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[3]),
        .Q(tmp_17_cast_fu_259_p1[14]),
        .R(1'b0));
  FDRE \reg_236_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_12),
        .Q(\reg_236_reg[1]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_26),
        .Q(\reg_236_reg[1]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[2] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[4]),
        .Q(tmp_17_cast_fu_259_p1[15]),
        .R(1'b0));
  FDRE \reg_236_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_11),
        .Q(\reg_236_reg[2]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_25),
        .Q(\reg_236_reg[2]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[3] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[5]),
        .Q(tmp_17_cast_fu_259_p1[16]),
        .R(1'b0));
  FDRE \reg_236_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_10),
        .Q(\reg_236_reg[3]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_24),
        .Q(\reg_236_reg[3]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[4] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[6]),
        .Q(tmp_17_cast_fu_259_p1[17]),
        .R(1'b0));
  FDRE \reg_236_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_9),
        .Q(\reg_236_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[4]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_23),
        .Q(\reg_236_reg[4]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[5] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[7]),
        .Q(tmp_17_cast_fu_259_p1[18]),
        .R(1'b0));
  FDRE \reg_236_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_8),
        .Q(\reg_236_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[5]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_22),
        .Q(\reg_236_reg[5]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[6] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[8]),
        .Q(tmp_17_cast_fu_259_p1[19]),
        .R(1'b0));
  FDRE \reg_236_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_7),
        .Q(\reg_236_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[6]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_21),
        .Q(\reg_236_reg[6]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[7] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[9]),
        .Q(tmp_17_cast_fu_259_p1[20]),
        .R(1'b0));
  FDRE \reg_236_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_6),
        .Q(\reg_236_reg[7]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[7]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_20),
        .Q(\reg_236_reg[7]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[8] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[10]),
        .Q(tmp_17_cast_fu_259_p1[21]),
        .R(1'b0));
  FDRE \reg_236_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_5),
        .Q(\reg_236_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[8]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_19),
        .Q(\reg_236_reg[8]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[9] 
       (.C(ap_clk),
        .CE(reg_2360),
        .D(regs_in_V_q0[11]),
        .Q(tmp_17_cast_fu_259_p1[22]),
        .R(1'b0));
  FDRE \reg_236_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_4),
        .Q(\reg_236_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_236_reg[9]_i_3 
       (.C(ap_clk),
        .CE(\reg_236_reg[13]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_18),
        .Q(\reg_236_reg[9]_i_3_n_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_10_reg_1259[15]_i_1 
       (.I0(p_Val2_s_10_fu_704_p2),
        .O(tmp_10_fu_725_p2));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_10 
       (.I0(tmp_8_reg_1194[21]),
        .I1(p_v_v_reg_1188[21]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[21]),
        .O(\tmp_10_reg_1259[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_12 
       (.I0(tmp_8_reg_1194[20]),
        .I1(p_v_v_reg_1188[20]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[20]),
        .O(\tmp_10_reg_1259[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_13 
       (.I0(tmp_8_reg_1194[19]),
        .I1(p_v_v_reg_1188[19]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[19]),
        .O(\tmp_10_reg_1259[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_14 
       (.I0(tmp_8_reg_1194[18]),
        .I1(p_v_v_reg_1188[18]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[18]),
        .O(\tmp_10_reg_1259[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_15 
       (.I0(tmp_8_reg_1194[17]),
        .I1(p_v_v_reg_1188[17]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[17]),
        .O(\tmp_10_reg_1259[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_16 
       (.I0(tmp_8_reg_1194[16]),
        .I1(p_v_v_reg_1188[16]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[16]),
        .O(\tmp_10_reg_1259[15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_17 
       (.I0(tmp_8_reg_1194[15]),
        .I1(p_v_v_reg_1188[15]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[15]),
        .O(\tmp_10_reg_1259[15]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_18 
       (.I0(tmp_8_reg_1194[14]),
        .I1(p_v_v_reg_1188[14]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[14]),
        .O(\tmp_10_reg_1259[15]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_19 
       (.I0(tmp_8_reg_1194[13]),
        .I1(p_v_v_reg_1188[13]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[13]),
        .O(\tmp_10_reg_1259[15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_4 
       (.I0(tmp_8_reg_1194[26]),
        .I1(p_v_v_reg_1188[25]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[26]),
        .O(\tmp_10_reg_1259[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_5 
       (.I0(tmp_8_reg_1194[25]),
        .I1(p_v_v_reg_1188[25]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[25]),
        .O(\tmp_10_reg_1259[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_7 
       (.I0(tmp_8_reg_1194[24]),
        .I1(p_v_v_reg_1188[24]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[24]),
        .O(\tmp_10_reg_1259[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_8 
       (.I0(tmp_8_reg_1194[23]),
        .I1(p_v_v_reg_1188[23]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[23]),
        .O(\tmp_10_reg_1259[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_10_reg_1259[15]_i_9 
       (.I0(tmp_8_reg_1194[22]),
        .I1(p_v_v_reg_1188[22]),
        .I2(ap_reg_pp0_iter2_tmp_reg_1037),
        .I3(neg_ti1_reg_1228[22]),
        .O(\tmp_10_reg_1259[15]_i_9_n_0 ));
  FDRE \tmp_10_reg_1259_reg[15] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(tmp_10_fu_725_p2),
        .Q(tmp_10_reg_1259),
        .R(1'b0));
  CARRY4 \tmp_10_reg_1259_reg[15]_i_11 
       (.CI(1'b0),
        .CO({\tmp_10_reg_1259_reg[15]_i_11_n_0 ,\tmp_10_reg_1259_reg[15]_i_11_n_1 ,\tmp_10_reg_1259_reg[15]_i_11_n_2 ,\tmp_10_reg_1259_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[16:13]),
        .O(\NLW_tmp_10_reg_1259_reg[15]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1259[15]_i_16_n_0 ,\tmp_10_reg_1259[15]_i_17_n_0 ,\tmp_10_reg_1259[15]_i_18_n_0 ,\tmp_10_reg_1259[15]_i_19_n_0 }));
  CARRY4 \tmp_10_reg_1259_reg[15]_i_2 
       (.CI(\tmp_10_reg_1259_reg[15]_i_3_n_0 ),
        .CO({\NLW_tmp_10_reg_1259_reg[15]_i_2_CO_UNCONNECTED [3:1],\tmp_10_reg_1259_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_8_reg_1194[25]}),
        .O({\NLW_tmp_10_reg_1259_reg[15]_i_2_O_UNCONNECTED [3:2],p_Val2_s_10_fu_704_p2,\NLW_tmp_10_reg_1259_reg[15]_i_2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,\tmp_10_reg_1259[15]_i_4_n_0 ,\tmp_10_reg_1259[15]_i_5_n_0 }));
  CARRY4 \tmp_10_reg_1259_reg[15]_i_3 
       (.CI(\tmp_10_reg_1259_reg[15]_i_6_n_0 ),
        .CO({\tmp_10_reg_1259_reg[15]_i_3_n_0 ,\tmp_10_reg_1259_reg[15]_i_3_n_1 ,\tmp_10_reg_1259_reg[15]_i_3_n_2 ,\tmp_10_reg_1259_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[24:21]),
        .O(\NLW_tmp_10_reg_1259_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1259[15]_i_7_n_0 ,\tmp_10_reg_1259[15]_i_8_n_0 ,\tmp_10_reg_1259[15]_i_9_n_0 ,\tmp_10_reg_1259[15]_i_10_n_0 }));
  CARRY4 \tmp_10_reg_1259_reg[15]_i_6 
       (.CI(\tmp_10_reg_1259_reg[15]_i_11_n_0 ),
        .CO({\tmp_10_reg_1259_reg[15]_i_6_n_0 ,\tmp_10_reg_1259_reg[15]_i_6_n_1 ,\tmp_10_reg_1259_reg[15]_i_6_n_2 ,\tmp_10_reg_1259_reg[15]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[20:17]),
        .O(\NLW_tmp_10_reg_1259_reg[15]_i_6_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1259[15]_i_12_n_0 ,\tmp_10_reg_1259[15]_i_13_n_0 ,\tmp_10_reg_1259[15]_i_14_n_0 ,\tmp_10_reg_1259[15]_i_15_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_14_reg_1291[15]_i_1 
       (.I0(tmp_28_reg_1203),
        .O(tmp_14_fu_774_p2));
  FDRE \tmp_14_reg_1291_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_14_fu_774_p2),
        .Q(tmp_14_reg_1291),
        .R(1'b0));
  FDRE \tmp_16_reg_985_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_V_tr_1_tr_fu_267_p2[27]),
        .Q(tmp_16_reg_985),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_17_reg_1312[15]_i_1 
       (.I0(tmp_34_reg_1296),
        .O(tmp_17_fu_823_p2));
  FDRE \tmp_17_reg_1312_reg[15] 
       (.C(ap_clk),
        .CE(ce1),
        .D(tmp_17_fu_823_p2),
        .Q(tmp_17_reg_1312),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_10 
       (.I0(mul2_reg_1116[25]),
        .O(\tmp_19_reg_1126[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_11 
       (.I0(mul2_reg_1116[24]),
        .O(\tmp_19_reg_1126[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_13 
       (.I0(mul2_reg_1116[23]),
        .O(\tmp_19_reg_1126[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_14 
       (.I0(mul2_reg_1116[22]),
        .O(\tmp_19_reg_1126[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_15 
       (.I0(mul2_reg_1116[21]),
        .O(\tmp_19_reg_1126[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_16 
       (.I0(mul2_reg_1116[20]),
        .O(\tmp_19_reg_1126[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_18 
       (.I0(mul2_reg_1116[19]),
        .O(\tmp_19_reg_1126[0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_19 
       (.I0(mul2_reg_1116[18]),
        .O(\tmp_19_reg_1126[0]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_20 
       (.I0(mul2_reg_1116[17]),
        .O(\tmp_19_reg_1126[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_21 
       (.I0(mul2_reg_1116[16]),
        .O(\tmp_19_reg_1126[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_23 
       (.I0(mul2_reg_1116[15]),
        .O(\tmp_19_reg_1126[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_24 
       (.I0(mul2_reg_1116[14]),
        .O(\tmp_19_reg_1126[0]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_25 
       (.I0(mul2_reg_1116[13]),
        .O(\tmp_19_reg_1126[0]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_26 
       (.I0(mul2_reg_1116[12]),
        .O(\tmp_19_reg_1126[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_28 
       (.I0(mul2_reg_1116[11]),
        .O(\tmp_19_reg_1126[0]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_29 
       (.I0(mul2_reg_1116[10]),
        .O(\tmp_19_reg_1126[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_3 
       (.I0(mul2_reg_1116[31]),
        .O(\tmp_19_reg_1126[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_30 
       (.I0(mul2_reg_1116[9]),
        .O(\tmp_19_reg_1126[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_31 
       (.I0(mul2_reg_1116[8]),
        .O(\tmp_19_reg_1126[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_33 
       (.I0(mul2_reg_1116[7]),
        .O(\tmp_19_reg_1126[0]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_34 
       (.I0(mul2_reg_1116[6]),
        .O(\tmp_19_reg_1126[0]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_35 
       (.I0(mul2_reg_1116[5]),
        .O(\tmp_19_reg_1126[0]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_36 
       (.I0(mul2_reg_1116[4]),
        .O(\tmp_19_reg_1126[0]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_37 
       (.I0(mul2_reg_1116[3]),
        .O(\tmp_19_reg_1126[0]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_38 
       (.I0(mul2_reg_1116[2]),
        .O(\tmp_19_reg_1126[0]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_39 
       (.I0(mul2_reg_1116[1]),
        .O(\tmp_19_reg_1126[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_4 
       (.I0(mul2_reg_1116[30]),
        .O(\tmp_19_reg_1126[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_5 
       (.I0(mul2_reg_1116[29]),
        .O(\tmp_19_reg_1126[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_6 
       (.I0(mul2_reg_1116[28]),
        .O(\tmp_19_reg_1126[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_8 
       (.I0(mul2_reg_1116[27]),
        .O(\tmp_19_reg_1126[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[0]_i_9 
       (.I0(mul2_reg_1116[26]),
        .O(\tmp_19_reg_1126[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[12]_i_2 
       (.I0(mul2_reg_1116[43]),
        .O(\tmp_19_reg_1126[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[12]_i_3 
       (.I0(mul2_reg_1116[42]),
        .O(\tmp_19_reg_1126[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[12]_i_4 
       (.I0(mul2_reg_1116[41]),
        .O(\tmp_19_reg_1126[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[12]_i_5 
       (.I0(mul2_reg_1116[40]),
        .O(\tmp_19_reg_1126[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[16]_i_2 
       (.I0(mul2_reg_1116[47]),
        .O(\tmp_19_reg_1126[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[16]_i_3 
       (.I0(mul2_reg_1116[46]),
        .O(\tmp_19_reg_1126[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[16]_i_4 
       (.I0(mul2_reg_1116[45]),
        .O(\tmp_19_reg_1126[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[16]_i_5 
       (.I0(mul2_reg_1116[44]),
        .O(\tmp_19_reg_1126[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[20]_i_2 
       (.I0(mul2_reg_1116[51]),
        .O(\tmp_19_reg_1126[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[20]_i_3 
       (.I0(mul2_reg_1116[50]),
        .O(\tmp_19_reg_1126[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[20]_i_4 
       (.I0(mul2_reg_1116[49]),
        .O(\tmp_19_reg_1126[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[20]_i_5 
       (.I0(mul2_reg_1116[48]),
        .O(\tmp_19_reg_1126[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[24]_i_2 
       (.I0(mul2_reg_1116[55]),
        .O(\tmp_19_reg_1126[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[24]_i_3 
       (.I0(mul2_reg_1116[54]),
        .O(\tmp_19_reg_1126[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[24]_i_4 
       (.I0(mul2_reg_1116[53]),
        .O(\tmp_19_reg_1126[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[24]_i_5 
       (.I0(mul2_reg_1116[52]),
        .O(\tmp_19_reg_1126[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[25]_i_3 
       (.I0(mul2_reg_1116[56]),
        .O(\tmp_19_reg_1126[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[4]_i_2 
       (.I0(mul2_reg_1116[35]),
        .O(\tmp_19_reg_1126[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[4]_i_3 
       (.I0(mul2_reg_1116[34]),
        .O(\tmp_19_reg_1126[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[4]_i_4 
       (.I0(mul2_reg_1116[33]),
        .O(\tmp_19_reg_1126[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[4]_i_5 
       (.I0(mul2_reg_1116[32]),
        .O(\tmp_19_reg_1126[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[8]_i_2 
       (.I0(mul2_reg_1116[39]),
        .O(\tmp_19_reg_1126[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[8]_i_3 
       (.I0(mul2_reg_1116[38]),
        .O(\tmp_19_reg_1126[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[8]_i_4 
       (.I0(mul2_reg_1116[37]),
        .O(\tmp_19_reg_1126[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_reg_1126[8]_i_5 
       (.I0(mul2_reg_1116[36]),
        .O(\tmp_19_reg_1126[8]_i_5_n_0 ));
  FDRE \tmp_19_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[31]),
        .Q(tmp_19_reg_1126[0]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1126_reg[0]_i_1 
       (.CI(\tmp_19_reg_1126_reg[0]_i_2_n_0 ),
        .CO({\tmp_19_reg_1126_reg[0]_i_1_n_0 ,\tmp_19_reg_1126_reg[0]_i_1_n_1 ,\tmp_19_reg_1126_reg[0]_i_1_n_2 ,\tmp_19_reg_1126_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_mul2_fu_471_p2[31],\NLW_tmp_19_reg_1126_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({\tmp_19_reg_1126[0]_i_3_n_0 ,\tmp_19_reg_1126[0]_i_4_n_0 ,\tmp_19_reg_1126[0]_i_5_n_0 ,\tmp_19_reg_1126[0]_i_6_n_0 }));
  CARRY4 \tmp_19_reg_1126_reg[0]_i_12 
       (.CI(\tmp_19_reg_1126_reg[0]_i_17_n_0 ),
        .CO({\tmp_19_reg_1126_reg[0]_i_12_n_0 ,\tmp_19_reg_1126_reg[0]_i_12_n_1 ,\tmp_19_reg_1126_reg[0]_i_12_n_2 ,\tmp_19_reg_1126_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_19_reg_1126_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_19_reg_1126[0]_i_18_n_0 ,\tmp_19_reg_1126[0]_i_19_n_0 ,\tmp_19_reg_1126[0]_i_20_n_0 ,\tmp_19_reg_1126[0]_i_21_n_0 }));
  CARRY4 \tmp_19_reg_1126_reg[0]_i_17 
       (.CI(\tmp_19_reg_1126_reg[0]_i_22_n_0 ),
        .CO({\tmp_19_reg_1126_reg[0]_i_17_n_0 ,\tmp_19_reg_1126_reg[0]_i_17_n_1 ,\tmp_19_reg_1126_reg[0]_i_17_n_2 ,\tmp_19_reg_1126_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_19_reg_1126_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_19_reg_1126[0]_i_23_n_0 ,\tmp_19_reg_1126[0]_i_24_n_0 ,\tmp_19_reg_1126[0]_i_25_n_0 ,\tmp_19_reg_1126[0]_i_26_n_0 }));
  CARRY4 \tmp_19_reg_1126_reg[0]_i_2 
       (.CI(\tmp_19_reg_1126_reg[0]_i_7_n_0 ),
        .CO({\tmp_19_reg_1126_reg[0]_i_2_n_0 ,\tmp_19_reg_1126_reg[0]_i_2_n_1 ,\tmp_19_reg_1126_reg[0]_i_2_n_2 ,\tmp_19_reg_1126_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_19_reg_1126_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_19_reg_1126[0]_i_8_n_0 ,\tmp_19_reg_1126[0]_i_9_n_0 ,\tmp_19_reg_1126[0]_i_10_n_0 ,\tmp_19_reg_1126[0]_i_11_n_0 }));
  CARRY4 \tmp_19_reg_1126_reg[0]_i_22 
       (.CI(\tmp_19_reg_1126_reg[0]_i_27_n_0 ),
        .CO({\tmp_19_reg_1126_reg[0]_i_22_n_0 ,\tmp_19_reg_1126_reg[0]_i_22_n_1 ,\tmp_19_reg_1126_reg[0]_i_22_n_2 ,\tmp_19_reg_1126_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_19_reg_1126_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_19_reg_1126[0]_i_28_n_0 ,\tmp_19_reg_1126[0]_i_29_n_0 ,\tmp_19_reg_1126[0]_i_30_n_0 ,\tmp_19_reg_1126[0]_i_31_n_0 }));
  CARRY4 \tmp_19_reg_1126_reg[0]_i_27 
       (.CI(\tmp_19_reg_1126_reg[0]_i_32_n_0 ),
        .CO({\tmp_19_reg_1126_reg[0]_i_27_n_0 ,\tmp_19_reg_1126_reg[0]_i_27_n_1 ,\tmp_19_reg_1126_reg[0]_i_27_n_2 ,\tmp_19_reg_1126_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_19_reg_1126_reg[0]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_19_reg_1126[0]_i_33_n_0 ,\tmp_19_reg_1126[0]_i_34_n_0 ,\tmp_19_reg_1126[0]_i_35_n_0 ,\tmp_19_reg_1126[0]_i_36_n_0 }));
  CARRY4 \tmp_19_reg_1126_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\tmp_19_reg_1126_reg[0]_i_32_n_0 ,\tmp_19_reg_1126_reg[0]_i_32_n_1 ,\tmp_19_reg_1126_reg[0]_i_32_n_2 ,\tmp_19_reg_1126_reg[0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_tmp_19_reg_1126_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_19_reg_1126[0]_i_37_n_0 ,\tmp_19_reg_1126[0]_i_38_n_0 ,\tmp_19_reg_1126[0]_i_39_n_0 ,mul2_reg_1116[0]}));
  CARRY4 \tmp_19_reg_1126_reg[0]_i_7 
       (.CI(\tmp_19_reg_1126_reg[0]_i_12_n_0 ),
        .CO({\tmp_19_reg_1126_reg[0]_i_7_n_0 ,\tmp_19_reg_1126_reg[0]_i_7_n_1 ,\tmp_19_reg_1126_reg[0]_i_7_n_2 ,\tmp_19_reg_1126_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_19_reg_1126_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_19_reg_1126[0]_i_13_n_0 ,\tmp_19_reg_1126[0]_i_14_n_0 ,\tmp_19_reg_1126[0]_i_15_n_0 ,\tmp_19_reg_1126[0]_i_16_n_0 }));
  FDRE \tmp_19_reg_1126_reg[10] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[41]),
        .Q(tmp_19_reg_1126[10]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[11] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[42]),
        .Q(tmp_19_reg_1126[11]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[12] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[43]),
        .Q(tmp_19_reg_1126[12]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1126_reg[12]_i_1 
       (.CI(\tmp_19_reg_1126_reg[8]_i_1_n_0 ),
        .CO({\tmp_19_reg_1126_reg[12]_i_1_n_0 ,\tmp_19_reg_1126_reg[12]_i_1_n_1 ,\tmp_19_reg_1126_reg[12]_i_1_n_2 ,\tmp_19_reg_1126_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul2_fu_471_p2[43:40]),
        .S({\tmp_19_reg_1126[12]_i_2_n_0 ,\tmp_19_reg_1126[12]_i_3_n_0 ,\tmp_19_reg_1126[12]_i_4_n_0 ,\tmp_19_reg_1126[12]_i_5_n_0 }));
  FDRE \tmp_19_reg_1126_reg[13] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[44]),
        .Q(tmp_19_reg_1126[13]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[14] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[45]),
        .Q(tmp_19_reg_1126[14]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[15] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[46]),
        .Q(tmp_19_reg_1126[15]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[16] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[47]),
        .Q(tmp_19_reg_1126[16]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1126_reg[16]_i_1 
       (.CI(\tmp_19_reg_1126_reg[12]_i_1_n_0 ),
        .CO({\tmp_19_reg_1126_reg[16]_i_1_n_0 ,\tmp_19_reg_1126_reg[16]_i_1_n_1 ,\tmp_19_reg_1126_reg[16]_i_1_n_2 ,\tmp_19_reg_1126_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul2_fu_471_p2[47:44]),
        .S({\tmp_19_reg_1126[16]_i_2_n_0 ,\tmp_19_reg_1126[16]_i_3_n_0 ,\tmp_19_reg_1126[16]_i_4_n_0 ,\tmp_19_reg_1126[16]_i_5_n_0 }));
  FDRE \tmp_19_reg_1126_reg[17] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[48]),
        .Q(tmp_19_reg_1126[17]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[18] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[49]),
        .Q(tmp_19_reg_1126[18]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[19] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[50]),
        .Q(tmp_19_reg_1126[19]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[1] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[32]),
        .Q(tmp_19_reg_1126[1]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[20] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[51]),
        .Q(tmp_19_reg_1126[20]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1126_reg[20]_i_1 
       (.CI(\tmp_19_reg_1126_reg[16]_i_1_n_0 ),
        .CO({\tmp_19_reg_1126_reg[20]_i_1_n_0 ,\tmp_19_reg_1126_reg[20]_i_1_n_1 ,\tmp_19_reg_1126_reg[20]_i_1_n_2 ,\tmp_19_reg_1126_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul2_fu_471_p2[51:48]),
        .S({\tmp_19_reg_1126[20]_i_2_n_0 ,\tmp_19_reg_1126[20]_i_3_n_0 ,\tmp_19_reg_1126[20]_i_4_n_0 ,\tmp_19_reg_1126[20]_i_5_n_0 }));
  FDRE \tmp_19_reg_1126_reg[21] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[52]),
        .Q(tmp_19_reg_1126[21]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[22] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[53]),
        .Q(tmp_19_reg_1126[22]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[23] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[54]),
        .Q(tmp_19_reg_1126[23]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[24] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[55]),
        .Q(tmp_19_reg_1126[24]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1126_reg[24]_i_1 
       (.CI(\tmp_19_reg_1126_reg[20]_i_1_n_0 ),
        .CO({\tmp_19_reg_1126_reg[24]_i_1_n_0 ,\tmp_19_reg_1126_reg[24]_i_1_n_1 ,\tmp_19_reg_1126_reg[24]_i_1_n_2 ,\tmp_19_reg_1126_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul2_fu_471_p2[55:52]),
        .S({\tmp_19_reg_1126[24]_i_2_n_0 ,\tmp_19_reg_1126[24]_i_3_n_0 ,\tmp_19_reg_1126[24]_i_4_n_0 ,\tmp_19_reg_1126[24]_i_5_n_0 }));
  FDRE \tmp_19_reg_1126_reg[25] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[56]),
        .Q(tmp_19_reg_1126[25]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1126_reg[25]_i_2 
       (.CI(\tmp_19_reg_1126_reg[24]_i_1_n_0 ),
        .CO(\NLW_tmp_19_reg_1126_reg[25]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_19_reg_1126_reg[25]_i_2_O_UNCONNECTED [3:1],neg_mul2_fu_471_p2[56]}),
        .S({1'b0,1'b0,1'b0,\tmp_19_reg_1126[25]_i_3_n_0 }));
  FDRE \tmp_19_reg_1126_reg[2] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[33]),
        .Q(tmp_19_reg_1126[2]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[3] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[34]),
        .Q(tmp_19_reg_1126[3]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[4] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[35]),
        .Q(tmp_19_reg_1126[4]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1126_reg[4]_i_1 
       (.CI(\tmp_19_reg_1126_reg[0]_i_1_n_0 ),
        .CO({\tmp_19_reg_1126_reg[4]_i_1_n_0 ,\tmp_19_reg_1126_reg[4]_i_1_n_1 ,\tmp_19_reg_1126_reg[4]_i_1_n_2 ,\tmp_19_reg_1126_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul2_fu_471_p2[35:32]),
        .S({\tmp_19_reg_1126[4]_i_2_n_0 ,\tmp_19_reg_1126[4]_i_3_n_0 ,\tmp_19_reg_1126[4]_i_4_n_0 ,\tmp_19_reg_1126[4]_i_5_n_0 }));
  FDRE \tmp_19_reg_1126_reg[5] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[36]),
        .Q(tmp_19_reg_1126[5]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[6] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[37]),
        .Q(tmp_19_reg_1126[6]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[7] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[38]),
        .Q(tmp_19_reg_1126[7]),
        .R(1'b0));
  FDRE \tmp_19_reg_1126_reg[8] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[39]),
        .Q(tmp_19_reg_1126[8]),
        .R(1'b0));
  CARRY4 \tmp_19_reg_1126_reg[8]_i_1 
       (.CI(\tmp_19_reg_1126_reg[4]_i_1_n_0 ),
        .CO({\tmp_19_reg_1126_reg[8]_i_1_n_0 ,\tmp_19_reg_1126_reg[8]_i_1_n_1 ,\tmp_19_reg_1126_reg[8]_i_1_n_2 ,\tmp_19_reg_1126_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul2_fu_471_p2[39:36]),
        .S({\tmp_19_reg_1126[8]_i_2_n_0 ,\tmp_19_reg_1126[8]_i_3_n_0 ,\tmp_19_reg_1126[8]_i_4_n_0 ,\tmp_19_reg_1126[8]_i_5_n_0 }));
  FDRE \tmp_19_reg_1126_reg[9] 
       (.C(ap_clk),
        .CE(tmp_19_reg_11260),
        .D(neg_mul2_fu_471_p2[40]),
        .Q(tmp_19_reg_1126[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_20_reg_1327[15]_i_1 
       (.I0(tmp_40_reg_1317),
        .O(tmp_20_fu_867_p2));
  FDRE \tmp_20_reg_1327_reg[15] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(tmp_20_fu_867_p2),
        .Q(tmp_20_reg_1327),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[0] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [31]),
        .Q(tmp_22_reg_1121[0]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[10] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [41]),
        .Q(tmp_22_reg_1121[10]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[11] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [42]),
        .Q(tmp_22_reg_1121[11]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[12] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [43]),
        .Q(tmp_22_reg_1121[12]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[13] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [44]),
        .Q(tmp_22_reg_1121[13]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[14] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [45]),
        .Q(tmp_22_reg_1121[14]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[15] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [46]),
        .Q(tmp_22_reg_1121[15]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[16] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [47]),
        .Q(tmp_22_reg_1121[16]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[17] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [48]),
        .Q(tmp_22_reg_1121[17]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[18] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [49]),
        .Q(tmp_22_reg_1121[18]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[19] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [50]),
        .Q(tmp_22_reg_1121[19]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[1] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [32]),
        .Q(tmp_22_reg_1121[1]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[20] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [51]),
        .Q(tmp_22_reg_1121[20]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[21] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [52]),
        .Q(tmp_22_reg_1121[21]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[22] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [53]),
        .Q(tmp_22_reg_1121[22]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[23] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [54]),
        .Q(tmp_22_reg_1121[23]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[24] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [55]),
        .Q(tmp_22_reg_1121[24]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[25] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [56]),
        .Q(tmp_22_reg_1121[25]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[2] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [33]),
        .Q(tmp_22_reg_1121[2]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[3] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [34]),
        .Q(tmp_22_reg_1121[3]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[4] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [35]),
        .Q(tmp_22_reg_1121[4]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[5] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [36]),
        .Q(tmp_22_reg_1121[5]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[6] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [37]),
        .Q(tmp_22_reg_1121[6]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[7] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [38]),
        .Q(tmp_22_reg_1121[7]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[8] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [39]),
        .Q(tmp_22_reg_1121[8]),
        .R(1'b0));
  FDRE \tmp_22_reg_1121_reg[9] 
       (.C(ap_clk),
        .CE(tmp_22_reg_11210),
        .D(\mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg [40]),
        .Q(tmp_22_reg_1121[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_23_reg_1337[15]_i_1 
       (.I0(tmp_47_reg_1244),
        .O(tmp_23_fu_902_p2));
  FDRE \tmp_23_reg_1337_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_23_fu_902_p2),
        .Q(tmp_23_reg_1337),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_1342[15]_i_1 
       (.I0(tmp_53_reg_1332),
        .O(tmp_26_fu_915_p2));
  FDRE \tmp_26_reg_1342_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_26_fu_915_p2),
        .Q(tmp_26_reg_1342),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_10 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[7]),
        .I1(p_v1_v_reg_1151[20]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[20]),
        .O(\tmp_28_reg_1203[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_12 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[6]),
        .I1(p_v1_v_reg_1151[19]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[19]),
        .O(\tmp_28_reg_1203[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_13 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[5]),
        .I1(p_v1_v_reg_1151[18]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[18]),
        .O(\tmp_28_reg_1203[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_14 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[4]),
        .I1(p_v1_v_reg_1151[17]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[17]),
        .O(\tmp_28_reg_1203[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_15 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[3]),
        .I1(p_v1_v_reg_1151[16]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[16]),
        .O(\tmp_28_reg_1203[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_16 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[2]),
        .I1(p_v1_v_reg_1151[15]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[15]),
        .O(\tmp_28_reg_1203[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_17 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[1]),
        .I1(p_v1_v_reg_1151[14]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[14]),
        .O(\tmp_28_reg_1203[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_18 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[0]),
        .I1(p_v1_v_reg_1151[13]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[13]),
        .O(\tmp_28_reg_1203[0]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_28_reg_1203[0]_i_19 
       (.I0(neg_ti2_reg_1167[12]),
        .I1(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I2(p_v1_v_reg_1151[12]),
        .O(tmp_27_fu_580_p3));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_3 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[13]),
        .I1(p_v1_v_reg_1151[25]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[26]),
        .O(\tmp_28_reg_1203[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_4 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[12]),
        .I1(p_v1_v_reg_1151[25]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[25]),
        .O(\tmp_28_reg_1203[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_5 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[11]),
        .I1(p_v1_v_reg_1151[24]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[24]),
        .O(\tmp_28_reg_1203[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_7 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[10]),
        .I1(p_v1_v_reg_1151[23]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[23]),
        .O(\tmp_28_reg_1203[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_8 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[9]),
        .I1(p_v1_v_reg_1151[22]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[22]),
        .O(\tmp_28_reg_1203[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_28_reg_1203[0]_i_9 
       (.I0(ap_reg_pp0_iter1_tmp_9_reg_975[8]),
        .I1(p_v1_v_reg_1151[21]),
        .I2(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I3(neg_ti2_reg_1167[21]),
        .O(\tmp_28_reg_1203[0]_i_9_n_0 ));
  FDRE \tmp_28_reg_1203_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_Val2_10_1_fu_586_p2),
        .Q(tmp_28_reg_1203),
        .R(1'b0));
  CARRY4 \tmp_28_reg_1203_reg[0]_i_1 
       (.CI(\tmp_28_reg_1203_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_28_reg_1203_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_28_reg_1203_reg[0]_i_1_n_2 ,\tmp_28_reg_1203_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ap_reg_pp0_iter1_tmp_9_reg_975[12:11]}),
        .O({\NLW_tmp_28_reg_1203_reg[0]_i_1_O_UNCONNECTED [3],p_Val2_10_1_fu_586_p2,\NLW_tmp_28_reg_1203_reg[0]_i_1_O_UNCONNECTED [1:0]}),
        .S({1'b0,\tmp_28_reg_1203[0]_i_3_n_0 ,\tmp_28_reg_1203[0]_i_4_n_0 ,\tmp_28_reg_1203[0]_i_5_n_0 }));
  CARRY4 \tmp_28_reg_1203_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\tmp_28_reg_1203_reg[0]_i_11_n_0 ,\tmp_28_reg_1203_reg[0]_i_11_n_1 ,\tmp_28_reg_1203_reg[0]_i_11_n_2 ,\tmp_28_reg_1203_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({ap_reg_pp0_iter1_tmp_9_reg_975[2:0],1'b0}),
        .O(\NLW_tmp_28_reg_1203_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_28_reg_1203[0]_i_16_n_0 ,\tmp_28_reg_1203[0]_i_17_n_0 ,\tmp_28_reg_1203[0]_i_18_n_0 ,tmp_27_fu_580_p3}));
  CARRY4 \tmp_28_reg_1203_reg[0]_i_2 
       (.CI(\tmp_28_reg_1203_reg[0]_i_6_n_0 ),
        .CO({\tmp_28_reg_1203_reg[0]_i_2_n_0 ,\tmp_28_reg_1203_reg[0]_i_2_n_1 ,\tmp_28_reg_1203_reg[0]_i_2_n_2 ,\tmp_28_reg_1203_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_reg_pp0_iter1_tmp_9_reg_975[10:7]),
        .O(\NLW_tmp_28_reg_1203_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_28_reg_1203[0]_i_7_n_0 ,\tmp_28_reg_1203[0]_i_8_n_0 ,\tmp_28_reg_1203[0]_i_9_n_0 ,\tmp_28_reg_1203[0]_i_10_n_0 }));
  CARRY4 \tmp_28_reg_1203_reg[0]_i_6 
       (.CI(\tmp_28_reg_1203_reg[0]_i_11_n_0 ),
        .CO({\tmp_28_reg_1203_reg[0]_i_6_n_0 ,\tmp_28_reg_1203_reg[0]_i_6_n_1 ,\tmp_28_reg_1203_reg[0]_i_6_n_2 ,\tmp_28_reg_1203_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(ap_reg_pp0_iter1_tmp_9_reg_975[6:3]),
        .O(\NLW_tmp_28_reg_1203_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\tmp_28_reg_1203[0]_i_12_n_0 ,\tmp_28_reg_1203[0]_i_13_n_0 ,\tmp_28_reg_1203[0]_i_14_n_0 ,\tmp_28_reg_1203[0]_i_15_n_0 }));
  FDRE \tmp_29_reg_1073_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_2_tr_fu_389_p2[28]),
        .Q(tmp_29_reg_1073),
        .R(1'b0));
  CARRY4 \tmp_29_reg_1073_reg[0]_i_1 
       (.CI(\r_V_tr_2_tr_reg_1068_reg[27]_i_1_n_0 ),
        .CO(\NLW_tmp_29_reg_1073_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_29_reg_1073_reg[0]_i_1_O_UNCONNECTED [3:1],r_V_tr_2_tr_fu_389_p2[28]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[11]_i_2 
       (.I0(mul1_reg_1141[43]),
        .O(\tmp_2_reg_1162[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[11]_i_3 
       (.I0(mul1_reg_1141[42]),
        .O(\tmp_2_reg_1162[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[11]_i_4 
       (.I0(mul1_reg_1141[41]),
        .O(\tmp_2_reg_1162[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[11]_i_5 
       (.I0(mul1_reg_1141[40]),
        .O(\tmp_2_reg_1162[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[15]_i_2 
       (.I0(mul1_reg_1141[47]),
        .O(\tmp_2_reg_1162[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[15]_i_3 
       (.I0(mul1_reg_1141[46]),
        .O(\tmp_2_reg_1162[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[15]_i_4 
       (.I0(mul1_reg_1141[45]),
        .O(\tmp_2_reg_1162[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[15]_i_5 
       (.I0(mul1_reg_1141[44]),
        .O(\tmp_2_reg_1162[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[19]_i_2 
       (.I0(mul1_reg_1141[51]),
        .O(\tmp_2_reg_1162[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[19]_i_3 
       (.I0(mul1_reg_1141[50]),
        .O(\tmp_2_reg_1162[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[19]_i_4 
       (.I0(mul1_reg_1141[49]),
        .O(\tmp_2_reg_1162[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[19]_i_5 
       (.I0(mul1_reg_1141[48]),
        .O(\tmp_2_reg_1162[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[23]_i_2 
       (.I0(mul1_reg_1141[55]),
        .O(\tmp_2_reg_1162[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[23]_i_3 
       (.I0(mul1_reg_1141[54]),
        .O(\tmp_2_reg_1162[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[23]_i_4 
       (.I0(mul1_reg_1141[53]),
        .O(\tmp_2_reg_1162[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[23]_i_5 
       (.I0(mul1_reg_1141[52]),
        .O(\tmp_2_reg_1162[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[25]_i_3 
       (.I0(mul1_reg_1141[57]),
        .O(\tmp_2_reg_1162[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[25]_i_4 
       (.I0(mul1_reg_1141[56]),
        .O(\tmp_2_reg_1162[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_10 
       (.I0(mul1_reg_1141[29]),
        .O(\tmp_2_reg_1162[3]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_11 
       (.I0(mul1_reg_1141[28]),
        .O(\tmp_2_reg_1162[3]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_13 
       (.I0(mul1_reg_1141[27]),
        .O(\tmp_2_reg_1162[3]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_14 
       (.I0(mul1_reg_1141[26]),
        .O(\tmp_2_reg_1162[3]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_15 
       (.I0(mul1_reg_1141[25]),
        .O(\tmp_2_reg_1162[3]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_16 
       (.I0(mul1_reg_1141[24]),
        .O(\tmp_2_reg_1162[3]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_18 
       (.I0(mul1_reg_1141[23]),
        .O(\tmp_2_reg_1162[3]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_19 
       (.I0(mul1_reg_1141[22]),
        .O(\tmp_2_reg_1162[3]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_20 
       (.I0(mul1_reg_1141[21]),
        .O(\tmp_2_reg_1162[3]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_21 
       (.I0(mul1_reg_1141[20]),
        .O(\tmp_2_reg_1162[3]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_23 
       (.I0(mul1_reg_1141[19]),
        .O(\tmp_2_reg_1162[3]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_24 
       (.I0(mul1_reg_1141[18]),
        .O(\tmp_2_reg_1162[3]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_25 
       (.I0(mul1_reg_1141[17]),
        .O(\tmp_2_reg_1162[3]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_26 
       (.I0(mul1_reg_1141[16]),
        .O(\tmp_2_reg_1162[3]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_28 
       (.I0(mul1_reg_1141[15]),
        .O(\tmp_2_reg_1162[3]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_29 
       (.I0(mul1_reg_1141[14]),
        .O(\tmp_2_reg_1162[3]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_3 
       (.I0(mul1_reg_1141[35]),
        .O(\tmp_2_reg_1162[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_30 
       (.I0(mul1_reg_1141[13]),
        .O(\tmp_2_reg_1162[3]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_31 
       (.I0(mul1_reg_1141[12]),
        .O(\tmp_2_reg_1162[3]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_33 
       (.I0(mul1_reg_1141[11]),
        .O(\tmp_2_reg_1162[3]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_34 
       (.I0(mul1_reg_1141[10]),
        .O(\tmp_2_reg_1162[3]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_35 
       (.I0(mul1_reg_1141[9]),
        .O(\tmp_2_reg_1162[3]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_36 
       (.I0(mul1_reg_1141[8]),
        .O(\tmp_2_reg_1162[3]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_38 
       (.I0(mul1_reg_1141[7]),
        .O(\tmp_2_reg_1162[3]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_39 
       (.I0(mul1_reg_1141[6]),
        .O(\tmp_2_reg_1162[3]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_4 
       (.I0(mul1_reg_1141[34]),
        .O(\tmp_2_reg_1162[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_40 
       (.I0(mul1_reg_1141[5]),
        .O(\tmp_2_reg_1162[3]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_41 
       (.I0(mul1_reg_1141[4]),
        .O(\tmp_2_reg_1162[3]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_42 
       (.I0(mul1_reg_1141[3]),
        .O(\tmp_2_reg_1162[3]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_43 
       (.I0(mul1_reg_1141[2]),
        .O(\tmp_2_reg_1162[3]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_44 
       (.I0(mul1_reg_1141[1]),
        .O(\tmp_2_reg_1162[3]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_5 
       (.I0(mul1_reg_1141[33]),
        .O(\tmp_2_reg_1162[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_6 
       (.I0(mul1_reg_1141[32]),
        .O(\tmp_2_reg_1162[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_8 
       (.I0(mul1_reg_1141[31]),
        .O(\tmp_2_reg_1162[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[3]_i_9 
       (.I0(mul1_reg_1141[30]),
        .O(\tmp_2_reg_1162[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[7]_i_2 
       (.I0(mul1_reg_1141[39]),
        .O(\tmp_2_reg_1162[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[7]_i_3 
       (.I0(mul1_reg_1141[38]),
        .O(\tmp_2_reg_1162[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[7]_i_4 
       (.I0(mul1_reg_1141[37]),
        .O(\tmp_2_reg_1162[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1162[7]_i_5 
       (.I0(mul1_reg_1141[36]),
        .O(\tmp_2_reg_1162[7]_i_5_n_0 ));
  FDRE \tmp_2_reg_1162_reg[0] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[32]),
        .Q(tmp_2_reg_1162[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[10] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[42]),
        .Q(tmp_2_reg_1162[10]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[11] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[43]),
        .Q(tmp_2_reg_1162[11]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1162_reg[11]_i_1 
       (.CI(\tmp_2_reg_1162_reg[7]_i_1_n_0 ),
        .CO({\tmp_2_reg_1162_reg[11]_i_1_n_0 ,\tmp_2_reg_1162_reg[11]_i_1_n_1 ,\tmp_2_reg_1162_reg[11]_i_1_n_2 ,\tmp_2_reg_1162_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul1_fu_526_p2[43:40]),
        .S({\tmp_2_reg_1162[11]_i_2_n_0 ,\tmp_2_reg_1162[11]_i_3_n_0 ,\tmp_2_reg_1162[11]_i_4_n_0 ,\tmp_2_reg_1162[11]_i_5_n_0 }));
  FDRE \tmp_2_reg_1162_reg[12] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[44]),
        .Q(tmp_2_reg_1162[12]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[13] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[45]),
        .Q(tmp_2_reg_1162[13]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[14] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[46]),
        .Q(tmp_2_reg_1162[14]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[15] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[47]),
        .Q(tmp_2_reg_1162[15]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1162_reg[15]_i_1 
       (.CI(\tmp_2_reg_1162_reg[11]_i_1_n_0 ),
        .CO({\tmp_2_reg_1162_reg[15]_i_1_n_0 ,\tmp_2_reg_1162_reg[15]_i_1_n_1 ,\tmp_2_reg_1162_reg[15]_i_1_n_2 ,\tmp_2_reg_1162_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul1_fu_526_p2[47:44]),
        .S({\tmp_2_reg_1162[15]_i_2_n_0 ,\tmp_2_reg_1162[15]_i_3_n_0 ,\tmp_2_reg_1162[15]_i_4_n_0 ,\tmp_2_reg_1162[15]_i_5_n_0 }));
  FDRE \tmp_2_reg_1162_reg[16] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[48]),
        .Q(tmp_2_reg_1162[16]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[17] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[49]),
        .Q(tmp_2_reg_1162[17]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[18] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[50]),
        .Q(tmp_2_reg_1162[18]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[19] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[51]),
        .Q(tmp_2_reg_1162[19]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1162_reg[19]_i_1 
       (.CI(\tmp_2_reg_1162_reg[15]_i_1_n_0 ),
        .CO({\tmp_2_reg_1162_reg[19]_i_1_n_0 ,\tmp_2_reg_1162_reg[19]_i_1_n_1 ,\tmp_2_reg_1162_reg[19]_i_1_n_2 ,\tmp_2_reg_1162_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul1_fu_526_p2[51:48]),
        .S({\tmp_2_reg_1162[19]_i_2_n_0 ,\tmp_2_reg_1162[19]_i_3_n_0 ,\tmp_2_reg_1162[19]_i_4_n_0 ,\tmp_2_reg_1162[19]_i_5_n_0 }));
  FDRE \tmp_2_reg_1162_reg[1] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[33]),
        .Q(tmp_2_reg_1162[1]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[20] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[52]),
        .Q(tmp_2_reg_1162[20]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[21] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[53]),
        .Q(tmp_2_reg_1162[21]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[22] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[54]),
        .Q(tmp_2_reg_1162[22]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[23] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[55]),
        .Q(tmp_2_reg_1162[23]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1162_reg[23]_i_1 
       (.CI(\tmp_2_reg_1162_reg[19]_i_1_n_0 ),
        .CO({\tmp_2_reg_1162_reg[23]_i_1_n_0 ,\tmp_2_reg_1162_reg[23]_i_1_n_1 ,\tmp_2_reg_1162_reg[23]_i_1_n_2 ,\tmp_2_reg_1162_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul1_fu_526_p2[55:52]),
        .S({\tmp_2_reg_1162[23]_i_2_n_0 ,\tmp_2_reg_1162[23]_i_3_n_0 ,\tmp_2_reg_1162[23]_i_4_n_0 ,\tmp_2_reg_1162[23]_i_5_n_0 }));
  FDRE \tmp_2_reg_1162_reg[24] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[56]),
        .Q(tmp_2_reg_1162[24]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[25] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[57]),
        .Q(tmp_2_reg_1162[25]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1162_reg[25]_i_2 
       (.CI(\tmp_2_reg_1162_reg[23]_i_1_n_0 ),
        .CO({\NLW_tmp_2_reg_1162_reg[25]_i_2_CO_UNCONNECTED [3:1],\tmp_2_reg_1162_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_2_reg_1162_reg[25]_i_2_O_UNCONNECTED [3:2],neg_mul1_fu_526_p2[57:56]}),
        .S({1'b0,1'b0,\tmp_2_reg_1162[25]_i_3_n_0 ,\tmp_2_reg_1162[25]_i_4_n_0 }));
  FDRE \tmp_2_reg_1162_reg[2] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[34]),
        .Q(tmp_2_reg_1162[2]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[3] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[35]),
        .Q(tmp_2_reg_1162[3]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1162_reg[3]_i_1 
       (.CI(\tmp_2_reg_1162_reg[3]_i_2_n_0 ),
        .CO({\tmp_2_reg_1162_reg[3]_i_1_n_0 ,\tmp_2_reg_1162_reg[3]_i_1_n_1 ,\tmp_2_reg_1162_reg[3]_i_1_n_2 ,\tmp_2_reg_1162_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul1_fu_526_p2[35:32]),
        .S({\tmp_2_reg_1162[3]_i_3_n_0 ,\tmp_2_reg_1162[3]_i_4_n_0 ,\tmp_2_reg_1162[3]_i_5_n_0 ,\tmp_2_reg_1162[3]_i_6_n_0 }));
  CARRY4 \tmp_2_reg_1162_reg[3]_i_12 
       (.CI(\tmp_2_reg_1162_reg[3]_i_17_n_0 ),
        .CO({\tmp_2_reg_1162_reg[3]_i_12_n_0 ,\tmp_2_reg_1162_reg[3]_i_12_n_1 ,\tmp_2_reg_1162_reg[3]_i_12_n_2 ,\tmp_2_reg_1162_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1162_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1162[3]_i_18_n_0 ,\tmp_2_reg_1162[3]_i_19_n_0 ,\tmp_2_reg_1162[3]_i_20_n_0 ,\tmp_2_reg_1162[3]_i_21_n_0 }));
  CARRY4 \tmp_2_reg_1162_reg[3]_i_17 
       (.CI(\tmp_2_reg_1162_reg[3]_i_22_n_0 ),
        .CO({\tmp_2_reg_1162_reg[3]_i_17_n_0 ,\tmp_2_reg_1162_reg[3]_i_17_n_1 ,\tmp_2_reg_1162_reg[3]_i_17_n_2 ,\tmp_2_reg_1162_reg[3]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1162_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1162[3]_i_23_n_0 ,\tmp_2_reg_1162[3]_i_24_n_0 ,\tmp_2_reg_1162[3]_i_25_n_0 ,\tmp_2_reg_1162[3]_i_26_n_0 }));
  CARRY4 \tmp_2_reg_1162_reg[3]_i_2 
       (.CI(\tmp_2_reg_1162_reg[3]_i_7_n_0 ),
        .CO({\tmp_2_reg_1162_reg[3]_i_2_n_0 ,\tmp_2_reg_1162_reg[3]_i_2_n_1 ,\tmp_2_reg_1162_reg[3]_i_2_n_2 ,\tmp_2_reg_1162_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1162_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1162[3]_i_8_n_0 ,\tmp_2_reg_1162[3]_i_9_n_0 ,\tmp_2_reg_1162[3]_i_10_n_0 ,\tmp_2_reg_1162[3]_i_11_n_0 }));
  CARRY4 \tmp_2_reg_1162_reg[3]_i_22 
       (.CI(\tmp_2_reg_1162_reg[3]_i_27_n_0 ),
        .CO({\tmp_2_reg_1162_reg[3]_i_22_n_0 ,\tmp_2_reg_1162_reg[3]_i_22_n_1 ,\tmp_2_reg_1162_reg[3]_i_22_n_2 ,\tmp_2_reg_1162_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1162_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1162[3]_i_28_n_0 ,\tmp_2_reg_1162[3]_i_29_n_0 ,\tmp_2_reg_1162[3]_i_30_n_0 ,\tmp_2_reg_1162[3]_i_31_n_0 }));
  CARRY4 \tmp_2_reg_1162_reg[3]_i_27 
       (.CI(\tmp_2_reg_1162_reg[3]_i_32_n_0 ),
        .CO({\tmp_2_reg_1162_reg[3]_i_27_n_0 ,\tmp_2_reg_1162_reg[3]_i_27_n_1 ,\tmp_2_reg_1162_reg[3]_i_27_n_2 ,\tmp_2_reg_1162_reg[3]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1162_reg[3]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1162[3]_i_33_n_0 ,\tmp_2_reg_1162[3]_i_34_n_0 ,\tmp_2_reg_1162[3]_i_35_n_0 ,\tmp_2_reg_1162[3]_i_36_n_0 }));
  CARRY4 \tmp_2_reg_1162_reg[3]_i_32 
       (.CI(\tmp_2_reg_1162_reg[3]_i_37_n_0 ),
        .CO({\tmp_2_reg_1162_reg[3]_i_32_n_0 ,\tmp_2_reg_1162_reg[3]_i_32_n_1 ,\tmp_2_reg_1162_reg[3]_i_32_n_2 ,\tmp_2_reg_1162_reg[3]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1162_reg[3]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1162[3]_i_38_n_0 ,\tmp_2_reg_1162[3]_i_39_n_0 ,\tmp_2_reg_1162[3]_i_40_n_0 ,\tmp_2_reg_1162[3]_i_41_n_0 }));
  CARRY4 \tmp_2_reg_1162_reg[3]_i_37 
       (.CI(1'b0),
        .CO({\tmp_2_reg_1162_reg[3]_i_37_n_0 ,\tmp_2_reg_1162_reg[3]_i_37_n_1 ,\tmp_2_reg_1162_reg[3]_i_37_n_2 ,\tmp_2_reg_1162_reg[3]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_tmp_2_reg_1162_reg[3]_i_37_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1162[3]_i_42_n_0 ,\tmp_2_reg_1162[3]_i_43_n_0 ,\tmp_2_reg_1162[3]_i_44_n_0 ,mul1_reg_1141[0]}));
  CARRY4 \tmp_2_reg_1162_reg[3]_i_7 
       (.CI(\tmp_2_reg_1162_reg[3]_i_12_n_0 ),
        .CO({\tmp_2_reg_1162_reg[3]_i_7_n_0 ,\tmp_2_reg_1162_reg[3]_i_7_n_1 ,\tmp_2_reg_1162_reg[3]_i_7_n_2 ,\tmp_2_reg_1162_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_2_reg_1162_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_1162[3]_i_13_n_0 ,\tmp_2_reg_1162[3]_i_14_n_0 ,\tmp_2_reg_1162[3]_i_15_n_0 ,\tmp_2_reg_1162[3]_i_16_n_0 }));
  FDRE \tmp_2_reg_1162_reg[4] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[36]),
        .Q(tmp_2_reg_1162[4]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[5] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[37]),
        .Q(tmp_2_reg_1162[5]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[6] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[38]),
        .Q(tmp_2_reg_1162[6]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[7] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[39]),
        .Q(tmp_2_reg_1162[7]),
        .R(1'b0));
  CARRY4 \tmp_2_reg_1162_reg[7]_i_1 
       (.CI(\tmp_2_reg_1162_reg[3]_i_1_n_0 ),
        .CO({\tmp_2_reg_1162_reg[7]_i_1_n_0 ,\tmp_2_reg_1162_reg[7]_i_1_n_1 ,\tmp_2_reg_1162_reg[7]_i_1_n_2 ,\tmp_2_reg_1162_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul1_fu_526_p2[39:36]),
        .S({\tmp_2_reg_1162[7]_i_2_n_0 ,\tmp_2_reg_1162[7]_i_3_n_0 ,\tmp_2_reg_1162[7]_i_4_n_0 ,\tmp_2_reg_1162[7]_i_5_n_0 }));
  FDRE \tmp_2_reg_1162_reg[8] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[40]),
        .Q(tmp_2_reg_1162[8]),
        .R(1'b0));
  FDRE \tmp_2_reg_1162_reg[9] 
       (.C(ap_clk),
        .CE(tmp_2_reg_11620),
        .D(neg_mul1_fu_526_p2[41]),
        .Q(tmp_2_reg_1162[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[11]_i_2 
       (.I0(mul4_reg_1172[43]),
        .O(\tmp_30_reg_1208[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[11]_i_3 
       (.I0(mul4_reg_1172[42]),
        .O(\tmp_30_reg_1208[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[11]_i_4 
       (.I0(mul4_reg_1172[41]),
        .O(\tmp_30_reg_1208[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[11]_i_5 
       (.I0(mul4_reg_1172[40]),
        .O(\tmp_30_reg_1208[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[15]_i_2 
       (.I0(mul4_reg_1172[47]),
        .O(\tmp_30_reg_1208[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[15]_i_3 
       (.I0(mul4_reg_1172[46]),
        .O(\tmp_30_reg_1208[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[15]_i_4 
       (.I0(mul4_reg_1172[45]),
        .O(\tmp_30_reg_1208[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[15]_i_5 
       (.I0(mul4_reg_1172[44]),
        .O(\tmp_30_reg_1208[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[19]_i_2 
       (.I0(mul4_reg_1172[51]),
        .O(\tmp_30_reg_1208[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[19]_i_3 
       (.I0(mul4_reg_1172[50]),
        .O(\tmp_30_reg_1208[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[19]_i_4 
       (.I0(mul4_reg_1172[49]),
        .O(\tmp_30_reg_1208[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[19]_i_5 
       (.I0(mul4_reg_1172[48]),
        .O(\tmp_30_reg_1208[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[23]_i_2 
       (.I0(mul4_reg_1172[55]),
        .O(\tmp_30_reg_1208[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[23]_i_3 
       (.I0(mul4_reg_1172[54]),
        .O(\tmp_30_reg_1208[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[23]_i_4 
       (.I0(mul4_reg_1172[53]),
        .O(\tmp_30_reg_1208[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[23]_i_5 
       (.I0(mul4_reg_1172[52]),
        .O(\tmp_30_reg_1208[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[25]_i_3 
       (.I0(mul4_reg_1172[57]),
        .O(\tmp_30_reg_1208[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[25]_i_4 
       (.I0(mul4_reg_1172[56]),
        .O(\tmp_30_reg_1208[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_10 
       (.I0(mul4_reg_1172[29]),
        .O(\tmp_30_reg_1208[3]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_11 
       (.I0(mul4_reg_1172[28]),
        .O(\tmp_30_reg_1208[3]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_13 
       (.I0(mul4_reg_1172[27]),
        .O(\tmp_30_reg_1208[3]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_14 
       (.I0(mul4_reg_1172[26]),
        .O(\tmp_30_reg_1208[3]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_15 
       (.I0(mul4_reg_1172[25]),
        .O(\tmp_30_reg_1208[3]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_16 
       (.I0(mul4_reg_1172[24]),
        .O(\tmp_30_reg_1208[3]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_18 
       (.I0(mul4_reg_1172[23]),
        .O(\tmp_30_reg_1208[3]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_19 
       (.I0(mul4_reg_1172[22]),
        .O(\tmp_30_reg_1208[3]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_20 
       (.I0(mul4_reg_1172[21]),
        .O(\tmp_30_reg_1208[3]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_21 
       (.I0(mul4_reg_1172[20]),
        .O(\tmp_30_reg_1208[3]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_23 
       (.I0(mul4_reg_1172[19]),
        .O(\tmp_30_reg_1208[3]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_24 
       (.I0(mul4_reg_1172[18]),
        .O(\tmp_30_reg_1208[3]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_25 
       (.I0(mul4_reg_1172[17]),
        .O(\tmp_30_reg_1208[3]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_26 
       (.I0(mul4_reg_1172[16]),
        .O(\tmp_30_reg_1208[3]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_28 
       (.I0(mul4_reg_1172[15]),
        .O(\tmp_30_reg_1208[3]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_29 
       (.I0(mul4_reg_1172[14]),
        .O(\tmp_30_reg_1208[3]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_3 
       (.I0(mul4_reg_1172[35]),
        .O(\tmp_30_reg_1208[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_30 
       (.I0(mul4_reg_1172[13]),
        .O(\tmp_30_reg_1208[3]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_31 
       (.I0(mul4_reg_1172[12]),
        .O(\tmp_30_reg_1208[3]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_33 
       (.I0(mul4_reg_1172[11]),
        .O(\tmp_30_reg_1208[3]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_34 
       (.I0(mul4_reg_1172[10]),
        .O(\tmp_30_reg_1208[3]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_35 
       (.I0(mul4_reg_1172[9]),
        .O(\tmp_30_reg_1208[3]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_36 
       (.I0(mul4_reg_1172[8]),
        .O(\tmp_30_reg_1208[3]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_38 
       (.I0(mul4_reg_1172[7]),
        .O(\tmp_30_reg_1208[3]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_39 
       (.I0(mul4_reg_1172[6]),
        .O(\tmp_30_reg_1208[3]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_4 
       (.I0(mul4_reg_1172[34]),
        .O(\tmp_30_reg_1208[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_40 
       (.I0(mul4_reg_1172[5]),
        .O(\tmp_30_reg_1208[3]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_41 
       (.I0(mul4_reg_1172[4]),
        .O(\tmp_30_reg_1208[3]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_42 
       (.I0(mul4_reg_1172[3]),
        .O(\tmp_30_reg_1208[3]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_43 
       (.I0(mul4_reg_1172[2]),
        .O(\tmp_30_reg_1208[3]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_44 
       (.I0(mul4_reg_1172[1]),
        .O(\tmp_30_reg_1208[3]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_5 
       (.I0(mul4_reg_1172[33]),
        .O(\tmp_30_reg_1208[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_6 
       (.I0(mul4_reg_1172[32]),
        .O(\tmp_30_reg_1208[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_8 
       (.I0(mul4_reg_1172[31]),
        .O(\tmp_30_reg_1208[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[3]_i_9 
       (.I0(mul4_reg_1172[30]),
        .O(\tmp_30_reg_1208[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[7]_i_2 
       (.I0(mul4_reg_1172[39]),
        .O(\tmp_30_reg_1208[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[7]_i_3 
       (.I0(mul4_reg_1172[38]),
        .O(\tmp_30_reg_1208[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[7]_i_4 
       (.I0(mul4_reg_1172[37]),
        .O(\tmp_30_reg_1208[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_reg_1208[7]_i_5 
       (.I0(mul4_reg_1172[36]),
        .O(\tmp_30_reg_1208[7]_i_5_n_0 ));
  FDRE \tmp_30_reg_1208_reg[0] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[32]),
        .Q(tmp_30_reg_1208[0]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[10] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[42]),
        .Q(tmp_30_reg_1208[10]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[11] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[43]),
        .Q(tmp_30_reg_1208[11]),
        .R(1'b0));
  CARRY4 \tmp_30_reg_1208_reg[11]_i_1 
       (.CI(\tmp_30_reg_1208_reg[7]_i_1_n_0 ),
        .CO({\tmp_30_reg_1208_reg[11]_i_1_n_0 ,\tmp_30_reg_1208_reg[11]_i_1_n_1 ,\tmp_30_reg_1208_reg[11]_i_1_n_2 ,\tmp_30_reg_1208_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul3_fu_600_p2[43:40]),
        .S({\tmp_30_reg_1208[11]_i_2_n_0 ,\tmp_30_reg_1208[11]_i_3_n_0 ,\tmp_30_reg_1208[11]_i_4_n_0 ,\tmp_30_reg_1208[11]_i_5_n_0 }));
  FDRE \tmp_30_reg_1208_reg[12] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[44]),
        .Q(tmp_30_reg_1208[12]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[13] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[45]),
        .Q(tmp_30_reg_1208[13]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[14] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[46]),
        .Q(tmp_30_reg_1208[14]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[15] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[47]),
        .Q(tmp_30_reg_1208[15]),
        .R(1'b0));
  CARRY4 \tmp_30_reg_1208_reg[15]_i_1 
       (.CI(\tmp_30_reg_1208_reg[11]_i_1_n_0 ),
        .CO({\tmp_30_reg_1208_reg[15]_i_1_n_0 ,\tmp_30_reg_1208_reg[15]_i_1_n_1 ,\tmp_30_reg_1208_reg[15]_i_1_n_2 ,\tmp_30_reg_1208_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul3_fu_600_p2[47:44]),
        .S({\tmp_30_reg_1208[15]_i_2_n_0 ,\tmp_30_reg_1208[15]_i_3_n_0 ,\tmp_30_reg_1208[15]_i_4_n_0 ,\tmp_30_reg_1208[15]_i_5_n_0 }));
  FDRE \tmp_30_reg_1208_reg[16] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[48]),
        .Q(tmp_30_reg_1208[16]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[17] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[49]),
        .Q(tmp_30_reg_1208[17]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[18] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[50]),
        .Q(tmp_30_reg_1208[18]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[19] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[51]),
        .Q(tmp_30_reg_1208[19]),
        .R(1'b0));
  CARRY4 \tmp_30_reg_1208_reg[19]_i_1 
       (.CI(\tmp_30_reg_1208_reg[15]_i_1_n_0 ),
        .CO({\tmp_30_reg_1208_reg[19]_i_1_n_0 ,\tmp_30_reg_1208_reg[19]_i_1_n_1 ,\tmp_30_reg_1208_reg[19]_i_1_n_2 ,\tmp_30_reg_1208_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul3_fu_600_p2[51:48]),
        .S({\tmp_30_reg_1208[19]_i_2_n_0 ,\tmp_30_reg_1208[19]_i_3_n_0 ,\tmp_30_reg_1208[19]_i_4_n_0 ,\tmp_30_reg_1208[19]_i_5_n_0 }));
  FDRE \tmp_30_reg_1208_reg[1] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[33]),
        .Q(tmp_30_reg_1208[1]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[20] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[52]),
        .Q(tmp_30_reg_1208[20]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[21] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[53]),
        .Q(tmp_30_reg_1208[21]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[22] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[54]),
        .Q(tmp_30_reg_1208[22]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[23] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[55]),
        .Q(tmp_30_reg_1208[23]),
        .R(1'b0));
  CARRY4 \tmp_30_reg_1208_reg[23]_i_1 
       (.CI(\tmp_30_reg_1208_reg[19]_i_1_n_0 ),
        .CO({\tmp_30_reg_1208_reg[23]_i_1_n_0 ,\tmp_30_reg_1208_reg[23]_i_1_n_1 ,\tmp_30_reg_1208_reg[23]_i_1_n_2 ,\tmp_30_reg_1208_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul3_fu_600_p2[55:52]),
        .S({\tmp_30_reg_1208[23]_i_2_n_0 ,\tmp_30_reg_1208[23]_i_3_n_0 ,\tmp_30_reg_1208[23]_i_4_n_0 ,\tmp_30_reg_1208[23]_i_5_n_0 }));
  FDRE \tmp_30_reg_1208_reg[24] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[56]),
        .Q(tmp_30_reg_1208[24]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[25] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[57]),
        .Q(tmp_30_reg_1208[25]),
        .R(1'b0));
  CARRY4 \tmp_30_reg_1208_reg[25]_i_2 
       (.CI(\tmp_30_reg_1208_reg[23]_i_1_n_0 ),
        .CO({\NLW_tmp_30_reg_1208_reg[25]_i_2_CO_UNCONNECTED [3:1],\tmp_30_reg_1208_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_30_reg_1208_reg[25]_i_2_O_UNCONNECTED [3:2],neg_mul3_fu_600_p2[57:56]}),
        .S({1'b0,1'b0,\tmp_30_reg_1208[25]_i_3_n_0 ,\tmp_30_reg_1208[25]_i_4_n_0 }));
  FDRE \tmp_30_reg_1208_reg[2] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[34]),
        .Q(tmp_30_reg_1208[2]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[3] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[35]),
        .Q(tmp_30_reg_1208[3]),
        .R(1'b0));
  CARRY4 \tmp_30_reg_1208_reg[3]_i_1 
       (.CI(\tmp_30_reg_1208_reg[3]_i_2_n_0 ),
        .CO({\tmp_30_reg_1208_reg[3]_i_1_n_0 ,\tmp_30_reg_1208_reg[3]_i_1_n_1 ,\tmp_30_reg_1208_reg[3]_i_1_n_2 ,\tmp_30_reg_1208_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul3_fu_600_p2[35:32]),
        .S({\tmp_30_reg_1208[3]_i_3_n_0 ,\tmp_30_reg_1208[3]_i_4_n_0 ,\tmp_30_reg_1208[3]_i_5_n_0 ,\tmp_30_reg_1208[3]_i_6_n_0 }));
  CARRY4 \tmp_30_reg_1208_reg[3]_i_12 
       (.CI(\tmp_30_reg_1208_reg[3]_i_17_n_0 ),
        .CO({\tmp_30_reg_1208_reg[3]_i_12_n_0 ,\tmp_30_reg_1208_reg[3]_i_12_n_1 ,\tmp_30_reg_1208_reg[3]_i_12_n_2 ,\tmp_30_reg_1208_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_30_reg_1208_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_30_reg_1208[3]_i_18_n_0 ,\tmp_30_reg_1208[3]_i_19_n_0 ,\tmp_30_reg_1208[3]_i_20_n_0 ,\tmp_30_reg_1208[3]_i_21_n_0 }));
  CARRY4 \tmp_30_reg_1208_reg[3]_i_17 
       (.CI(\tmp_30_reg_1208_reg[3]_i_22_n_0 ),
        .CO({\tmp_30_reg_1208_reg[3]_i_17_n_0 ,\tmp_30_reg_1208_reg[3]_i_17_n_1 ,\tmp_30_reg_1208_reg[3]_i_17_n_2 ,\tmp_30_reg_1208_reg[3]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_30_reg_1208_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_30_reg_1208[3]_i_23_n_0 ,\tmp_30_reg_1208[3]_i_24_n_0 ,\tmp_30_reg_1208[3]_i_25_n_0 ,\tmp_30_reg_1208[3]_i_26_n_0 }));
  CARRY4 \tmp_30_reg_1208_reg[3]_i_2 
       (.CI(\tmp_30_reg_1208_reg[3]_i_7_n_0 ),
        .CO({\tmp_30_reg_1208_reg[3]_i_2_n_0 ,\tmp_30_reg_1208_reg[3]_i_2_n_1 ,\tmp_30_reg_1208_reg[3]_i_2_n_2 ,\tmp_30_reg_1208_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_30_reg_1208_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_30_reg_1208[3]_i_8_n_0 ,\tmp_30_reg_1208[3]_i_9_n_0 ,\tmp_30_reg_1208[3]_i_10_n_0 ,\tmp_30_reg_1208[3]_i_11_n_0 }));
  CARRY4 \tmp_30_reg_1208_reg[3]_i_22 
       (.CI(\tmp_30_reg_1208_reg[3]_i_27_n_0 ),
        .CO({\tmp_30_reg_1208_reg[3]_i_22_n_0 ,\tmp_30_reg_1208_reg[3]_i_22_n_1 ,\tmp_30_reg_1208_reg[3]_i_22_n_2 ,\tmp_30_reg_1208_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_30_reg_1208_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_30_reg_1208[3]_i_28_n_0 ,\tmp_30_reg_1208[3]_i_29_n_0 ,\tmp_30_reg_1208[3]_i_30_n_0 ,\tmp_30_reg_1208[3]_i_31_n_0 }));
  CARRY4 \tmp_30_reg_1208_reg[3]_i_27 
       (.CI(\tmp_30_reg_1208_reg[3]_i_32_n_0 ),
        .CO({\tmp_30_reg_1208_reg[3]_i_27_n_0 ,\tmp_30_reg_1208_reg[3]_i_27_n_1 ,\tmp_30_reg_1208_reg[3]_i_27_n_2 ,\tmp_30_reg_1208_reg[3]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_30_reg_1208_reg[3]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_30_reg_1208[3]_i_33_n_0 ,\tmp_30_reg_1208[3]_i_34_n_0 ,\tmp_30_reg_1208[3]_i_35_n_0 ,\tmp_30_reg_1208[3]_i_36_n_0 }));
  CARRY4 \tmp_30_reg_1208_reg[3]_i_32 
       (.CI(\tmp_30_reg_1208_reg[3]_i_37_n_0 ),
        .CO({\tmp_30_reg_1208_reg[3]_i_32_n_0 ,\tmp_30_reg_1208_reg[3]_i_32_n_1 ,\tmp_30_reg_1208_reg[3]_i_32_n_2 ,\tmp_30_reg_1208_reg[3]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_30_reg_1208_reg[3]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_30_reg_1208[3]_i_38_n_0 ,\tmp_30_reg_1208[3]_i_39_n_0 ,\tmp_30_reg_1208[3]_i_40_n_0 ,\tmp_30_reg_1208[3]_i_41_n_0 }));
  CARRY4 \tmp_30_reg_1208_reg[3]_i_37 
       (.CI(1'b0),
        .CO({\tmp_30_reg_1208_reg[3]_i_37_n_0 ,\tmp_30_reg_1208_reg[3]_i_37_n_1 ,\tmp_30_reg_1208_reg[3]_i_37_n_2 ,\tmp_30_reg_1208_reg[3]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_tmp_30_reg_1208_reg[3]_i_37_O_UNCONNECTED [3:0]),
        .S({\tmp_30_reg_1208[3]_i_42_n_0 ,\tmp_30_reg_1208[3]_i_43_n_0 ,\tmp_30_reg_1208[3]_i_44_n_0 ,mul4_reg_1172[0]}));
  CARRY4 \tmp_30_reg_1208_reg[3]_i_7 
       (.CI(\tmp_30_reg_1208_reg[3]_i_12_n_0 ),
        .CO({\tmp_30_reg_1208_reg[3]_i_7_n_0 ,\tmp_30_reg_1208_reg[3]_i_7_n_1 ,\tmp_30_reg_1208_reg[3]_i_7_n_2 ,\tmp_30_reg_1208_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_30_reg_1208_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_30_reg_1208[3]_i_13_n_0 ,\tmp_30_reg_1208[3]_i_14_n_0 ,\tmp_30_reg_1208[3]_i_15_n_0 ,\tmp_30_reg_1208[3]_i_16_n_0 }));
  FDRE \tmp_30_reg_1208_reg[4] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[36]),
        .Q(tmp_30_reg_1208[4]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[5] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[37]),
        .Q(tmp_30_reg_1208[5]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[6] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[38]),
        .Q(tmp_30_reg_1208[6]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[7] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[39]),
        .Q(tmp_30_reg_1208[7]),
        .R(1'b0));
  CARRY4 \tmp_30_reg_1208_reg[7]_i_1 
       (.CI(\tmp_30_reg_1208_reg[3]_i_1_n_0 ),
        .CO({\tmp_30_reg_1208_reg[7]_i_1_n_0 ,\tmp_30_reg_1208_reg[7]_i_1_n_1 ,\tmp_30_reg_1208_reg[7]_i_1_n_2 ,\tmp_30_reg_1208_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul3_fu_600_p2[39:36]),
        .S({\tmp_30_reg_1208[7]_i_2_n_0 ,\tmp_30_reg_1208[7]_i_3_n_0 ,\tmp_30_reg_1208[7]_i_4_n_0 ,\tmp_30_reg_1208[7]_i_5_n_0 }));
  FDRE \tmp_30_reg_1208_reg[8] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[40]),
        .Q(tmp_30_reg_1208[8]),
        .R(1'b0));
  FDRE \tmp_30_reg_1208_reg[9] 
       (.C(ap_clk),
        .CE(tmp_30_reg_12080),
        .D(neg_mul3_fu_600_p2[41]),
        .Q(tmp_30_reg_1208[9]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[0] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [32]),
        .Q(tmp_31_reg_1177[0]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[10] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [42]),
        .Q(tmp_31_reg_1177[10]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[11] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [43]),
        .Q(tmp_31_reg_1177[11]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[12] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [44]),
        .Q(tmp_31_reg_1177[12]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[13] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [45]),
        .Q(tmp_31_reg_1177[13]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[14] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [46]),
        .Q(tmp_31_reg_1177[14]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[15] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [47]),
        .Q(tmp_31_reg_1177[15]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[16] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [48]),
        .Q(tmp_31_reg_1177[16]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[17] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [49]),
        .Q(tmp_31_reg_1177[17]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[18] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [50]),
        .Q(tmp_31_reg_1177[18]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[19] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [51]),
        .Q(tmp_31_reg_1177[19]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[1] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [33]),
        .Q(tmp_31_reg_1177[1]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[20] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [52]),
        .Q(tmp_31_reg_1177[20]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[21] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [53]),
        .Q(tmp_31_reg_1177[21]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[22] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [54]),
        .Q(tmp_31_reg_1177[22]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[23] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [55]),
        .Q(tmp_31_reg_1177[23]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[24] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [56]),
        .Q(tmp_31_reg_1177[24]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[25] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [57]),
        .Q(tmp_31_reg_1177[25]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[2] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [34]),
        .Q(tmp_31_reg_1177[2]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[3] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [35]),
        .Q(tmp_31_reg_1177[3]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[4] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [36]),
        .Q(tmp_31_reg_1177[4]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[5] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [37]),
        .Q(tmp_31_reg_1177[5]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[6] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [38]),
        .Q(tmp_31_reg_1177[6]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[7] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [39]),
        .Q(tmp_31_reg_1177[7]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[8] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [40]),
        .Q(tmp_31_reg_1177[8]),
        .R(1'b0));
  FDRE \tmp_31_reg_1177_reg[9] 
       (.C(ap_clk),
        .CE(tmp_31_reg_11770),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_0 [41]),
        .Q(tmp_31_reg_1177[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_11 
       (.I0(tmp_8_reg_1194[20]),
        .I1(p_v2_v_reg_1233[20]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[20]),
        .O(\tmp_34_reg_1296[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_12 
       (.I0(tmp_8_reg_1194[19]),
        .I1(p_v2_v_reg_1233[19]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[19]),
        .O(\tmp_34_reg_1296[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_13 
       (.I0(tmp_8_reg_1194[18]),
        .I1(p_v2_v_reg_1233[18]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[18]),
        .O(\tmp_34_reg_1296[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_14 
       (.I0(tmp_8_reg_1194[17]),
        .I1(p_v2_v_reg_1233[17]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[17]),
        .O(\tmp_34_reg_1296[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_15 
       (.I0(tmp_8_reg_1194[16]),
        .I1(p_v2_v_reg_1233[16]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[16]),
        .O(\tmp_34_reg_1296[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_16 
       (.I0(tmp_8_reg_1194[15]),
        .I1(p_v2_v_reg_1233[15]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[15]),
        .O(\tmp_34_reg_1296[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_17 
       (.I0(tmp_8_reg_1194[14]),
        .I1(p_v2_v_reg_1233[14]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[14]),
        .O(\tmp_34_reg_1296[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_18 
       (.I0(tmp_8_reg_1194[13]),
        .I1(p_v2_v_reg_1233[13]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[13]),
        .O(\tmp_34_reg_1296[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_3 
       (.I0(tmp_8_reg_1194[26]),
        .I1(p_v2_v_reg_1233[25]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[26]),
        .O(\tmp_34_reg_1296[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_4 
       (.I0(tmp_8_reg_1194[25]),
        .I1(p_v2_v_reg_1233[25]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[25]),
        .O(\tmp_34_reg_1296[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_6 
       (.I0(tmp_8_reg_1194[24]),
        .I1(p_v2_v_reg_1233[24]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[24]),
        .O(\tmp_34_reg_1296[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_7 
       (.I0(tmp_8_reg_1194[23]),
        .I1(p_v2_v_reg_1233[23]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[23]),
        .O(\tmp_34_reg_1296[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_8 
       (.I0(tmp_8_reg_1194[22]),
        .I1(p_v2_v_reg_1233[22]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[22]),
        .O(\tmp_34_reg_1296[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_34_reg_1296[0]_i_9 
       (.I0(tmp_8_reg_1194[21]),
        .I1(p_v2_v_reg_1233[21]),
        .I2(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I3(neg_ti3_reg_1275[21]),
        .O(\tmp_34_reg_1296[0]_i_9_n_0 ));
  FDRE \tmp_34_reg_1296_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_10_2_fu_789_p2),
        .Q(tmp_34_reg_1296),
        .R(1'b0));
  CARRY4 \tmp_34_reg_1296_reg[0]_i_1 
       (.CI(\tmp_34_reg_1296_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_34_reg_1296_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_34_reg_1296_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_8_reg_1194[25]}),
        .O({\NLW_tmp_34_reg_1296_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_10_2_fu_789_p2,\NLW_tmp_34_reg_1296_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,\tmp_34_reg_1296[0]_i_3_n_0 ,\tmp_34_reg_1296[0]_i_4_n_0 }));
  CARRY4 \tmp_34_reg_1296_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\tmp_34_reg_1296_reg[0]_i_10_n_0 ,\tmp_34_reg_1296_reg[0]_i_10_n_1 ,\tmp_34_reg_1296_reg[0]_i_10_n_2 ,\tmp_34_reg_1296_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[16:13]),
        .O(\NLW_tmp_34_reg_1296_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\tmp_34_reg_1296[0]_i_15_n_0 ,\tmp_34_reg_1296[0]_i_16_n_0 ,\tmp_34_reg_1296[0]_i_17_n_0 ,\tmp_34_reg_1296[0]_i_18_n_0 }));
  CARRY4 \tmp_34_reg_1296_reg[0]_i_2 
       (.CI(\tmp_34_reg_1296_reg[0]_i_5_n_0 ),
        .CO({\tmp_34_reg_1296_reg[0]_i_2_n_0 ,\tmp_34_reg_1296_reg[0]_i_2_n_1 ,\tmp_34_reg_1296_reg[0]_i_2_n_2 ,\tmp_34_reg_1296_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[24:21]),
        .O(\NLW_tmp_34_reg_1296_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_34_reg_1296[0]_i_6_n_0 ,\tmp_34_reg_1296[0]_i_7_n_0 ,\tmp_34_reg_1296[0]_i_8_n_0 ,\tmp_34_reg_1296[0]_i_9_n_0 }));
  CARRY4 \tmp_34_reg_1296_reg[0]_i_5 
       (.CI(\tmp_34_reg_1296_reg[0]_i_10_n_0 ),
        .CO({\tmp_34_reg_1296_reg[0]_i_5_n_0 ,\tmp_34_reg_1296_reg[0]_i_5_n_1 ,\tmp_34_reg_1296_reg[0]_i_5_n_2 ,\tmp_34_reg_1296_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[20:17]),
        .O(\NLW_tmp_34_reg_1296_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_34_reg_1296[0]_i_11_n_0 ,\tmp_34_reg_1296[0]_i_12_n_0 ,\tmp_34_reg_1296[0]_i_13_n_0 ,\tmp_34_reg_1296[0]_i_14_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_35_reg_1084[0]_i_2 
       (.I0(p_Val2_6_3_reg_1048[26]),
        .O(\tmp_35_reg_1084[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_35_reg_1084[0]_i_3 
       (.I0(p_Val2_6_3_reg_1048[26]),
        .I1(p_Val2_6_3_reg_1048[27]),
        .O(\tmp_35_reg_1084[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_35_reg_1084[0]_i_4 
       (.I0(p_Val2_6_3_reg_1048[26]),
        .I1(tmp_9_cast_reg_1025_reg__0[13]),
        .O(\tmp_35_reg_1084[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_35_reg_1084[0]_i_5 
       (.I0(tmp_9_cast_reg_1025_reg__0[12]),
        .I1(p_Val2_6_3_reg_1048[25]),
        .O(\tmp_35_reg_1084[0]_i_5_n_0 ));
  FDRE \tmp_35_reg_1084_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(r_V_tr_3_tr_fu_405_p2[28]),
        .Q(tmp_35_reg_1084),
        .R(1'b0));
  CARRY4 \tmp_35_reg_1084_reg[0]_i_1 
       (.CI(\r_V_tr_3_tr_reg_1079_reg[24]_i_1_n_0 ),
        .CO({\NLW_tmp_35_reg_1084_reg[0]_i_1_CO_UNCONNECTED [3],\tmp_35_reg_1084_reg[0]_i_1_n_1 ,\tmp_35_reg_1084_reg[0]_i_1_n_2 ,\tmp_35_reg_1084_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_6_3_reg_1048[26],\tmp_35_reg_1084[0]_i_2_n_0 ,tmp_9_cast_reg_1025_reg__0[12]}),
        .O(r_V_tr_3_tr_fu_405_p2[28:25]),
        .S({1'b1,\tmp_35_reg_1084[0]_i_3_n_0 ,\tmp_35_reg_1084[0]_i_4_n_0 ,\tmp_35_reg_1084[0]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[11]_i_2 
       (.I0(mul5_reg_1213[43]),
        .O(\tmp_36_reg_1239[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[11]_i_3 
       (.I0(mul5_reg_1213[42]),
        .O(\tmp_36_reg_1239[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[11]_i_4 
       (.I0(mul5_reg_1213[41]),
        .O(\tmp_36_reg_1239[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[11]_i_5 
       (.I0(mul5_reg_1213[40]),
        .O(\tmp_36_reg_1239[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[15]_i_2 
       (.I0(mul5_reg_1213[47]),
        .O(\tmp_36_reg_1239[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[15]_i_3 
       (.I0(mul5_reg_1213[46]),
        .O(\tmp_36_reg_1239[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[15]_i_4 
       (.I0(mul5_reg_1213[45]),
        .O(\tmp_36_reg_1239[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[15]_i_5 
       (.I0(mul5_reg_1213[44]),
        .O(\tmp_36_reg_1239[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[19]_i_2 
       (.I0(mul5_reg_1213[51]),
        .O(\tmp_36_reg_1239[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[19]_i_3 
       (.I0(mul5_reg_1213[50]),
        .O(\tmp_36_reg_1239[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[19]_i_4 
       (.I0(mul5_reg_1213[49]),
        .O(\tmp_36_reg_1239[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[19]_i_5 
       (.I0(mul5_reg_1213[48]),
        .O(\tmp_36_reg_1239[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[23]_i_2 
       (.I0(mul5_reg_1213[55]),
        .O(\tmp_36_reg_1239[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[23]_i_3 
       (.I0(mul5_reg_1213[54]),
        .O(\tmp_36_reg_1239[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[23]_i_4 
       (.I0(mul5_reg_1213[53]),
        .O(\tmp_36_reg_1239[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[23]_i_5 
       (.I0(mul5_reg_1213[52]),
        .O(\tmp_36_reg_1239[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[25]_i_3 
       (.I0(mul5_reg_1213[57]),
        .O(\tmp_36_reg_1239[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[25]_i_4 
       (.I0(mul5_reg_1213[56]),
        .O(\tmp_36_reg_1239[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_10 
       (.I0(mul5_reg_1213[29]),
        .O(\tmp_36_reg_1239[3]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_11 
       (.I0(mul5_reg_1213[28]),
        .O(\tmp_36_reg_1239[3]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_13 
       (.I0(mul5_reg_1213[27]),
        .O(\tmp_36_reg_1239[3]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_14 
       (.I0(mul5_reg_1213[26]),
        .O(\tmp_36_reg_1239[3]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_15 
       (.I0(mul5_reg_1213[25]),
        .O(\tmp_36_reg_1239[3]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_16 
       (.I0(mul5_reg_1213[24]),
        .O(\tmp_36_reg_1239[3]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_18 
       (.I0(mul5_reg_1213[23]),
        .O(\tmp_36_reg_1239[3]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_19 
       (.I0(mul5_reg_1213[22]),
        .O(\tmp_36_reg_1239[3]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_20 
       (.I0(mul5_reg_1213[21]),
        .O(\tmp_36_reg_1239[3]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_21 
       (.I0(mul5_reg_1213[20]),
        .O(\tmp_36_reg_1239[3]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_23 
       (.I0(mul5_reg_1213[19]),
        .O(\tmp_36_reg_1239[3]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_24 
       (.I0(mul5_reg_1213[18]),
        .O(\tmp_36_reg_1239[3]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_25 
       (.I0(mul5_reg_1213[17]),
        .O(\tmp_36_reg_1239[3]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_26 
       (.I0(mul5_reg_1213[16]),
        .O(\tmp_36_reg_1239[3]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_28 
       (.I0(mul5_reg_1213[15]),
        .O(\tmp_36_reg_1239[3]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_29 
       (.I0(mul5_reg_1213[14]),
        .O(\tmp_36_reg_1239[3]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_3 
       (.I0(mul5_reg_1213[35]),
        .O(\tmp_36_reg_1239[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_30 
       (.I0(mul5_reg_1213[13]),
        .O(\tmp_36_reg_1239[3]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_31 
       (.I0(mul5_reg_1213[12]),
        .O(\tmp_36_reg_1239[3]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_33 
       (.I0(mul5_reg_1213[11]),
        .O(\tmp_36_reg_1239[3]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_34 
       (.I0(mul5_reg_1213[10]),
        .O(\tmp_36_reg_1239[3]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_35 
       (.I0(mul5_reg_1213[9]),
        .O(\tmp_36_reg_1239[3]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_36 
       (.I0(mul5_reg_1213[8]),
        .O(\tmp_36_reg_1239[3]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_38 
       (.I0(mul5_reg_1213[7]),
        .O(\tmp_36_reg_1239[3]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_39 
       (.I0(mul5_reg_1213[6]),
        .O(\tmp_36_reg_1239[3]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_4 
       (.I0(mul5_reg_1213[34]),
        .O(\tmp_36_reg_1239[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_40 
       (.I0(mul5_reg_1213[5]),
        .O(\tmp_36_reg_1239[3]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_41 
       (.I0(mul5_reg_1213[4]),
        .O(\tmp_36_reg_1239[3]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_42 
       (.I0(mul5_reg_1213[3]),
        .O(\tmp_36_reg_1239[3]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_43 
       (.I0(mul5_reg_1213[2]),
        .O(\tmp_36_reg_1239[3]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_44 
       (.I0(mul5_reg_1213[1]),
        .O(\tmp_36_reg_1239[3]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_5 
       (.I0(mul5_reg_1213[33]),
        .O(\tmp_36_reg_1239[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_6 
       (.I0(mul5_reg_1213[32]),
        .O(\tmp_36_reg_1239[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_8 
       (.I0(mul5_reg_1213[31]),
        .O(\tmp_36_reg_1239[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[3]_i_9 
       (.I0(mul5_reg_1213[30]),
        .O(\tmp_36_reg_1239[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[7]_i_2 
       (.I0(mul5_reg_1213[39]),
        .O(\tmp_36_reg_1239[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[7]_i_3 
       (.I0(mul5_reg_1213[38]),
        .O(\tmp_36_reg_1239[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[7]_i_4 
       (.I0(mul5_reg_1213[37]),
        .O(\tmp_36_reg_1239[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1239[7]_i_5 
       (.I0(mul5_reg_1213[36]),
        .O(\tmp_36_reg_1239[7]_i_5_n_0 ));
  FDRE \tmp_36_reg_1239_reg[0] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[32]),
        .Q(tmp_36_reg_1239[0]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[10] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[42]),
        .Q(tmp_36_reg_1239[10]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[11] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[43]),
        .Q(tmp_36_reg_1239[11]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1239_reg[11]_i_1 
       (.CI(\tmp_36_reg_1239_reg[7]_i_1_n_0 ),
        .CO({\tmp_36_reg_1239_reg[11]_i_1_n_0 ,\tmp_36_reg_1239_reg[11]_i_1_n_1 ,\tmp_36_reg_1239_reg[11]_i_1_n_2 ,\tmp_36_reg_1239_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul5_fu_648_p2[43:40]),
        .S({\tmp_36_reg_1239[11]_i_2_n_0 ,\tmp_36_reg_1239[11]_i_3_n_0 ,\tmp_36_reg_1239[11]_i_4_n_0 ,\tmp_36_reg_1239[11]_i_5_n_0 }));
  FDRE \tmp_36_reg_1239_reg[12] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[44]),
        .Q(tmp_36_reg_1239[12]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[13] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[45]),
        .Q(tmp_36_reg_1239[13]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[14] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[46]),
        .Q(tmp_36_reg_1239[14]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[15] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[47]),
        .Q(tmp_36_reg_1239[15]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1239_reg[15]_i_1 
       (.CI(\tmp_36_reg_1239_reg[11]_i_1_n_0 ),
        .CO({\tmp_36_reg_1239_reg[15]_i_1_n_0 ,\tmp_36_reg_1239_reg[15]_i_1_n_1 ,\tmp_36_reg_1239_reg[15]_i_1_n_2 ,\tmp_36_reg_1239_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul5_fu_648_p2[47:44]),
        .S({\tmp_36_reg_1239[15]_i_2_n_0 ,\tmp_36_reg_1239[15]_i_3_n_0 ,\tmp_36_reg_1239[15]_i_4_n_0 ,\tmp_36_reg_1239[15]_i_5_n_0 }));
  FDRE \tmp_36_reg_1239_reg[16] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[48]),
        .Q(tmp_36_reg_1239[16]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[17] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[49]),
        .Q(tmp_36_reg_1239[17]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[18] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[50]),
        .Q(tmp_36_reg_1239[18]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[19] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[51]),
        .Q(tmp_36_reg_1239[19]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1239_reg[19]_i_1 
       (.CI(\tmp_36_reg_1239_reg[15]_i_1_n_0 ),
        .CO({\tmp_36_reg_1239_reg[19]_i_1_n_0 ,\tmp_36_reg_1239_reg[19]_i_1_n_1 ,\tmp_36_reg_1239_reg[19]_i_1_n_2 ,\tmp_36_reg_1239_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul5_fu_648_p2[51:48]),
        .S({\tmp_36_reg_1239[19]_i_2_n_0 ,\tmp_36_reg_1239[19]_i_3_n_0 ,\tmp_36_reg_1239[19]_i_4_n_0 ,\tmp_36_reg_1239[19]_i_5_n_0 }));
  FDRE \tmp_36_reg_1239_reg[1] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[33]),
        .Q(tmp_36_reg_1239[1]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[20] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[52]),
        .Q(tmp_36_reg_1239[20]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[21] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[53]),
        .Q(tmp_36_reg_1239[21]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[22] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[54]),
        .Q(tmp_36_reg_1239[22]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[23] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[55]),
        .Q(tmp_36_reg_1239[23]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1239_reg[23]_i_1 
       (.CI(\tmp_36_reg_1239_reg[19]_i_1_n_0 ),
        .CO({\tmp_36_reg_1239_reg[23]_i_1_n_0 ,\tmp_36_reg_1239_reg[23]_i_1_n_1 ,\tmp_36_reg_1239_reg[23]_i_1_n_2 ,\tmp_36_reg_1239_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul5_fu_648_p2[55:52]),
        .S({\tmp_36_reg_1239[23]_i_2_n_0 ,\tmp_36_reg_1239[23]_i_3_n_0 ,\tmp_36_reg_1239[23]_i_4_n_0 ,\tmp_36_reg_1239[23]_i_5_n_0 }));
  FDRE \tmp_36_reg_1239_reg[24] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[56]),
        .Q(tmp_36_reg_1239[24]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[25] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[57]),
        .Q(tmp_36_reg_1239[25]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1239_reg[25]_i_2 
       (.CI(\tmp_36_reg_1239_reg[23]_i_1_n_0 ),
        .CO({\NLW_tmp_36_reg_1239_reg[25]_i_2_CO_UNCONNECTED [3:1],\tmp_36_reg_1239_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_36_reg_1239_reg[25]_i_2_O_UNCONNECTED [3:2],neg_mul5_fu_648_p2[57:56]}),
        .S({1'b0,1'b0,\tmp_36_reg_1239[25]_i_3_n_0 ,\tmp_36_reg_1239[25]_i_4_n_0 }));
  FDRE \tmp_36_reg_1239_reg[2] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[34]),
        .Q(tmp_36_reg_1239[2]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[3] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[35]),
        .Q(tmp_36_reg_1239[3]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1239_reg[3]_i_1 
       (.CI(\tmp_36_reg_1239_reg[3]_i_2_n_0 ),
        .CO({\tmp_36_reg_1239_reg[3]_i_1_n_0 ,\tmp_36_reg_1239_reg[3]_i_1_n_1 ,\tmp_36_reg_1239_reg[3]_i_1_n_2 ,\tmp_36_reg_1239_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul5_fu_648_p2[35:32]),
        .S({\tmp_36_reg_1239[3]_i_3_n_0 ,\tmp_36_reg_1239[3]_i_4_n_0 ,\tmp_36_reg_1239[3]_i_5_n_0 ,\tmp_36_reg_1239[3]_i_6_n_0 }));
  CARRY4 \tmp_36_reg_1239_reg[3]_i_12 
       (.CI(\tmp_36_reg_1239_reg[3]_i_17_n_0 ),
        .CO({\tmp_36_reg_1239_reg[3]_i_12_n_0 ,\tmp_36_reg_1239_reg[3]_i_12_n_1 ,\tmp_36_reg_1239_reg[3]_i_12_n_2 ,\tmp_36_reg_1239_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_36_reg_1239_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_36_reg_1239[3]_i_18_n_0 ,\tmp_36_reg_1239[3]_i_19_n_0 ,\tmp_36_reg_1239[3]_i_20_n_0 ,\tmp_36_reg_1239[3]_i_21_n_0 }));
  CARRY4 \tmp_36_reg_1239_reg[3]_i_17 
       (.CI(\tmp_36_reg_1239_reg[3]_i_22_n_0 ),
        .CO({\tmp_36_reg_1239_reg[3]_i_17_n_0 ,\tmp_36_reg_1239_reg[3]_i_17_n_1 ,\tmp_36_reg_1239_reg[3]_i_17_n_2 ,\tmp_36_reg_1239_reg[3]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_36_reg_1239_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_36_reg_1239[3]_i_23_n_0 ,\tmp_36_reg_1239[3]_i_24_n_0 ,\tmp_36_reg_1239[3]_i_25_n_0 ,\tmp_36_reg_1239[3]_i_26_n_0 }));
  CARRY4 \tmp_36_reg_1239_reg[3]_i_2 
       (.CI(\tmp_36_reg_1239_reg[3]_i_7_n_0 ),
        .CO({\tmp_36_reg_1239_reg[3]_i_2_n_0 ,\tmp_36_reg_1239_reg[3]_i_2_n_1 ,\tmp_36_reg_1239_reg[3]_i_2_n_2 ,\tmp_36_reg_1239_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_36_reg_1239_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_36_reg_1239[3]_i_8_n_0 ,\tmp_36_reg_1239[3]_i_9_n_0 ,\tmp_36_reg_1239[3]_i_10_n_0 ,\tmp_36_reg_1239[3]_i_11_n_0 }));
  CARRY4 \tmp_36_reg_1239_reg[3]_i_22 
       (.CI(\tmp_36_reg_1239_reg[3]_i_27_n_0 ),
        .CO({\tmp_36_reg_1239_reg[3]_i_22_n_0 ,\tmp_36_reg_1239_reg[3]_i_22_n_1 ,\tmp_36_reg_1239_reg[3]_i_22_n_2 ,\tmp_36_reg_1239_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_36_reg_1239_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_36_reg_1239[3]_i_28_n_0 ,\tmp_36_reg_1239[3]_i_29_n_0 ,\tmp_36_reg_1239[3]_i_30_n_0 ,\tmp_36_reg_1239[3]_i_31_n_0 }));
  CARRY4 \tmp_36_reg_1239_reg[3]_i_27 
       (.CI(\tmp_36_reg_1239_reg[3]_i_32_n_0 ),
        .CO({\tmp_36_reg_1239_reg[3]_i_27_n_0 ,\tmp_36_reg_1239_reg[3]_i_27_n_1 ,\tmp_36_reg_1239_reg[3]_i_27_n_2 ,\tmp_36_reg_1239_reg[3]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_36_reg_1239_reg[3]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_36_reg_1239[3]_i_33_n_0 ,\tmp_36_reg_1239[3]_i_34_n_0 ,\tmp_36_reg_1239[3]_i_35_n_0 ,\tmp_36_reg_1239[3]_i_36_n_0 }));
  CARRY4 \tmp_36_reg_1239_reg[3]_i_32 
       (.CI(\tmp_36_reg_1239_reg[3]_i_37_n_0 ),
        .CO({\tmp_36_reg_1239_reg[3]_i_32_n_0 ,\tmp_36_reg_1239_reg[3]_i_32_n_1 ,\tmp_36_reg_1239_reg[3]_i_32_n_2 ,\tmp_36_reg_1239_reg[3]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_36_reg_1239_reg[3]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_36_reg_1239[3]_i_38_n_0 ,\tmp_36_reg_1239[3]_i_39_n_0 ,\tmp_36_reg_1239[3]_i_40_n_0 ,\tmp_36_reg_1239[3]_i_41_n_0 }));
  CARRY4 \tmp_36_reg_1239_reg[3]_i_37 
       (.CI(1'b0),
        .CO({\tmp_36_reg_1239_reg[3]_i_37_n_0 ,\tmp_36_reg_1239_reg[3]_i_37_n_1 ,\tmp_36_reg_1239_reg[3]_i_37_n_2 ,\tmp_36_reg_1239_reg[3]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_tmp_36_reg_1239_reg[3]_i_37_O_UNCONNECTED [3:0]),
        .S({\tmp_36_reg_1239[3]_i_42_n_0 ,\tmp_36_reg_1239[3]_i_43_n_0 ,\tmp_36_reg_1239[3]_i_44_n_0 ,mul5_reg_1213[0]}));
  CARRY4 \tmp_36_reg_1239_reg[3]_i_7 
       (.CI(\tmp_36_reg_1239_reg[3]_i_12_n_0 ),
        .CO({\tmp_36_reg_1239_reg[3]_i_7_n_0 ,\tmp_36_reg_1239_reg[3]_i_7_n_1 ,\tmp_36_reg_1239_reg[3]_i_7_n_2 ,\tmp_36_reg_1239_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_36_reg_1239_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_36_reg_1239[3]_i_13_n_0 ,\tmp_36_reg_1239[3]_i_14_n_0 ,\tmp_36_reg_1239[3]_i_15_n_0 ,\tmp_36_reg_1239[3]_i_16_n_0 }));
  FDRE \tmp_36_reg_1239_reg[4] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[36]),
        .Q(tmp_36_reg_1239[4]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[5] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[37]),
        .Q(tmp_36_reg_1239[5]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[6] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[38]),
        .Q(tmp_36_reg_1239[6]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[7] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[39]),
        .Q(tmp_36_reg_1239[7]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1239_reg[7]_i_1 
       (.CI(\tmp_36_reg_1239_reg[3]_i_1_n_0 ),
        .CO({\tmp_36_reg_1239_reg[7]_i_1_n_0 ,\tmp_36_reg_1239_reg[7]_i_1_n_1 ,\tmp_36_reg_1239_reg[7]_i_1_n_2 ,\tmp_36_reg_1239_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul5_fu_648_p2[39:36]),
        .S({\tmp_36_reg_1239[7]_i_2_n_0 ,\tmp_36_reg_1239[7]_i_3_n_0 ,\tmp_36_reg_1239[7]_i_4_n_0 ,\tmp_36_reg_1239[7]_i_5_n_0 }));
  FDRE \tmp_36_reg_1239_reg[8] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[40]),
        .Q(tmp_36_reg_1239[8]),
        .R(1'b0));
  FDRE \tmp_36_reg_1239_reg[9] 
       (.C(ap_clk),
        .CE(tmp_36_reg_12390),
        .D(neg_mul5_fu_648_p2[41]),
        .Q(tmp_36_reg_1239[9]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[0] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [32]),
        .Q(tmp_37_reg_1218[0]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[10] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [42]),
        .Q(tmp_37_reg_1218[10]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[11] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [43]),
        .Q(tmp_37_reg_1218[11]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[12] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [44]),
        .Q(tmp_37_reg_1218[12]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[13] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [45]),
        .Q(tmp_37_reg_1218[13]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[14] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [46]),
        .Q(tmp_37_reg_1218[14]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[15] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [47]),
        .Q(tmp_37_reg_1218[15]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[16] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [48]),
        .Q(tmp_37_reg_1218[16]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[17] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [49]),
        .Q(tmp_37_reg_1218[17]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[18] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [50]),
        .Q(tmp_37_reg_1218[18]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[19] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [51]),
        .Q(tmp_37_reg_1218[19]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[1] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [33]),
        .Q(tmp_37_reg_1218[1]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[20] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [52]),
        .Q(tmp_37_reg_1218[20]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[21] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [53]),
        .Q(tmp_37_reg_1218[21]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[22] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [54]),
        .Q(tmp_37_reg_1218[22]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[23] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [55]),
        .Q(tmp_37_reg_1218[23]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[24] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [56]),
        .Q(tmp_37_reg_1218[24]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[25] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [57]),
        .Q(tmp_37_reg_1218[25]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[2] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [34]),
        .Q(tmp_37_reg_1218[2]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[3] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [35]),
        .Q(tmp_37_reg_1218[3]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[4] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [36]),
        .Q(tmp_37_reg_1218[4]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[5] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [37]),
        .Q(tmp_37_reg_1218[5]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[6] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [38]),
        .Q(tmp_37_reg_1218[6]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[7] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [39]),
        .Q(tmp_37_reg_1218[7]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[8] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [40]),
        .Q(tmp_37_reg_1218[8]),
        .R(1'b0));
  FDRE \tmp_37_reg_1218_reg[9] 
       (.C(ap_clk),
        .CE(tmp_37_reg_12180),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_1 [41]),
        .Q(tmp_37_reg_1218[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_11 
       (.I0(tmp_8_reg_1194[20]),
        .I1(p_v3_v_reg_1280[20]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[20]),
        .O(\tmp_40_reg_1317[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_12 
       (.I0(tmp_8_reg_1194[19]),
        .I1(p_v3_v_reg_1280[19]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[19]),
        .O(\tmp_40_reg_1317[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_13 
       (.I0(tmp_8_reg_1194[18]),
        .I1(p_v3_v_reg_1280[18]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[18]),
        .O(\tmp_40_reg_1317[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_14 
       (.I0(tmp_8_reg_1194[17]),
        .I1(p_v3_v_reg_1280[17]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[17]),
        .O(\tmp_40_reg_1317[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_15 
       (.I0(tmp_8_reg_1194[16]),
        .I1(p_v3_v_reg_1280[16]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[16]),
        .O(\tmp_40_reg_1317[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_16 
       (.I0(tmp_8_reg_1194[15]),
        .I1(p_v3_v_reg_1280[15]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[15]),
        .O(\tmp_40_reg_1317[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_17 
       (.I0(tmp_8_reg_1194[14]),
        .I1(p_v3_v_reg_1280[14]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[14]),
        .O(\tmp_40_reg_1317[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_18 
       (.I0(tmp_8_reg_1194[13]),
        .I1(p_v3_v_reg_1280[13]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[13]),
        .O(\tmp_40_reg_1317[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_3 
       (.I0(tmp_8_reg_1194[26]),
        .I1(p_v3_v_reg_1280[25]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[26]),
        .O(\tmp_40_reg_1317[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_4 
       (.I0(tmp_8_reg_1194[25]),
        .I1(p_v3_v_reg_1280[25]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[25]),
        .O(\tmp_40_reg_1317[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_6 
       (.I0(tmp_8_reg_1194[24]),
        .I1(p_v3_v_reg_1280[24]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[24]),
        .O(\tmp_40_reg_1317[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_7 
       (.I0(tmp_8_reg_1194[23]),
        .I1(p_v3_v_reg_1280[23]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[23]),
        .O(\tmp_40_reg_1317[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_8 
       (.I0(tmp_8_reg_1194[22]),
        .I1(p_v3_v_reg_1280[22]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[22]),
        .O(\tmp_40_reg_1317[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_40_reg_1317[0]_i_9 
       (.I0(tmp_8_reg_1194[21]),
        .I1(p_v3_v_reg_1280[21]),
        .I2(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I3(neg_ti4_reg_1301[21]),
        .O(\tmp_40_reg_1317[0]_i_9_n_0 ));
  FDRE \tmp_40_reg_1317_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_Val2_10_3_fu_838_p2),
        .Q(tmp_40_reg_1317),
        .R(1'b0));
  CARRY4 \tmp_40_reg_1317_reg[0]_i_1 
       (.CI(\tmp_40_reg_1317_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_40_reg_1317_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_40_reg_1317_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_8_reg_1194[25]}),
        .O({\NLW_tmp_40_reg_1317_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_10_3_fu_838_p2,\NLW_tmp_40_reg_1317_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,\tmp_40_reg_1317[0]_i_3_n_0 ,\tmp_40_reg_1317[0]_i_4_n_0 }));
  CARRY4 \tmp_40_reg_1317_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\tmp_40_reg_1317_reg[0]_i_10_n_0 ,\tmp_40_reg_1317_reg[0]_i_10_n_1 ,\tmp_40_reg_1317_reg[0]_i_10_n_2 ,\tmp_40_reg_1317_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[16:13]),
        .O(\NLW_tmp_40_reg_1317_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\tmp_40_reg_1317[0]_i_15_n_0 ,\tmp_40_reg_1317[0]_i_16_n_0 ,\tmp_40_reg_1317[0]_i_17_n_0 ,\tmp_40_reg_1317[0]_i_18_n_0 }));
  CARRY4 \tmp_40_reg_1317_reg[0]_i_2 
       (.CI(\tmp_40_reg_1317_reg[0]_i_5_n_0 ),
        .CO({\tmp_40_reg_1317_reg[0]_i_2_n_0 ,\tmp_40_reg_1317_reg[0]_i_2_n_1 ,\tmp_40_reg_1317_reg[0]_i_2_n_2 ,\tmp_40_reg_1317_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[24:21]),
        .O(\NLW_tmp_40_reg_1317_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_40_reg_1317[0]_i_6_n_0 ,\tmp_40_reg_1317[0]_i_7_n_0 ,\tmp_40_reg_1317[0]_i_8_n_0 ,\tmp_40_reg_1317[0]_i_9_n_0 }));
  CARRY4 \tmp_40_reg_1317_reg[0]_i_5 
       (.CI(\tmp_40_reg_1317_reg[0]_i_10_n_0 ),
        .CO({\tmp_40_reg_1317_reg[0]_i_5_n_0 ,\tmp_40_reg_1317_reg[0]_i_5_n_1 ,\tmp_40_reg_1317_reg[0]_i_5_n_2 ,\tmp_40_reg_1317_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[20:17]),
        .O(\NLW_tmp_40_reg_1317_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_40_reg_1317[0]_i_11_n_0 ,\tmp_40_reg_1317[0]_i_12_n_0 ,\tmp_40_reg_1317[0]_i_13_n_0 ,\tmp_40_reg_1317[0]_i_14_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_42_reg_1019[0]_i_2 
       (.I0(tmp_17_cast_fu_259_p1[26]),
        .O(\tmp_42_reg_1019[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_42_reg_1019[0]_i_3 
       (.I0(tmp_17_cast_fu_259_p1[26]),
        .I1(tmp_5_reg_953[13]),
        .O(\tmp_42_reg_1019[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_42_reg_1019[0]_i_4 
       (.I0(tmp_17_cast_fu_259_p1[25]),
        .I1(tmp_5_reg_953[12]),
        .O(\tmp_42_reg_1019[0]_i_4_n_0 ));
  FDRE \tmp_42_reg_1019_reg[0] 
       (.C(ap_clk),
        .CE(ce55_out),
        .D(p_Val2_4_s_fu_314_p2[14]),
        .Q(tmp_42_reg_1019),
        .R(1'b0));
  CARRY4 \tmp_42_reg_1019_reg[0]_i_1 
       (.CI(\p_Val2_4_s_reg_1014_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp_42_reg_1019_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_42_reg_1019_reg[0]_i_1_n_2 ,\tmp_42_reg_1019_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_42_reg_1019[0]_i_2_n_0 ,tmp_17_cast_fu_259_p1[25]}),
        .O({\NLW_tmp_42_reg_1019_reg[0]_i_1_O_UNCONNECTED [3],p_Val2_4_s_fu_314_p2[14:12]}),
        .S({1'b0,1'b1,\tmp_42_reg_1019[0]_i_3_n_0 ,\tmp_42_reg_1019[0]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[10]_i_2 
       (.I0(mul3_reg_1131[43]),
        .O(\tmp_43_reg_1157[10]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[10]_i_3 
       (.I0(mul3_reg_1131[42]),
        .O(\tmp_43_reg_1157[10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[10]_i_4 
       (.I0(mul3_reg_1131[41]),
        .O(\tmp_43_reg_1157[10]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[10]_i_5 
       (.I0(mul3_reg_1131[40]),
        .O(\tmp_43_reg_1157[10]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[14]_i_2 
       (.I0(mul3_reg_1131[47]),
        .O(\tmp_43_reg_1157[14]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[14]_i_3 
       (.I0(mul3_reg_1131[46]),
        .O(\tmp_43_reg_1157[14]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[14]_i_4 
       (.I0(mul3_reg_1131[45]),
        .O(\tmp_43_reg_1157[14]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[14]_i_5 
       (.I0(mul3_reg_1131[44]),
        .O(\tmp_43_reg_1157[14]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[18]_i_2 
       (.I0(mul3_reg_1131[51]),
        .O(\tmp_43_reg_1157[18]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[18]_i_3 
       (.I0(mul3_reg_1131[50]),
        .O(\tmp_43_reg_1157[18]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[18]_i_4 
       (.I0(mul3_reg_1131[49]),
        .O(\tmp_43_reg_1157[18]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[18]_i_5 
       (.I0(mul3_reg_1131[48]),
        .O(\tmp_43_reg_1157[18]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[22]_i_2 
       (.I0(mul3_reg_1131[55]),
        .O(\tmp_43_reg_1157[22]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[22]_i_3 
       (.I0(mul3_reg_1131[54]),
        .O(\tmp_43_reg_1157[22]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[22]_i_4 
       (.I0(mul3_reg_1131[53]),
        .O(\tmp_43_reg_1157[22]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[22]_i_5 
       (.I0(mul3_reg_1131[52]),
        .O(\tmp_43_reg_1157[22]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[25]_i_3 
       (.I0(mul3_reg_1131[58]),
        .O(\tmp_43_reg_1157[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[25]_i_4 
       (.I0(mul3_reg_1131[57]),
        .O(\tmp_43_reg_1157[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[25]_i_5 
       (.I0(mul3_reg_1131[56]),
        .O(\tmp_43_reg_1157[25]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_10 
       (.I0(mul3_reg_1131[29]),
        .O(\tmp_43_reg_1157[2]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_11 
       (.I0(mul3_reg_1131[28]),
        .O(\tmp_43_reg_1157[2]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_13 
       (.I0(mul3_reg_1131[27]),
        .O(\tmp_43_reg_1157[2]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_14 
       (.I0(mul3_reg_1131[26]),
        .O(\tmp_43_reg_1157[2]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_15 
       (.I0(mul3_reg_1131[25]),
        .O(\tmp_43_reg_1157[2]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_16 
       (.I0(mul3_reg_1131[24]),
        .O(\tmp_43_reg_1157[2]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_18 
       (.I0(mul3_reg_1131[23]),
        .O(\tmp_43_reg_1157[2]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_19 
       (.I0(mul3_reg_1131[22]),
        .O(\tmp_43_reg_1157[2]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_20 
       (.I0(mul3_reg_1131[21]),
        .O(\tmp_43_reg_1157[2]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_21 
       (.I0(mul3_reg_1131[20]),
        .O(\tmp_43_reg_1157[2]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_23 
       (.I0(mul3_reg_1131[19]),
        .O(\tmp_43_reg_1157[2]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_24 
       (.I0(mul3_reg_1131[18]),
        .O(\tmp_43_reg_1157[2]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_25 
       (.I0(mul3_reg_1131[17]),
        .O(\tmp_43_reg_1157[2]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_26 
       (.I0(mul3_reg_1131[16]),
        .O(\tmp_43_reg_1157[2]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_28 
       (.I0(mul3_reg_1131[15]),
        .O(\tmp_43_reg_1157[2]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_29 
       (.I0(mul3_reg_1131[14]),
        .O(\tmp_43_reg_1157[2]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_3 
       (.I0(mul3_reg_1131[35]),
        .O(\tmp_43_reg_1157[2]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_30 
       (.I0(mul3_reg_1131[13]),
        .O(\tmp_43_reg_1157[2]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_31 
       (.I0(mul3_reg_1131[12]),
        .O(\tmp_43_reg_1157[2]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_33 
       (.I0(mul3_reg_1131[11]),
        .O(\tmp_43_reg_1157[2]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_34 
       (.I0(mul3_reg_1131[10]),
        .O(\tmp_43_reg_1157[2]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_35 
       (.I0(mul3_reg_1131[9]),
        .O(\tmp_43_reg_1157[2]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_36 
       (.I0(mul3_reg_1131[8]),
        .O(\tmp_43_reg_1157[2]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_38 
       (.I0(mul3_reg_1131[7]),
        .O(\tmp_43_reg_1157[2]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_39 
       (.I0(mul3_reg_1131[6]),
        .O(\tmp_43_reg_1157[2]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_4 
       (.I0(mul3_reg_1131[34]),
        .O(\tmp_43_reg_1157[2]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_40 
       (.I0(mul3_reg_1131[5]),
        .O(\tmp_43_reg_1157[2]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_41 
       (.I0(mul3_reg_1131[4]),
        .O(\tmp_43_reg_1157[2]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_42 
       (.I0(mul3_reg_1131[3]),
        .O(\tmp_43_reg_1157[2]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_43 
       (.I0(mul3_reg_1131[2]),
        .O(\tmp_43_reg_1157[2]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_44 
       (.I0(mul3_reg_1131[1]),
        .O(\tmp_43_reg_1157[2]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_5 
       (.I0(mul3_reg_1131[33]),
        .O(\tmp_43_reg_1157[2]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_6 
       (.I0(mul3_reg_1131[32]),
        .O(\tmp_43_reg_1157[2]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_8 
       (.I0(mul3_reg_1131[31]),
        .O(\tmp_43_reg_1157[2]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[2]_i_9 
       (.I0(mul3_reg_1131[30]),
        .O(\tmp_43_reg_1157[2]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[6]_i_2 
       (.I0(mul3_reg_1131[39]),
        .O(\tmp_43_reg_1157[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[6]_i_3 
       (.I0(mul3_reg_1131[38]),
        .O(\tmp_43_reg_1157[6]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[6]_i_4 
       (.I0(mul3_reg_1131[37]),
        .O(\tmp_43_reg_1157[6]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_43_reg_1157[6]_i_5 
       (.I0(mul3_reg_1131[36]),
        .O(\tmp_43_reg_1157[6]_i_5_n_0 ));
  FDRE \tmp_43_reg_1157_reg[0] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[33]),
        .Q(tmp_43_reg_1157[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[10] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[43]),
        .Q(tmp_43_reg_1157[10]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_1157_reg[10]_i_1 
       (.CI(\tmp_43_reg_1157_reg[6]_i_1_n_0 ),
        .CO({\tmp_43_reg_1157_reg[10]_i_1_n_0 ,\tmp_43_reg_1157_reg[10]_i_1_n_1 ,\tmp_43_reg_1157_reg[10]_i_1_n_2 ,\tmp_43_reg_1157_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul4_fu_511_p2[43:40]),
        .S({\tmp_43_reg_1157[10]_i_2_n_0 ,\tmp_43_reg_1157[10]_i_3_n_0 ,\tmp_43_reg_1157[10]_i_4_n_0 ,\tmp_43_reg_1157[10]_i_5_n_0 }));
  FDRE \tmp_43_reg_1157_reg[11] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[44]),
        .Q(tmp_43_reg_1157[11]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[12] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[45]),
        .Q(tmp_43_reg_1157[12]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[13] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[46]),
        .Q(tmp_43_reg_1157[13]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[14] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[47]),
        .Q(tmp_43_reg_1157[14]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_1157_reg[14]_i_1 
       (.CI(\tmp_43_reg_1157_reg[10]_i_1_n_0 ),
        .CO({\tmp_43_reg_1157_reg[14]_i_1_n_0 ,\tmp_43_reg_1157_reg[14]_i_1_n_1 ,\tmp_43_reg_1157_reg[14]_i_1_n_2 ,\tmp_43_reg_1157_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul4_fu_511_p2[47:44]),
        .S({\tmp_43_reg_1157[14]_i_2_n_0 ,\tmp_43_reg_1157[14]_i_3_n_0 ,\tmp_43_reg_1157[14]_i_4_n_0 ,\tmp_43_reg_1157[14]_i_5_n_0 }));
  FDRE \tmp_43_reg_1157_reg[15] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[48]),
        .Q(tmp_43_reg_1157[15]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[16] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[49]),
        .Q(tmp_43_reg_1157[16]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[17] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[50]),
        .Q(tmp_43_reg_1157[17]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[18] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[51]),
        .Q(tmp_43_reg_1157[18]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_1157_reg[18]_i_1 
       (.CI(\tmp_43_reg_1157_reg[14]_i_1_n_0 ),
        .CO({\tmp_43_reg_1157_reg[18]_i_1_n_0 ,\tmp_43_reg_1157_reg[18]_i_1_n_1 ,\tmp_43_reg_1157_reg[18]_i_1_n_2 ,\tmp_43_reg_1157_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul4_fu_511_p2[51:48]),
        .S({\tmp_43_reg_1157[18]_i_2_n_0 ,\tmp_43_reg_1157[18]_i_3_n_0 ,\tmp_43_reg_1157[18]_i_4_n_0 ,\tmp_43_reg_1157[18]_i_5_n_0 }));
  FDRE \tmp_43_reg_1157_reg[19] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[52]),
        .Q(tmp_43_reg_1157[19]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[1] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[34]),
        .Q(tmp_43_reg_1157[1]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[20] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[53]),
        .Q(tmp_43_reg_1157[20]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[21] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[54]),
        .Q(tmp_43_reg_1157[21]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[22] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[55]),
        .Q(tmp_43_reg_1157[22]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_1157_reg[22]_i_1 
       (.CI(\tmp_43_reg_1157_reg[18]_i_1_n_0 ),
        .CO({\tmp_43_reg_1157_reg[22]_i_1_n_0 ,\tmp_43_reg_1157_reg[22]_i_1_n_1 ,\tmp_43_reg_1157_reg[22]_i_1_n_2 ,\tmp_43_reg_1157_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul4_fu_511_p2[55:52]),
        .S({\tmp_43_reg_1157[22]_i_2_n_0 ,\tmp_43_reg_1157[22]_i_3_n_0 ,\tmp_43_reg_1157[22]_i_4_n_0 ,\tmp_43_reg_1157[22]_i_5_n_0 }));
  FDRE \tmp_43_reg_1157_reg[23] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[56]),
        .Q(tmp_43_reg_1157[23]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[24] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[57]),
        .Q(tmp_43_reg_1157[24]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[25] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[58]),
        .Q(tmp_43_reg_1157[25]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_1157_reg[25]_i_2 
       (.CI(\tmp_43_reg_1157_reg[22]_i_1_n_0 ),
        .CO({\NLW_tmp_43_reg_1157_reg[25]_i_2_CO_UNCONNECTED [3:2],\tmp_43_reg_1157_reg[25]_i_2_n_2 ,\tmp_43_reg_1157_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_43_reg_1157_reg[25]_i_2_O_UNCONNECTED [3],neg_mul4_fu_511_p2[58:56]}),
        .S({1'b0,\tmp_43_reg_1157[25]_i_3_n_0 ,\tmp_43_reg_1157[25]_i_4_n_0 ,\tmp_43_reg_1157[25]_i_5_n_0 }));
  FDRE \tmp_43_reg_1157_reg[2] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[35]),
        .Q(tmp_43_reg_1157[2]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_1157_reg[2]_i_1 
       (.CI(\tmp_43_reg_1157_reg[2]_i_2_n_0 ),
        .CO({\tmp_43_reg_1157_reg[2]_i_1_n_0 ,\tmp_43_reg_1157_reg[2]_i_1_n_1 ,\tmp_43_reg_1157_reg[2]_i_1_n_2 ,\tmp_43_reg_1157_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({neg_mul4_fu_511_p2[35:33],\NLW_tmp_43_reg_1157_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_43_reg_1157[2]_i_3_n_0 ,\tmp_43_reg_1157[2]_i_4_n_0 ,\tmp_43_reg_1157[2]_i_5_n_0 ,\tmp_43_reg_1157[2]_i_6_n_0 }));
  CARRY4 \tmp_43_reg_1157_reg[2]_i_12 
       (.CI(\tmp_43_reg_1157_reg[2]_i_17_n_0 ),
        .CO({\tmp_43_reg_1157_reg[2]_i_12_n_0 ,\tmp_43_reg_1157_reg[2]_i_12_n_1 ,\tmp_43_reg_1157_reg[2]_i_12_n_2 ,\tmp_43_reg_1157_reg[2]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_43_reg_1157_reg[2]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_43_reg_1157[2]_i_18_n_0 ,\tmp_43_reg_1157[2]_i_19_n_0 ,\tmp_43_reg_1157[2]_i_20_n_0 ,\tmp_43_reg_1157[2]_i_21_n_0 }));
  CARRY4 \tmp_43_reg_1157_reg[2]_i_17 
       (.CI(\tmp_43_reg_1157_reg[2]_i_22_n_0 ),
        .CO({\tmp_43_reg_1157_reg[2]_i_17_n_0 ,\tmp_43_reg_1157_reg[2]_i_17_n_1 ,\tmp_43_reg_1157_reg[2]_i_17_n_2 ,\tmp_43_reg_1157_reg[2]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_43_reg_1157_reg[2]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_43_reg_1157[2]_i_23_n_0 ,\tmp_43_reg_1157[2]_i_24_n_0 ,\tmp_43_reg_1157[2]_i_25_n_0 ,\tmp_43_reg_1157[2]_i_26_n_0 }));
  CARRY4 \tmp_43_reg_1157_reg[2]_i_2 
       (.CI(\tmp_43_reg_1157_reg[2]_i_7_n_0 ),
        .CO({\tmp_43_reg_1157_reg[2]_i_2_n_0 ,\tmp_43_reg_1157_reg[2]_i_2_n_1 ,\tmp_43_reg_1157_reg[2]_i_2_n_2 ,\tmp_43_reg_1157_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_43_reg_1157_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_43_reg_1157[2]_i_8_n_0 ,\tmp_43_reg_1157[2]_i_9_n_0 ,\tmp_43_reg_1157[2]_i_10_n_0 ,\tmp_43_reg_1157[2]_i_11_n_0 }));
  CARRY4 \tmp_43_reg_1157_reg[2]_i_22 
       (.CI(\tmp_43_reg_1157_reg[2]_i_27_n_0 ),
        .CO({\tmp_43_reg_1157_reg[2]_i_22_n_0 ,\tmp_43_reg_1157_reg[2]_i_22_n_1 ,\tmp_43_reg_1157_reg[2]_i_22_n_2 ,\tmp_43_reg_1157_reg[2]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_43_reg_1157_reg[2]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_43_reg_1157[2]_i_28_n_0 ,\tmp_43_reg_1157[2]_i_29_n_0 ,\tmp_43_reg_1157[2]_i_30_n_0 ,\tmp_43_reg_1157[2]_i_31_n_0 }));
  CARRY4 \tmp_43_reg_1157_reg[2]_i_27 
       (.CI(\tmp_43_reg_1157_reg[2]_i_32_n_0 ),
        .CO({\tmp_43_reg_1157_reg[2]_i_27_n_0 ,\tmp_43_reg_1157_reg[2]_i_27_n_1 ,\tmp_43_reg_1157_reg[2]_i_27_n_2 ,\tmp_43_reg_1157_reg[2]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_43_reg_1157_reg[2]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_43_reg_1157[2]_i_33_n_0 ,\tmp_43_reg_1157[2]_i_34_n_0 ,\tmp_43_reg_1157[2]_i_35_n_0 ,\tmp_43_reg_1157[2]_i_36_n_0 }));
  CARRY4 \tmp_43_reg_1157_reg[2]_i_32 
       (.CI(\tmp_43_reg_1157_reg[2]_i_37_n_0 ),
        .CO({\tmp_43_reg_1157_reg[2]_i_32_n_0 ,\tmp_43_reg_1157_reg[2]_i_32_n_1 ,\tmp_43_reg_1157_reg[2]_i_32_n_2 ,\tmp_43_reg_1157_reg[2]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_43_reg_1157_reg[2]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_43_reg_1157[2]_i_38_n_0 ,\tmp_43_reg_1157[2]_i_39_n_0 ,\tmp_43_reg_1157[2]_i_40_n_0 ,\tmp_43_reg_1157[2]_i_41_n_0 }));
  CARRY4 \tmp_43_reg_1157_reg[2]_i_37 
       (.CI(1'b0),
        .CO({\tmp_43_reg_1157_reg[2]_i_37_n_0 ,\tmp_43_reg_1157_reg[2]_i_37_n_1 ,\tmp_43_reg_1157_reg[2]_i_37_n_2 ,\tmp_43_reg_1157_reg[2]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_tmp_43_reg_1157_reg[2]_i_37_O_UNCONNECTED [3:0]),
        .S({\tmp_43_reg_1157[2]_i_42_n_0 ,\tmp_43_reg_1157[2]_i_43_n_0 ,\tmp_43_reg_1157[2]_i_44_n_0 ,mul3_reg_1131[0]}));
  CARRY4 \tmp_43_reg_1157_reg[2]_i_7 
       (.CI(\tmp_43_reg_1157_reg[2]_i_12_n_0 ),
        .CO({\tmp_43_reg_1157_reg[2]_i_7_n_0 ,\tmp_43_reg_1157_reg[2]_i_7_n_1 ,\tmp_43_reg_1157_reg[2]_i_7_n_2 ,\tmp_43_reg_1157_reg[2]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_43_reg_1157_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_43_reg_1157[2]_i_13_n_0 ,\tmp_43_reg_1157[2]_i_14_n_0 ,\tmp_43_reg_1157[2]_i_15_n_0 ,\tmp_43_reg_1157[2]_i_16_n_0 }));
  FDRE \tmp_43_reg_1157_reg[3] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[36]),
        .Q(tmp_43_reg_1157[3]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[4] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[37]),
        .Q(tmp_43_reg_1157[4]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[5] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[38]),
        .Q(tmp_43_reg_1157[5]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[6] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[39]),
        .Q(tmp_43_reg_1157[6]),
        .R(1'b0));
  CARRY4 \tmp_43_reg_1157_reg[6]_i_1 
       (.CI(\tmp_43_reg_1157_reg[2]_i_1_n_0 ),
        .CO({\tmp_43_reg_1157_reg[6]_i_1_n_0 ,\tmp_43_reg_1157_reg[6]_i_1_n_1 ,\tmp_43_reg_1157_reg[6]_i_1_n_2 ,\tmp_43_reg_1157_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul4_fu_511_p2[39:36]),
        .S({\tmp_43_reg_1157[6]_i_2_n_0 ,\tmp_43_reg_1157[6]_i_3_n_0 ,\tmp_43_reg_1157[6]_i_4_n_0 ,\tmp_43_reg_1157[6]_i_5_n_0 }));
  FDRE \tmp_43_reg_1157_reg[7] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[40]),
        .Q(tmp_43_reg_1157[7]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[8] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[41]),
        .Q(tmp_43_reg_1157[8]),
        .R(1'b0));
  FDRE \tmp_43_reg_1157_reg[9] 
       (.C(ap_clk),
        .CE(tmp_43_reg_11570),
        .D(neg_mul4_fu_511_p2[42]),
        .Q(tmp_43_reg_1157[9]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[0] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [33]),
        .Q(tmp_44_reg_1136[0]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[10] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [43]),
        .Q(tmp_44_reg_1136[10]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[11] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [44]),
        .Q(tmp_44_reg_1136[11]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[12] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [45]),
        .Q(tmp_44_reg_1136[12]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[13] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [46]),
        .Q(tmp_44_reg_1136[13]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[14] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [47]),
        .Q(tmp_44_reg_1136[14]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[15] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [48]),
        .Q(tmp_44_reg_1136[15]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[16] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [49]),
        .Q(tmp_44_reg_1136[16]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[17] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [50]),
        .Q(tmp_44_reg_1136[17]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[18] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [51]),
        .Q(tmp_44_reg_1136[18]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[19] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [52]),
        .Q(tmp_44_reg_1136[19]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[1] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [34]),
        .Q(tmp_44_reg_1136[1]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[20] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [53]),
        .Q(tmp_44_reg_1136[20]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[21] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [54]),
        .Q(tmp_44_reg_1136[21]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[22] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [55]),
        .Q(tmp_44_reg_1136[22]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[23] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [56]),
        .Q(tmp_44_reg_1136[23]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[24] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [57]),
        .Q(tmp_44_reg_1136[24]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[25] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [58]),
        .Q(tmp_44_reg_1136[25]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[2] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [35]),
        .Q(tmp_44_reg_1136[2]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[3] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [36]),
        .Q(tmp_44_reg_1136[3]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[4] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [37]),
        .Q(tmp_44_reg_1136[4]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[5] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [38]),
        .Q(tmp_44_reg_1136[5]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[6] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [39]),
        .Q(tmp_44_reg_1136[6]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[7] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [40]),
        .Q(tmp_44_reg_1136[7]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[8] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [41]),
        .Q(tmp_44_reg_1136[8]),
        .R(1'b0));
  FDRE \tmp_44_reg_1136_reg[9] 
       (.C(ap_clk),
        .CE(tmp_44_reg_11360),
        .D(\mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg [42]),
        .Q(tmp_44_reg_1136[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_11 
       (.I0(tmp_8_reg_1194[20]),
        .I1(neg_ti9_reg_1223[20]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[20]),
        .O(\tmp_47_reg_1244[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_12 
       (.I0(tmp_8_reg_1194[19]),
        .I1(neg_ti9_reg_1223[19]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[19]),
        .O(\tmp_47_reg_1244[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_13 
       (.I0(tmp_8_reg_1194[18]),
        .I1(neg_ti9_reg_1223[18]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[18]),
        .O(\tmp_47_reg_1244[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_14 
       (.I0(tmp_8_reg_1194[17]),
        .I1(neg_ti9_reg_1223[17]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[17]),
        .O(\tmp_47_reg_1244[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_15 
       (.I0(tmp_8_reg_1194[16]),
        .I1(neg_ti9_reg_1223[16]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[16]),
        .O(\tmp_47_reg_1244[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_16 
       (.I0(tmp_8_reg_1194[15]),
        .I1(neg_ti9_reg_1223[15]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[15]),
        .O(\tmp_47_reg_1244[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_17 
       (.I0(tmp_8_reg_1194[14]),
        .I1(neg_ti9_reg_1223[14]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[14]),
        .O(\tmp_47_reg_1244[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_18 
       (.I0(tmp_8_reg_1194[13]),
        .I1(neg_ti9_reg_1223[13]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[13]),
        .O(\tmp_47_reg_1244[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_3 
       (.I0(tmp_8_reg_1194[26]),
        .I1(neg_ti9_reg_1223[26]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[25]),
        .O(\tmp_47_reg_1244[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_4 
       (.I0(tmp_8_reg_1194[25]),
        .I1(neg_ti9_reg_1223[25]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[25]),
        .O(\tmp_47_reg_1244[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_6 
       (.I0(tmp_8_reg_1194[24]),
        .I1(neg_ti9_reg_1223[24]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[24]),
        .O(\tmp_47_reg_1244[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_7 
       (.I0(tmp_8_reg_1194[23]),
        .I1(neg_ti9_reg_1223[23]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[23]),
        .O(\tmp_47_reg_1244[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_8 
       (.I0(tmp_8_reg_1194[22]),
        .I1(neg_ti9_reg_1223[22]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[22]),
        .O(\tmp_47_reg_1244[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_47_reg_1244[0]_i_9 
       (.I0(tmp_8_reg_1194[21]),
        .I1(neg_ti9_reg_1223[21]),
        .I2(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I3(p_v4_v_reg_1182[21]),
        .O(\tmp_47_reg_1244[0]_i_9_n_0 ));
  FDRE \tmp_47_reg_1244_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_10_4_fu_672_p2),
        .Q(tmp_47_reg_1244),
        .R(1'b0));
  CARRY4 \tmp_47_reg_1244_reg[0]_i_1 
       (.CI(\tmp_47_reg_1244_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_47_reg_1244_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_47_reg_1244_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_8_reg_1194[25]}),
        .O({\NLW_tmp_47_reg_1244_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_10_4_fu_672_p2,\NLW_tmp_47_reg_1244_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,\tmp_47_reg_1244[0]_i_3_n_0 ,\tmp_47_reg_1244[0]_i_4_n_0 }));
  CARRY4 \tmp_47_reg_1244_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\tmp_47_reg_1244_reg[0]_i_10_n_0 ,\tmp_47_reg_1244_reg[0]_i_10_n_1 ,\tmp_47_reg_1244_reg[0]_i_10_n_2 ,\tmp_47_reg_1244_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[16:13]),
        .O(\NLW_tmp_47_reg_1244_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\tmp_47_reg_1244[0]_i_15_n_0 ,\tmp_47_reg_1244[0]_i_16_n_0 ,\tmp_47_reg_1244[0]_i_17_n_0 ,\tmp_47_reg_1244[0]_i_18_n_0 }));
  CARRY4 \tmp_47_reg_1244_reg[0]_i_2 
       (.CI(\tmp_47_reg_1244_reg[0]_i_5_n_0 ),
        .CO({\tmp_47_reg_1244_reg[0]_i_2_n_0 ,\tmp_47_reg_1244_reg[0]_i_2_n_1 ,\tmp_47_reg_1244_reg[0]_i_2_n_2 ,\tmp_47_reg_1244_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[24:21]),
        .O(\NLW_tmp_47_reg_1244_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_47_reg_1244[0]_i_6_n_0 ,\tmp_47_reg_1244[0]_i_7_n_0 ,\tmp_47_reg_1244[0]_i_8_n_0 ,\tmp_47_reg_1244[0]_i_9_n_0 }));
  CARRY4 \tmp_47_reg_1244_reg[0]_i_5 
       (.CI(\tmp_47_reg_1244_reg[0]_i_10_n_0 ),
        .CO({\tmp_47_reg_1244_reg[0]_i_5_n_0 ,\tmp_47_reg_1244_reg[0]_i_5_n_1 ,\tmp_47_reg_1244_reg[0]_i_5_n_2 ,\tmp_47_reg_1244_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[20:17]),
        .O(\NLW_tmp_47_reg_1244_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_47_reg_1244[0]_i_11_n_0 ,\tmp_47_reg_1244[0]_i_12_n_0 ,\tmp_47_reg_1244[0]_i_13_n_0 ,\tmp_47_reg_1244[0]_i_14_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_48_reg_1095[0]_i_3 
       (.I0(p_Val2_6_5_reg_1058[26]),
        .O(\tmp_48_reg_1095[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_48_reg_1095[0]_i_4 
       (.I0(p_Val2_6_5_reg_1058[26]),
        .I1(p_Val2_6_5_reg_1058[27]),
        .O(\tmp_48_reg_1095[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_48_reg_1095[0]_i_5 
       (.I0(p_Val2_6_5_reg_1058[26]),
        .I1(tmp_9_cast_reg_1025_reg__0[13]),
        .O(\tmp_48_reg_1095[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_48_reg_1095[0]_i_6 
       (.I0(tmp_9_cast_reg_1025_reg__0[12]),
        .I1(p_Val2_6_5_reg_1058[25]),
        .O(\tmp_48_reg_1095[0]_i_6_n_0 ));
  FDRE \tmp_48_reg_1095_reg[0] 
       (.C(ap_clk),
        .CE(ce1),
        .D(p_0_in),
        .Q(tmp_48_reg_1095),
        .R(1'b0));
  CARRY4 \tmp_48_reg_1095_reg[0]_i_2 
       (.CI(\r_V_tr_5_tr_reg_1090_reg[24]_i_1_n_0 ),
        .CO({\NLW_tmp_48_reg_1095_reg[0]_i_2_CO_UNCONNECTED [3],\tmp_48_reg_1095_reg[0]_i_2_n_1 ,\tmp_48_reg_1095_reg[0]_i_2_n_2 ,\tmp_48_reg_1095_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_Val2_6_5_reg_1058[26],\tmp_48_reg_1095[0]_i_3_n_0 ,tmp_9_cast_reg_1025_reg__0[12]}),
        .O({p_0_in,\tmp_48_reg_1095_reg[0]_i_2_n_5 ,\tmp_48_reg_1095_reg[0]_i_2_n_6 ,\tmp_48_reg_1095_reg[0]_i_2_n_7 }),
        .S({1'b1,\tmp_48_reg_1095[0]_i_4_n_0 ,\tmp_48_reg_1095[0]_i_5_n_0 ,\tmp_48_reg_1095[0]_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[11]_i_2 
       (.I0(mul_reg_1249[43]),
        .O(\tmp_49_reg_1286[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[11]_i_3 
       (.I0(mul_reg_1249[42]),
        .O(\tmp_49_reg_1286[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[11]_i_4 
       (.I0(mul_reg_1249[41]),
        .O(\tmp_49_reg_1286[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[11]_i_5 
       (.I0(mul_reg_1249[40]),
        .O(\tmp_49_reg_1286[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[15]_i_2 
       (.I0(mul_reg_1249[47]),
        .O(\tmp_49_reg_1286[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[15]_i_3 
       (.I0(mul_reg_1249[46]),
        .O(\tmp_49_reg_1286[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[15]_i_4 
       (.I0(mul_reg_1249[45]),
        .O(\tmp_49_reg_1286[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[15]_i_5 
       (.I0(mul_reg_1249[44]),
        .O(\tmp_49_reg_1286[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[19]_i_2 
       (.I0(mul_reg_1249[51]),
        .O(\tmp_49_reg_1286[19]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[19]_i_3 
       (.I0(mul_reg_1249[50]),
        .O(\tmp_49_reg_1286[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[19]_i_4 
       (.I0(mul_reg_1249[49]),
        .O(\tmp_49_reg_1286[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[19]_i_5 
       (.I0(mul_reg_1249[48]),
        .O(\tmp_49_reg_1286[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[23]_i_2 
       (.I0(mul_reg_1249[55]),
        .O(\tmp_49_reg_1286[23]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[23]_i_3 
       (.I0(mul_reg_1249[54]),
        .O(\tmp_49_reg_1286[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[23]_i_4 
       (.I0(mul_reg_1249[53]),
        .O(\tmp_49_reg_1286[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[23]_i_5 
       (.I0(mul_reg_1249[52]),
        .O(\tmp_49_reg_1286[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[25]_i_3 
       (.I0(mul_reg_1249[57]),
        .O(\tmp_49_reg_1286[25]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[25]_i_4 
       (.I0(mul_reg_1249[56]),
        .O(\tmp_49_reg_1286[25]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_10 
       (.I0(mul_reg_1249[29]),
        .O(\tmp_49_reg_1286[3]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_11 
       (.I0(mul_reg_1249[28]),
        .O(\tmp_49_reg_1286[3]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_13 
       (.I0(mul_reg_1249[27]),
        .O(\tmp_49_reg_1286[3]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_14 
       (.I0(mul_reg_1249[26]),
        .O(\tmp_49_reg_1286[3]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_15 
       (.I0(mul_reg_1249[25]),
        .O(\tmp_49_reg_1286[3]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_16 
       (.I0(mul_reg_1249[24]),
        .O(\tmp_49_reg_1286[3]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_18 
       (.I0(mul_reg_1249[23]),
        .O(\tmp_49_reg_1286[3]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_19 
       (.I0(mul_reg_1249[22]),
        .O(\tmp_49_reg_1286[3]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_20 
       (.I0(mul_reg_1249[21]),
        .O(\tmp_49_reg_1286[3]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_21 
       (.I0(mul_reg_1249[20]),
        .O(\tmp_49_reg_1286[3]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_23 
       (.I0(mul_reg_1249[19]),
        .O(\tmp_49_reg_1286[3]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_24 
       (.I0(mul_reg_1249[18]),
        .O(\tmp_49_reg_1286[3]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_25 
       (.I0(mul_reg_1249[17]),
        .O(\tmp_49_reg_1286[3]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_26 
       (.I0(mul_reg_1249[16]),
        .O(\tmp_49_reg_1286[3]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_28 
       (.I0(mul_reg_1249[15]),
        .O(\tmp_49_reg_1286[3]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_29 
       (.I0(mul_reg_1249[14]),
        .O(\tmp_49_reg_1286[3]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_3 
       (.I0(mul_reg_1249[35]),
        .O(\tmp_49_reg_1286[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_30 
       (.I0(mul_reg_1249[13]),
        .O(\tmp_49_reg_1286[3]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_31 
       (.I0(mul_reg_1249[12]),
        .O(\tmp_49_reg_1286[3]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_33 
       (.I0(mul_reg_1249[11]),
        .O(\tmp_49_reg_1286[3]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_34 
       (.I0(mul_reg_1249[10]),
        .O(\tmp_49_reg_1286[3]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_35 
       (.I0(mul_reg_1249[9]),
        .O(\tmp_49_reg_1286[3]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_36 
       (.I0(mul_reg_1249[8]),
        .O(\tmp_49_reg_1286[3]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_38 
       (.I0(mul_reg_1249[7]),
        .O(\tmp_49_reg_1286[3]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_39 
       (.I0(mul_reg_1249[6]),
        .O(\tmp_49_reg_1286[3]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_4 
       (.I0(mul_reg_1249[34]),
        .O(\tmp_49_reg_1286[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_40 
       (.I0(mul_reg_1249[5]),
        .O(\tmp_49_reg_1286[3]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_41 
       (.I0(mul_reg_1249[4]),
        .O(\tmp_49_reg_1286[3]_i_41_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_42 
       (.I0(mul_reg_1249[3]),
        .O(\tmp_49_reg_1286[3]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_43 
       (.I0(mul_reg_1249[2]),
        .O(\tmp_49_reg_1286[3]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_44 
       (.I0(mul_reg_1249[1]),
        .O(\tmp_49_reg_1286[3]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_5 
       (.I0(mul_reg_1249[33]),
        .O(\tmp_49_reg_1286[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_6 
       (.I0(mul_reg_1249[32]),
        .O(\tmp_49_reg_1286[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_8 
       (.I0(mul_reg_1249[31]),
        .O(\tmp_49_reg_1286[3]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[3]_i_9 
       (.I0(mul_reg_1249[30]),
        .O(\tmp_49_reg_1286[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[7]_i_2 
       (.I0(mul_reg_1249[39]),
        .O(\tmp_49_reg_1286[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[7]_i_3 
       (.I0(mul_reg_1249[38]),
        .O(\tmp_49_reg_1286[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[7]_i_4 
       (.I0(mul_reg_1249[37]),
        .O(\tmp_49_reg_1286[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_49_reg_1286[7]_i_5 
       (.I0(mul_reg_1249[36]),
        .O(\tmp_49_reg_1286[7]_i_5_n_0 ));
  FDRE \tmp_49_reg_1286_reg[0] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[32]),
        .Q(tmp_49_reg_1286[0]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[10] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[42]),
        .Q(tmp_49_reg_1286[10]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[11] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[43]),
        .Q(tmp_49_reg_1286[11]),
        .R(1'b0));
  CARRY4 \tmp_49_reg_1286_reg[11]_i_1 
       (.CI(\tmp_49_reg_1286_reg[7]_i_1_n_0 ),
        .CO({\tmp_49_reg_1286_reg[11]_i_1_n_0 ,\tmp_49_reg_1286_reg[11]_i_1_n_1 ,\tmp_49_reg_1286_reg[11]_i_1_n_2 ,\tmp_49_reg_1286_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul_fu_752_p2[43:40]),
        .S({\tmp_49_reg_1286[11]_i_2_n_0 ,\tmp_49_reg_1286[11]_i_3_n_0 ,\tmp_49_reg_1286[11]_i_4_n_0 ,\tmp_49_reg_1286[11]_i_5_n_0 }));
  FDRE \tmp_49_reg_1286_reg[12] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[44]),
        .Q(tmp_49_reg_1286[12]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[13] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[45]),
        .Q(tmp_49_reg_1286[13]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[14] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[46]),
        .Q(tmp_49_reg_1286[14]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[15] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[47]),
        .Q(tmp_49_reg_1286[15]),
        .R(1'b0));
  CARRY4 \tmp_49_reg_1286_reg[15]_i_1 
       (.CI(\tmp_49_reg_1286_reg[11]_i_1_n_0 ),
        .CO({\tmp_49_reg_1286_reg[15]_i_1_n_0 ,\tmp_49_reg_1286_reg[15]_i_1_n_1 ,\tmp_49_reg_1286_reg[15]_i_1_n_2 ,\tmp_49_reg_1286_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul_fu_752_p2[47:44]),
        .S({\tmp_49_reg_1286[15]_i_2_n_0 ,\tmp_49_reg_1286[15]_i_3_n_0 ,\tmp_49_reg_1286[15]_i_4_n_0 ,\tmp_49_reg_1286[15]_i_5_n_0 }));
  FDRE \tmp_49_reg_1286_reg[16] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[48]),
        .Q(tmp_49_reg_1286[16]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[17] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[49]),
        .Q(tmp_49_reg_1286[17]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[18] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[50]),
        .Q(tmp_49_reg_1286[18]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[19] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[51]),
        .Q(tmp_49_reg_1286[19]),
        .R(1'b0));
  CARRY4 \tmp_49_reg_1286_reg[19]_i_1 
       (.CI(\tmp_49_reg_1286_reg[15]_i_1_n_0 ),
        .CO({\tmp_49_reg_1286_reg[19]_i_1_n_0 ,\tmp_49_reg_1286_reg[19]_i_1_n_1 ,\tmp_49_reg_1286_reg[19]_i_1_n_2 ,\tmp_49_reg_1286_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul_fu_752_p2[51:48]),
        .S({\tmp_49_reg_1286[19]_i_2_n_0 ,\tmp_49_reg_1286[19]_i_3_n_0 ,\tmp_49_reg_1286[19]_i_4_n_0 ,\tmp_49_reg_1286[19]_i_5_n_0 }));
  FDRE \tmp_49_reg_1286_reg[1] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[33]),
        .Q(tmp_49_reg_1286[1]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[20] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[52]),
        .Q(tmp_49_reg_1286[20]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[21] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[53]),
        .Q(tmp_49_reg_1286[21]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[22] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[54]),
        .Q(tmp_49_reg_1286[22]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[23] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[55]),
        .Q(tmp_49_reg_1286[23]),
        .R(1'b0));
  CARRY4 \tmp_49_reg_1286_reg[23]_i_1 
       (.CI(\tmp_49_reg_1286_reg[19]_i_1_n_0 ),
        .CO({\tmp_49_reg_1286_reg[23]_i_1_n_0 ,\tmp_49_reg_1286_reg[23]_i_1_n_1 ,\tmp_49_reg_1286_reg[23]_i_1_n_2 ,\tmp_49_reg_1286_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul_fu_752_p2[55:52]),
        .S({\tmp_49_reg_1286[23]_i_2_n_0 ,\tmp_49_reg_1286[23]_i_3_n_0 ,\tmp_49_reg_1286[23]_i_4_n_0 ,\tmp_49_reg_1286[23]_i_5_n_0 }));
  FDRE \tmp_49_reg_1286_reg[24] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[56]),
        .Q(tmp_49_reg_1286[24]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[25] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[57]),
        .Q(tmp_49_reg_1286[25]),
        .R(1'b0));
  CARRY4 \tmp_49_reg_1286_reg[25]_i_2 
       (.CI(\tmp_49_reg_1286_reg[23]_i_1_n_0 ),
        .CO({\NLW_tmp_49_reg_1286_reg[25]_i_2_CO_UNCONNECTED [3:1],\tmp_49_reg_1286_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_49_reg_1286_reg[25]_i_2_O_UNCONNECTED [3:2],neg_mul_fu_752_p2[57:56]}),
        .S({1'b0,1'b0,\tmp_49_reg_1286[25]_i_3_n_0 ,\tmp_49_reg_1286[25]_i_4_n_0 }));
  FDRE \tmp_49_reg_1286_reg[2] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[34]),
        .Q(tmp_49_reg_1286[2]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[3] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[35]),
        .Q(tmp_49_reg_1286[3]),
        .R(1'b0));
  CARRY4 \tmp_49_reg_1286_reg[3]_i_1 
       (.CI(\tmp_49_reg_1286_reg[3]_i_2_n_0 ),
        .CO({\tmp_49_reg_1286_reg[3]_i_1_n_0 ,\tmp_49_reg_1286_reg[3]_i_1_n_1 ,\tmp_49_reg_1286_reg[3]_i_1_n_2 ,\tmp_49_reg_1286_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul_fu_752_p2[35:32]),
        .S({\tmp_49_reg_1286[3]_i_3_n_0 ,\tmp_49_reg_1286[3]_i_4_n_0 ,\tmp_49_reg_1286[3]_i_5_n_0 ,\tmp_49_reg_1286[3]_i_6_n_0 }));
  CARRY4 \tmp_49_reg_1286_reg[3]_i_12 
       (.CI(\tmp_49_reg_1286_reg[3]_i_17_n_0 ),
        .CO({\tmp_49_reg_1286_reg[3]_i_12_n_0 ,\tmp_49_reg_1286_reg[3]_i_12_n_1 ,\tmp_49_reg_1286_reg[3]_i_12_n_2 ,\tmp_49_reg_1286_reg[3]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_49_reg_1286_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_49_reg_1286[3]_i_18_n_0 ,\tmp_49_reg_1286[3]_i_19_n_0 ,\tmp_49_reg_1286[3]_i_20_n_0 ,\tmp_49_reg_1286[3]_i_21_n_0 }));
  CARRY4 \tmp_49_reg_1286_reg[3]_i_17 
       (.CI(\tmp_49_reg_1286_reg[3]_i_22_n_0 ),
        .CO({\tmp_49_reg_1286_reg[3]_i_17_n_0 ,\tmp_49_reg_1286_reg[3]_i_17_n_1 ,\tmp_49_reg_1286_reg[3]_i_17_n_2 ,\tmp_49_reg_1286_reg[3]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_49_reg_1286_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\tmp_49_reg_1286[3]_i_23_n_0 ,\tmp_49_reg_1286[3]_i_24_n_0 ,\tmp_49_reg_1286[3]_i_25_n_0 ,\tmp_49_reg_1286[3]_i_26_n_0 }));
  CARRY4 \tmp_49_reg_1286_reg[3]_i_2 
       (.CI(\tmp_49_reg_1286_reg[3]_i_7_n_0 ),
        .CO({\tmp_49_reg_1286_reg[3]_i_2_n_0 ,\tmp_49_reg_1286_reg[3]_i_2_n_1 ,\tmp_49_reg_1286_reg[3]_i_2_n_2 ,\tmp_49_reg_1286_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_49_reg_1286_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_49_reg_1286[3]_i_8_n_0 ,\tmp_49_reg_1286[3]_i_9_n_0 ,\tmp_49_reg_1286[3]_i_10_n_0 ,\tmp_49_reg_1286[3]_i_11_n_0 }));
  CARRY4 \tmp_49_reg_1286_reg[3]_i_22 
       (.CI(\tmp_49_reg_1286_reg[3]_i_27_n_0 ),
        .CO({\tmp_49_reg_1286_reg[3]_i_22_n_0 ,\tmp_49_reg_1286_reg[3]_i_22_n_1 ,\tmp_49_reg_1286_reg[3]_i_22_n_2 ,\tmp_49_reg_1286_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_49_reg_1286_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_49_reg_1286[3]_i_28_n_0 ,\tmp_49_reg_1286[3]_i_29_n_0 ,\tmp_49_reg_1286[3]_i_30_n_0 ,\tmp_49_reg_1286[3]_i_31_n_0 }));
  CARRY4 \tmp_49_reg_1286_reg[3]_i_27 
       (.CI(\tmp_49_reg_1286_reg[3]_i_32_n_0 ),
        .CO({\tmp_49_reg_1286_reg[3]_i_27_n_0 ,\tmp_49_reg_1286_reg[3]_i_27_n_1 ,\tmp_49_reg_1286_reg[3]_i_27_n_2 ,\tmp_49_reg_1286_reg[3]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_49_reg_1286_reg[3]_i_27_O_UNCONNECTED [3:0]),
        .S({\tmp_49_reg_1286[3]_i_33_n_0 ,\tmp_49_reg_1286[3]_i_34_n_0 ,\tmp_49_reg_1286[3]_i_35_n_0 ,\tmp_49_reg_1286[3]_i_36_n_0 }));
  CARRY4 \tmp_49_reg_1286_reg[3]_i_32 
       (.CI(\tmp_49_reg_1286_reg[3]_i_37_n_0 ),
        .CO({\tmp_49_reg_1286_reg[3]_i_32_n_0 ,\tmp_49_reg_1286_reg[3]_i_32_n_1 ,\tmp_49_reg_1286_reg[3]_i_32_n_2 ,\tmp_49_reg_1286_reg[3]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_49_reg_1286_reg[3]_i_32_O_UNCONNECTED [3:0]),
        .S({\tmp_49_reg_1286[3]_i_38_n_0 ,\tmp_49_reg_1286[3]_i_39_n_0 ,\tmp_49_reg_1286[3]_i_40_n_0 ,\tmp_49_reg_1286[3]_i_41_n_0 }));
  CARRY4 \tmp_49_reg_1286_reg[3]_i_37 
       (.CI(1'b0),
        .CO({\tmp_49_reg_1286_reg[3]_i_37_n_0 ,\tmp_49_reg_1286_reg[3]_i_37_n_1 ,\tmp_49_reg_1286_reg[3]_i_37_n_2 ,\tmp_49_reg_1286_reg[3]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_tmp_49_reg_1286_reg[3]_i_37_O_UNCONNECTED [3:0]),
        .S({\tmp_49_reg_1286[3]_i_42_n_0 ,\tmp_49_reg_1286[3]_i_43_n_0 ,\tmp_49_reg_1286[3]_i_44_n_0 ,mul_reg_1249[0]}));
  CARRY4 \tmp_49_reg_1286_reg[3]_i_7 
       (.CI(\tmp_49_reg_1286_reg[3]_i_12_n_0 ),
        .CO({\tmp_49_reg_1286_reg[3]_i_7_n_0 ,\tmp_49_reg_1286_reg[3]_i_7_n_1 ,\tmp_49_reg_1286_reg[3]_i_7_n_2 ,\tmp_49_reg_1286_reg[3]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_49_reg_1286_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_49_reg_1286[3]_i_13_n_0 ,\tmp_49_reg_1286[3]_i_14_n_0 ,\tmp_49_reg_1286[3]_i_15_n_0 ,\tmp_49_reg_1286[3]_i_16_n_0 }));
  FDRE \tmp_49_reg_1286_reg[4] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[36]),
        .Q(tmp_49_reg_1286[4]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[5] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[37]),
        .Q(tmp_49_reg_1286[5]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[6] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[38]),
        .Q(tmp_49_reg_1286[6]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[7] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[39]),
        .Q(tmp_49_reg_1286[7]),
        .R(1'b0));
  CARRY4 \tmp_49_reg_1286_reg[7]_i_1 
       (.CI(\tmp_49_reg_1286_reg[3]_i_1_n_0 ),
        .CO({\tmp_49_reg_1286_reg[7]_i_1_n_0 ,\tmp_49_reg_1286_reg[7]_i_1_n_1 ,\tmp_49_reg_1286_reg[7]_i_1_n_2 ,\tmp_49_reg_1286_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(neg_mul_fu_752_p2[39:36]),
        .S({\tmp_49_reg_1286[7]_i_2_n_0 ,\tmp_49_reg_1286[7]_i_3_n_0 ,\tmp_49_reg_1286[7]_i_4_n_0 ,\tmp_49_reg_1286[7]_i_5_n_0 }));
  FDRE \tmp_49_reg_1286_reg[8] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[40]),
        .Q(tmp_49_reg_1286[8]),
        .R(1'b0));
  FDRE \tmp_49_reg_1286_reg[9] 
       (.C(ap_clk),
        .CE(tmp_49_reg_12860),
        .D(neg_mul_fu_752_p2[41]),
        .Q(tmp_49_reg_1286[9]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[0] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [32]),
        .Q(tmp_4_reg_1146[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[10] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [42]),
        .Q(tmp_4_reg_1146[10]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[11] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [43]),
        .Q(tmp_4_reg_1146[11]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[12] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [44]),
        .Q(tmp_4_reg_1146[12]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[13] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [45]),
        .Q(tmp_4_reg_1146[13]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[14] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [46]),
        .Q(tmp_4_reg_1146[14]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[15] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [47]),
        .Q(tmp_4_reg_1146[15]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[16] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [48]),
        .Q(tmp_4_reg_1146[16]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[17] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [49]),
        .Q(tmp_4_reg_1146[17]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[18] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [50]),
        .Q(tmp_4_reg_1146[18]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[19] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [51]),
        .Q(tmp_4_reg_1146[19]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[1] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [33]),
        .Q(tmp_4_reg_1146[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[20] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [52]),
        .Q(tmp_4_reg_1146[20]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[21] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [53]),
        .Q(tmp_4_reg_1146[21]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[22] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [54]),
        .Q(tmp_4_reg_1146[22]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[23] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [55]),
        .Q(tmp_4_reg_1146[23]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[24] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [56]),
        .Q(tmp_4_reg_1146[24]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[25] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [57]),
        .Q(tmp_4_reg_1146[25]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[2] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [34]),
        .Q(tmp_4_reg_1146[2]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[3] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [35]),
        .Q(tmp_4_reg_1146[3]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[4] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [36]),
        .Q(tmp_4_reg_1146[4]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[5] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [37]),
        .Q(tmp_4_reg_1146[5]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[6] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [38]),
        .Q(tmp_4_reg_1146[6]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[7] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [39]),
        .Q(tmp_4_reg_1146[7]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[8] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [40]),
        .Q(tmp_4_reg_1146[8]),
        .R(1'b0));
  FDRE \tmp_4_reg_1146_reg[9] 
       (.C(ap_clk),
        .CE(tmp_4_reg_11460),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg [41]),
        .Q(tmp_4_reg_1146[9]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[0] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [32]),
        .Q(tmp_50_reg_1254[0]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[10] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [42]),
        .Q(tmp_50_reg_1254[10]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[11] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [43]),
        .Q(tmp_50_reg_1254[11]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[12] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [44]),
        .Q(tmp_50_reg_1254[12]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[13] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [45]),
        .Q(tmp_50_reg_1254[13]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[14] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [46]),
        .Q(tmp_50_reg_1254[14]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[15] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [47]),
        .Q(tmp_50_reg_1254[15]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[16] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [48]),
        .Q(tmp_50_reg_1254[16]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[17] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [49]),
        .Q(tmp_50_reg_1254[17]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[18] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [50]),
        .Q(tmp_50_reg_1254[18]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[19] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [51]),
        .Q(tmp_50_reg_1254[19]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[1] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [33]),
        .Q(tmp_50_reg_1254[1]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[20] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [52]),
        .Q(tmp_50_reg_1254[20]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[21] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [53]),
        .Q(tmp_50_reg_1254[21]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[22] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [54]),
        .Q(tmp_50_reg_1254[22]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[23] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [55]),
        .Q(tmp_50_reg_1254[23]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[24] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [56]),
        .Q(tmp_50_reg_1254[24]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[25] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [57]),
        .Q(tmp_50_reg_1254[25]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[2] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [34]),
        .Q(tmp_50_reg_1254[2]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[3] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [35]),
        .Q(tmp_50_reg_1254[3]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[4] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [36]),
        .Q(tmp_50_reg_1254[4]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[5] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [37]),
        .Q(tmp_50_reg_1254[5]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[6] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [38]),
        .Q(tmp_50_reg_1254[6]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[7] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [39]),
        .Q(tmp_50_reg_1254[7]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[8] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [40]),
        .Q(tmp_50_reg_1254[8]),
        .R(1'b0));
  FDRE \tmp_50_reg_1254_reg[9] 
       (.C(ap_clk),
        .CE(tmp_50_reg_12540),
        .D(\mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg_2 [41]),
        .Q(tmp_50_reg_1254[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_10 
       (.I0(tmp_8_reg_1194[21]),
        .I1(p_v5_v_reg_1306[21]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[21]),
        .O(\tmp_53_reg_1332[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_12 
       (.I0(tmp_8_reg_1194[20]),
        .I1(p_v5_v_reg_1306[20]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[20]),
        .O(\tmp_53_reg_1332[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_13 
       (.I0(tmp_8_reg_1194[19]),
        .I1(p_v5_v_reg_1306[19]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[19]),
        .O(\tmp_53_reg_1332[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_14 
       (.I0(tmp_8_reg_1194[18]),
        .I1(p_v5_v_reg_1306[18]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[18]),
        .O(\tmp_53_reg_1332[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_15 
       (.I0(tmp_8_reg_1194[17]),
        .I1(p_v5_v_reg_1306[17]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[17]),
        .O(\tmp_53_reg_1332[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_16 
       (.I0(tmp_8_reg_1194[16]),
        .I1(p_v5_v_reg_1306[16]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[16]),
        .O(\tmp_53_reg_1332[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_17 
       (.I0(tmp_8_reg_1194[15]),
        .I1(p_v5_v_reg_1306[15]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[15]),
        .O(\tmp_53_reg_1332[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_18 
       (.I0(tmp_8_reg_1194[14]),
        .I1(p_v5_v_reg_1306[14]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[14]),
        .O(\tmp_53_reg_1332[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_19 
       (.I0(tmp_8_reg_1194[13]),
        .I1(p_v5_v_reg_1306[13]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[13]),
        .O(\tmp_53_reg_1332[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_4 
       (.I0(tmp_8_reg_1194[26]),
        .I1(p_v5_v_reg_1306[25]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[26]),
        .O(\tmp_53_reg_1332[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_5 
       (.I0(tmp_8_reg_1194[25]),
        .I1(p_v5_v_reg_1306[25]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[25]),
        .O(\tmp_53_reg_1332[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_7 
       (.I0(tmp_8_reg_1194[24]),
        .I1(p_v5_v_reg_1306[24]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[24]),
        .O(\tmp_53_reg_1332[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_8 
       (.I0(tmp_8_reg_1194[23]),
        .I1(p_v5_v_reg_1306[23]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[23]),
        .O(\tmp_53_reg_1332[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_53_reg_1332[0]_i_9 
       (.I0(tmp_8_reg_1194[22]),
        .I1(p_v5_v_reg_1306[22]),
        .I2(ap_reg_pp0_iter3_tmp_48_reg_1095),
        .I3(neg_ti_reg_1322[22]),
        .O(\tmp_53_reg_1332[0]_i_9_n_0 ));
  FDRE \tmp_53_reg_1332_reg[0] 
       (.C(ap_clk),
        .CE(OP1_V_1_cast_reg_9470),
        .D(p_Val2_10_5_fu_882_p2),
        .Q(tmp_53_reg_1332),
        .R(1'b0));
  CARRY4 \tmp_53_reg_1332_reg[0]_i_11 
       (.CI(1'b0),
        .CO({\tmp_53_reg_1332_reg[0]_i_11_n_0 ,\tmp_53_reg_1332_reg[0]_i_11_n_1 ,\tmp_53_reg_1332_reg[0]_i_11_n_2 ,\tmp_53_reg_1332_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[16:13]),
        .O(\NLW_tmp_53_reg_1332_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_53_reg_1332[0]_i_16_n_0 ,\tmp_53_reg_1332[0]_i_17_n_0 ,\tmp_53_reg_1332[0]_i_18_n_0 ,\tmp_53_reg_1332[0]_i_19_n_0 }));
  CARRY4 \tmp_53_reg_1332_reg[0]_i_2 
       (.CI(\tmp_53_reg_1332_reg[0]_i_3_n_0 ),
        .CO({\NLW_tmp_53_reg_1332_reg[0]_i_2_CO_UNCONNECTED [3:1],\tmp_53_reg_1332_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_8_reg_1194[25]}),
        .O({\NLW_tmp_53_reg_1332_reg[0]_i_2_O_UNCONNECTED [3:2],p_Val2_10_5_fu_882_p2,\NLW_tmp_53_reg_1332_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,\tmp_53_reg_1332[0]_i_4_n_0 ,\tmp_53_reg_1332[0]_i_5_n_0 }));
  CARRY4 \tmp_53_reg_1332_reg[0]_i_3 
       (.CI(\tmp_53_reg_1332_reg[0]_i_6_n_0 ),
        .CO({\tmp_53_reg_1332_reg[0]_i_3_n_0 ,\tmp_53_reg_1332_reg[0]_i_3_n_1 ,\tmp_53_reg_1332_reg[0]_i_3_n_2 ,\tmp_53_reg_1332_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[24:21]),
        .O(\NLW_tmp_53_reg_1332_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_53_reg_1332[0]_i_7_n_0 ,\tmp_53_reg_1332[0]_i_8_n_0 ,\tmp_53_reg_1332[0]_i_9_n_0 ,\tmp_53_reg_1332[0]_i_10_n_0 }));
  CARRY4 \tmp_53_reg_1332_reg[0]_i_6 
       (.CI(\tmp_53_reg_1332_reg[0]_i_11_n_0 ),
        .CO({\tmp_53_reg_1332_reg[0]_i_6_n_0 ,\tmp_53_reg_1332_reg[0]_i_6_n_1 ,\tmp_53_reg_1332_reg[0]_i_6_n_2 ,\tmp_53_reg_1332_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_8_reg_1194[20:17]),
        .O(\NLW_tmp_53_reg_1332_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\tmp_53_reg_1332[0]_i_12_n_0 ,\tmp_53_reg_1332[0]_i_13_n_0 ,\tmp_53_reg_1332[0]_i_14_n_0 ,\tmp_53_reg_1332[0]_i_15_n_0 }));
  FDRE \tmp_5_reg_953_reg[0] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[2]),
        .Q(tmp_5_reg_953[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[10] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[12]),
        .Q(tmp_5_reg_953[10]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[11] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[13]),
        .Q(tmp_5_reg_953[11]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[12] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[14]),
        .Q(tmp_5_reg_953[12]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[13] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[15]),
        .Q(tmp_5_reg_953[13]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[1] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[3]),
        .Q(tmp_5_reg_953[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[2] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[4]),
        .Q(tmp_5_reg_953[2]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[3] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[5]),
        .Q(tmp_5_reg_953[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[4] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[6]),
        .Q(tmp_5_reg_953[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[5] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[7]),
        .Q(tmp_5_reg_953[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[6] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[8]),
        .Q(tmp_5_reg_953[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[7] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[9]),
        .Q(tmp_5_reg_953[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[8] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[10]),
        .Q(tmp_5_reg_953[8]),
        .R(1'b0));
  FDRE \tmp_5_reg_953_reg[9] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0328_out),
        .D(regs_in_V_q0[11]),
        .Q(tmp_5_reg_953[9]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[0]),
        .Q(tmp_8_reg_1194[13]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[1]),
        .Q(tmp_8_reg_1194[14]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[2]),
        .Q(tmp_8_reg_1194[15]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[3]),
        .Q(tmp_8_reg_1194[16]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[4]),
        .Q(tmp_8_reg_1194[17]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[5]),
        .Q(tmp_8_reg_1194[18]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[6]),
        .Q(tmp_8_reg_1194[19]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[7]),
        .Q(tmp_8_reg_1194[20]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[8]),
        .Q(tmp_8_reg_1194[21]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[9]),
        .Q(tmp_8_reg_1194[22]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[10]),
        .Q(tmp_8_reg_1194[23]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[11]),
        .Q(tmp_8_reg_1194[24]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[12]),
        .Q(tmp_8_reg_1194[25]),
        .R(1'b0));
  FDRE \tmp_8_reg_1194_reg[26] 
       (.C(ap_clk),
        .CE(ce3),
        .D(ap_reg_pp0_iter1_tmp_9_reg_975[13]),
        .Q(tmp_8_reg_1194[26]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[13] ),
        .Q(tmp_9_cast_reg_1025_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[14] ),
        .Q(tmp_9_cast_reg_1025_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[15] ),
        .Q(tmp_9_cast_reg_1025_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[16] ),
        .Q(tmp_9_cast_reg_1025_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[17] ),
        .Q(tmp_9_cast_reg_1025_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[18] ),
        .Q(tmp_9_cast_reg_1025_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[19] ),
        .Q(tmp_9_cast_reg_1025_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[20] ),
        .Q(tmp_9_cast_reg_1025_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[21] ),
        .Q(tmp_9_cast_reg_1025_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[22] ),
        .Q(tmp_9_cast_reg_1025_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[23] ),
        .Q(tmp_9_cast_reg_1025_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[24] ),
        .Q(tmp_9_cast_reg_1025_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[25] ),
        .Q(tmp_9_cast_reg_1025_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_9_cast_reg_1025_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_shl1_reg_970_reg_n_0_[26] ),
        .Q(tmp_9_cast_reg_1025_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[0] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[2]),
        .Q(tmp_9_reg_975[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[10] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[12]),
        .Q(tmp_9_reg_975[10]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[11] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[13]),
        .Q(tmp_9_reg_975[11]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[12] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[14]),
        .Q(tmp_9_reg_975[12]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[13] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[15]),
        .Q(tmp_9_reg_975[13]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[1] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[3]),
        .Q(tmp_9_reg_975[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[2] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[4]),
        .Q(tmp_9_reg_975[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[3] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[5]),
        .Q(tmp_9_reg_975[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[4] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[6]),
        .Q(tmp_9_reg_975[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[5] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[7]),
        .Q(tmp_9_reg_975[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[6] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[8]),
        .Q(tmp_9_reg_975[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[7] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[9]),
        .Q(tmp_9_reg_975[7]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[8] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[10]),
        .Q(tmp_9_reg_975[8]),
        .R(1'b0));
  FDRE \tmp_9_reg_975_reg[9] 
       (.C(ap_clk),
        .CE(tmp_9_reg_9750),
        .D(regs_in_V_q0[11]),
        .Q(tmp_9_reg_975[9]),
        .R(1'b0));
  FDRE \tmp_reg_1037_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_V_tr_0_tr_fu_334_p2[28]),
        .Q(tmp_reg_1037),
        .R(1'b0));
  CARRY4 \tmp_reg_1037_reg[0]_i_1 
       (.CI(\r_V_tr_0_tr_reg_1032_reg[27]_i_1_n_0 ),
        .CO(\NLW_tmp_reg_1037_reg[0]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_reg_1037_reg[0]_i_1_O_UNCONNECTED [3:1],r_V_tr_0_tr_fu_334_p2[28]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi
   (DOADO,
    DOBDO,
    ADDRARDADDR,
    int_ap_idle_reg_0,
    \rdata_reg[31]_i_4 ,
    E,
    ap_start,
    \ap_CS_fsm_reg[0] ,
    ap_enable_reg_pp0_iter0,
    D,
    ap_enable_reg_pp0_iter1_reg,
    s_axi_AXILiteS_RDATA,
    \tmp_9_reg_975_reg[13] ,
    interrupt,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RVALID,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    SR,
    \rdata_reg[31]_i_4_0 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_WSTRB,
    ce4,
    ap_enable_reg_pp0_iter4_reg,
    s_axi_AXILiteS_ARADDR,
    Q,
    s_axi_AXILiteS_AWADDR,
    ap_enable_reg_pp0_iter0_reg,
    \ap_CS_fsm_reg[3] ,
    m_V_WREADY,
    ap_enable_reg_pp0_iter3_reg,
    ap_reg_ioackin_m_V_WREADY_reg,
    ce55_out,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    s_axi_AXILiteS_RREADY,
    \reg_236_reg[0]_i_2 ,
    \reg_236_reg[13]_i_4 ,
    \reg_236_reg[0]_i_3 ,
    \reg_236_reg[1]_i_2 ,
    \reg_236_reg[1]_i_3 ,
    \reg_236_reg[2]_i_2 ,
    \reg_236_reg[2]_i_3 ,
    \reg_236_reg[3]_i_2 ,
    \reg_236_reg[3]_i_3 ,
    \reg_236_reg[4]_i_2 ,
    \reg_236_reg[4]_i_3 ,
    \reg_236_reg[5]_i_2 ,
    \reg_236_reg[5]_i_3 ,
    \reg_236_reg[6]_i_2 ,
    \reg_236_reg[6]_i_3 ,
    \reg_236_reg[7]_i_2 ,
    \reg_236_reg[7]_i_3 ,
    \reg_236_reg[8]_i_2 ,
    \reg_236_reg[8]_i_3 ,
    \reg_236_reg[9]_i_2 ,
    \reg_236_reg[9]_i_3 ,
    \reg_236_reg[10]_i_2 ,
    \reg_236_reg[10]_i_3 ,
    \reg_236_reg[11]_i_2 ,
    \reg_236_reg[11]_i_3 ,
    \reg_236_reg[12]_i_2 ,
    \reg_236_reg[12]_i_3 ,
    \reg_236_reg[13]_i_3 ,
    \reg_236_reg[13]_i_5 ,
    \rdata_reg[0]_i_3 ,
    \rdata_reg[1]_i_3 ,
    \rdata_reg[2]_i_3 ,
    \rdata_reg[3]_i_3 ,
    \rdata_reg[7]_i_4 ,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_BREADY);
  output [27:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]ADDRARDADDR;
  output int_ap_idle_reg_0;
  output \rdata_reg[31]_i_4 ;
  output [0:0]E;
  output ap_start;
  output \ap_CS_fsm_reg[0] ;
  output ap_enable_reg_pp0_iter0;
  output [0:0]D;
  output ap_enable_reg_pp0_iter1_reg;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [13:0]\tmp_9_reg_975_reg[13] ;
  output interrupt;
  output s_axi_AXILiteS_AWREADY;
  output s_axi_AXILiteS_WREADY;
  output s_axi_AXILiteS_BVALID;
  output s_axi_AXILiteS_ARREADY;
  output s_axi_AXILiteS_RVALID;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [0:0]SR;
  input \rdata_reg[31]_i_4_0 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_ARVALID;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input ce4;
  input ap_enable_reg_pp0_iter4_reg;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input [3:0]Q;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input ap_enable_reg_pp0_iter0_reg;
  input [0:0]\ap_CS_fsm_reg[3] ;
  input m_V_WREADY;
  input ap_enable_reg_pp0_iter3_reg;
  input ap_reg_ioackin_m_V_WREADY_reg;
  input ce55_out;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input s_axi_AXILiteS_RREADY;
  input \reg_236_reg[0]_i_2 ;
  input \reg_236_reg[13]_i_4 ;
  input \reg_236_reg[0]_i_3 ;
  input \reg_236_reg[1]_i_2 ;
  input \reg_236_reg[1]_i_3 ;
  input \reg_236_reg[2]_i_2 ;
  input \reg_236_reg[2]_i_3 ;
  input \reg_236_reg[3]_i_2 ;
  input \reg_236_reg[3]_i_3 ;
  input \reg_236_reg[4]_i_2 ;
  input \reg_236_reg[4]_i_3 ;
  input \reg_236_reg[5]_i_2 ;
  input \reg_236_reg[5]_i_3 ;
  input \reg_236_reg[6]_i_2 ;
  input \reg_236_reg[6]_i_3 ;
  input \reg_236_reg[7]_i_2 ;
  input \reg_236_reg[7]_i_3 ;
  input \reg_236_reg[8]_i_2 ;
  input \reg_236_reg[8]_i_3 ;
  input \reg_236_reg[9]_i_2 ;
  input \reg_236_reg[9]_i_3 ;
  input \reg_236_reg[10]_i_2 ;
  input \reg_236_reg[10]_i_3 ;
  input \reg_236_reg[11]_i_2 ;
  input \reg_236_reg[11]_i_3 ;
  input \reg_236_reg[12]_i_2 ;
  input \reg_236_reg[12]_i_3 ;
  input \reg_236_reg[13]_i_3 ;
  input \reg_236_reg[13]_i_5 ;
  input \rdata_reg[0]_i_3 ;
  input \rdata_reg[1]_i_3 ;
  input \rdata_reg[2]_i_3 ;
  input \rdata_reg[3]_i_3 ;
  input \rdata_reg[7]_i_4 ;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_BREADY;

  wire [0:0]ADDRARDADDR;
  wire [0:0]D;
  wire [27:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_start;
  wire ar_hs;
  wire aw_hs;
  wire ce4;
  wire ce55_out;
  wire [7:7]data0;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_idle;
  wire int_ap_idle_reg_0;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_regs_in_V_n_61;
  wire int_regs_in_V_n_62;
  wire int_regs_in_V_n_63;
  wire int_regs_in_V_n_64;
  wire int_regs_in_V_n_65;
  wire int_regs_in_V_n_66;
  wire int_regs_in_V_n_67;
  wire int_regs_in_V_n_68;
  wire int_regs_in_V_n_69;
  wire int_regs_in_V_n_70;
  wire int_regs_in_V_n_71;
  wire int_regs_in_V_n_72;
  wire int_regs_in_V_n_73;
  wire int_regs_in_V_n_74;
  wire int_regs_in_V_n_75;
  wire int_regs_in_V_n_76;
  wire int_regs_in_V_n_77;
  wire int_regs_in_V_n_78;
  wire int_regs_in_V_n_79;
  wire int_regs_in_V_n_80;
  wire int_regs_in_V_n_81;
  wire int_regs_in_V_n_82;
  wire int_regs_in_V_n_83;
  wire int_regs_in_V_n_84;
  wire int_regs_in_V_n_85;
  wire int_regs_in_V_n_86;
  wire int_regs_in_V_n_87;
  wire int_regs_in_V_n_88;
  wire int_regs_in_V_n_89;
  wire int_regs_in_V_n_90;
  wire int_regs_in_V_n_91;
  wire int_regs_in_V_n_92;
  wire int_regs_in_V_read;
  wire int_regs_in_V_read0;
  wire \int_regs_in_V_shift[0]_i_1_n_0 ;
  wire \int_regs_in_V_shift[0]_i_2_n_0 ;
  wire \int_regs_in_V_shift_reg_n_0_[0] ;
  wire int_regs_in_V_write_i_1_n_0;
  wire int_regs_in_V_write_reg_n_0;
  wire interrupt;
  wire m_V_WREADY;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_3 ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_3 ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_4_0 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_3 ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9]_i_2 ;
  wire \reg_236_reg[0]_i_2 ;
  wire \reg_236_reg[0]_i_3 ;
  wire \reg_236_reg[10]_i_2 ;
  wire \reg_236_reg[10]_i_3 ;
  wire \reg_236_reg[11]_i_2 ;
  wire \reg_236_reg[11]_i_3 ;
  wire \reg_236_reg[12]_i_2 ;
  wire \reg_236_reg[12]_i_3 ;
  wire \reg_236_reg[13]_i_3 ;
  wire \reg_236_reg[13]_i_4 ;
  wire \reg_236_reg[13]_i_5 ;
  wire \reg_236_reg[1]_i_2 ;
  wire \reg_236_reg[1]_i_3 ;
  wire \reg_236_reg[2]_i_2 ;
  wire \reg_236_reg[2]_i_3 ;
  wire \reg_236_reg[3]_i_2 ;
  wire \reg_236_reg[3]_i_3 ;
  wire \reg_236_reg[4]_i_2 ;
  wire \reg_236_reg[4]_i_3 ;
  wire \reg_236_reg[5]_i_2 ;
  wire \reg_236_reg[5]_i_3 ;
  wire \reg_236_reg[6]_i_2 ;
  wire \reg_236_reg[6]_i_3 ;
  wire \reg_236_reg[7]_i_2 ;
  wire \reg_236_reg[7]_i_3 ;
  wire \reg_236_reg[8]_i_2 ;
  wire \reg_236_reg[8]_i_3 ;
  wire \reg_236_reg[9]_i_2 ;
  wire \reg_236_reg[9]_i_3 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [13:0]\tmp_9_reg_975_reg[13] ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;

  LUT6 #(
    .INIT(64'h33333A3300000A00)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[1]_i_2_n_0 ),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .I5(Q[0]),
        .O(D));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(ap_start),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF2)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ce55_out),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFF888888888)) 
    int_ap_done_i_1
       (.I0(ce4),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(int_ap_done_i_2_n_0),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(s_axi_AXILiteS_ARADDR[1]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_ap_idle_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(ap_start),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(Q[0]),
        .O(int_ap_idle_reg_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_idle_reg_0),
        .Q(int_ap_idle),
        .R(SR));
  LUT4 #(
    .INIT(16'hE200)) 
    int_ap_ready_i_1
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(ce55_out),
        .O(ap_ready));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ready),
        .Q(int_ap_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0B8B0F0)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(ce55_out),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(int_ap_start3_out),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_AXILiteS_WSTRB[0]),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(data0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(ce4),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ce55_out),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram int_regs_in_V
       (.ADDRARDADDR(ADDRARDADDR),
        .D({int_regs_in_V_n_88,int_regs_in_V_n_89,int_regs_in_V_n_90,int_regs_in_V_n_91,int_regs_in_V_n_92}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q[3:2]),
        .ap_clk(ap_clk),
        .ar_hs(ar_hs),
        .int_ap_done_reg(\rdata[1]_i_2_n_0 ),
        .int_ap_idle_reg(\rdata[2]_i_2_n_0 ),
        .int_ap_ready_reg(\rdata[3]_i_2_n_0 ),
        .int_auto_restart_reg(\rdata[7]_i_2_n_0 ),
        .\int_isr_reg[0] (\rdata[0]_i_2_n_0 ),
        .int_regs_in_V_write_reg(int_regs_in_V_write_reg_n_0),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3 ),
        .\rdata_reg[10] (int_regs_in_V_n_66),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2 ),
        .\rdata_reg[11] (int_regs_in_V_n_67),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2 ),
        .\rdata_reg[12] (int_regs_in_V_n_68),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2 ),
        .\rdata_reg[13] (int_regs_in_V_n_69),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2 ),
        .\rdata_reg[14] (int_regs_in_V_n_70),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2 ),
        .\rdata_reg[15] (int_regs_in_V_n_71),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2 ),
        .\rdata_reg[16] (int_regs_in_V_n_72),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2 ),
        .\rdata_reg[17] (int_regs_in_V_n_73),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2 ),
        .\rdata_reg[18] (int_regs_in_V_n_74),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2 ),
        .\rdata_reg[19] (int_regs_in_V_n_75),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2 ),
        .\rdata_reg[1]_i_3 (\rdata_reg[1]_i_3 ),
        .\rdata_reg[20] (int_regs_in_V_n_76),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2 ),
        .\rdata_reg[21] (int_regs_in_V_n_77),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2 ),
        .\rdata_reg[22] (int_regs_in_V_n_78),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2 ),
        .\rdata_reg[23] (int_regs_in_V_n_79),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2 ),
        .\rdata_reg[24] (int_regs_in_V_n_80),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2 ),
        .\rdata_reg[25] (int_regs_in_V_n_81),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2 ),
        .\rdata_reg[26] (int_regs_in_V_n_82),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2 ),
        .\rdata_reg[27] (int_regs_in_V_n_83),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2 ),
        .\rdata_reg[28] (int_regs_in_V_n_84),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2 ),
        .\rdata_reg[29] (int_regs_in_V_n_85),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2 ),
        .\rdata_reg[2]_i_3 (\rdata_reg[2]_i_3 ),
        .\rdata_reg[30] (int_regs_in_V_n_86),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2 ),
        .\rdata_reg[31] (int_regs_in_V_n_87),
        .\rdata_reg[31]_i_4 (\rdata_reg[31]_i_4_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5 ),
        .\rdata_reg[3]_i_3 (\rdata_reg[3]_i_3 ),
        .\rdata_reg[4] (int_regs_in_V_n_61),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2 ),
        .\rdata_reg[5] (int_regs_in_V_n_62),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2 ),
        .\rdata_reg[6] (int_regs_in_V_n_63),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4 ),
        .\rdata_reg[8] (int_regs_in_V_n_64),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2 ),
        .\rdata_reg[9] (int_regs_in_V_n_65),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2 ),
        .rstate(rstate),
        .s_axi_AXILiteS_ARADDR({s_axi_AXILiteS_ARADDR[4],s_axi_AXILiteS_ARADDR[2]}),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .\waddr_reg[2] (\waddr_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    int_regs_in_V_read_i_1
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(int_regs_in_V_read0));
  FDRE int_regs_in_V_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_regs_in_V_read0),
        .Q(int_regs_in_V_read),
        .R(SR));
  LUT6 #(
    .INIT(64'hF5F7F5F7A0A2A0A0)) 
    \int_regs_in_V_shift[0]_i_1 
       (.I0(\int_regs_in_V_shift[0]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\int_regs_in_V_shift_reg_n_0_[0] ),
        .O(\int_regs_in_V_shift[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \int_regs_in_V_shift[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(m_V_WREADY),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\int_regs_in_V_shift[0]_i_2_n_0 ));
  FDRE \int_regs_in_V_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_regs_in_V_shift[0]_i_1_n_0 ),
        .Q(\int_regs_in_V_shift_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    int_regs_in_V_write_i_1
       (.I0(s_axi_AXILiteS_AWADDR[4]),
        .I1(aw_hs),
        .I2(s_axi_AXILiteS_AWADDR[3]),
        .I3(s_axi_AXILiteS_WVALID),
        .I4(int_regs_in_V_write_reg_n_0),
        .O(int_regs_in_V_write_i_1_n_0));
  FDRE int_regs_in_V_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_regs_in_V_write_i_1_n_0),
        .Q(int_regs_in_V_write_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(\int_isr_reg_n_0_[1] ),
        .O(interrupt));
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_4 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(int_ap_done),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[2]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(int_ap_idle),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \rdata[31]_i_2 
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(int_regs_in_V_read),
        .O(\rdata[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h888F8888)) 
    \rdata[31]_i_6 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(int_regs_in_V_write_reg_n_0),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(s_axi_AXILiteS_ARVALID),
        .O(\rdata_reg[31]_i_4 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[3]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(int_ap_ready),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(data0),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[7]_i_3 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(ar_hs));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_92),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_66),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_67),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_68),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_69),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_70),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_71),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_72),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_73),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_74),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_75),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_91),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_76),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_77),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_78),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_79),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_80),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_81),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_82),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_83),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_84),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_85),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_90),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_86),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_87),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_89),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_61),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_62),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_63),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_88),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_64),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_65),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[0]_i_1 
       (.I0(DOADO[14]),
        .I1(\reg_236_reg[0]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[0]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[0]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[10]_i_1 
       (.I0(DOADO[24]),
        .I1(\reg_236_reg[10]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[10]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[10]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[11]_i_1 
       (.I0(DOADO[25]),
        .I1(\reg_236_reg[11]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[11]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[11]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[12]_i_1 
       (.I0(DOADO[26]),
        .I1(\reg_236_reg[12]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[12]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[12]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[13]_i_2 
       (.I0(DOADO[27]),
        .I1(\reg_236_reg[13]_i_3 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[13]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[13]_i_5 ),
        .O(\tmp_9_reg_975_reg[13] [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[1]_i_1 
       (.I0(DOADO[15]),
        .I1(\reg_236_reg[1]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[1]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[1]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[2]_i_1 
       (.I0(DOADO[16]),
        .I1(\reg_236_reg[2]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[2]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[2]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[3]_i_1 
       (.I0(DOADO[17]),
        .I1(\reg_236_reg[3]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[3]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[3]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[4]_i_1 
       (.I0(DOADO[18]),
        .I1(\reg_236_reg[4]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[4]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[4]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[5]_i_1 
       (.I0(DOADO[19]),
        .I1(\reg_236_reg[5]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[5]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[5]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[6]_i_1 
       (.I0(DOADO[20]),
        .I1(\reg_236_reg[6]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[6]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[6]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[7]_i_1 
       (.I0(DOADO[21]),
        .I1(\reg_236_reg[7]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[7]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[7]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[8]_i_1 
       (.I0(DOADO[22]),
        .I1(\reg_236_reg[8]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[8]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[8]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_236[9]_i_1 
       (.I0(DOADO[23]),
        .I1(\reg_236_reg[9]_i_2 ),
        .I2(\int_regs_in_V_shift_reg_n_0_[0] ),
        .I3(DOADO[9]),
        .I4(\reg_236_reg[13]_i_4 ),
        .I5(\reg_236_reg[9]_i_3 ),
        .O(\tmp_9_reg_975_reg[13] [9]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h0000EE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(int_regs_in_V_read),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(SR));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_AXILiteS_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_AXILiteS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_AXILiteS_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXILiteS_AWREADY));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXILiteS_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h02)) 
    s_axi_AXILiteS_RVALID_INST_0
       (.I0(rstate[0]),
        .I1(int_regs_in_V_read),
        .I2(rstate[1]),
        .O(s_axi_AXILiteS_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_AXILiteS_WREADY));
  LUT4 #(
    .INIT(16'hE200)) 
    \tmp_5_reg_953[13]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[3] ),
        .O(E));
  LUT3 #(
    .INIT(8'h02)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \wstate[0]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(wstate[0]),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0838)) 
    \wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_AXILiteS_BREADY),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_AXILiteS_s_axi_ram
   (DOADO,
    DOBDO,
    ADDRARDADDR,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    D,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    \rdata_reg[31]_i_4 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    Q,
    \int_isr_reg[0] ,
    ar_hs,
    \rdata_reg[0]_i_3 ,
    int_ap_done_reg,
    s_axi_AXILiteS_ARADDR,
    \rdata_reg[1]_i_3 ,
    int_ap_idle_reg,
    \rdata_reg[2]_i_3 ,
    int_ap_ready_reg,
    \rdata_reg[3]_i_3 ,
    int_auto_restart_reg,
    \rdata_reg[7]_i_4 ,
    s_axi_AXILiteS_ARVALID,
    rstate,
    \waddr_reg[2] ,
    s_axi_AXILiteS_WSTRB,
    int_regs_in_V_write_reg,
    s_axi_AXILiteS_WVALID);
  output [27:0]DOADO;
  output [31:0]DOBDO;
  output [0:0]ADDRARDADDR;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  output [4:0]D;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input \rdata_reg[31]_i_4 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input [1:0]Q;
  input \int_isr_reg[0] ;
  input ar_hs;
  input \rdata_reg[0]_i_3 ;
  input int_ap_done_reg;
  input [1:0]s_axi_AXILiteS_ARADDR;
  input \rdata_reg[1]_i_3 ;
  input int_ap_idle_reg;
  input \rdata_reg[2]_i_3 ;
  input int_ap_ready_reg;
  input \rdata_reg[3]_i_3 ;
  input int_auto_restart_reg;
  input \rdata_reg[7]_i_4 ;
  input s_axi_AXILiteS_ARVALID;
  input [1:0]rstate;
  input [0:0]\waddr_reg[2] ;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input int_regs_in_V_write_reg;
  input s_axi_AXILiteS_WVALID;

  wire [0:0]ADDRARDADDR;
  wire [4:0]D;
  wire [27:0]DOADO;
  wire [31:0]DOBDO;
  wire [1:0]Q;
  wire ap_clk;
  wire ar_hs;
  wire \gen_write[1].mem_reg_i_3_n_0 ;
  wire \gen_write[1].mem_reg_i_4_n_0 ;
  wire \gen_write[1].mem_reg_i_5_n_0 ;
  wire \gen_write[1].mem_reg_i_6_n_0 ;
  wire \gen_write[1].mem_reg_n_35 ;
  wire \gen_write[1].mem_reg_n_36 ;
  wire \gen_write[1].mem_reg_n_51 ;
  wire \gen_write[1].mem_reg_n_52 ;
  wire int_ap_done_reg;
  wire int_ap_idle_reg;
  wire int_ap_ready_reg;
  wire int_auto_restart_reg;
  wire \int_isr_reg[0] ;
  wire int_regs_in_V_address1;
  wire int_regs_in_V_write_reg;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_3 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_3 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_3 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_2 ;
  wire [1:0]rstate;
  wire [1:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]\waddr_reg[2] ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_regs_in_V_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_AXILiteS_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({DOADO[27:14],\gen_write[1].mem_reg_n_35 ,\gen_write[1].mem_reg_n_36 ,DOADO[13:0],\gen_write[1].mem_reg_n_51 ,\gen_write[1].mem_reg_n_52 }),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_3_n_0 ,\gen_write[1].mem_reg_i_4_n_0 ,\gen_write[1].mem_reg_i_5_n_0 ,\gen_write[1].mem_reg_i_6_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(ADDRARDADDR));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(\waddr_reg[2] ),
        .O(int_regs_in_V_address1));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_AXILiteS_WSTRB[3]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_AXILiteS_WSTRB[2]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_AXILiteS_WSTRB[1]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[0]_i_1 
       (.I0(\int_isr_reg[0] ),
        .I1(ar_hs),
        .I2(DOBDO[0]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[0]_i_3 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[10]_i_2 ),
        .O(\rdata_reg[10] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[11]_i_2 ),
        .O(\rdata_reg[11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[12]_i_2 ),
        .O(\rdata_reg[12] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[13]_i_2 ),
        .O(\rdata_reg[13] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(DOBDO[14]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[14]_i_2 ),
        .O(\rdata_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(DOBDO[15]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[15]_i_2 ),
        .O(\rdata_reg[15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(DOBDO[16]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[16]_i_2 ),
        .O(\rdata_reg[16] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(DOBDO[17]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[17]_i_2 ),
        .O(\rdata_reg[17] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(DOBDO[18]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[18]_i_2 ),
        .O(\rdata_reg[18] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(DOBDO[19]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[19]_i_2 ),
        .O(\rdata_reg[19] ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[1]_i_1 
       (.I0(int_ap_done_reg),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(ar_hs),
        .I3(DOBDO[1]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[1]_i_3 ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(DOBDO[20]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[20]_i_2 ),
        .O(\rdata_reg[20] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(DOBDO[21]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[21]_i_2 ),
        .O(\rdata_reg[21] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(DOBDO[22]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[22]_i_2 ),
        .O(\rdata_reg[22] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(DOBDO[23]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[23]_i_2 ),
        .O(\rdata_reg[23] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(DOBDO[24]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[24]_i_2 ),
        .O(\rdata_reg[24] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(DOBDO[25]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[25]_i_2 ),
        .O(\rdata_reg[25] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(DOBDO[26]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[26]_i_2 ),
        .O(\rdata_reg[26] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(DOBDO[27]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[27]_i_2 ),
        .O(\rdata_reg[27] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(DOBDO[28]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[28]_i_2 ),
        .O(\rdata_reg[28] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(DOBDO[29]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[29]_i_2 ),
        .O(\rdata_reg[29] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[2]_i_1 
       (.I0(int_ap_idle_reg),
        .I1(ar_hs),
        .I2(DOBDO[2]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[2]_i_3 ),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(DOBDO[30]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[30]_i_2 ),
        .O(\rdata_reg[30] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(DOBDO[31]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[31]_i_5 ),
        .O(\rdata_reg[31] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[3]_i_1 
       (.I0(int_ap_ready_reg),
        .I1(ar_hs),
        .I2(DOBDO[3]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[3]_i_3 ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[4]_i_2 ),
        .O(\rdata_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[5]_i_2 ),
        .O(\rdata_reg[5] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[6]_i_2 ),
        .O(\rdata_reg[6] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[7]_i_1 
       (.I0(int_auto_restart_reg),
        .I1(ar_hs),
        .I2(DOBDO[7]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[7]_i_4 ),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[8]_i_2 ),
        .O(\rdata_reg[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[9]_i_2 ),
        .O(\rdata_reg[9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi
   (ap_enable_reg_pp0_iter4_reg,
    ce55_out,
    regs_in_V_ce0,
    E,
    \tmp_9_reg_975_reg[0] ,
    D,
    ce4,
    SR,
    \r_V_tr_2_tr_reg_1068_reg[0] ,
    m_V_WREADY,
    \neg_ti_reg_1322_reg[13] ,
    \tmp_43_reg_1157_reg[0] ,
    \tmp_4_reg_1146_reg[0] ,
    \r_V_tr_0_tr_reg_1032_reg[0] ,
    \tmp_44_reg_1136_reg[0] ,
    \neg_ti4_reg_1301_reg[13] ,
    \tmp_19_reg_1126_reg[0] ,
    ap_reg_ioackin_m_V_WREADY_reg,
    grp_fu_301_ce,
    \tmp_36_reg_1239_reg[0] ,
    \neg_ti1_reg_1228_reg[13] ,
    grp_fu_921_ce,
    grp_fu_927_ce,
    \tmp_50_reg_1254_reg[0] ,
    \neg_ti2_reg_1167_reg[12] ,
    \tmp_2_reg_1162_reg[0] ,
    \tmp_31_reg_1177_reg[0] ,
    \OP1_V_1_cast_reg_947_reg[0] ,
    \neg_ti9_reg_1223_reg[13] ,
    \tmp_30_reg_1208_reg[0] ,
    \tmp_37_reg_1218_reg[0] ,
    \p_v_v_reg_1188_reg[0] ,
    ap_reg_ioackin_m_V_AWREADY_reg,
    m_axi_m_V_RREADY,
    ap_enable_reg_pp0_iter3_reg,
    ap_enable_reg_pp0_iter2_reg,
    m_axi_m_V_AWADDR,
    AWLEN,
    m_axi_m_V_WVALID,
    \tmp_22_reg_1121_reg[0] ,
    \neg_ti3_reg_1275_reg[13] ,
    \tmp_49_reg_1286_reg[0] ,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_AWVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_WLAST,
    Q,
    ap_enable_reg_pp0_iter3_reg_0,
    ap_enable_reg_pp0_iter4_reg_0,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter0_reg_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_reg_pp0_iter2_tmp_48_reg_1095,
    ap_reg_pp0_iter1_tmp_42_reg_1019,
    ap_reg_pp0_iter2_tmp_reg_1037,
    ap_reg_pp0_iter2_tmp_35_reg_1084,
    ap_reg_pp0_iter1_tmp_16_reg_985,
    ap_reg_pp0_iter2_tmp_29_reg_1073,
    ap_enable_reg_pp0_iter2,
    ap_reg_ioackin_m_V_AWREADY,
    tmp_26_reg_1342,
    tmp_23_reg_1337,
    ADDRARDADDR,
    tmp_10_reg_1259,
    tmp_14_reg_1291,
    tmp_17_reg_1312,
    tmp_20_reg_1327,
    m_axi_m_V_RVALID,
    ap_enable_reg_pp0_iter1,
    m_axi_m_V_WREADY,
    ap_clk,
    m_axi_m_V_AWREADY,
    m_axi_m_V_BVALID);
  output ap_enable_reg_pp0_iter4_reg;
  output ce55_out;
  output regs_in_V_ce0;
  output [0:0]E;
  output [0:0]\tmp_9_reg_975_reg[0] ;
  output [4:0]D;
  output ce4;
  output [0:0]SR;
  output [0:0]\r_V_tr_2_tr_reg_1068_reg[0] ;
  output m_V_WREADY;
  output [0:0]\neg_ti_reg_1322_reg[13] ;
  output [0:0]\tmp_43_reg_1157_reg[0] ;
  output [0:0]\tmp_4_reg_1146_reg[0] ;
  output [0:0]\r_V_tr_0_tr_reg_1032_reg[0] ;
  output [0:0]\tmp_44_reg_1136_reg[0] ;
  output [0:0]\neg_ti4_reg_1301_reg[13] ;
  output [0:0]\tmp_19_reg_1126_reg[0] ;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output grp_fu_301_ce;
  output [0:0]\tmp_36_reg_1239_reg[0] ;
  output [0:0]\neg_ti1_reg_1228_reg[13] ;
  output grp_fu_921_ce;
  output grp_fu_927_ce;
  output [0:0]\tmp_50_reg_1254_reg[0] ;
  output [0:0]\neg_ti2_reg_1167_reg[12] ;
  output [0:0]\tmp_2_reg_1162_reg[0] ;
  output [0:0]\tmp_31_reg_1177_reg[0] ;
  output [0:0]\OP1_V_1_cast_reg_947_reg[0] ;
  output [0:0]\neg_ti9_reg_1223_reg[13] ;
  output [0:0]\tmp_30_reg_1208_reg[0] ;
  output [0:0]\tmp_37_reg_1218_reg[0] ;
  output [0:0]\p_v_v_reg_1188_reg[0] ;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output m_axi_m_V_RREADY;
  output ap_enable_reg_pp0_iter3_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output [29:0]m_axi_m_V_AWADDR;
  output [2:0]AWLEN;
  output m_axi_m_V_WVALID;
  output [0:0]\tmp_22_reg_1121_reg[0] ;
  output [0:0]\neg_ti3_reg_1275_reg[13] ;
  output [0:0]\tmp_49_reg_1286_reg[0] ;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  output m_axi_m_V_AWVALID;
  output m_axi_m_V_BREADY;
  output m_axi_m_V_WLAST;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter3_reg_0;
  input ap_enable_reg_pp0_iter4_reg_0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input ap_start;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_enable_reg_pp0_iter0_reg_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_reg_pp0_iter2_tmp_48_reg_1095;
  input ap_reg_pp0_iter1_tmp_42_reg_1019;
  input ap_reg_pp0_iter2_tmp_reg_1037;
  input ap_reg_pp0_iter2_tmp_35_reg_1084;
  input ap_reg_pp0_iter1_tmp_16_reg_985;
  input ap_reg_pp0_iter2_tmp_29_reg_1073;
  input ap_enable_reg_pp0_iter2;
  input ap_reg_ioackin_m_V_AWREADY;
  input [0:0]tmp_26_reg_1342;
  input [0:0]tmp_23_reg_1337;
  input [0:0]ADDRARDADDR;
  input [0:0]tmp_10_reg_1259;
  input [0:0]tmp_14_reg_1291;
  input [0:0]tmp_17_reg_1312;
  input [0:0]tmp_20_reg_1327;
  input m_axi_m_V_RVALID;
  input ap_enable_reg_pp0_iter1;
  input m_axi_m_V_WREADY;
  input ap_clk;
  input m_axi_m_V_AWREADY;
  input m_axi_m_V_BVALID;

  wire [0:0]ADDRARDADDR;
  wire [2:0]AWLEN;
  wire AWVALID_Dummy;
  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]\OP1_V_1_cast_reg_947_reg[0] ;
  wire [5:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_pp0_iter1_tmp_16_reg_985;
  wire ap_reg_pp0_iter1_tmp_42_reg_1019;
  wire ap_reg_pp0_iter2_tmp_29_reg_1073;
  wire ap_reg_pp0_iter2_tmp_35_reg_1084;
  wire ap_reg_pp0_iter2_tmp_48_reg_1095;
  wire ap_reg_pp0_iter2_tmp_reg_1037;
  wire ap_rst_n;
  wire ap_start;
  wire \bus_wide_gen.fifo_burst/push ;
  wire bus_write_n_81;
  wire bus_write_n_82;
  wire ce4;
  wire ce55_out;
  wire \could_multi_bursts.next_loop ;
  wire grp_fu_301_ce;
  wire grp_fu_921_ce;
  wire grp_fu_927_ce;
  wire invalid_len_event_reg2;
  wire m_V_WREADY;
  wire [29:0]m_axi_m_V_AWADDR;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire [0:0]\neg_ti1_reg_1228_reg[13] ;
  wire [0:0]\neg_ti2_reg_1167_reg[12] ;
  wire [0:0]\neg_ti3_reg_1275_reg[13] ;
  wire [0:0]\neg_ti4_reg_1301_reg[13] ;
  wire [0:0]\neg_ti9_reg_1223_reg[13] ;
  wire [0:0]\neg_ti_reg_1322_reg[13] ;
  wire [0:0]p_0_in__1;
  wire [0:0]\p_v_v_reg_1188_reg[0] ;
  wire [0:0]\r_V_tr_0_tr_reg_1032_reg[0] ;
  wire [0:0]\r_V_tr_2_tr_reg_1068_reg[0] ;
  wire regs_in_V_ce0;
  wire [0:0]throttl_cnt_reg;
  wire [0:0]tmp_10_reg_1259;
  wire [0:0]tmp_14_reg_1291;
  wire [0:0]tmp_17_reg_1312;
  wire [0:0]\tmp_19_reg_1126_reg[0] ;
  wire [0:0]tmp_20_reg_1327;
  wire [0:0]\tmp_22_reg_1121_reg[0] ;
  wire [0:0]tmp_23_reg_1337;
  wire [0:0]tmp_26_reg_1342;
  wire [0:0]\tmp_2_reg_1162_reg[0] ;
  wire [0:0]\tmp_30_reg_1208_reg[0] ;
  wire [0:0]\tmp_31_reg_1177_reg[0] ;
  wire [0:0]\tmp_36_reg_1239_reg[0] ;
  wire [0:0]\tmp_37_reg_1218_reg[0] ;
  wire [0:0]\tmp_43_reg_1157_reg[0] ;
  wire [0:0]\tmp_44_reg_1136_reg[0] ;
  wire [0:0]\tmp_49_reg_1286_reg[0] ;
  wire [0:0]\tmp_4_reg_1146_reg[0] ;
  wire [0:0]\tmp_50_reg_1254_reg[0] ;
  wire [0:0]\tmp_9_reg_975_reg[0] ;
  wire wreq_throttl_n_1;
  wire wreq_throttl_n_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read bus_read
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write bus_write
       (.ADDRARDADDR(ADDRARDADDR),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(E),
        .\OP1_V_1_cast_reg_947_reg[0] (\OP1_V_1_cast_reg_947_reg[0] ),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(ap_enable_reg_pp0_iter0_reg_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3_reg_0),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg),
        .ap_enable_reg_pp0_iter4_reg_0(ap_enable_reg_pp0_iter4_reg_0),
        .ap_reg_ioackin_m_V_AWREADY(ap_reg_ioackin_m_V_AWREADY),
        .ap_reg_ioackin_m_V_AWREADY_reg(ap_reg_ioackin_m_V_AWREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_pp0_iter1_tmp_16_reg_985(ap_reg_pp0_iter1_tmp_16_reg_985),
        .ap_reg_pp0_iter1_tmp_42_reg_1019(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .ap_reg_pp0_iter2_tmp_29_reg_1073(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .ap_reg_pp0_iter2_tmp_35_reg_1084(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .ap_reg_pp0_iter2_tmp_48_reg_1095(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .ap_reg_pp0_iter2_tmp_reg_1037(ap_reg_pp0_iter2_tmp_reg_1037),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (wreq_throttl_n_1),
        .\could_multi_bursts.awaddr_buf_reg[2]_0 (bus_write_n_82),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .grp_fu_301_ce(grp_fu_301_ce),
        .grp_fu_921_ce(grp_fu_921_ce),
        .grp_fu_927_ce(grp_fu_927_ce),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_m_V_AWADDR(m_axi_m_V_AWADDR),
        .\m_axi_m_V_AWLEN[2] (AWLEN),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .mem_reg(m_V_WREADY),
        .\neg_ti1_reg_1228_reg[13] (\neg_ti1_reg_1228_reg[13] ),
        .\neg_ti2_reg_1167_reg[12] (\neg_ti2_reg_1167_reg[12] ),
        .\neg_ti3_reg_1275_reg[13] (\neg_ti3_reg_1275_reg[13] ),
        .\neg_ti4_reg_1301_reg[13] (\neg_ti4_reg_1301_reg[13] ),
        .\neg_ti9_reg_1223_reg[13] (\neg_ti9_reg_1223_reg[13] ),
        .\neg_ti_reg_1322_reg[13] (\neg_ti_reg_1322_reg[13] ),
        .\p_Val2_4_s_reg_1014_reg[0] (ce55_out),
        .\p_v2_v_reg_1233_reg[0] (ce4),
        .\p_v_v_reg_1188_reg[0] (\p_v_v_reg_1188_reg[0] ),
        .push(\bus_wide_gen.fifo_burst/push ),
        .\r_V_tr_0_tr_reg_1032_reg[0] (\r_V_tr_0_tr_reg_1032_reg[0] ),
        .\r_V_tr_2_tr_reg_1068_reg[0] (\r_V_tr_2_tr_reg_1068_reg[0] ),
        .regs_in_V_ce0(regs_in_V_ce0),
        .\throttl_cnt_reg[0] (p_0_in__1),
        .\throttl_cnt_reg[0]_0 (bus_write_n_81),
        .\throttl_cnt_reg[0]_1 (throttl_cnt_reg),
        .\throttl_cnt_reg[6] (wreq_throttl_n_2),
        .tmp_10_reg_1259(tmp_10_reg_1259),
        .tmp_14_reg_1291(tmp_14_reg_1291),
        .tmp_17_reg_1312(tmp_17_reg_1312),
        .\tmp_19_reg_1126_reg[0] (\tmp_19_reg_1126_reg[0] ),
        .tmp_20_reg_1327(tmp_20_reg_1327),
        .\tmp_22_reg_1121_reg[0] (\tmp_22_reg_1121_reg[0] ),
        .tmp_23_reg_1337(tmp_23_reg_1337),
        .tmp_26_reg_1342(tmp_26_reg_1342),
        .\tmp_2_reg_1162_reg[0] (\tmp_2_reg_1162_reg[0] ),
        .\tmp_30_reg_1208_reg[0] (\tmp_30_reg_1208_reg[0] ),
        .\tmp_31_reg_1177_reg[0] (\tmp_31_reg_1177_reg[0] ),
        .\tmp_36_reg_1239_reg[0] (\tmp_36_reg_1239_reg[0] ),
        .\tmp_37_reg_1218_reg[0] (\tmp_37_reg_1218_reg[0] ),
        .\tmp_43_reg_1157_reg[0] (\tmp_43_reg_1157_reg[0] ),
        .\tmp_44_reg_1136_reg[0] (\tmp_44_reg_1136_reg[0] ),
        .\tmp_49_reg_1286_reg[0] (\tmp_49_reg_1286_reg[0] ),
        .\tmp_4_reg_1146_reg[0] (\tmp_4_reg_1146_reg[0] ),
        .\tmp_50_reg_1254_reg[0] (\tmp_50_reg_1254_reg[0] ),
        .\tmp_9_reg_975_reg[0] (\tmp_9_reg_975_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[2:1]),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in__1),
        .Q(throttl_cnt_reg),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_m_V_WVALID),
        .\could_multi_bursts.AWVALID_Dummy_reg (wreq_throttl_n_1),
        .\could_multi_bursts.AWVALID_Dummy_reg_0 (wreq_throttl_n_2),
        .\could_multi_bursts.AWVALID_Dummy_reg_1 (bus_write_n_81),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (bus_write_n_82),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .push(\bus_wide_gen.fifo_burst/push ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer
   (mem_reg_0,
    data_valid,
    SR,
    regs_in_V_ce0,
    \reg_236_reg[13]_i_4 ,
    E,
    \tmp_9_reg_975_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    \p_v2_v_reg_1233_reg[0] ,
    \r_V_tr_2_tr_reg_1068_reg[0] ,
    \neg_ti_reg_1322_reg[13] ,
    \tmp_43_reg_1157_reg[0] ,
    \tmp_4_reg_1146_reg[0] ,
    \r_V_tr_0_tr_reg_1032_reg[0] ,
    \tmp_44_reg_1136_reg[0] ,
    \neg_ti4_reg_1301_reg[13] ,
    \tmp_19_reg_1126_reg[0] ,
    \tmp_36_reg_1239_reg[0] ,
    \neg_ti1_reg_1228_reg[13] ,
    grp_fu_921_ce,
    grp_fu_927_ce,
    \tmp_50_reg_1254_reg[0] ,
    \neg_ti2_reg_1167_reg[12] ,
    \tmp_2_reg_1162_reg[0] ,
    \tmp_31_reg_1177_reg[0] ,
    \OP1_V_1_cast_reg_947_reg[0] ,
    \neg_ti9_reg_1223_reg[13] ,
    \tmp_30_reg_1208_reg[0] ,
    \tmp_37_reg_1218_reg[0] ,
    \p_v_v_reg_1188_reg[0] ,
    ap_reg_ioackin_m_V_AWREADY_reg,
    \q_tmp_reg[15]_0 ,
    \q_tmp_reg[15]_1 ,
    S,
    \usedw_reg[7]_0 ,
    \usedw_reg[7]_1 ,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.len_cnt_reg[0] ,
    pop0,
    DI,
    \bus_wide_gen.strb_buf_reg[1] ,
    \bus_wide_gen.strb_buf_reg[1]_0 ,
    \bus_wide_gen.strb_buf_reg[0] ,
    ap_clk,
    D,
    WEA,
    ap_enable_reg_pp0_iter0,
    Q,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    empty_n_reg_0,
    \ap_CS_fsm_reg[5]_0 ,
    ap_enable_reg_pp0_iter0_reg_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n,
    ap_reg_ioackin_m_V_WREADY_reg,
    ap_enable_reg_pp0_iter3_reg,
    ap_reg_pp0_iter2_tmp_48_reg_1095,
    ap_reg_pp0_iter1_tmp_42_reg_1019,
    ap_reg_pp0_iter2_tmp_reg_1037,
    ap_reg_pp0_iter2_tmp_35_reg_1084,
    ap_reg_pp0_iter1_tmp_16_reg_985,
    ap_enable_reg_pp0_iter4_reg,
    m_V_BVALID,
    ap_reg_pp0_iter2_tmp_29_reg_1073,
    ap_enable_reg_pp0_iter2,
    m_V_AWREADY,
    ap_reg_ioackin_m_V_AWREADY,
    tmp_10_reg_1259,
    tmp_14_reg_1291,
    tmp_17_reg_1312,
    tmp_20_reg_1327,
    burst_valid,
    m_axi_m_V_WREADY,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.len_cnt_reg[2] ,
    \ap_CS_fsm_reg[4] ,
    m_axi_m_V_WSTRB,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    \usedw_reg[5]_0 );
  output mem_reg_0;
  output data_valid;
  output [0:0]SR;
  output regs_in_V_ce0;
  output \reg_236_reg[13]_i_4 ;
  output [0:0]E;
  output [0:0]\tmp_9_reg_975_reg[0] ;
  output [4:0]\ap_CS_fsm_reg[5] ;
  output \p_v2_v_reg_1233_reg[0] ;
  output [0:0]\r_V_tr_2_tr_reg_1068_reg[0] ;
  output [0:0]\neg_ti_reg_1322_reg[13] ;
  output [0:0]\tmp_43_reg_1157_reg[0] ;
  output [0:0]\tmp_4_reg_1146_reg[0] ;
  output [0:0]\r_V_tr_0_tr_reg_1032_reg[0] ;
  output [0:0]\tmp_44_reg_1136_reg[0] ;
  output [0:0]\neg_ti4_reg_1301_reg[13] ;
  output [0:0]\tmp_19_reg_1126_reg[0] ;
  output [0:0]\tmp_36_reg_1239_reg[0] ;
  output [0:0]\neg_ti1_reg_1228_reg[13] ;
  output grp_fu_921_ce;
  output grp_fu_927_ce;
  output [0:0]\tmp_50_reg_1254_reg[0] ;
  output [0:0]\neg_ti2_reg_1167_reg[12] ;
  output [0:0]\tmp_2_reg_1162_reg[0] ;
  output [0:0]\tmp_31_reg_1177_reg[0] ;
  output [0:0]\OP1_V_1_cast_reg_947_reg[0] ;
  output [0:0]\neg_ti9_reg_1223_reg[13] ;
  output [0:0]\tmp_30_reg_1208_reg[0] ;
  output [0:0]\tmp_37_reg_1218_reg[0] ;
  output [0:0]\p_v_v_reg_1188_reg[0] ;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output \q_tmp_reg[15]_0 ;
  output \q_tmp_reg[15]_1 ;
  output [3:0]S;
  output [5:0]\usedw_reg[7]_0 ;
  output [2:0]\usedw_reg[7]_1 ;
  output [0:0]\bus_wide_gen.data_buf_reg[0] ;
  output \bus_wide_gen.len_cnt_reg[0] ;
  output pop0;
  output [0:0]DI;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output [17:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  output \bus_wide_gen.strb_buf_reg[0] ;
  input ap_clk;
  input [0:0]D;
  input [0:0]WEA;
  input ap_enable_reg_pp0_iter0;
  input [5:0]Q;
  input ap_start;
  input ap_enable_reg_pp0_iter0_reg;
  input empty_n_reg_0;
  input \ap_CS_fsm_reg[5]_0 ;
  input ap_enable_reg_pp0_iter0_reg_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_rst_n;
  input ap_reg_ioackin_m_V_WREADY_reg;
  input ap_enable_reg_pp0_iter3_reg;
  input ap_reg_pp0_iter2_tmp_48_reg_1095;
  input ap_reg_pp0_iter1_tmp_42_reg_1019;
  input ap_reg_pp0_iter2_tmp_reg_1037;
  input ap_reg_pp0_iter2_tmp_35_reg_1084;
  input ap_reg_pp0_iter1_tmp_16_reg_985;
  input ap_enable_reg_pp0_iter4_reg;
  input m_V_BVALID;
  input ap_reg_pp0_iter2_tmp_29_reg_1073;
  input ap_enable_reg_pp0_iter2;
  input m_V_AWREADY;
  input ap_reg_ioackin_m_V_AWREADY;
  input [0:0]tmp_10_reg_1259;
  input [0:0]tmp_14_reg_1291;
  input [0:0]tmp_17_reg_1312;
  input [0:0]tmp_20_reg_1327;
  input burst_valid;
  input m_axi_m_V_WREADY;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input \bus_wide_gen.first_pad_reg ;
  input \bus_wide_gen.len_cnt_reg[2] ;
  input \ap_CS_fsm_reg[4] ;
  input [1:0]m_axi_m_V_WSTRB;
  input [0:0]\bus_wide_gen.WVALID_Dummy_reg_0 ;
  input [6:0]\usedw_reg[5]_0 ;

  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]\OP1_V_1_cast_reg_947_reg[0] ;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm[5]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire [4:0]\ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_pp0_iter1_tmp_16_reg_985;
  wire ap_reg_pp0_iter1_tmp_42_reg_1019;
  wire ap_reg_pp0_iter2_tmp_29_reg_1073;
  wire ap_reg_pp0_iter2_tmp_35_reg_1084;
  wire ap_reg_pp0_iter2_tmp_48_reg_1095;
  wire ap_reg_pp0_iter2_tmp_reg_1037;
  wire ap_rst_n;
  wire ap_start;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire [0:0]\bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.len_cnt_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire [17:0]\bus_wide_gen.strb_buf_reg[1]_0 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_2_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__1_n_0;
  wire grp_fu_921_ce;
  wire grp_fu_927_ce;
  wire m_V_AWREADY;
  wire m_V_BVALID;
  wire m_axi_m_V_WREADY;
  wire [1:0]m_axi_m_V_WSTRB;
  wire mem_reg_0;
  wire mem_reg_i_11_n_0;
  wire [0:0]\neg_ti1_reg_1228_reg[13] ;
  wire [0:0]\neg_ti2_reg_1167_reg[12] ;
  wire [0:0]\neg_ti4_reg_1301_reg[13] ;
  wire [0:0]\neg_ti9_reg_1223_reg[13] ;
  wire [0:0]\neg_ti_reg_1322_reg[13] ;
  wire \p_v2_v_reg_1233_reg[0] ;
  wire [0:0]\p_v_v_reg_1188_reg[0] ;
  wire pop;
  wire pop0;
  wire push;
  wire [17:0]q_buf;
  wire [17:15]q_tmp;
  wire \q_tmp_reg[15]_0 ;
  wire \q_tmp_reg[15]_1 ;
  wire [0:0]\r_V_tr_0_tr_reg_1032_reg[0] ;
  wire [0:0]\r_V_tr_2_tr_reg_1068_reg[0] ;
  wire [7:0]raddr;
  wire \reg_236_reg[13]_i_4 ;
  wire regs_in_V_ce0;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_0;
  wire [0:0]tmp_10_reg_1259;
  wire [0:0]tmp_14_reg_1291;
  wire [0:0]tmp_17_reg_1312;
  wire [0:0]\tmp_19_reg_1126_reg[0] ;
  wire [0:0]tmp_20_reg_1327;
  wire [0:0]\tmp_2_reg_1162_reg[0] ;
  wire [0:0]\tmp_30_reg_1208_reg[0] ;
  wire [0:0]\tmp_31_reg_1177_reg[0] ;
  wire [0:0]\tmp_36_reg_1239_reg[0] ;
  wire [0:0]\tmp_37_reg_1218_reg[0] ;
  wire [0:0]\tmp_43_reg_1157_reg[0] ;
  wire [0:0]\tmp_44_reg_1136_reg[0] ;
  wire [0:0]\tmp_4_reg_1146_reg[0] ;
  wire [0:0]\tmp_50_reg_1254_reg[0] ;
  wire [0:0]\tmp_9_reg_975_reg[0] ;
  wire usedw19_out;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[7]_i_1_n_0 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [5:0]\usedw_reg[7]_0 ;
  wire [2:0]\usedw_reg[7]_1 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire \waddr[7]_i_5_n_0 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFF8F8FFF8)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\reg_236_reg[13]_i_4 ),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .I3(\p_v2_v_reg_1233_reg[0] ),
        .I4(ap_enable_reg_pp0_iter0_reg_reg),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[5] [0]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(mem_reg_0),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[5] [1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(Q[3]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(mem_reg_0),
        .I4(Q[2]),
        .O(\ap_CS_fsm_reg[5] [2]));
  LUT5 #(
    .INIT(32'hEFEE2222)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[3]),
        .I1(\reg_236_reg[13]_i_4 ),
        .I2(m_V_BVALID),
        .I3(ap_enable_reg_pp0_iter4_reg),
        .I4(Q[4]),
        .O(\ap_CS_fsm_reg[5] [3]));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(mem_reg_0),
        .O(\reg_236_reg[13]_i_4 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm[5]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(ap_enable_reg_pp0_iter0_reg_reg),
        .I3(\p_v2_v_reg_1233_reg[0] ),
        .O(\ap_CS_fsm_reg[5] [4]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(mem_reg_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(ap_reg_ioackin_m_V_WREADY_reg),
        .I3(m_V_AWREADY),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_reg_ioackin_m_V_AWREADY),
        .O(\ap_CS_fsm[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFBF800000000000)) 
    ap_reg_ioackin_m_V_AWREADY_i_1
       (.I0(\reg_236_reg[13]_i_4 ),
        .I1(Q[5]),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(m_V_AWREADY),
        .I4(ap_reg_ioackin_m_V_AWREADY),
        .I5(ap_rst_n),
        .O(ap_reg_ioackin_m_V_AWREADY_reg));
  LUT5 #(
    .INIT(32'h0000A200)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(data_valid),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_m_V_WREADY),
        .I3(\bus_wide_gen.first_pad_reg ),
        .I4(\bus_wide_gen.len_cnt_reg[2] ),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(data_valid),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_m_V_WREADY),
        .I3(burst_valid),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(m_axi_m_V_WSTRB[0]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.strb_buf_reg[1]_0 [16]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(m_axi_m_V_WSTRB[1]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.strb_buf_reg[1]_0 [17]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[0]_i_1 
       (.I0(q_buf[0]),
        .I1(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[10]_i_1 
       (.I0(q_buf[10]),
        .I1(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[11]_i_1 
       (.I0(q_buf[11]),
        .I1(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[12]_i_1 
       (.I0(q_buf[12]),
        .I1(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[13]_i_1 
       (.I0(q_buf[13]),
        .I1(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[14]_i_1 
       (.I0(q_buf[14]),
        .I1(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD0FF0000)) 
    \dout_buf[17]_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg ),
        .I1(m_axi_m_V_WREADY),
        .I2(burst_valid),
        .I3(data_valid),
        .I4(empty_n_reg_n_0),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_2 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[1]_i_1 
       (.I0(q_buf[1]),
        .I1(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[2]_i_1 
       (.I0(q_buf[2]),
        .I1(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[3]_i_1 
       (.I0(q_buf[3]),
        .I1(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[4]_i_1 
       (.I0(q_buf[4]),
        .I1(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[5]_i_1 
       (.I0(q_buf[5]),
        .I1(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[6]_i_1 
       (.I0(q_buf[6]),
        .I1(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[7]_i_1 
       (.I0(q_buf[7]),
        .I1(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[8]_i_1 
       (.I0(q_buf[8]),
        .I1(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[9]_i_1 
       (.I0(q_buf[9]),
        .I1(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_2_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1]_0 [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_0),
        .I1(burst_valid),
        .I2(m_axi_m_V_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg ),
        .I4(data_valid),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  LUT4 #(
    .INIT(16'hBF83)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(pop),
        .I2(\waddr[7]_i_3_n_0 ),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_2__0
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(usedw_reg__0[6]),
        .I2(\usedw_reg[7]_0 [4]),
        .I3(\usedw_reg[7]_0 [0]),
        .I4(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(\usedw_reg[7]_0 [2]),
        .I1(usedw_reg__0[7]),
        .I2(\usedw_reg[7]_0 [3]),
        .I3(\usedw_reg[7]_0 [5]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF5F5DD)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_0),
        .I2(mem_reg_0),
        .I3(pop),
        .I4(\waddr[7]_i_3_n_0 ),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__3
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .I2(\usedw_reg[7]_0 [0]),
        .I3(\usedw_reg[7]_0 [1]),
        .I4(full_n_i_3__1_n_0),
        .O(full_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(\usedw_reg[7]_0 [3]),
        .I1(\usedw_reg[7]_0 [4]),
        .I2(\usedw_reg[7]_0 [2]),
        .I3(\usedw_reg[7]_0 [5]),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(mem_reg_0),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_1
       (.I0(raddr[6]),
        .I1(mem_reg_i_11_n_0),
        .I2(raddr[5]),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_11
       (.I0(pop),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[4]),
        .O(mem_reg_i_11_n_0));
  LUT4 #(
    .INIT(16'h0F22)) 
    mem_reg_i_13
       (.I0(Q[2]),
        .I1(tmp_17_reg_1312),
        .I2(tmp_20_reg_1327),
        .I3(Q[3]),
        .O(\q_tmp_reg[15]_1 ));
  LUT5 #(
    .INIT(32'hFFFEEEFE)) 
    mem_reg_i_14
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(tmp_10_reg_1259),
        .I3(Q[1]),
        .I4(tmp_14_reg_1291),
        .O(\q_tmp_reg[15]_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    mem_reg_i_2
       (.I0(raddr[5]),
        .I1(mem_reg_i_11_n_0),
        .I2(raddr[6]),
        .O(rnext[6]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_3
       (.I0(mem_reg_i_11_n_0),
        .I1(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4
       (.I0(pop),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[2]),
        .I1(pop),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(pop),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h66A6A6A666A666A6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_0),
        .I2(data_valid),
        .I3(burst_valid),
        .I4(m_axi_m_V_WREADY),
        .I5(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(rnext[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \neg_ti1_reg_1228[26]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_reg_1037),
        .I1(\p_v2_v_reg_1233_reg[0] ),
        .O(\neg_ti1_reg_1228_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \neg_ti2_reg_1167[26]_i_1 
       (.I0(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(mem_reg_0),
        .I4(Q[2]),
        .O(\neg_ti2_reg_1167_reg[12] ));
  LUT5 #(
    .INIT(32'h88888088)) 
    \neg_ti4_reg_1301[26]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I1(Q[0]),
        .I2(ap_reg_ioackin_m_V_WREADY_reg),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(mem_reg_0),
        .O(\neg_ti4_reg_1301_reg[13] ));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \neg_ti9_reg_1223[26]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(mem_reg_0),
        .I3(Q[3]),
        .I4(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .O(\neg_ti9_reg_1223_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h88888088)) 
    \neg_ti_reg_1322[26]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .I1(Q[1]),
        .I2(ap_reg_ioackin_m_V_WREADY_reg),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(mem_reg_0),
        .O(\neg_ti_reg_1322_reg[13] ));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\usedw_reg[7]_0 [5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(\usedw_reg[7]_0 [4]),
        .I1(\usedw_reg[7]_0 [5]),
        .O(\usedw_reg[7]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(\usedw_reg[7]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(\usedw_reg[7]_0 [3]),
        .I1(\usedw_reg[7]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(\usedw_reg[7]_0 [2]),
        .I1(\usedw_reg[7]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(\usedw_reg[7]_0 [2]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(usedw19_out),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h1151515111511151)) 
    p_0_out_carry_i_6
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(empty_n_reg_n_0),
        .I2(data_valid),
        .I3(burst_valid),
        .I4(m_axi_m_V_WREADY),
        .I5(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(usedw19_out));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \p_Val2_6_5_reg_1058[27]_i_1 
       (.I0(Q[0]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(mem_reg_0),
        .O(\r_V_tr_0_tr_reg_1032_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEE0EE)) 
    p_reg_reg_i_1
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(mem_reg_0),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .I5(\p_v2_v_reg_1233_reg[0] ),
        .O(grp_fu_921_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEAEE)) 
    p_reg_reg_i_1__0
       (.I0(\ap_CS_fsm_reg[5]_0 ),
        .I1(Q[3]),
        .I2(mem_reg_0),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .I5(\p_v2_v_reg_1233_reg[0] ),
        .O(grp_fu_927_ce));
  LUT3 #(
    .INIT(8'h8F)) 
    \pout[2]_i_3__1 
       (.I0(\p_v2_v_reg_1233_reg[0] ),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(m_V_BVALID),
        .O(pop0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFB00FB000000FB00)) 
    \r_V_tr_1_tr_reg_980[26]_i_1 
       (.I0(mem_reg_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(ap_reg_ioackin_m_V_WREADY_reg),
        .I3(Q[4]),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(m_V_BVALID),
        .O(\p_v2_v_reg_1233_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h4540454045400000)) 
    \reg_236[13]_i_1 
       (.I0(\reg_236_reg[13]_i_4 ),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \reg_236[13]_i_6 
       (.I0(\reg_236_reg[13]_i_4 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(regs_in_V_ce0));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1
       (.I0(\usedw_reg[7]_0 [3]),
        .I1(\usedw_reg[7]_0 [2]),
        .I2(\usedw_reg[7]_0 [1]),
        .I3(show_ahead_i_2_n_0),
        .I4(pop),
        .I5(\usedw_reg[7]_0 [0]),
        .O(show_ahead0));
  LUT5 #(
    .INIT(32'h00000001)) 
    show_ahead_i_2
       (.I0(\usedw_reg[7]_0 [4]),
        .I1(\usedw_reg[7]_0 [5]),
        .I2(usedw_reg__0[6]),
        .I3(usedw_reg__0[7]),
        .I4(\waddr[7]_i_3_n_0 ),
        .O(show_ahead_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  LUT5 #(
    .INIT(32'h88888088)) 
    \tmp_19_reg_1126[25]_i_1 
       (.I0(ap_reg_pp0_iter1_tmp_16_reg_985),
        .I1(Q[0]),
        .I2(ap_reg_ioackin_m_V_WREADY_reg),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(mem_reg_0),
        .O(\tmp_19_reg_1126_reg[0] ));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \tmp_2_reg_1162[25]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_reg_1037),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(mem_reg_0),
        .I4(Q[2]),
        .O(\tmp_2_reg_1162_reg[0] ));
  LUT5 #(
    .INIT(32'hAA8A0000)) 
    \tmp_30_reg_1208[25]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(mem_reg_0),
        .I4(Q[3]),
        .O(\tmp_30_reg_1208_reg[0] ));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \tmp_31_reg_1177[25]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(mem_reg_0),
        .I3(Q[2]),
        .I4(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .O(\tmp_31_reg_1177_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_36_reg_1239[25]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .I1(\p_v2_v_reg_1233_reg[0] ),
        .O(\tmp_36_reg_1239_reg[0] ));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \tmp_37_reg_1218[25]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(mem_reg_0),
        .I3(Q[3]),
        .I4(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .O(\tmp_37_reg_1218_reg[0] ));
  LUT5 #(
    .INIT(32'h88888088)) 
    \tmp_43_reg_1157[25]_i_1 
       (.I0(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I1(Q[1]),
        .I2(ap_reg_ioackin_m_V_WREADY_reg),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(mem_reg_0),
        .O(\tmp_43_reg_1157_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h44444044)) 
    \tmp_44_reg_1136[25]_i_1 
       (.I0(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .I1(Q[0]),
        .I2(ap_reg_ioackin_m_V_WREADY_reg),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(mem_reg_0),
        .O(\tmp_44_reg_1136_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \tmp_48_reg_1095[0]_i_1 
       (.I0(Q[1]),
        .I1(ap_reg_ioackin_m_V_WREADY_reg),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(mem_reg_0),
        .O(\r_V_tr_2_tr_reg_1068_reg[0] ));
  LUT5 #(
    .INIT(32'h44444044)) 
    \tmp_4_reg_1146[25]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_reg_1037),
        .I1(Q[1]),
        .I2(ap_reg_ioackin_m_V_WREADY_reg),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(mem_reg_0),
        .O(\tmp_4_reg_1146_reg[0] ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_50_reg_1254[25]_i_1 
       (.I0(\p_v2_v_reg_1233_reg[0] ),
        .I1(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .O(\tmp_50_reg_1254_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \tmp_53_reg_1332[0]_i_1 
       (.I0(Q[2]),
        .I1(mem_reg_0),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\OP1_V_1_cast_reg_947_reg[0] ));
  LUT4 #(
    .INIT(16'hAA8A)) 
    \tmp_8_reg_1194[26]_i_1 
       (.I0(Q[3]),
        .I1(mem_reg_0),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\p_v_v_reg_1188_reg[0] ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \tmp_9_reg_975[13]_i_1 
       (.I0(\reg_236_reg[13]_i_4 ),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(empty_n_reg_0),
        .O(\tmp_9_reg_975_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(\usedw_reg[7]_0 [0]),
        .O(\usedw[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9959595999599959)) 
    \usedw[7]_i_1 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(empty_n_reg_n_0),
        .I2(data_valid),
        .I3(burst_valid),
        .I4(m_axi_m_V_WREADY),
        .I5(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(\usedw[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw[0]_i_1_n_0 ),
        .Q(\usedw_reg[7]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(\usedw_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(\usedw_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(\usedw_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(\usedw_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(\usedw_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[7]_i_1 
       (.I0(\waddr[7]_i_3_n_0 ),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_4_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_5_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF777777F7)) 
    \waddr[7]_i_3 
       (.I0(mem_reg_0),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(\ap_CS_fsm_reg[4] ),
        .I3(Q[0]),
        .I4(Q[5]),
        .I5(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_5 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0
   (m_axi_m_V_RREADY,
    S,
    Q,
    \usedw_reg[7]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    DI,
    \bus_wide_gen.rdata_valid_t_reg ,
    SR,
    ap_clk,
    m_axi_m_V_RVALID,
    ap_rst_n,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    D);
  output m_axi_m_V_RREADY;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [0:0]DI;
  output \bus_wide_gen.rdata_valid_t_reg ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_m_V_RVALID;
  input ap_rst_n;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_i_3__2_n_0;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[7]_i_1__0_n_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hCCAE)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h08A00808)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(ap_rst_n),
        .I1(beat_valid),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hAEEEAEAE)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(pop),
        .I3(m_axi_m_V_RREADY),
        .I4(m_axi_m_V_RVALID),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__1
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[5]),
        .O(empty_n_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(usedw_reg__0[7]),
        .I3(usedw_reg__0[6]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFDFF55FFFFFF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(full_n_i_3__2_n_0),
        .I3(pop),
        .I4(m_axi_m_V_RREADY),
        .I5(m_axi_m_V_RVALID),
        .O(full_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(usedw_reg__0[7]),
        .I3(usedw_reg__0[6]),
        .O(full_n_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .O(full_n_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hD0FF0000)) 
    full_n_i_4__1
       (.I0(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(beat_valid),
        .I4(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(m_axi_m_V_RREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__0
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_m_V_RREADY),
        .I3(m_axi_m_V_RVALID),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[7]_i_1__0 
       (.I0(m_axi_m_V_RVALID),
        .I1(m_axi_m_V_RREADY),
        .I2(pop),
        .O(\usedw[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    \bus_wide_gen.len_cnt_reg[0] ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    E,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[16]_0 ,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[0] ,
    \could_multi_bursts.awaddr_buf_reg[31] ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.strb_buf_reg[3] ,
    \bus_wide_gen.strb_buf_reg[2] ,
    SR,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.first_pad_reg_0 ,
    Q,
    dout_valid_reg,
    \bus_wide_gen.pad_oh_reg_reg[1]_1 ,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    m_axi_m_V_WREADY,
    data_valid,
    in,
    \could_multi_bursts.next_loop ,
    \sect_len_buf_reg[9] ,
    \sect_end_buf_reg[1] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    O,
    push,
    m_axi_m_V_WLAST,
    \bus_wide_gen.WVALID_Dummy_reg_1 ,
    m_axi_m_V_WSTRB,
    \dout_buf_reg[17] );
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]\bus_wide_gen.len_cnt_reg[0] ;
  output \bus_wide_gen.pad_oh_reg_reg[1] ;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_buf_reg[16] ;
  output [0:0]\bus_wide_gen.data_buf_reg[0] ;
  output [0:0]\bus_wide_gen.data_buf_reg[16]_0 ;
  output [2:0]\could_multi_bursts.awlen_buf_reg[3] ;
  output \could_multi_bursts.awlen_buf_reg[0] ;
  output \could_multi_bursts.awaddr_buf_reg[31] ;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output \bus_wide_gen.first_pad_reg ;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.first_pad_reg_0 ;
  input [7:0]Q;
  input dout_valid_reg;
  input \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  input \bus_wide_gen.WVALID_Dummy_reg_0 ;
  input m_axi_m_V_WREADY;
  input data_valid;
  input [0:0]in;
  input \could_multi_bursts.next_loop ;
  input [8:0]\sect_len_buf_reg[9] ;
  input \sect_end_buf_reg[1] ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  input [0:0]O;
  input push;
  input m_axi_m_V_WLAST;
  input \bus_wide_gen.WVALID_Dummy_reg_1 ;
  input [1:0]m_axi_m_V_WSTRB;
  input [1:0]\dout_buf_reg[17] ;

  wire [0:0]E;
  wire [0:0]O;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_i_2_n_0 ;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_i_2_n_0 ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire \bus_wide_gen.WVALID_Dummy_reg_1 ;
  wire [9:8]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[31]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_7_n_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[16] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[16]_0 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.awaddr_buf_reg[31] ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.awlen_buf_reg[0] ;
  wire [2:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire data_valid;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire [1:0]\dout_buf_reg[17] ;
  wire dout_valid_reg;
  wire empty_n_i_1__2_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_i_4_n_0;
  wire fifo_burst_ready;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire [0:0]in;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [1:0]m_axi_m_V_WSTRB;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[1]_i_2_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2_n_0 ;
  wire \pout[2]_i_3_n_0 ;
  wire \pout[2]_i_4_n_0 ;
  wire \pout[2]_i_5_n_0 ;
  wire \pout[2]_i_6_n_0 ;
  wire \pout[2]_i_7_n_0 ;
  wire \pout[2]_i_8_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]q;
  wire \sect_end_buf_reg[1] ;
  wire [8:0]\sect_len_buf_reg[9] ;

  LUT4 #(
    .INIT(16'h08FB)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_m_V_WLAST),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_m_V_WREADY),
        .I3(\bus_wide_gen.WLAST_Dummy_i_2_n_0 ),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'hFFFF597BFFFFFFFF)) 
    \bus_wide_gen.WLAST_Dummy_i_2 
       (.I0(empty_n_i_3_n_0),
        .I1(\bus_wide_gen.first_pad_reg_0 ),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I4(dout_valid_reg),
        .I5(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .O(\bus_wide_gen.WLAST_Dummy_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2F)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAFBBFAFF)) 
    \bus_wide_gen.WVALID_Dummy_i_2 
       (.I0(dout_valid_reg),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(\bus_wide_gen.first_pad_reg_0 ),
        .I4(empty_n_i_3_n_0),
        .O(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  LUT4 #(
    .INIT(16'h5100)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.burst_pack [8]),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_m_V_WREADY),
        .I3(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .O(\bus_wide_gen.data_buf_reg[16] ));
  LUT6 #(
    .INIT(64'h8A008A00CF000000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(data_valid),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I5(\bus_wide_gen.first_pad_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[16]_0 ));
  LUT5 #(
    .INIT(32'h00002002)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I1(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .I2(Q[2]),
        .I3(q[2]),
        .I4(\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .O(\bus_wide_gen.data_buf[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\bus_wide_gen.burst_pack [9]),
        .I5(\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1] ));
  LUT4 #(
    .INIT(16'hD00D)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(Q[3]),
        .I1(q[3]),
        .I2(Q[0]),
        .I3(q[0]),
        .O(\bus_wide_gen.data_buf[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4FF4)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(Q[3]),
        .I1(q[3]),
        .I2(Q[1]),
        .I3(q[1]),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(burst_valid),
        .I3(Q[4]),
        .I4(Q[7]),
        .O(\bus_wide_gen.data_buf[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h22A2AAAAEEAEAAAA)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.first_pad_reg_0 ),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_m_V_WREADY),
        .I4(burst_valid),
        .I5(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT2 #(
    .INIT(4'h7)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.WLAST_Dummy_i_2_n_0 ),
        .I1(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h50440500)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(dout_valid_reg),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(\bus_wide_gen.first_pad_reg_0 ),
        .I4(empty_n_i_3_n_0),
        .O(E));
  LUT6 #(
    .INIT(64'hA2AAA2AAAEAAA2AA)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_1 ),
        .I3(burst_valid),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(m_axi_m_V_WSTRB[0]),
        .I1(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I2(\dout_buf_reg[17] [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(m_axi_m_V_WSTRB[1]),
        .I1(\bus_wide_gen.data_buf_reg[16]_0 ),
        .I2(\dout_buf_reg[17] [1]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I5(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .O(\could_multi_bursts.awaddr_buf_reg[31] ));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(\could_multi_bursts.awlen_buf_reg[3] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[9] [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(\could_multi_bursts.awlen_buf_reg[3] [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[9] [2]),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(\could_multi_bursts.awlen_buf_reg[3] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I1(\sect_len_buf_reg[9] [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5] [0]),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] [4]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ),
        .O(\could_multi_bursts.awlen_buf_reg[0] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9] [8]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [5]),
        .I2(\sect_len_buf_reg[9] [6]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [3]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[9] [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5] [1]),
        .I2(\sect_len_buf_reg[9] [5]),
        .I3(\could_multi_bursts.loop_cnt_reg[5] [2]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC4)) 
    data_vld_i_1
       (.I0(empty_n_i_1__2_n_0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(push),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h20220200FFFFFFFF)) 
    empty_n_i_1__2
       (.I0(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I1(empty_n_i_2_n_0),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(\bus_wide_gen.first_pad_reg_0 ),
        .I4(empty_n_i_3_n_0),
        .I5(burst_valid),
        .O(empty_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h1FFF1F1FFFFFFFFF)) 
    empty_n_i_2
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I1(\bus_wide_gen.first_pad_reg_0 ),
        .I2(burst_valid),
        .I3(m_axi_m_V_WREADY),
        .I4(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I5(data_valid),
        .O(empty_n_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    empty_n_i_3
       (.I0(Q[0]),
        .I1(q[0]),
        .I2(\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .I3(empty_n_i_4_n_0),
        .I4(\bus_wide_gen.burst_pack [8]),
        .O(empty_n_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    empty_n_i_4
       (.I0(q[2]),
        .I1(Q[2]),
        .I2(q[1]),
        .I3(Q[1]),
        .I4(q[3]),
        .I5(Q[3]),
        .O(empty_n_i_4_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF5DDDDDDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(\pout[2]_i_3_n_0 ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(full_n_i_2__1_n_0),
        .I5(\pout[2]_i_2_n_0 ),
        .O(full_n_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_2__1
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[2] ),
        .O(full_n_i_2__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\could_multi_bursts.awlen_buf_reg[3] [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\could_multi_bursts.awlen_buf_reg[3] [2]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\could_multi_bursts.awlen_buf_reg[0] ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(O),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h7FFF33B38000CC4C)) 
    \pout[0]_i_1 
       (.I0(\bus_wide_gen.WLAST_Dummy_i_2_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(burst_valid),
        .I3(push),
        .I4(\pout[1]_i_2_n_0 ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555EFFFAAAA1000)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout[1]_i_2_n_0 ),
        .I2(empty_n_i_1__2_n_0),
        .I3(data_vld_reg_n_0),
        .I4(\pout[2]_i_3_n_0 ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01FF0101)) 
    \pout[1]_i_2 
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(in),
        .I4(\could_multi_bursts.next_loop ),
        .O(\pout[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h78787878F0E0F0F0)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(push),
        .I4(\pout[2]_i_2_n_0 ),
        .I5(\pout[2]_i_3_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55D7555500000000)) 
    \pout[2]_i_2 
       (.I0(burst_valid),
        .I1(empty_n_i_3_n_0),
        .I2(\pout[2]_i_4_n_0 ),
        .I3(empty_n_i_2_n_0),
        .I4(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I5(data_vld_reg_n_0),
        .O(\pout[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000EF0000000000)) 
    \pout[2]_i_3 
       (.I0(\pout[2]_i_5_n_0 ),
        .I1(empty_n_i_2_n_0),
        .I2(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I3(\pout[2]_i_6_n_0 ),
        .I4(in),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \pout[2]_i_4 
       (.I0(\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .I1(\pout[2]_i_7_n_0 ),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .O(\pout[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF000101FE01)) 
    \pout[2]_i_5 
       (.I0(\bus_wide_gen.burst_pack [8]),
        .I1(empty_n_i_4_n_0),
        .I2(\pout[2]_i_8_n_0 ),
        .I3(\bus_wide_gen.first_pad_reg_0 ),
        .I4(\pout[2]_i_7_n_0 ),
        .I5(\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .O(\pout[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pout[2]_i_6 
       (.I0(data_vld_reg_n_0),
        .I1(burst_valid),
        .O(\pout[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \pout[2]_i_7 
       (.I0(\bus_wide_gen.burst_pack [9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(\pout[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pout[2]_i_8 
       (.I0(q[0]),
        .I1(Q[0]),
        .O(\pout[2]_i_8_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(empty_n_i_1__2_n_0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    \align_len_reg[31] ,
    Q,
    E,
    \align_len_reg[31]_0 ,
    D,
    next_wreq,
    invalid_len_event_reg,
    S,
    \could_multi_bursts.last_sect_buf_reg ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \start_addr_reg[30] ,
    \start_addr_reg[12] ,
    \start_addr_reg[6] ,
    SR,
    ap_clk,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n,
    \could_multi_bursts.sect_handling_reg_0 ,
    \sect_len_buf_reg[4] ,
    \could_multi_bursts.next_loop ,
    wreq_handling_reg,
    fifo_wreq_valid_buf_reg,
    CO,
    sect_cnt0,
    \could_multi_bursts.sect_handling_reg_1 ,
    \start_addr_reg[30]_0 ,
    \start_addr_reg[12]_0 ,
    \sect_cnt_reg[19] ,
    \state_reg[0] ,
    \end_addr_buf_reg[31] ,
    push,
    \start_addr_reg[6]_0 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]\align_len_reg[31] ;
  output [1:0]Q;
  output [0:0]E;
  output [0:0]\align_len_reg[31]_0 ;
  output [19:0]D;
  output next_wreq;
  output invalid_len_event_reg;
  output [1:0]S;
  output [3:0]\could_multi_bursts.last_sect_buf_reg ;
  output [2:0]\could_multi_bursts.last_sect_buf_reg_0 ;
  output \start_addr_reg[30] ;
  output \start_addr_reg[12] ;
  output \start_addr_reg[6] ;
  input [0:0]SR;
  input ap_clk;
  input \could_multi_bursts.sect_handling_reg ;
  input ap_rst_n;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input \sect_len_buf_reg[4] ;
  input \could_multi_bursts.next_loop ;
  input wreq_handling_reg;
  input fifo_wreq_valid_buf_reg;
  input [0:0]CO;
  input [18:0]sect_cnt0;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input \start_addr_reg[30]_0 ;
  input \start_addr_reg[12]_0 ;
  input [19:0]\sect_cnt_reg[19] ;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31] ;
  input push;
  input \start_addr_reg[6]_0 ;

  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire [0:0]\align_len_reg[31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [3:0]\could_multi_bursts.last_sect_buf_reg ;
  wire [2:0]\could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire [19:0]\end_addr_buf_reg[31] ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire invalid_len_event_reg;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[1]_i_2__0_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2__0_n_0 ;
  wire \pout[2]_i_3__0_n_0 ;
  wire \pout[2]_i_4__0_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [29:5]q__0;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0;
  wire [19:0]\sect_cnt_reg[19] ;
  wire \sect_len_buf_reg[4] ;
  wire \start_addr_reg[12] ;
  wire \start_addr_reg[12]_0 ;
  wire \start_addr_reg[30] ;
  wire \start_addr_reg[30]_0 ;
  wire \start_addr_reg[6] ;
  wire \start_addr_reg[6]_0 ;
  wire [0:0]\state_reg[0] ;
  wire wreq_handling_reg;

  LUT5 #(
    .INIT(32'h0020FFFF)) 
    \align_len[31]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(Q[1]),
        .I2(fifo_wreq_valid),
        .I3(Q[0]),
        .I4(ap_rst_n),
        .O(\align_len_reg[31] ));
  LUT6 #(
    .INIT(64'h75FF00FF00000000)) 
    \align_len[31]_i_2 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg),
        .I4(CO),
        .I5(fifo_wreq_valid),
        .O(\align_len_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC4)) 
    data_vld_i_1__0
       (.I0(pop0),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(push),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h5DFF5555FFFFFFFF)) 
    empty_n_i_1
       (.I0(wreq_handling_reg),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\sect_len_buf_reg[4] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(CO),
        .I5(fifo_wreq_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'h00E0EEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(CO),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .I4(wreq_handling_reg),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFF5DDD5DDD5DDD)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(rs2f_wreq_ack),
        .I2(\pout[2]_i_3__0_n_0 ),
        .I3(full_n_i_2__2_n_0),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(Q[1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(Q[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h04)) 
    invalid_len_event_i_1
       (.I0(Q[1]),
        .I1(fifo_wreq_valid),
        .I2(Q[0]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg[19] [19]),
        .I1(\end_addr_buf_reg[31] [19]),
        .I2(\sect_cnt_reg[19] [18]),
        .I3(\end_addr_buf_reg[31] [18]),
        .O(\could_multi_bursts.last_sect_buf_reg_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\end_addr_buf_reg[31] [15]),
        .I1(\sect_cnt_reg[19] [15]),
        .I2(\end_addr_buf_reg[31] [16]),
        .I3(\sect_cnt_reg[19] [16]),
        .I4(\sect_cnt_reg[19] [17]),
        .I5(\end_addr_buf_reg[31] [17]),
        .O(\could_multi_bursts.last_sect_buf_reg_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\end_addr_buf_reg[31] [12]),
        .I1(\sect_cnt_reg[19] [12]),
        .I2(\end_addr_buf_reg[31] [13]),
        .I3(\sect_cnt_reg[19] [13]),
        .I4(\sect_cnt_reg[19] [14]),
        .I5(\end_addr_buf_reg[31] [14]),
        .O(\could_multi_bursts.last_sect_buf_reg_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\end_addr_buf_reg[31] [9]),
        .I1(\sect_cnt_reg[19] [9]),
        .I2(\end_addr_buf_reg[31] [10]),
        .I3(\sect_cnt_reg[19] [10]),
        .I4(\sect_cnt_reg[19] [11]),
        .I5(\end_addr_buf_reg[31] [11]),
        .O(\could_multi_bursts.last_sect_buf_reg [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\end_addr_buf_reg[31] [7]),
        .I1(\sect_cnt_reg[19] [7]),
        .I2(\end_addr_buf_reg[31] [6]),
        .I3(\sect_cnt_reg[19] [6]),
        .I4(\sect_cnt_reg[19] [8]),
        .I5(\end_addr_buf_reg[31] [8]),
        .O(\could_multi_bursts.last_sect_buf_reg [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\end_addr_buf_reg[31] [3]),
        .I1(\sect_cnt_reg[19] [3]),
        .I2(\end_addr_buf_reg[31] [4]),
        .I3(\sect_cnt_reg[19] [4]),
        .I4(\sect_cnt_reg[19] [5]),
        .I5(\end_addr_buf_reg[31] [5]),
        .O(\could_multi_bursts.last_sect_buf_reg [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [0]),
        .I1(\end_addr_buf_reg[31] [0]),
        .I2(\sect_cnt_reg[19] [2]),
        .I3(\end_addr_buf_reg[31] [2]),
        .I4(\end_addr_buf_reg[31] [1]),
        .I5(\sect_cnt_reg[19] [1]),
        .O(\could_multi_bursts.last_sect_buf_reg [0]));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  LUT5 #(
    .INIT(32'h4555BAAA)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_3__0_n_0 ),
        .I1(\pout[1]_i_2__0_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(pop0),
        .I4(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555FFBFAAAA0040)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[0] ),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout[1]_i_2__0_n_0 ),
        .I4(\pout[2]_i_3__0_n_0 ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFF010101)) 
    \pout[1]_i_2__0 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(rs2f_wreq_ack),
        .I4(\state_reg[0] ),
        .O(\pout[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7777EFFF88881000)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(pop0),
        .I3(\pout[2]_i_2__0_n_0 ),
        .I4(\pout[2]_i_3__0_n_0 ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2A2A2A2A2A2A2A00)) 
    \pout[2]_i_2__0 
       (.I0(data_vld_reg_n_0),
        .I1(\state_reg[0] ),
        .I2(rs2f_wreq_ack),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hA222A2A2AAAAAAAA)) 
    \pout[2]_i_3__0 
       (.I0(\pout[2]_i_4__0_n_0 ),
        .I1(CO),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(\sect_len_buf_reg[4] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(wreq_handling_reg),
        .O(\pout[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \pout[2]_i_4__0 
       (.I0(data_vld_reg_n_0),
        .I1(fifo_wreq_valid),
        .I2(wreq_handling_reg),
        .I3(rs2f_wreq_ack),
        .I4(\state_reg[0] ),
        .O(\pout[2]_i_4__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(q__0[11]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(q__0[29]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(q__0[5]),
        .R(SR));
  LUT5 #(
    .INIT(32'hA800ABFF)) 
    \sect_cnt[0]_i_1 
       (.I0(\start_addr_reg[12]_0 ),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\sect_cnt_reg[19] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[10]_i_1 
       (.I0(sect_cnt0[9]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[11]_i_1 
       (.I0(sect_cnt0[10]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[12]_i_1 
       (.I0(sect_cnt0[11]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[13]_i_1 
       (.I0(sect_cnt0[12]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[14]_i_1 
       (.I0(sect_cnt0[13]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[15]_i_1 
       (.I0(sect_cnt0[14]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[16]_i_1 
       (.I0(sect_cnt0[15]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[16]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[17]_i_1 
       (.I0(sect_cnt0[16]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    \sect_cnt[18]_i_1 
       (.I0(\start_addr_reg[30]_0 ),
        .I1(fifo_wreq_valid),
        .I2(fifo_wreq_valid_buf_reg),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(sect_cnt0[17]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'h75FF75FF75FF7500)) 
    \sect_cnt[19]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[19]_i_2 
       (.I0(sect_cnt0[18]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[19]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[1]_i_1 
       (.I0(sect_cnt0[0]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[2]_i_1 
       (.I0(sect_cnt0[1]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[3]_i_1 
       (.I0(sect_cnt0[2]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[4]_i_1 
       (.I0(sect_cnt0[3]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[5]_i_1 
       (.I0(sect_cnt0[4]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[6]_i_1 
       (.I0(sect_cnt0[5]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[7]_i_1 
       (.I0(sect_cnt0[6]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[8]_i_1 
       (.I0(sect_cnt0[7]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \sect_cnt[9]_i_1 
       (.I0(sect_cnt0[8]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid_buf_reg),
        .I5(fifo_wreq_valid),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hEAEEFFFF2A220000)) 
    \start_addr[12]_i_1 
       (.I0(q__0[11]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid),
        .I5(\start_addr_reg[12]_0 ),
        .O(\start_addr_reg[12] ));
  LUT6 #(
    .INIT(64'hEAEEFFFF2A220000)) 
    \start_addr[30]_i_1 
       (.I0(q__0[29]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid),
        .I5(\start_addr_reg[30]_0 ),
        .O(\start_addr_reg[30] ));
  LUT6 #(
    .INIT(64'hEAEEFFFF2A220000)) 
    \start_addr[6]_i_1 
       (.I0(q__0[5]),
        .I1(wreq_handling_reg),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(CO),
        .I4(fifo_wreq_valid),
        .I5(\start_addr_reg[6]_0 ),
        .O(\start_addr_reg[6] ));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1
   (\could_multi_bursts.awaddr_buf_reg[2] ,
    next_resp0,
    push,
    ap_clk,
    SR,
    ap_rst_n,
    \could_multi_bursts.next_loop ,
    next_resp,
    \could_multi_bursts.sect_handling_reg ,
    fifo_burst_ready,
    \could_multi_bursts.last_sect_buf_reg ,
    \sect_len_buf_reg[4] ,
    full_n_reg_0,
    m_axi_m_V_BVALID,
    in);
  output \could_multi_bursts.awaddr_buf_reg[2] ;
  output next_resp0;
  output push;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input \could_multi_bursts.next_loop ;
  input next_resp;
  input \could_multi_bursts.sect_handling_reg ;
  input fifo_burst_ready;
  input \could_multi_bursts.last_sect_buf_reg ;
  input \sect_len_buf_reg[4] ;
  input full_n_reg_0;
  input m_axi_m_V_BVALID;
  input [0:0]in;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.awaddr_buf_reg[2] ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire [0:0]in;
  wire m_axi_m_V_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire \sect_len_buf_reg[4] ;

  LUT3 #(
    .INIT(8'h80)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(fifo_resp_ready),
        .I2(fifo_burst_ready),
        .O(\could_multi_bursts.awaddr_buf_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFFAE00)) 
    data_vld_i_1__1
       (.I0(\pout[3]_i_3_n_0 ),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_0),
        .I4(\could_multi_bursts.next_loop ),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDD5DD)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(fifo_resp_ready),
        .I2(full_n_i_2_n_0),
        .I3(full_n_i_3_n_0),
        .I4(pout_reg__0[1]),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_1__3_n_0));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    full_n_i_2
       (.I0(\could_multi_bursts.next_loop ),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_0),
        .I4(pout_reg__0[0]),
        .O(full_n_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[3]),
        .O(full_n_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    full_n_i_4
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(data_vld_reg_n_0),
        .O(full_n_i_4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg ),
        .I1(\sect_len_buf_reg[4] ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(full_n_reg_0),
        .I4(m_axi_m_V_BVALID),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \pout[1]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDB24)) 
    \pout[2]_i_1 
       (.I0(pout_reg__0[0]),
        .I1(\pout[3]_i_4_n_0 ),
        .I2(pout_reg__0[1]),
        .I3(pout_reg__0[2]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80808000)) 
    \pout[2]_i_2__1 
       (.I0(full_n_reg_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[1]),
        .I4(aw2b_bdata[0]),
        .O(push));
  LUT5 #(
    .INIT(32'h22C20000)) 
    \pout[3]_i_1 
       (.I0(\pout[3]_i_3_n_0 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(data_vld_reg_n_0),
        .O(\pout[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF708EF10)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[1]),
        .I1(pout_reg__0[0]),
        .I2(\pout[3]_i_4_n_0 ),
        .I3(pout_reg__0[3]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .O(\pout[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(\could_multi_bursts.next_loop ),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2
   (m_axi_m_V_BREADY,
    m_V_BVALID,
    ap_enable_reg_pp0_iter4_reg,
    ap_reg_ioackin_m_V_WREADY_reg,
    grp_fu_301_ce,
    buff4_reg__1,
    D,
    \q_tmp_reg[15] ,
    WEA,
    ap_clk,
    SR,
    Q,
    ap_enable_reg_pp0_iter3_reg,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp0_iter4_reg_0,
    ap_rst_n,
    full_n_reg_0,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    tmp_26_reg_1342,
    tmp_23_reg_1337,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[3] ,
    ADDRARDADDR,
    push,
    pop0,
    full_n_reg_1);
  output m_axi_m_V_BREADY;
  output m_V_BVALID;
  output ap_enable_reg_pp0_iter4_reg;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output grp_fu_301_ce;
  output buff4_reg__1;
  output [0:0]D;
  output \q_tmp_reg[15] ;
  output [0:0]WEA;
  input ap_clk;
  input [0:0]SR;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter3_reg;
  input \ap_CS_fsm_reg[5] ;
  input ap_enable_reg_pp0_iter4_reg_0;
  input ap_rst_n;
  input full_n_reg_0;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input [0:0]tmp_26_reg_1342;
  input [0:0]tmp_23_reg_1337;
  input \ap_CS_fsm_reg[2] ;
  input \ap_CS_fsm_reg[3] ;
  input [0:0]ADDRARDADDR;
  input push;
  input pop0;
  input full_n_reg_1;

  wire [0:0]ADDRARDADDR;
  wire [0:0]D;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_reg_ioackin_m_V_WREADY_i_2_n_0;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_rst_n;
  wire buff4_reg__1;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__0_n_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4__0_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire grp_fu_301_ce;
  wire m_V_BVALID;
  wire m_axi_m_V_BREADY;
  wire pop0;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_tmp_reg[15] ;
  wire [0:0]tmp_23_reg_1337;
  wire [0:0]tmp_26_reg_1342;

  LUT6 #(
    .INIT(64'hF0F7F00000000000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(Q[4]),
        .I1(m_V_BVALID),
        .I2(ap_enable_reg_pp0_iter3_reg),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(ap_enable_reg_pp0_iter4_reg_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_reg));
  LUT6 #(
    .INIT(64'h7777070000000000)) 
    ap_reg_ioackin_m_V_WREADY_i_1
       (.I0(grp_fu_301_ce),
        .I1(ap_enable_reg_pp0_iter3_reg),
        .I2(ap_reg_ioackin_m_V_WREADY_i_2_n_0),
        .I3(full_n_reg_0),
        .I4(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I5(ap_rst_n),
        .O(ap_reg_ioackin_m_V_WREADY_reg));
  LUT6 #(
    .INIT(64'h555555555555555D)) 
    ap_reg_ioackin_m_V_WREADY_i_2
       (.I0(ap_enable_reg_pp0_iter3_reg),
        .I1(\q_tmp_reg[15] ),
        .I2(ADDRARDADDR),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[5]),
        .O(ap_reg_ioackin_m_V_WREADY_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFCFFDDDDDCDD)) 
    buff1_reg_i_1
       (.I0(buff4_reg__1),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(full_n_reg_0),
        .I3(ap_enable_reg_pp0_iter3_reg),
        .I4(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I5(Q[0]),
        .O(grp_fu_301_ce));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(full_n_i_4__0_n_0),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT4 #(
    .INIT(16'hBFAA)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(full_n_reg_1),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(m_V_BVALID),
        .O(empty_n_i_1__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(m_V_BVALID),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDDDDDD5)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(m_axi_m_V_BREADY),
        .I2(full_n_i_2__0_n_0),
        .I3(full_n_i_3__0_n_0),
        .I4(\pout_reg_n_0_[2] ),
        .I5(full_n_i_4__0_n_0),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hD5FFFFFF)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(full_n_reg_1),
        .I2(ap_enable_reg_pp0_iter4_reg_0),
        .I3(m_V_BVALID),
        .I4(push),
        .O(full_n_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__0
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    full_n_i_4__0
       (.I0(m_V_BVALID),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(full_n_reg_1),
        .I3(data_vld_reg_n_0),
        .O(full_n_i_4__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(m_axi_m_V_BREADY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54550000)) 
    mem_reg_i_10
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(buff4_reg__1),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .O(WEA));
  LUT3 #(
    .INIT(8'h4F)) 
    mem_reg_i_12
       (.I0(m_V_BVALID),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(Q[4]),
        .O(\q_tmp_reg[15] ));
  LUT6 #(
    .INIT(64'h000000000000005D)) 
    mem_reg_i_15
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(m_V_BVALID),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(buff4_reg__1));
  LUT6 #(
    .INIT(64'h8B88BBB88B888B88)) 
    mem_reg_i_9
       (.I0(tmp_26_reg_1342),
        .I1(Q[5]),
        .I2(\q_tmp_reg[15] ),
        .I3(tmp_23_reg_1337),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(\ap_CS_fsm_reg[3] ),
        .O(D));
  LUT6 #(
    .INIT(64'hB7B7B7B748484808)) 
    \pout[0]_i_1__0 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(pop0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7F70808BFBF4000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(pop0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF708FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(pop0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_read
   (m_axi_m_V_RREADY,
    SR,
    ap_clk,
    m_axi_m_V_RVALID,
    ap_rst_n);
  output m_axi_m_V_RREADY;
  input [0:0]SR;
  input ap_clk;
  input m_axi_m_V_RVALID;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_1;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_2;
  wire buff_rdata_n_3;
  wire buff_rdata_n_4;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire rdata_ack_t;
  wire [5:0]usedw_reg;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI(buff_rdata_n_15),
        .Q(usedw_reg),
        .S({buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.rdata_valid_t_reg (buff_rdata_n_16),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (buff_rdata_n_14),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[7]_0 ({buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_15}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .rdata_ack_t(rdata_ack_t));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice
   (m_V_AWREADY,
    \p_Val2_4_s_reg_1014_reg[0] ,
    s_ready_t_reg_0,
    ap_enable_reg_pp0_iter3_reg,
    ap_enable_reg_pp0_iter2_reg,
    \tmp_22_reg_1121_reg[0] ,
    \neg_ti3_reg_1275_reg[13] ,
    \tmp_49_reg_1286_reg[0] ,
    push,
    SR,
    ap_clk,
    Q,
    ap_reg_ioackin_m_V_AWREADY,
    ap_enable_reg_pp0_iter2,
    ap_reg_ioackin_m_V_WREADY_reg,
    rs2f_wreq_ack,
    ap_enable_reg_pp0_iter3_reg_0,
    ap_enable_reg_pp0_iter1,
    ap_reg_pp0_iter1_tmp_16_reg_985,
    ap_reg_pp0_iter2_tmp_29_reg_1073,
    ap_reg_pp0_iter2_tmp_48_reg_1095);
  output m_V_AWREADY;
  output \p_Val2_4_s_reg_1014_reg[0] ;
  output [0:0]s_ready_t_reg_0;
  output ap_enable_reg_pp0_iter3_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output [0:0]\tmp_22_reg_1121_reg[0] ;
  output [0:0]\neg_ti3_reg_1275_reg[13] ;
  output [0:0]\tmp_49_reg_1286_reg[0] ;
  output push;
  input [0:0]SR;
  input ap_clk;
  input [0:0]Q;
  input ap_reg_ioackin_m_V_AWREADY;
  input ap_enable_reg_pp0_iter2;
  input ap_reg_ioackin_m_V_WREADY_reg;
  input rs2f_wreq_ack;
  input ap_enable_reg_pp0_iter3_reg_0;
  input ap_enable_reg_pp0_iter1;
  input ap_reg_pp0_iter1_tmp_16_reg_985;
  input ap_reg_pp0_iter2_tmp_29_reg_1073;
  input ap_reg_pp0_iter2_tmp_48_reg_1095;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_pp0_iter1_tmp_16_reg_985;
  wire ap_reg_pp0_iter2_tmp_29_reg_1073;
  wire ap_reg_pp0_iter2_tmp_48_reg_1095;
  wire m_V_AWREADY;
  wire [0:0]\neg_ti3_reg_1275_reg[13] ;
  wire \p_Val2_4_s_reg_1014_reg[0] ;
  wire push;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_0;
  wire [0:0]s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [0:0]\tmp_22_reg_1121_reg[0] ;
  wire [0:0]\tmp_49_reg_1286_reg[0] ;

  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\p_Val2_4_s_reg_1014_reg[0] ),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\p_Val2_4_s_reg_1014_reg[0] ),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .O(ap_enable_reg_pp0_iter3_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][5]_srl5_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(rs2f_wreq_ack),
        .O(push));
  LUT6 #(
    .INIT(64'h0000AA8A00000000)) 
    \neg_ti3_reg_1275[26]_i_1 
       (.I0(Q),
        .I1(ap_reg_ioackin_m_V_AWREADY),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(m_V_AWREADY),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .I5(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .O(\neg_ti3_reg_1275_reg[13] ));
  LUT5 #(
    .INIT(32'h0000AA8A)) 
    \p_Val2_4_cast_reg_991[25]_i_1 
       (.I0(Q),
        .I1(ap_reg_ioackin_m_V_AWREADY),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(m_V_AWREADY),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .O(\p_Val2_4_s_reg_1014_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hDFFF0FC0)) 
    s_ready_t_i_1
       (.I0(\state[0]_i_2_n_0 ),
        .I1(rs2f_wreq_ack),
        .I2(s_ready_t_reg_0),
        .I3(state),
        .I4(m_V_AWREADY),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_V_AWREADY),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hDD80FF80)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(\state[0]_i_2_n_0 ),
        .I2(m_V_AWREADY),
        .I3(s_ready_t_reg_0),
        .I4(rs2f_wreq_ack),
        .O(\state[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \state[0]_i_2 
       (.I0(ap_reg_ioackin_m_V_AWREADY),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDFDFDFDFDFDFD)) 
    \state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(rs2f_wreq_ack),
        .I2(state),
        .I3(ap_reg_ioackin_m_V_AWREADY),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(Q),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(s_ready_t_reg_0),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
  LUT6 #(
    .INIT(64'h000000000000AA8A)) 
    \tmp_22_reg_1121[25]_i_1 
       (.I0(Q),
        .I1(ap_reg_ioackin_m_V_AWREADY),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(m_V_AWREADY),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .I5(ap_reg_pp0_iter1_tmp_16_reg_985),
        .O(\tmp_22_reg_1121_reg[0] ));
  LUT6 #(
    .INIT(64'h0000AA8A00000000)) 
    \tmp_49_reg_1286[25]_i_1 
       (.I0(Q),
        .I1(ap_reg_ioackin_m_V_AWREADY),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(m_V_AWREADY),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .I5(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .O(\tmp_49_reg_1286_reg[0] ));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    SR,
    ap_clk,
    \bus_wide_gen.rdata_valid_t_reg );
  output rdata_ack_t;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.rdata_valid_t_reg ;

  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    s_ready_t_i_1__0
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(\state_reg_n_0_[0] ),
        .I2(state),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(rdata_ack_t),
        .I3(\state_reg_n_0_[0] ),
        .O(\state[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \state[1]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(\state_reg_n_0_[0] ),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_throttl
   (Q,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    \could_multi_bursts.next_loop ,
    m_axi_m_V_AWVALID,
    push,
    \bus_wide_gen.WVALID_Dummy_reg ,
    m_axi_m_V_WREADY,
    \could_multi_bursts.AWVALID_Dummy_reg_1 ,
    ap_rst_n,
    m_axi_m_V_AWREADY,
    AWVALID_Dummy,
    invalid_len_event_reg2,
    D,
    AWLEN,
    \could_multi_bursts.sect_handling_reg ,
    SR,
    ap_clk);
  output [0:0]Q;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  output \could_multi_bursts.next_loop ;
  output m_axi_m_V_AWVALID;
  output push;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input m_axi_m_V_WREADY;
  input \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  input ap_rst_n;
  input m_axi_m_V_AWREADY;
  input AWVALID_Dummy;
  input invalid_len_event_reg2;
  input [0:0]D;
  input [1:0]AWLEN;
  input \could_multi_bursts.sect_handling_reg ;
  input [0:0]SR;
  input ap_clk;

  wire [1:0]AWLEN;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_1 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire invalid_len_event_reg2;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_AWVALID_INST_0_i_1_n_0;
  wire m_axi_m_V_WREADY;
  wire [7:1]p_0_in__1;
  wire push;
  wire \throttl_cnt[5]_i_2_n_0 ;
  wire \throttl_cnt[7]_i_1_n_0 ;
  wire [7:1]throttl_cnt_reg;

  LUT6 #(
    .INIT(64'h0000A200AAAAA200)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .I1(m_axi_m_V_AWREADY),
        .I2(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .I3(AWVALID_Dummy),
        .I4(\could_multi_bursts.next_loop ),
        .I5(invalid_len_event_reg2),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(throttl_cnt_reg[6]),
        .I1(m_axi_m_V_AWVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[7]),
        .O(\could_multi_bursts.AWVALID_Dummy_reg_0 ));
  LUT6 #(
    .INIT(64'h2222222A22222222)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[7]),
        .I3(m_axi_m_V_AWVALID_INST_0_i_1_n_0),
        .I4(throttl_cnt_reg[6]),
        .I5(m_axi_m_V_AWREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    m_axi_m_V_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg[7]),
        .I2(m_axi_m_V_AWVALID_INST_0_i_1_n_0),
        .I3(throttl_cnt_reg[6]),
        .O(m_axi_m_V_AWVALID));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_m_V_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[2]),
        .I2(Q),
        .I3(throttl_cnt_reg[1]),
        .I4(throttl_cnt_reg[3]),
        .I5(throttl_cnt_reg[5]),
        .O(m_axi_m_V_AWVALID_INST_0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(invalid_len_event_reg2),
        .O(push));
  LUT4 #(
    .INIT(16'h9990)) 
    \throttl_cnt[1]_i_1 
       (.I0(Q),
        .I1(throttl_cnt_reg[1]),
        .I2(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I3(AWLEN[0]),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'hEEE2222E)) 
    \throttl_cnt[2]_i_1 
       (.I0(AWLEN[1]),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(throttl_cnt_reg[1]),
        .I3(Q),
        .I4(throttl_cnt_reg[2]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hEEEEEEE22222222E)) 
    \throttl_cnt[3]_i_1 
       (.I0(AWLEN[1]),
        .I1(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .I2(throttl_cnt_reg[2]),
        .I3(Q),
        .I4(throttl_cnt_reg[1]),
        .I5(throttl_cnt_reg[3]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'hFFFE000100000000)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[1]),
        .I2(Q),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[4]),
        .I5(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .O(p_0_in__1[4]));
  LUT3 #(
    .INIT(8'h90)) 
    \throttl_cnt[5]_i_1 
       (.I0(\throttl_cnt[5]_i_2_n_0 ),
        .I1(throttl_cnt_reg[5]),
        .I2(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .O(p_0_in__1[5]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[5]_i_2 
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[1]),
        .I2(Q),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[4]),
        .O(\throttl_cnt[5]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \throttl_cnt[6]_i_1 
       (.I0(m_axi_m_V_AWVALID_INST_0_i_1_n_0),
        .I1(throttl_cnt_reg[6]),
        .I2(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .O(p_0_in__1[6]));
  LUT6 #(
    .INIT(64'hFE000000FFFFFFFF)) 
    \throttl_cnt[7]_i_1 
       (.I0(throttl_cnt_reg[6]),
        .I1(m_axi_m_V_AWVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[7]),
        .I3(\bus_wide_gen.WVALID_Dummy_reg ),
        .I4(m_axi_m_V_WREADY),
        .I5(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .O(\throttl_cnt[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hE100)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg[6]),
        .I1(m_axi_m_V_AWVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[7]),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg_1 ),
        .O(p_0_in__1[7]));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_write
   (mem_reg,
    SR,
    m_axi_m_V_BREADY,
    invalid_len_event_reg2,
    AWVALID_Dummy,
    m_axi_m_V_WVALID,
    m_axi_m_V_WLAST,
    ap_enable_reg_pp0_iter4_reg,
    \p_Val2_4_s_reg_1014_reg[0] ,
    regs_in_V_ce0,
    E,
    \tmp_9_reg_975_reg[0] ,
    D,
    \p_v2_v_reg_1233_reg[0] ,
    \r_V_tr_2_tr_reg_1068_reg[0] ,
    \neg_ti_reg_1322_reg[13] ,
    \tmp_43_reg_1157_reg[0] ,
    \tmp_4_reg_1146_reg[0] ,
    \r_V_tr_0_tr_reg_1032_reg[0] ,
    \tmp_44_reg_1136_reg[0] ,
    \neg_ti4_reg_1301_reg[13] ,
    \tmp_19_reg_1126_reg[0] ,
    ap_reg_ioackin_m_V_WREADY_reg,
    grp_fu_301_ce,
    \tmp_36_reg_1239_reg[0] ,
    \neg_ti1_reg_1228_reg[13] ,
    grp_fu_921_ce,
    grp_fu_927_ce,
    \tmp_50_reg_1254_reg[0] ,
    \neg_ti2_reg_1167_reg[12] ,
    \tmp_2_reg_1162_reg[0] ,
    \tmp_31_reg_1177_reg[0] ,
    \OP1_V_1_cast_reg_947_reg[0] ,
    \neg_ti9_reg_1223_reg[13] ,
    \tmp_30_reg_1208_reg[0] ,
    \tmp_37_reg_1218_reg[0] ,
    \p_v_v_reg_1188_reg[0] ,
    ap_reg_ioackin_m_V_AWREADY_reg,
    ap_enable_reg_pp0_iter3_reg,
    ap_enable_reg_pp0_iter2_reg,
    m_axi_m_V_AWADDR,
    \m_axi_m_V_AWLEN[2] ,
    \tmp_22_reg_1121_reg[0] ,
    \neg_ti3_reg_1275_reg[13] ,
    \tmp_49_reg_1286_reg[0] ,
    \throttl_cnt_reg[0] ,
    \throttl_cnt_reg[0]_0 ,
    \could_multi_bursts.awaddr_buf_reg[2]_0 ,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    ap_clk,
    \could_multi_bursts.AWVALID_Dummy_reg_0 ,
    Q,
    ap_enable_reg_pp0_iter3_reg_0,
    ap_enable_reg_pp0_iter4_reg_0,
    ap_rst_n,
    ap_enable_reg_pp0_iter0,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter0_reg_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_reg_pp0_iter2_tmp_48_reg_1095,
    ap_reg_pp0_iter1_tmp_42_reg_1019,
    ap_reg_pp0_iter2_tmp_reg_1037,
    ap_reg_pp0_iter2_tmp_35_reg_1084,
    ap_reg_pp0_iter1_tmp_16_reg_985,
    ap_reg_pp0_iter2_tmp_29_reg_1073,
    ap_enable_reg_pp0_iter2,
    ap_reg_ioackin_m_V_AWREADY,
    tmp_26_reg_1342,
    tmp_23_reg_1337,
    ADDRARDADDR,
    tmp_10_reg_1259,
    tmp_14_reg_1291,
    tmp_17_reg_1312,
    tmp_20_reg_1327,
    \could_multi_bursts.next_loop ,
    ap_enable_reg_pp0_iter1,
    m_axi_m_V_WREADY,
    \throttl_cnt_reg[0]_1 ,
    m_axi_m_V_AWREADY,
    \throttl_cnt_reg[6] ,
    m_axi_m_V_BVALID,
    push);
  output mem_reg;
  output [0:0]SR;
  output m_axi_m_V_BREADY;
  output invalid_len_event_reg2;
  output AWVALID_Dummy;
  output m_axi_m_V_WVALID;
  output m_axi_m_V_WLAST;
  output ap_enable_reg_pp0_iter4_reg;
  output \p_Val2_4_s_reg_1014_reg[0] ;
  output regs_in_V_ce0;
  output [0:0]E;
  output [0:0]\tmp_9_reg_975_reg[0] ;
  output [4:0]D;
  output \p_v2_v_reg_1233_reg[0] ;
  output [0:0]\r_V_tr_2_tr_reg_1068_reg[0] ;
  output [0:0]\neg_ti_reg_1322_reg[13] ;
  output [0:0]\tmp_43_reg_1157_reg[0] ;
  output [0:0]\tmp_4_reg_1146_reg[0] ;
  output [0:0]\r_V_tr_0_tr_reg_1032_reg[0] ;
  output [0:0]\tmp_44_reg_1136_reg[0] ;
  output [0:0]\neg_ti4_reg_1301_reg[13] ;
  output [0:0]\tmp_19_reg_1126_reg[0] ;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output grp_fu_301_ce;
  output [0:0]\tmp_36_reg_1239_reg[0] ;
  output [0:0]\neg_ti1_reg_1228_reg[13] ;
  output grp_fu_921_ce;
  output grp_fu_927_ce;
  output [0:0]\tmp_50_reg_1254_reg[0] ;
  output [0:0]\neg_ti2_reg_1167_reg[12] ;
  output [0:0]\tmp_2_reg_1162_reg[0] ;
  output [0:0]\tmp_31_reg_1177_reg[0] ;
  output [0:0]\OP1_V_1_cast_reg_947_reg[0] ;
  output [0:0]\neg_ti9_reg_1223_reg[13] ;
  output [0:0]\tmp_30_reg_1208_reg[0] ;
  output [0:0]\tmp_37_reg_1218_reg[0] ;
  output [0:0]\p_v_v_reg_1188_reg[0] ;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output ap_enable_reg_pp0_iter3_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output [29:0]m_axi_m_V_AWADDR;
  output [2:0]\m_axi_m_V_AWLEN[2] ;
  output [0:0]\tmp_22_reg_1121_reg[0] ;
  output [0:0]\neg_ti3_reg_1275_reg[13] ;
  output [0:0]\tmp_49_reg_1286_reg[0] ;
  output [0:0]\throttl_cnt_reg[0] ;
  output \throttl_cnt_reg[0]_0 ;
  output \could_multi_bursts.awaddr_buf_reg[2]_0 ;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  input ap_clk;
  input \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter3_reg_0;
  input ap_enable_reg_pp0_iter4_reg_0;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0;
  input ap_start;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_enable_reg_pp0_iter0_reg_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_reg_pp0_iter2_tmp_48_reg_1095;
  input ap_reg_pp0_iter1_tmp_42_reg_1019;
  input ap_reg_pp0_iter2_tmp_reg_1037;
  input ap_reg_pp0_iter2_tmp_35_reg_1084;
  input ap_reg_pp0_iter1_tmp_16_reg_985;
  input ap_reg_pp0_iter2_tmp_29_reg_1073;
  input ap_enable_reg_pp0_iter2;
  input ap_reg_ioackin_m_V_AWREADY;
  input [0:0]tmp_26_reg_1342;
  input [0:0]tmp_23_reg_1337;
  input [0:0]ADDRARDADDR;
  input [0:0]tmp_10_reg_1259;
  input [0:0]tmp_14_reg_1291;
  input [0:0]tmp_17_reg_1312;
  input [0:0]tmp_20_reg_1327;
  input \could_multi_bursts.next_loop ;
  input ap_enable_reg_pp0_iter1;
  input m_axi_m_V_WREADY;
  input [0:0]\throttl_cnt_reg[0]_1 ;
  input m_axi_m_V_AWREADY;
  input \throttl_cnt_reg[6] ;
  input m_axi_m_V_BVALID;
  input push;

  wire [0:0]ADDRARDADDR;
  wire AWVALID_Dummy;
  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]\OP1_V_1_cast_reg_947_reg[0] ;
  wire [5:0]Q;
  wire [0:0]SR;
  wire align_len0;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len[31]_i_3_n_0 ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_reg_ioackin_m_V_AWREADY;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_pp0_iter1_tmp_16_reg_985;
  wire ap_reg_pp0_iter1_tmp_42_reg_1019;
  wire ap_reg_pp0_iter2_tmp_29_reg_1073;
  wire ap_reg_pp0_iter2_tmp_35_reg_1084;
  wire ap_reg_pp0_iter2_tmp_48_reg_1095;
  wire ap_reg_pp0_iter2_tmp_reg_1037;
  wire ap_rst_n;
  wire ap_start;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_4;
  wire buff_wdata_n_40;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_51;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_57;
  wire buff_wdata_n_58;
  wire buff_wdata_n_59;
  wire buff_wdata_n_60;
  wire buff_wdata_n_61;
  wire buff_wdata_n_62;
  wire buff_wdata_n_63;
  wire buff_wdata_n_64;
  wire buff_wdata_n_65;
  wire buff_wdata_n_66;
  wire buff_wdata_n_67;
  wire buff_wdata_n_68;
  wire buff_wdata_n_69;
  wire buff_wdata_n_70;
  wire buff_wdata_n_71;
  wire buff_wdata_n_72;
  wire buff_wdata_n_73;
  wire burst_valid;
  wire \bus_wide_gen.data_buf ;
  wire \bus_wide_gen.data_buf2_out ;
  wire \bus_wide_gen.data_buf3_out ;
  wire \bus_wide_gen.data_buf5_out ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.pad_oh_reg[1]_i_2_n_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \could_multi_bursts.AWVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[2]_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_1_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:1]data1;
  wire data_valid;
  wire [31:6]end_addr;
  wire \end_addr_buf[13]_i_2_n_0 ;
  wire \end_addr_buf[31]_i_2_n_0 ;
  wire \end_addr_buf[9]_i_2_n_0 ;
  wire \end_addr_buf_reg[13]_i_1_n_0 ;
  wire \end_addr_buf_reg[13]_i_1_n_1 ;
  wire \end_addr_buf_reg[13]_i_1_n_2 ;
  wire \end_addr_buf_reg[13]_i_1_n_3 ;
  wire \end_addr_buf_reg[17]_i_1_n_0 ;
  wire \end_addr_buf_reg[17]_i_1_n_1 ;
  wire \end_addr_buf_reg[17]_i_1_n_2 ;
  wire \end_addr_buf_reg[17]_i_1_n_3 ;
  wire \end_addr_buf_reg[21]_i_1_n_0 ;
  wire \end_addr_buf_reg[21]_i_1_n_1 ;
  wire \end_addr_buf_reg[21]_i_1_n_2 ;
  wire \end_addr_buf_reg[21]_i_1_n_3 ;
  wire \end_addr_buf_reg[25]_i_1_n_0 ;
  wire \end_addr_buf_reg[25]_i_1_n_1 ;
  wire \end_addr_buf_reg[25]_i_1_n_2 ;
  wire \end_addr_buf_reg[25]_i_1_n_3 ;
  wire \end_addr_buf_reg[29]_i_1_n_0 ;
  wire \end_addr_buf_reg[29]_i_1_n_1 ;
  wire \end_addr_buf_reg[29]_i_1_n_2 ;
  wire \end_addr_buf_reg[29]_i_1_n_3 ;
  wire \end_addr_buf_reg[31]_i_1_n_3 ;
  wire \end_addr_buf_reg[9]_i_1_n_0 ;
  wire \end_addr_buf_reg[9]_i_1_n_1 ;
  wire \end_addr_buf_reg[9]_i_1_n_2 ;
  wire \end_addr_buf_reg[9]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_to_user_n_5;
  wire fifo_resp_to_user_n_6;
  wire fifo_resp_to_user_n_7;
  wire fifo_resp_to_user_n_8;
  wire [34:33]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_i_2_n_0;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire grp_fu_301_ce;
  wire grp_fu_921_ce;
  wire grp_fu_927_ce;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_i_1_n_0;
  wire last_sect;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire m_V_AWREADY;
  wire m_V_BVALID;
  wire [29:0]m_axi_m_V_AWADDR;
  wire [2:0]\m_axi_m_V_AWLEN[2] ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire mem_reg;
  wire [0:0]\neg_ti1_reg_1228_reg[13] ;
  wire [0:0]\neg_ti2_reg_1167_reg[12] ;
  wire [0:0]\neg_ti3_reg_1275_reg[13] ;
  wire [0:0]\neg_ti4_reg_1301_reg[13] ;
  wire [0:0]\neg_ti9_reg_1223_reg[13] ;
  wire [0:0]\neg_ti_reg_1322_reg[13] ;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [18:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_47_in;
  wire p_51_in;
  wire \p_Val2_4_s_reg_1014_reg[0] ;
  wire \p_v2_v_reg_1233_reg[0] ;
  wire [0:0]\p_v_v_reg_1188_reg[0] ;
  wire pop0;
  wire push;
  wire push_0;
  wire push_1;
  wire [0:0]\r_V_tr_0_tr_reg_1032_reg[0] ;
  wire [0:0]\r_V_tr_2_tr_reg_1068_reg[0] ;
  wire regs_in_V_ce0;
  wire rs2f_wreq_ack;
  wire rs2f_wreq_valid;
  wire [31:12]sect_addr;
  wire \sect_addr_buf[6]_i_1_n_0 ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf[1]_i_1_n_0 ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire sect_len_buf;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[6] ;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire \throttl_cnt_reg[0]_0 ;
  wire [0:0]\throttl_cnt_reg[0]_1 ;
  wire \throttl_cnt_reg[6] ;
  wire [0:0]tmp_10_reg_1259;
  wire [0:0]tmp_14_reg_1291;
  wire [0:0]tmp_17_reg_1312;
  wire [0:0]\tmp_19_reg_1126_reg[0] ;
  wire [0:0]tmp_20_reg_1327;
  wire [0:0]\tmp_22_reg_1121_reg[0] ;
  wire [0:0]tmp_23_reg_1337;
  wire [0:0]tmp_26_reg_1342;
  wire [0:0]\tmp_2_reg_1162_reg[0] ;
  wire [0:0]\tmp_30_reg_1208_reg[0] ;
  wire [0:0]\tmp_31_reg_1177_reg[0] ;
  wire [0:0]\tmp_36_reg_1239_reg[0] ;
  wire [0:0]\tmp_37_reg_1218_reg[0] ;
  wire [0:0]\tmp_43_reg_1157_reg[0] ;
  wire [0:0]\tmp_44_reg_1136_reg[0] ;
  wire [0:0]\tmp_49_reg_1286_reg[0] ;
  wire [0:0]\tmp_4_reg_1146_reg[0] ;
  wire [0:0]\tmp_50_reg_1254_reg[0] ;
  wire [0:0]\tmp_9_reg_975_reg[0] ;
  wire [1:0]tmp_strb;
  wire [5:0]usedw_reg;
  wire wreq_handling_i_1_n_0;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_buf_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data,1'b0,1'b0}),
        .O({align_len0__0[3:1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_29,fifo_wreq_n_30,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO(\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED [3:1],align_len0__0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h2A22FFFF)) 
    \align_len[31]_i_3 
       (.I0(last_sect),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\bus_wide_gen.fifo_burst_n_11 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(wreq_handling_reg_n_0),
        .O(\align_len[31]_i_3_n_0 ));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_buffer buff_wdata
       (.D(fifo_resp_to_user_n_6),
        .DI(buff_wdata_n_53),
        .E(E),
        .\OP1_V_1_cast_reg_947_reg[0] (\OP1_V_1_cast_reg_947_reg[0] ),
        .Q(Q),
        .S({buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40}),
        .SR(SR),
        .WEA(fifo_resp_to_user_n_8),
        .\ap_CS_fsm_reg[4] (fifo_resp_to_user_n_5),
        .\ap_CS_fsm_reg[5] (D),
        .\ap_CS_fsm_reg[5]_0 (\p_Val2_4_s_reg_1014_reg[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(ap_enable_reg_pp0_iter0_reg_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg_0),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg_0),
        .ap_reg_ioackin_m_V_AWREADY(ap_reg_ioackin_m_V_AWREADY),
        .ap_reg_ioackin_m_V_AWREADY_reg(ap_reg_ioackin_m_V_AWREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_pp0_iter1_tmp_16_reg_985(ap_reg_pp0_iter1_tmp_16_reg_985),
        .ap_reg_pp0_iter1_tmp_42_reg_1019(ap_reg_pp0_iter1_tmp_42_reg_1019),
        .ap_reg_pp0_iter2_tmp_29_reg_1073(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .ap_reg_pp0_iter2_tmp_35_reg_1084(ap_reg_pp0_iter2_tmp_35_reg_1084),
        .ap_reg_pp0_iter2_tmp_48_reg_1095(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .ap_reg_pp0_iter2_tmp_reg_1037(ap_reg_pp0_iter2_tmp_reg_1037),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_m_V_WVALID),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (\bus_wide_gen.data_buf5_out ),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf3_out ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[0] (buff_wdata_n_51),
        .\bus_wide_gen.len_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_3 ),
        .\bus_wide_gen.strb_buf_reg[0] (buff_wdata_n_73),
        .\bus_wide_gen.strb_buf_reg[1] (buff_wdata_n_54),
        .\bus_wide_gen.strb_buf_reg[1]_0 ({tmp_strb,buff_wdata_n_57,buff_wdata_n_58,buff_wdata_n_59,buff_wdata_n_60,buff_wdata_n_61,buff_wdata_n_62,buff_wdata_n_63,buff_wdata_n_64,buff_wdata_n_65,buff_wdata_n_66,buff_wdata_n_67,buff_wdata_n_68,buff_wdata_n_69,buff_wdata_n_70,buff_wdata_n_71,buff_wdata_n_72}),
        .data_valid(data_valid),
        .empty_n_reg_0(fifo_resp_to_user_n_7),
        .grp_fu_921_ce(grp_fu_921_ce),
        .grp_fu_927_ce(grp_fu_927_ce),
        .m_V_AWREADY(m_V_AWREADY),
        .m_V_BVALID(m_V_BVALID),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB[1:0]),
        .mem_reg_0(mem_reg),
        .\neg_ti1_reg_1228_reg[13] (\neg_ti1_reg_1228_reg[13] ),
        .\neg_ti2_reg_1167_reg[12] (\neg_ti2_reg_1167_reg[12] ),
        .\neg_ti4_reg_1301_reg[13] (\neg_ti4_reg_1301_reg[13] ),
        .\neg_ti9_reg_1223_reg[13] (\neg_ti9_reg_1223_reg[13] ),
        .\neg_ti_reg_1322_reg[13] (\neg_ti_reg_1322_reg[13] ),
        .\p_v2_v_reg_1233_reg[0] (\p_v2_v_reg_1233_reg[0] ),
        .\p_v_v_reg_1188_reg[0] (\p_v_v_reg_1188_reg[0] ),
        .pop0(pop0),
        .\q_tmp_reg[15]_0 (buff_wdata_n_35),
        .\q_tmp_reg[15]_1 (buff_wdata_n_36),
        .\r_V_tr_0_tr_reg_1032_reg[0] (\r_V_tr_0_tr_reg_1032_reg[0] ),
        .\r_V_tr_2_tr_reg_1068_reg[0] (\r_V_tr_2_tr_reg_1068_reg[0] ),
        .\reg_236_reg[13]_i_4 (buff_wdata_n_4),
        .regs_in_V_ce0(regs_in_V_ce0),
        .tmp_10_reg_1259(tmp_10_reg_1259),
        .tmp_14_reg_1291(tmp_14_reg_1291),
        .tmp_17_reg_1312(tmp_17_reg_1312),
        .\tmp_19_reg_1126_reg[0] (\tmp_19_reg_1126_reg[0] ),
        .tmp_20_reg_1327(tmp_20_reg_1327),
        .\tmp_2_reg_1162_reg[0] (\tmp_2_reg_1162_reg[0] ),
        .\tmp_30_reg_1208_reg[0] (\tmp_30_reg_1208_reg[0] ),
        .\tmp_31_reg_1177_reg[0] (\tmp_31_reg_1177_reg[0] ),
        .\tmp_36_reg_1239_reg[0] (\tmp_36_reg_1239_reg[0] ),
        .\tmp_37_reg_1218_reg[0] (\tmp_37_reg_1218_reg[0] ),
        .\tmp_43_reg_1157_reg[0] (\tmp_43_reg_1157_reg[0] ),
        .\tmp_44_reg_1136_reg[0] (\tmp_44_reg_1136_reg[0] ),
        .\tmp_4_reg_1146_reg[0] (\tmp_4_reg_1146_reg[0] ),
        .\tmp_50_reg_1254_reg[0] (\tmp_50_reg_1254_reg[0] ),
        .\tmp_9_reg_975_reg[0] (\tmp_9_reg_975_reg[0] ),
        .\usedw_reg[5]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .\usedw_reg[7]_0 (usedw_reg),
        .\usedw_reg[7]_1 ({buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49}));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(m_axi_m_V_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(m_axi_m_V_WVALID),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_72),
        .Q(m_axi_m_V_WDATA[0]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_62),
        .Q(m_axi_m_V_WDATA[10]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_61),
        .Q(m_axi_m_V_WDATA[11]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_60),
        .Q(m_axi_m_V_WDATA[12]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_59),
        .Q(m_axi_m_V_WDATA[13]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_58),
        .Q(m_axi_m_V_WDATA[14]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_57),
        .Q(m_axi_m_V_WDATA[15]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_72),
        .Q(m_axi_m_V_WDATA[16]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_71),
        .Q(m_axi_m_V_WDATA[17]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_70),
        .Q(m_axi_m_V_WDATA[18]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_69),
        .Q(m_axi_m_V_WDATA[19]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_71),
        .Q(m_axi_m_V_WDATA[1]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_68),
        .Q(m_axi_m_V_WDATA[20]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_67),
        .Q(m_axi_m_V_WDATA[21]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_66),
        .Q(m_axi_m_V_WDATA[22]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_65),
        .Q(m_axi_m_V_WDATA[23]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_64),
        .Q(m_axi_m_V_WDATA[24]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_63),
        .Q(m_axi_m_V_WDATA[25]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_62),
        .Q(m_axi_m_V_WDATA[26]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_61),
        .Q(m_axi_m_V_WDATA[27]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_60),
        .Q(m_axi_m_V_WDATA[28]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_59),
        .Q(m_axi_m_V_WDATA[29]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_70),
        .Q(m_axi_m_V_WDATA[2]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_58),
        .Q(m_axi_m_V_WDATA[30]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf ),
        .D(buff_wdata_n_57),
        .Q(m_axi_m_V_WDATA[31]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_69),
        .Q(m_axi_m_V_WDATA[3]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_68),
        .Q(m_axi_m_V_WDATA[4]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_67),
        .Q(m_axi_m_V_WDATA[5]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_66),
        .Q(m_axi_m_V_WDATA[6]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_65),
        .Q(m_axi_m_V_WDATA[7]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_64),
        .Q(m_axi_m_V_WDATA[8]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf3_out ),
        .D(buff_wdata_n_63),
        .Q(m_axi_m_V_WDATA[9]),
        .R(\bus_wide_gen.data_buf5_out ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.E(p_51_in),
        .O(data1[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_15 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_13 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (m_axi_m_V_WVALID),
        .\bus_wide_gen.WVALID_Dummy_reg_1 (\bus_wide_gen.pad_oh_reg[1]_i_2_n_0 ),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf5_out ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf2_out ),
        .\bus_wide_gen.data_buf_reg[16]_0 (\bus_wide_gen.data_buf ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.fifo_burst_n_14 ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[0] (\bus_wide_gen.fifo_burst_n_2 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.fifo_burst_n_3 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.fifo_burst_n_16 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_1 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.strb_buf_reg[2] (\bus_wide_gen.fifo_burst_n_18 ),
        .\bus_wide_gen.strb_buf_reg[3] (\bus_wide_gen.fifo_burst_n_17 ),
        .\could_multi_bursts.awaddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_12 ),
        .\could_multi_bursts.awlen_buf_reg[0] (\bus_wide_gen.fifo_burst_n_11 ),
        .\could_multi_bursts.awlen_buf_reg[3] ({awlen_tmp[3],awlen_tmp[1:0]}),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_valid(data_valid),
        .\dout_buf_reg[17] (tmp_strb),
        .dout_valid_reg(buff_wdata_n_51),
        .fifo_burst_ready(fifo_burst_ready),
        .in(invalid_len_event_reg2),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB[3:2]),
        .push(push),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg__0 [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [5]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.pad_oh_reg[1]_i_2 
       (.I0(m_axi_m_V_WVALID),
        .I1(m_axi_m_V_WREADY),
        .O(\bus_wide_gen.pad_oh_reg[1]_i_2_n_0 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_73),
        .Q(m_axi_m_V_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_54),
        .Q(m_axi_m_V_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(m_axi_m_V_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(m_axi_m_V_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.AWVALID_Dummy_reg_0 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .O(awaddr_tmp[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .O(awaddr_tmp[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(data1[2]),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .O(awaddr_tmp[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(data1[3]),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .O(awaddr_tmp[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(data1[4]),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_m_V_AWADDR[2]),
        .I1(\m_axi_m_V_AWLEN[2] [2]),
        .I2(\m_axi_m_V_AWLEN[2] [0]),
        .I3(\m_axi_m_V_AWLEN[2] [1]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_m_V_AWADDR[1]),
        .I1(\m_axi_m_V_AWLEN[2] [1]),
        .I2(\m_axi_m_V_AWLEN[2] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_m_V_AWADDR[0]),
        .I1(\m_axi_m_V_AWLEN[2] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(data1[5]),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .O(awaddr_tmp[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .O(awaddr_tmp[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .O(awaddr_tmp[8]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_m_V_AWADDR[4]),
        .I1(\m_axi_m_V_AWLEN[2] [0]),
        .I2(\m_axi_m_V_AWLEN[2] [1]),
        .I3(\m_axi_m_V_AWLEN[2] [2]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_m_V_AWADDR[3]),
        .I1(\m_axi_m_V_AWLEN[2] [2]),
        .I2(\m_axi_m_V_AWLEN[2] [0]),
        .I3(\m_axi_m_V_AWLEN[2] [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\bus_wide_gen.fifo_burst_n_12 ),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_m_V_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_m_V_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_m_V_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_m_V_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_m_V_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_m_V_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_m_V_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_m_V_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_m_V_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_m_V_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_m_V_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_m_V_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_m_V_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_m_V_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_m_V_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_m_V_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_m_V_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_m_V_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_m_V_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_m_V_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_m_V_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_m_V_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_m_V_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_m_V_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_m_V_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_m_V_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_m_V_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_m_V_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_m_V_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_m_V_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_m_V_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_m_V_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_m_V_AWADDR[2:0],1'b0}),
        .O(data1[4:1]),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_m_V_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_m_V_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_m_V_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_m_V_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_m_V_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_m_V_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_m_V_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\m_axi_m_V_AWLEN[2] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\m_axi_m_V_AWLEN[2] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\m_axi_m_V_AWLEN[2] [2]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(last_sect),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h7500FFFF)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_n_0),
        .I4(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\could_multi_bursts.loop_cnt[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I1(wreq_handling_reg_n_0),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\bus_wide_gen.fifo_burst_n_11 ),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_2 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[6]_i_1 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[9]_i_2_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[13]_i_1 
       (.CI(\end_addr_buf_reg[9]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[13]_i_1_n_0 ,\end_addr_buf_reg[13]_i_1_n_1 ,\end_addr_buf_reg[13]_i_1_n_2 ,\end_addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_0_[12] ,1'b0,1'b0}),
        .O(end_addr[13:10]),
        .S({\align_len_reg_n_0_[31] ,\end_addr_buf[13]_i_2_n_0 ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[17]_i_1 
       (.CI(\end_addr_buf_reg[13]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[17]_i_1_n_0 ,\end_addr_buf_reg[17]_i_1_n_1 ,\end_addr_buf_reg[17]_i_1_n_2 ,\end_addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[17:14]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[1] ),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[21]_i_1 
       (.CI(\end_addr_buf_reg[17]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[21]_i_1_n_0 ,\end_addr_buf_reg[21]_i_1_n_1 ,\end_addr_buf_reg[21]_i_1_n_2 ,\end_addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[21:18]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[25]_i_1 
       (.CI(\end_addr_buf_reg[21]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[25]_i_1_n_0 ,\end_addr_buf_reg[25]_i_1_n_1 ,\end_addr_buf_reg[25]_i_1_n_2 ,\end_addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[25:22]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[29]_i_1 
       (.CI(\end_addr_buf_reg[25]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[29]_i_1_n_0 ,\end_addr_buf_reg[29]_i_1_n_1 ,\end_addr_buf_reg[29]_i_1_n_2 ,\end_addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[29:26]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[31]_i_1 
       (.CI(\end_addr_buf_reg[29]_i_1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED [3:1],\end_addr_buf_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[30] }),
        .O({\NLW_end_addr_buf_reg[31]_i_1_O_UNCONNECTED [3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,\align_len_reg_n_0_[31] ,\end_addr_buf[31]_i_2_n_0 }));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[31] ),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[9]_i_1_n_0 ,\end_addr_buf_reg[9]_i_1_n_1 ,\end_addr_buf_reg[9]_i_1_n_2 ,\end_addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\start_addr_reg_n_0_[6] }),
        .O({end_addr[9:7],\NLW_end_addr_buf_reg[9]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\end_addr_buf[9]_i_2_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.awaddr_buf_reg[2] (\could_multi_bursts.awaddr_buf_reg[2]_0 ),
        .\could_multi_bursts.last_sect_buf_reg (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_0 ),
        .fifo_burst_ready(fifo_burst_ready),
        .full_n_reg_0(m_axi_m_V_BREADY),
        .in(invalid_len_event_reg2),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .push(push_0),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_11 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.ADDRARDADDR(ADDRARDADDR),
        .D(fifo_resp_to_user_n_6),
        .Q(Q),
        .SR(SR),
        .WEA(fifo_resp_to_user_n_8),
        .\ap_CS_fsm_reg[2] (buff_wdata_n_36),
        .\ap_CS_fsm_reg[3] (buff_wdata_n_35),
        .\ap_CS_fsm_reg[5] (\p_Val2_4_s_reg_1014_reg[0] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg_0),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg),
        .ap_enable_reg_pp0_iter4_reg_0(ap_enable_reg_pp0_iter4_reg_0),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_rst_n(ap_rst_n),
        .buff4_reg__1(fifo_resp_to_user_n_5),
        .full_n_reg_0(mem_reg),
        .full_n_reg_1(\p_v2_v_reg_1233_reg[0] ),
        .grp_fu_301_ce(grp_fu_301_ce),
        .m_V_BVALID(m_V_BVALID),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .pop0(pop0),
        .push(push_0),
        .\q_tmp_reg[15] (fifo_resp_to_user_n_7),
        .tmp_23_reg_1337(tmp_23_reg_1337),
        .tmp_26_reg_1342(tmp_26_reg_1342));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .D({fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26}),
        .E(fifo_wreq_n_5),
        .Q(fifo_wreq_data),
        .S({fifo_wreq_n_29,fifo_wreq_n_30}),
        .SR(SR),
        .\align_len_reg[31] (fifo_wreq_n_2),
        .\align_len_reg[31]_0 (align_len0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_sect_buf_reg ({fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34}),
        .\could_multi_bursts.last_sect_buf_reg_0 ({fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37}),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\align_len[31]_i_3_n_0 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_wreq_valid_buf_i_2_n_0),
        .\end_addr_buf_reg[31] (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .invalid_len_event_reg(fifo_wreq_n_28),
        .next_wreq(next_wreq),
        .push(push_1),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] ,\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] ,\sect_cnt_reg_n_0_[0] }),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_11 ),
        .\start_addr_reg[12] (fifo_wreq_n_39),
        .\start_addr_reg[12]_0 (\start_addr_reg_n_0_[12] ),
        .\start_addr_reg[30] (fifo_wreq_n_38),
        .\start_addr_reg[30]_0 (\start_addr_reg_n_0_[30] ),
        .\start_addr_reg[6] (fifo_wreq_n_40),
        .\start_addr_reg[6]_0 (\start_addr_reg_n_0_[6] ),
        .\state_reg[0] (rs2f_wreq_valid),
        .wreq_handling_reg(wreq_handling_reg_n_0));
  LUT4 #(
    .INIT(16'h8AFF)) 
    fifo_wreq_valid_buf_i_2
       (.I0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_n_0),
        .O(fifo_wreq_valid_buf_i_2_n_0));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'h09)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[18]),
        .I1(\sect_cnt_reg_n_0_[18] ),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(\sect_cnt_reg_n_0_[16] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[13] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(first_sect_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(first_sect_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(first_sect_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[2] ),
        .I1(\sect_cnt_reg_n_0_[1] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_28),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0BAF0B0)) 
    invalid_len_event_reg2_i_1
       (.I0(invalid_len_event_reg1),
        .I1(first_sect),
        .I2(invalid_len_event_reg2),
        .I3(fifo_wreq_valid_buf_i_2_n_0),
        .I4(last_sect),
        .O(invalid_len_event_reg2_i_1_n_0));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(invalid_len_event_reg2_i_1_n_0),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_wdata_n_53}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_m_V_m_axi_reg_slice rs_wreq
       (.Q(Q[5]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .ap_enable_reg_pp0_iter3_reg_0(ap_enable_reg_pp0_iter3_reg_0),
        .ap_reg_ioackin_m_V_AWREADY(ap_reg_ioackin_m_V_AWREADY),
        .ap_reg_ioackin_m_V_WREADY_reg(buff_wdata_n_4),
        .ap_reg_pp0_iter1_tmp_16_reg_985(ap_reg_pp0_iter1_tmp_16_reg_985),
        .ap_reg_pp0_iter2_tmp_29_reg_1073(ap_reg_pp0_iter2_tmp_29_reg_1073),
        .ap_reg_pp0_iter2_tmp_48_reg_1095(ap_reg_pp0_iter2_tmp_48_reg_1095),
        .m_V_AWREADY(m_V_AWREADY),
        .\neg_ti3_reg_1275_reg[13] (\neg_ti3_reg_1275_reg[13] ),
        .\p_Val2_4_s_reg_1014_reg[0] (\p_Val2_4_s_reg_1014_reg[0] ),
        .push(push_1),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(rs2f_wreq_valid),
        .\tmp_22_reg_1121_reg[0] (\tmp_22_reg_1121_reg[0] ),
        .\tmp_49_reg_1286_reg[0] (\tmp_49_reg_1286_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(first_sect),
        .O(sect_addr[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\sect_cnt_reg_n_0_[2] ),
        .I1(first_sect),
        .O(sect_addr[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(first_sect),
        .O(sect_addr[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(first_sect),
        .O(sect_addr[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(first_sect),
        .O(sect_addr[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(first_sect),
        .O(sect_addr[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(first_sect),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(first_sect),
        .O(sect_addr[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(first_sect),
        .O(sect_addr[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(first_sect),
        .O(sect_addr[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(first_sect),
        .O(sect_addr[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(first_sect),
        .O(sect_addr[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(first_sect),
        .O(sect_addr[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(first_sect),
        .O(sect_addr[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(first_sect),
        .O(sect_addr[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(first_sect),
        .O(sect_addr[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(first_sect),
        .O(sect_addr[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  LUT4 #(
    .INIT(16'h7500)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_n_0),
        .O(p_47_in));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[31]_i_2 
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(first_sect),
        .O(sect_addr[31]));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \sect_addr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .I2(ap_rst_n),
        .I3(first_sect),
        .I4(fifo_wreq_valid_buf_i_2_n_0),
        .O(\sect_addr_buf[6]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sect_addr_buf[6]_i_1_n_0 ),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_26),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_16),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_15),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_14),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_13),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_12),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_11),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_10),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_9),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_8),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_7),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_25),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_24),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_23),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_22),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_21),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_20),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_19),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_18),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_5),
        .D(fifo_wreq_n_17),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[1] ),
        .I1(last_sect),
        .I2(fifo_wreq_valid_buf_i_2_n_0),
        .I3(\sect_end_buf_reg_n_0_[1] ),
        .O(\sect_end_buf[1]_i_1_n_0 ));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sect_end_buf[1]_i_1_n_0 ),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \sect_len_buf[0]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[2] ),
        .I1(first_sect),
        .I2(last_sect),
        .I3(sect_len_buf),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[3] ),
        .I1(first_sect),
        .I2(last_sect),
        .I3(sect_len_buf),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[5] ),
        .I1(first_sect),
        .I2(last_sect),
        .I3(sect_len_buf),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8FDF80D0)) 
    \sect_len_buf[4]_i_1 
       (.I0(last_sect),
        .I1(\end_addr_buf_reg_n_0_[5] ),
        .I2(first_sect),
        .I3(\start_addr_buf_reg_n_0_[6] ),
        .I4(\end_addr_buf_reg_n_0_[6] ),
        .I5(sect_len_buf),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7A2)) 
    \sect_len_buf[5]_i_1 
       (.I0(first_sect),
        .I1(last_sect),
        .I2(\end_addr_buf_reg_n_0_[5] ),
        .I3(\end_addr_buf_reg_n_0_[7] ),
        .I4(sect_len_buf),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7A2)) 
    \sect_len_buf[6]_i_1 
       (.I0(first_sect),
        .I1(last_sect),
        .I2(\end_addr_buf_reg_n_0_[5] ),
        .I3(\end_addr_buf_reg_n_0_[8] ),
        .I4(sect_len_buf),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7A2)) 
    \sect_len_buf[7]_i_1 
       (.I0(first_sect),
        .I1(last_sect),
        .I2(\end_addr_buf_reg_n_0_[5] ),
        .I3(\end_addr_buf_reg_n_0_[9] ),
        .I4(sect_len_buf),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7A2)) 
    \sect_len_buf[8]_i_1 
       (.I0(first_sect),
        .I1(last_sect),
        .I2(\end_addr_buf_reg_n_0_[5] ),
        .I3(\end_addr_buf_reg_n_0_[10] ),
        .I4(sect_len_buf),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7500)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_n_0),
        .O(\sect_len_buf[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7A2)) 
    \sect_len_buf[9]_i_2 
       (.I0(first_sect),
        .I1(last_sect),
        .I2(\end_addr_buf_reg_n_0_[5] ),
        .I3(\end_addr_buf_reg_n_0_[11] ),
        .I4(sect_len_buf),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100010101010)) 
    \sect_len_buf[9]_i_3 
       (.I0(last_sect),
        .I1(first_sect),
        .I2(wreq_handling_reg_n_0),
        .I3(\could_multi_bursts.next_loop ),
        .I4(\bus_wide_gen.fifo_burst_n_11 ),
        .I5(\could_multi_bursts.sect_handling_reg_n_0 ),
        .O(sect_len_buf));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1_n_0 ),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1_n_0 ),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1_n_0 ),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1_n_0 ),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1_n_0 ),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1_n_0 ),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1_n_0 ),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1_n_0 ),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\sect_len_buf[9]_i_1_n_0 ),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h74)) 
    \throttl_cnt[0]_i_1 
       (.I0(\throttl_cnt_reg[0]_1 ),
        .I1(\throttl_cnt_reg[0]_0 ),
        .I2(\m_axi_m_V_AWLEN[2] [0]),
        .O(\throttl_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5557FFFF)) 
    \throttl_cnt[7]_i_3 
       (.I0(AWVALID_Dummy),
        .I1(\m_axi_m_V_AWLEN[2] [2]),
        .I2(\m_axi_m_V_AWLEN[2] [1]),
        .I3(\m_axi_m_V_AWLEN[2] [0]),
        .I4(m_axi_m_V_AWREADY),
        .I5(\throttl_cnt_reg[6] ),
        .O(\throttl_cnt_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEECE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_n_0),
        .I1(fifo_wreq_valid_buf_reg_n_0),
        .I2(last_sect),
        .I3(fifo_wreq_valid_buf_i_2_n_0),
        .O(wreq_handling_i_1_n_0));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_handling_i_1_n_0),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb
   (D,
    in0,
    grp_fu_301_ce,
    ap_clk);
  output [56:0]D;
  input [14:0]in0;
  input grp_fu_301_ce;
  input ap_clk;

  wire [56:0]D;
  wire ap_clk;
  wire grp_fu_301_ce;
  wire [14:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb_MulnS_0 mixer_mul_30ns_28bkb_MulnS_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_301_ce(grp_fu_301_ce),
        .in0(in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_30ns_28bkb_MulnS_0
   (D,
    in0,
    grp_fu_301_ce,
    ap_clk);
  output [56:0]D;
  input [14:0]in0;
  input grp_fu_301_ce;
  input ap_clk;

  wire [56:0]D;
  wire [29:17]a_reg0;
  wire ap_clk;
  wire [27:0]b_reg0;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [10:0]buff0_reg__1;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire buff4_reg__1_n_81;
  wire buff4_reg__1_n_82;
  wire grp_fu_301_ce;
  (* RTL_KEEP = "true" *) wire [14:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_25),
        .Q(a_reg0[17]),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_24),
        .Q(a_reg0[18]),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_23),
        .Q(a_reg0[19]),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_22),
        .Q(a_reg0[20]),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_21),
        .Q(a_reg0[21]),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_20),
        .Q(a_reg0[22]),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_19),
        .Q(a_reg0[23]),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_18),
        .Q(a_reg0[24]),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_17),
        .Q(a_reg0[25]),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_16),
        .Q(a_reg0[26]),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_15),
        .Q(a_reg0[27]),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_14),
        .Q(a_reg0[28]),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_13),
        .Q(a_reg0[29]),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_12),
        .Q(b_reg0[0]),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_2),
        .Q(b_reg0[10]),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_1),
        .Q(b_reg0[11]),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_0),
        .Q(b_reg0[12]),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[0]),
        .Q(b_reg0[13]),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[1]),
        .Q(b_reg0[14]),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[2]),
        .Q(b_reg0[15]),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[3]),
        .Q(b_reg0[16]),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[4]),
        .Q(b_reg0[17]),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[5]),
        .Q(b_reg0[18]),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[6]),
        .Q(b_reg0[19]),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_11),
        .Q(b_reg0[1]),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[7]),
        .Q(b_reg0[20]),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[8]),
        .Q(b_reg0[21]),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[9]),
        .Q(b_reg0[22]),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[10]),
        .Q(b_reg0[23]),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[11]),
        .Q(b_reg0[24]),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[12]),
        .Q(b_reg0[25]),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[13]),
        .Q(b_reg0[26]),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[14]),
        .Q(b_reg0[27]),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_10),
        .Q(b_reg0[2]),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_9),
        .Q(b_reg0[3]),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_8),
        .Q(b_reg0[4]),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_7),
        .Q(b_reg0[5]),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_6),
        .Q(b_reg0[6]),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_5),
        .Q(b_reg0[7]),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_4),
        .Q(b_reg0[8]),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_3),
        .Q(b_reg0[9]),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(b_reg0[17]),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[17]),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(b_reg0[27]),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[27]),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[28]),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[29]),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(b_reg0[18]),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[18]),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(b_reg0[19]),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[19]),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(b_reg0[20]),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[20]),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(b_reg0[21]),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[21]),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(b_reg0[22]),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[22]),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(b_reg0[23]),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[23]),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(b_reg0[24]),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[24]),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(b_reg0[25]),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[25]),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(b_reg0[26]),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(a_reg0[26]),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[3:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({b_reg0[27],b_reg0[27],b_reg0[27],b_reg0[27],b_reg0[27],b_reg0[27],b_reg0[27],b_reg0[27:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,b_reg0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,a_reg0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_301_ce),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_30ns_28bkb_U1/mixer_mul_30ns_28bkb_MulnS_0_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[12] ,\buff0_reg_n_0_[11] ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_301_ce),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,buff4_reg__1_n_81,buff4_reg__1_n_82,D[56:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b1),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe
   (D,
    in0,
    grp_fu_301_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_301_ce;
  input ap_clk;

  wire [57:0]D;
  wire ap_clk;
  wire grp_fu_301_ce;
  wire [28:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_5 mixer_mul_31ns_29dEe_MulnS_2_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_301_ce(grp_fu_301_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_31ns_29dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_0
   (D,
    in0,
    grp_fu_301_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_301_ce;
  input ap_clk;

  wire [57:0]D;
  wire ap_clk;
  wire grp_fu_301_ce;
  wire [28:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_4 mixer_mul_31ns_29dEe_MulnS_2_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_301_ce(grp_fu_301_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_31ns_29dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_1
   (D,
    in0,
    grp_fu_301_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_301_ce;
  input ap_clk;

  wire [57:0]D;
  wire ap_clk;
  wire grp_fu_301_ce;
  wire [28:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_3 mixer_mul_31ns_29dEe_MulnS_2_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_301_ce(grp_fu_301_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_31ns_29dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_2
   (D,
    in0,
    grp_fu_301_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_301_ce;
  input ap_clk;

  wire [57:0]D;
  wire ap_clk;
  wire grp_fu_301_ce;
  wire [28:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2 mixer_mul_31ns_29dEe_MulnS_2_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_301_ce(grp_fu_301_ce),
        .in0(in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2
   (D,
    in0,
    grp_fu_301_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_301_ce;
  input ap_clk;

  wire [57:0]D;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [11:0]buff0_reg__1;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire buff4_reg__1_n_81;
  wire grp_fu_301_ce;
  (* RTL_KEEP = "true" *) wire [28:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_13),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_12),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_11),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_10),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_9),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_8),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_7),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_6),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_5),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_4),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_3),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_2),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_1),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_0),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_301_ce),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U6/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_301_ce),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,buff4_reg__1_n_81,D[57:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
endmodule

(* ORIG_REF_NAME = "mixer_mul_31ns_29dEe_MulnS_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_3
   (D,
    in0,
    grp_fu_301_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_301_ce;
  input ap_clk;

  wire [57:0]D;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [11:0]buff0_reg__1;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire buff4_reg__1_n_81;
  wire grp_fu_301_ce;
  (* RTL_KEEP = "true" *) wire [28:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_13),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_12),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_11),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_10),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_9),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_8),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_7),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_6),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_5),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_4),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_3),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_2),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_1),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_0),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_301_ce),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U5/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_301_ce),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,buff4_reg__1_n_81,D[57:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
endmodule

(* ORIG_REF_NAME = "mixer_mul_31ns_29dEe_MulnS_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_4
   (D,
    in0,
    grp_fu_301_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_301_ce;
  input ap_clk;

  wire [57:0]D;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [11:0]buff0_reg__1;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire buff4_reg__1_n_81;
  wire grp_fu_301_ce;
  (* RTL_KEEP = "true" *) wire [28:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_13),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_12),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_11),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_10),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_9),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_8),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_7),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_6),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_5),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_4),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_3),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_2),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_1),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_0),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_301_ce),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U4/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_301_ce),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,buff4_reg__1_n_81,D[57:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
endmodule

(* ORIG_REF_NAME = "mixer_mul_31ns_29dEe_MulnS_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_31ns_29dEe_MulnS_2_5
   (D,
    in0,
    grp_fu_301_ce,
    ap_clk);
  output [57:0]D;
  input [28:0]in0;
  input grp_fu_301_ce;
  input ap_clk;

  wire [57:0]D;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[28] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[11]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [11:0]buff0_reg__1;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire buff4_reg__1_n_81;
  wire grp_fu_301_ce;
  (* RTL_KEEP = "true" *) wire [28:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_13),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_12),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_11),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_10),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_9),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_8),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_7),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_6),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_5),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_4),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_3),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_2),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_1),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_0),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[15]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[16]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[17]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[18]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[19]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[20]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[21]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[22]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[23]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[24]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[25]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[26]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[27]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[28]),
        .Q(\b_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[28] ),
        .Q(buff0_reg__1[11]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[28] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_301_ce),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_31ns_29dEe_U3/mixer_mul_31ns_29dEe_MulnS_2_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg[11]__0_n_0 ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1[11],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_301_ce),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,buff4_reg__1_n_81,D[57:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b1),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b1),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b1),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b1),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b1),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b1),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud
   (D,
    in0,
    grp_fu_301_ce,
    ap_clk);
  output [58:0]D;
  input [14:0]in0;
  input grp_fu_301_ce;
  input ap_clk;

  wire [58:0]D;
  wire ap_clk;
  wire grp_fu_301_ce;
  wire [14:0]in0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud_MulnS_1 mixer_mul_32ns_28cud_MulnS_1_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_301_ce(grp_fu_301_ce),
        .in0(in0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_32ns_28cud_MulnS_1
   (D,
    in0,
    grp_fu_301_ce,
    ap_clk);
  output [58:0]D;
  input [14:0]in0;
  input grp_fu_301_ce;
  input ap_clk;

  wire [58:0]D;
  wire \a_reg0_reg_n_0_[17] ;
  wire \a_reg0_reg_n_0_[18] ;
  wire \a_reg0_reg_n_0_[19] ;
  wire \a_reg0_reg_n_0_[20] ;
  wire \a_reg0_reg_n_0_[21] ;
  wire \a_reg0_reg_n_0_[22] ;
  wire \a_reg0_reg_n_0_[23] ;
  wire \a_reg0_reg_n_0_[24] ;
  wire \a_reg0_reg_n_0_[25] ;
  wire \a_reg0_reg_n_0_[26] ;
  wire \a_reg0_reg_n_0_[27] ;
  wire \a_reg0_reg_n_0_[28] ;
  wire \a_reg0_reg_n_0_[29] ;
  wire \a_reg0_reg_n_0_[30] ;
  wire \a_reg0_reg_n_0_[31] ;
  wire ap_clk;
  wire \b_reg0_reg_n_0_[0] ;
  wire \b_reg0_reg_n_0_[10] ;
  wire \b_reg0_reg_n_0_[11] ;
  wire \b_reg0_reg_n_0_[12] ;
  wire \b_reg0_reg_n_0_[13] ;
  wire \b_reg0_reg_n_0_[14] ;
  wire \b_reg0_reg_n_0_[15] ;
  wire \b_reg0_reg_n_0_[16] ;
  wire \b_reg0_reg_n_0_[17] ;
  wire \b_reg0_reg_n_0_[18] ;
  wire \b_reg0_reg_n_0_[19] ;
  wire \b_reg0_reg_n_0_[1] ;
  wire \b_reg0_reg_n_0_[20] ;
  wire \b_reg0_reg_n_0_[21] ;
  wire \b_reg0_reg_n_0_[22] ;
  wire \b_reg0_reg_n_0_[23] ;
  wire \b_reg0_reg_n_0_[24] ;
  wire \b_reg0_reg_n_0_[25] ;
  wire \b_reg0_reg_n_0_[26] ;
  wire \b_reg0_reg_n_0_[27] ;
  wire \b_reg0_reg_n_0_[2] ;
  wire \b_reg0_reg_n_0_[3] ;
  wire \b_reg0_reg_n_0_[4] ;
  wire \b_reg0_reg_n_0_[5] ;
  wire \b_reg0_reg_n_0_[6] ;
  wire \b_reg0_reg_n_0_[7] ;
  wire \b_reg0_reg_n_0_[8] ;
  wire \b_reg0_reg_n_0_[9] ;
  wire \buff0_reg[0]__0_n_0 ;
  wire \buff0_reg[10]__0_n_0 ;
  wire \buff0_reg[1]__0_n_0 ;
  wire \buff0_reg[2]__0_n_0 ;
  wire \buff0_reg[3]__0_n_0 ;
  wire \buff0_reg[4]__0_n_0 ;
  wire \buff0_reg[5]__0_n_0 ;
  wire \buff0_reg[6]__0_n_0 ;
  wire \buff0_reg[7]__0_n_0 ;
  wire \buff0_reg[8]__0_n_0 ;
  wire \buff0_reg[9]__0_n_0 ;
  wire [10:0]buff0_reg__1;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire buff2_reg__0_n_106;
  wire buff2_reg__0_n_107;
  wire buff2_reg__0_n_108;
  wire buff2_reg__0_n_109;
  wire buff2_reg__0_n_110;
  wire buff2_reg__0_n_111;
  wire buff2_reg__0_n_112;
  wire buff2_reg__0_n_113;
  wire buff2_reg__0_n_114;
  wire buff2_reg__0_n_115;
  wire buff2_reg__0_n_116;
  wire buff2_reg__0_n_117;
  wire buff2_reg__0_n_118;
  wire buff2_reg__0_n_119;
  wire buff2_reg__0_n_120;
  wire buff2_reg__0_n_121;
  wire buff2_reg__0_n_122;
  wire buff2_reg__0_n_123;
  wire buff2_reg__0_n_124;
  wire buff2_reg__0_n_125;
  wire buff2_reg__0_n_126;
  wire buff2_reg__0_n_127;
  wire buff2_reg__0_n_128;
  wire buff2_reg__0_n_129;
  wire buff2_reg__0_n_130;
  wire buff2_reg__0_n_131;
  wire buff2_reg__0_n_132;
  wire buff2_reg__0_n_133;
  wire buff2_reg__0_n_134;
  wire buff2_reg__0_n_135;
  wire buff2_reg__0_n_136;
  wire buff2_reg__0_n_137;
  wire buff2_reg__0_n_138;
  wire buff2_reg__0_n_139;
  wire buff2_reg__0_n_140;
  wire buff2_reg__0_n_141;
  wire buff2_reg__0_n_142;
  wire buff2_reg__0_n_143;
  wire buff2_reg__0_n_144;
  wire buff2_reg__0_n_145;
  wire buff2_reg__0_n_146;
  wire buff2_reg__0_n_147;
  wire buff2_reg__0_n_148;
  wire buff2_reg__0_n_149;
  wire buff2_reg__0_n_150;
  wire buff2_reg__0_n_151;
  wire buff2_reg__0_n_152;
  wire buff2_reg__0_n_153;
  wire buff3_reg__0_n_100;
  wire buff3_reg__0_n_101;
  wire buff3_reg__0_n_102;
  wire buff3_reg__0_n_103;
  wire buff3_reg__0_n_104;
  wire buff3_reg__0_n_105;
  wire buff3_reg__0_n_106;
  wire buff3_reg__0_n_107;
  wire buff3_reg__0_n_108;
  wire buff3_reg__0_n_109;
  wire buff3_reg__0_n_110;
  wire buff3_reg__0_n_111;
  wire buff3_reg__0_n_112;
  wire buff3_reg__0_n_113;
  wire buff3_reg__0_n_114;
  wire buff3_reg__0_n_115;
  wire buff3_reg__0_n_116;
  wire buff3_reg__0_n_117;
  wire buff3_reg__0_n_118;
  wire buff3_reg__0_n_119;
  wire buff3_reg__0_n_120;
  wire buff3_reg__0_n_121;
  wire buff3_reg__0_n_122;
  wire buff3_reg__0_n_123;
  wire buff3_reg__0_n_124;
  wire buff3_reg__0_n_125;
  wire buff3_reg__0_n_126;
  wire buff3_reg__0_n_127;
  wire buff3_reg__0_n_128;
  wire buff3_reg__0_n_129;
  wire buff3_reg__0_n_130;
  wire buff3_reg__0_n_131;
  wire buff3_reg__0_n_132;
  wire buff3_reg__0_n_133;
  wire buff3_reg__0_n_134;
  wire buff3_reg__0_n_135;
  wire buff3_reg__0_n_136;
  wire buff3_reg__0_n_137;
  wire buff3_reg__0_n_138;
  wire buff3_reg__0_n_139;
  wire buff3_reg__0_n_140;
  wire buff3_reg__0_n_141;
  wire buff3_reg__0_n_142;
  wire buff3_reg__0_n_143;
  wire buff3_reg__0_n_144;
  wire buff3_reg__0_n_145;
  wire buff3_reg__0_n_146;
  wire buff3_reg__0_n_147;
  wire buff3_reg__0_n_148;
  wire buff3_reg__0_n_149;
  wire buff3_reg__0_n_150;
  wire buff3_reg__0_n_151;
  wire buff3_reg__0_n_152;
  wire buff3_reg__0_n_153;
  wire buff3_reg__0_n_58;
  wire buff3_reg__0_n_59;
  wire buff3_reg__0_n_60;
  wire buff3_reg__0_n_61;
  wire buff3_reg__0_n_62;
  wire buff3_reg__0_n_63;
  wire buff3_reg__0_n_64;
  wire buff3_reg__0_n_65;
  wire buff3_reg__0_n_66;
  wire buff3_reg__0_n_67;
  wire buff3_reg__0_n_68;
  wire buff3_reg__0_n_69;
  wire buff3_reg__0_n_70;
  wire buff3_reg__0_n_71;
  wire buff3_reg__0_n_72;
  wire buff3_reg__0_n_73;
  wire buff3_reg__0_n_74;
  wire buff3_reg__0_n_75;
  wire buff3_reg__0_n_76;
  wire buff3_reg__0_n_77;
  wire buff3_reg__0_n_78;
  wire buff3_reg__0_n_79;
  wire buff3_reg__0_n_80;
  wire buff3_reg__0_n_81;
  wire buff3_reg__0_n_82;
  wire buff3_reg__0_n_83;
  wire buff3_reg__0_n_84;
  wire buff3_reg__0_n_85;
  wire buff3_reg__0_n_86;
  wire buff3_reg__0_n_87;
  wire buff3_reg__0_n_88;
  wire buff3_reg__0_n_89;
  wire buff3_reg__0_n_90;
  wire buff3_reg__0_n_91;
  wire buff3_reg__0_n_92;
  wire buff3_reg__0_n_93;
  wire buff3_reg__0_n_94;
  wire buff3_reg__0_n_95;
  wire buff3_reg__0_n_96;
  wire buff3_reg__0_n_97;
  wire buff3_reg__0_n_98;
  wire buff3_reg__0_n_99;
  wire buff4_reg__1_n_58;
  wire buff4_reg__1_n_59;
  wire buff4_reg__1_n_60;
  wire buff4_reg__1_n_61;
  wire buff4_reg__1_n_62;
  wire buff4_reg__1_n_63;
  wire buff4_reg__1_n_64;
  wire buff4_reg__1_n_65;
  wire buff4_reg__1_n_66;
  wire buff4_reg__1_n_67;
  wire buff4_reg__1_n_68;
  wire buff4_reg__1_n_69;
  wire buff4_reg__1_n_70;
  wire buff4_reg__1_n_71;
  wire buff4_reg__1_n_72;
  wire buff4_reg__1_n_73;
  wire buff4_reg__1_n_74;
  wire buff4_reg__1_n_75;
  wire buff4_reg__1_n_76;
  wire buff4_reg__1_n_77;
  wire buff4_reg__1_n_78;
  wire buff4_reg__1_n_79;
  wire buff4_reg__1_n_80;
  wire grp_fu_301_ce;
  (* RTL_KEEP = "true" *) wire [14:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__0_P_UNCONNECTED;
  wire NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff3_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff3_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff3_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff3_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff4_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff4_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff4_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff4_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff4_reg__1_PCOUT_UNCONNECTED;

  FDRE \a_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_27),
        .Q(\a_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \a_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_26),
        .Q(\a_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \a_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_25),
        .Q(\a_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \a_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_24),
        .Q(\a_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \a_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_23),
        .Q(\a_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \a_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_22),
        .Q(\a_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \a_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_21),
        .Q(\a_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \a_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_20),
        .Q(\a_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \a_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_19),
        .Q(\a_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \a_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_18),
        .Q(\a_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \a_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_17),
        .Q(\a_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \a_reg0_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_16),
        .Q(\a_reg0_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \a_reg0_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_15),
        .Q(\a_reg0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \a_reg0_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_14),
        .Q(\a_reg0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \a_reg0_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_13),
        .Q(\a_reg0_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \b_reg0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_12),
        .Q(\b_reg0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b_reg0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_2),
        .Q(\b_reg0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b_reg0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_1),
        .Q(\b_reg0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b_reg0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_0),
        .Q(\b_reg0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b_reg0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[0]),
        .Q(\b_reg0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b_reg0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[1]),
        .Q(\b_reg0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b_reg0_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[2]),
        .Q(\b_reg0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b_reg0_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[3]),
        .Q(\b_reg0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b_reg0_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[4]),
        .Q(\b_reg0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b_reg0_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[5]),
        .Q(\b_reg0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b_reg0_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[6]),
        .Q(\b_reg0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b_reg0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_11),
        .Q(\b_reg0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b_reg0_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[7]),
        .Q(\b_reg0_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b_reg0_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[8]),
        .Q(\b_reg0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b_reg0_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[9]),
        .Q(\b_reg0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b_reg0_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[10]),
        .Q(\b_reg0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b_reg0_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[11]),
        .Q(\b_reg0_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \b_reg0_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[12]),
        .Q(\b_reg0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \b_reg0_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[13]),
        .Q(\b_reg0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \b_reg0_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(in0[14]),
        .Q(\b_reg0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \b_reg0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_10),
        .Q(\b_reg0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b_reg0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_9),
        .Q(\b_reg0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b_reg0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_8),
        .Q(\b_reg0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b_reg0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_7),
        .Q(\b_reg0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b_reg0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_6),
        .Q(\b_reg0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b_reg0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_5),
        .Q(\b_reg0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b_reg0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_4),
        .Q(\b_reg0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b_reg0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(n_0_3),
        .Q(\b_reg0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[17] ),
        .Q(buff0_reg__1[0]),
        .R(1'b0));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[17] ),
        .Q(\buff0_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[27] ),
        .Q(buff0_reg__1[10]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[27] ),
        .Q(\buff0_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[28] ),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[29] ),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[30] ),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[31] ),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[18] ),
        .Q(buff0_reg__1[1]),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[18] ),
        .Q(\buff0_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[19] ),
        .Q(buff0_reg__1[2]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[19] ),
        .Q(\buff0_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[20] ),
        .Q(buff0_reg__1[3]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[20] ),
        .Q(\buff0_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[21] ),
        .Q(buff0_reg__1[4]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[21] ),
        .Q(\buff0_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[22] ),
        .Q(buff0_reg__1[5]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[22] ),
        .Q(\buff0_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[23] ),
        .Q(buff0_reg__1[6]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[23] ),
        .Q(\buff0_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[24] ),
        .Q(buff0_reg__1[7]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[24] ),
        .Q(\buff0_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[25] ),
        .Q(buff0_reg__1[8]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[25] ),
        .Q(\buff0_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\b_reg0_reg_n_0_[26] ),
        .Q(buff0_reg__1[9]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(\a_reg0_reg_n_0_[26] ),
        .Q(\buff0_reg[9]__0_n_0 ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[3:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[27] ,\b_reg0_reg_n_0_[26] ,\b_reg0_reg_n_0_[25] ,\b_reg0_reg_n_0_[24] ,\b_reg0_reg_n_0_[23] ,\b_reg0_reg_n_0_[22] ,\b_reg0_reg_n_0_[21] ,\b_reg0_reg_n_0_[20] ,\b_reg0_reg_n_0_[19] ,\b_reg0_reg_n_0_[18] ,\b_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__0_OVERFLOW_UNCONNECTED),
        .P(NLW_buff2_reg__0_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff2_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__0_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff3_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\b_reg0_reg_n_0_[16] ,\b_reg0_reg_n_0_[15] ,\b_reg0_reg_n_0_[14] ,\b_reg0_reg_n_0_[13] ,\b_reg0_reg_n_0_[12] ,\b_reg0_reg_n_0_[11] ,\b_reg0_reg_n_0_[10] ,\b_reg0_reg_n_0_[9] ,\b_reg0_reg_n_0_[8] ,\b_reg0_reg_n_0_[7] ,\b_reg0_reg_n_0_[6] ,\b_reg0_reg_n_0_[5] ,\b_reg0_reg_n_0_[4] ,\b_reg0_reg_n_0_[3] ,\b_reg0_reg_n_0_[2] ,\b_reg0_reg_n_0_[1] ,\b_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff3_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\a_reg0_reg_n_0_[31] ,\a_reg0_reg_n_0_[30] ,\a_reg0_reg_n_0_[29] ,\a_reg0_reg_n_0_[28] ,\a_reg0_reg_n_0_[27] ,\a_reg0_reg_n_0_[26] ,\a_reg0_reg_n_0_[25] ,\a_reg0_reg_n_0_[24] ,\a_reg0_reg_n_0_[23] ,\a_reg0_reg_n_0_[22] ,\a_reg0_reg_n_0_[21] ,\a_reg0_reg_n_0_[20] ,\a_reg0_reg_n_0_[19] ,\a_reg0_reg_n_0_[18] ,\a_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff3_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff3_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff3_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_301_ce),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff3_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff3_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff3_reg__0_n_58,buff3_reg__0_n_59,buff3_reg__0_n_60,buff3_reg__0_n_61,buff3_reg__0_n_62,buff3_reg__0_n_63,buff3_reg__0_n_64,buff3_reg__0_n_65,buff3_reg__0_n_66,buff3_reg__0_n_67,buff3_reg__0_n_68,buff3_reg__0_n_69,buff3_reg__0_n_70,buff3_reg__0_n_71,buff3_reg__0_n_72,buff3_reg__0_n_73,buff3_reg__0_n_74,buff3_reg__0_n_75,buff3_reg__0_n_76,buff3_reg__0_n_77,buff3_reg__0_n_78,buff3_reg__0_n_79,buff3_reg__0_n_80,buff3_reg__0_n_81,buff3_reg__0_n_82,buff3_reg__0_n_83,buff3_reg__0_n_84,buff3_reg__0_n_85,buff3_reg__0_n_86,buff3_reg__0_n_87,buff3_reg__0_n_88,buff3_reg__0_n_89,buff3_reg__0_n_90,buff3_reg__0_n_91,buff3_reg__0_n_92,buff3_reg__0_n_93,buff3_reg__0_n_94,buff3_reg__0_n_95,buff3_reg__0_n_96,buff3_reg__0_n_97,buff3_reg__0_n_98,buff3_reg__0_n_99,buff3_reg__0_n_100,buff3_reg__0_n_101,buff3_reg__0_n_102,buff3_reg__0_n_103,buff3_reg__0_n_104,buff3_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff3_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff3_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff2_reg__0_n_106,buff2_reg__0_n_107,buff2_reg__0_n_108,buff2_reg__0_n_109,buff2_reg__0_n_110,buff2_reg__0_n_111,buff2_reg__0_n_112,buff2_reg__0_n_113,buff2_reg__0_n_114,buff2_reg__0_n_115,buff2_reg__0_n_116,buff2_reg__0_n_117,buff2_reg__0_n_118,buff2_reg__0_n_119,buff2_reg__0_n_120,buff2_reg__0_n_121,buff2_reg__0_n_122,buff2_reg__0_n_123,buff2_reg__0_n_124,buff2_reg__0_n_125,buff2_reg__0_n_126,buff2_reg__0_n_127,buff2_reg__0_n_128,buff2_reg__0_n_129,buff2_reg__0_n_130,buff2_reg__0_n_131,buff2_reg__0_n_132,buff2_reg__0_n_133,buff2_reg__0_n_134,buff2_reg__0_n_135,buff2_reg__0_n_136,buff2_reg__0_n_137,buff2_reg__0_n_138,buff2_reg__0_n_139,buff2_reg__0_n_140,buff2_reg__0_n_141,buff2_reg__0_n_142,buff2_reg__0_n_143,buff2_reg__0_n_144,buff2_reg__0_n_145,buff2_reg__0_n_146,buff2_reg__0_n_147,buff2_reg__0_n_148,buff2_reg__0_n_149,buff2_reg__0_n_150,buff2_reg__0_n_151,buff2_reg__0_n_152,buff2_reg__0_n_153}),
        .PCOUT({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff3_reg__0_UNDERFLOW_UNCONNECTED));
  FDRE \buff4_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_105),
        .Q(D[17]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[0]_srl3 " *) 
  SRL16E \buff4_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_105),
        .Q(D[0]));
  FDRE \buff4_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_95),
        .Q(D[27]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[10]_srl3 " *) 
  SRL16E \buff4_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_95),
        .Q(D[10]));
  FDRE \buff4_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_94),
        .Q(D[28]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[11]_srl3 " *) 
  SRL16E \buff4_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_94),
        .Q(D[11]));
  FDRE \buff4_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_93),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[12]_srl3 " *) 
  SRL16E \buff4_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_93),
        .Q(D[12]));
  FDRE \buff4_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_92),
        .Q(D[30]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[13]_srl3 " *) 
  SRL16E \buff4_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_92),
        .Q(D[13]));
  FDRE \buff4_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_91),
        .Q(D[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[14]_srl3 " *) 
  SRL16E \buff4_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_91),
        .Q(D[14]));
  FDRE \buff4_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_90),
        .Q(D[32]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[15]_srl3 " *) 
  SRL16E \buff4_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_90),
        .Q(D[15]));
  FDRE \buff4_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_89),
        .Q(D[33]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[16]_srl3 " *) 
  SRL16E \buff4_reg[16]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_89),
        .Q(D[16]));
  FDRE \buff4_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_104),
        .Q(D[18]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[1]_srl3 " *) 
  SRL16E \buff4_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_104),
        .Q(D[1]));
  FDRE \buff4_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_103),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[2]_srl3 " *) 
  SRL16E \buff4_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_103),
        .Q(D[2]));
  FDRE \buff4_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_102),
        .Q(D[20]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[3]_srl3 " *) 
  SRL16E \buff4_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_102),
        .Q(D[3]));
  FDRE \buff4_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_101),
        .Q(D[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[4]_srl3 " *) 
  SRL16E \buff4_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_101),
        .Q(D[4]));
  FDRE \buff4_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_100),
        .Q(D[22]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[5]_srl3 " *) 
  SRL16E \buff4_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_100),
        .Q(D[5]));
  FDRE \buff4_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_99),
        .Q(D[23]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[6]_srl3 " *) 
  SRL16E \buff4_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_99),
        .Q(D[6]));
  FDRE \buff4_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_98),
        .Q(D[24]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[7]_srl3 " *) 
  SRL16E \buff4_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_98),
        .Q(D[7]));
  FDRE \buff4_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_97),
        .Q(D[25]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[8]_srl3 " *) 
  SRL16E \buff4_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_97),
        .Q(D[8]));
  FDRE \buff4_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_301_ce),
        .D(buff3_reg__0_n_96),
        .Q(D[26]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg " *) 
  (* srl_name = "inst/\mixer_mul_32ns_28cud_U2/mixer_mul_32ns_28cud_MulnS_1_U/buff4_reg[9]_srl3 " *) 
  SRL16E \buff4_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_301_ce),
        .CLK(ap_clk),
        .D(buff1_reg_n_96),
        .Q(D[9]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff4_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff0_reg_n_0_[14] ,\buff0_reg_n_0_[13] ,\buff0_reg_n_0_[12] ,\buff0_reg_n_0_[11] ,\buff0_reg[10]__0_n_0 ,\buff0_reg[9]__0_n_0 ,\buff0_reg[8]__0_n_0 ,\buff0_reg[7]__0_n_0 ,\buff0_reg[6]__0_n_0 ,\buff0_reg[5]__0_n_0 ,\buff0_reg[4]__0_n_0 ,\buff0_reg[3]__0_n_0 ,\buff0_reg[2]__0_n_0 ,\buff0_reg[1]__0_n_0 ,\buff0_reg[0]__0_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff4_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1[10],buff0_reg__1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff4_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff4_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff4_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_301_ce),
        .CEA2(grp_fu_301_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_301_ce),
        .CEB2(grp_fu_301_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_301_ce),
        .CEP(grp_fu_301_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff4_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff4_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff4_reg__1_n_58,buff4_reg__1_n_59,buff4_reg__1_n_60,buff4_reg__1_n_61,buff4_reg__1_n_62,buff4_reg__1_n_63,buff4_reg__1_n_64,buff4_reg__1_n_65,buff4_reg__1_n_66,buff4_reg__1_n_67,buff4_reg__1_n_68,buff4_reg__1_n_69,buff4_reg__1_n_70,buff4_reg__1_n_71,buff4_reg__1_n_72,buff4_reg__1_n_73,buff4_reg__1_n_74,buff4_reg__1_n_75,buff4_reg__1_n_76,buff4_reg__1_n_77,buff4_reg__1_n_78,buff4_reg__1_n_79,buff4_reg__1_n_80,D[58:34]}),
        .PATTERNBDETECT(NLW_buff4_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff4_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff3_reg__0_n_106,buff3_reg__0_n_107,buff3_reg__0_n_108,buff3_reg__0_n_109,buff3_reg__0_n_110,buff3_reg__0_n_111,buff3_reg__0_n_112,buff3_reg__0_n_113,buff3_reg__0_n_114,buff3_reg__0_n_115,buff3_reg__0_n_116,buff3_reg__0_n_117,buff3_reg__0_n_118,buff3_reg__0_n_119,buff3_reg__0_n_120,buff3_reg__0_n_121,buff3_reg__0_n_122,buff3_reg__0_n_123,buff3_reg__0_n_124,buff3_reg__0_n_125,buff3_reg__0_n_126,buff3_reg__0_n_127,buff3_reg__0_n_128,buff3_reg__0_n_129,buff3_reg__0_n_130,buff3_reg__0_n_131,buff3_reg__0_n_132,buff3_reg__0_n_133,buff3_reg__0_n_134,buff3_reg__0_n_135,buff3_reg__0_n_136,buff3_reg__0_n_137,buff3_reg__0_n_138,buff3_reg__0_n_139,buff3_reg__0_n_140,buff3_reg__0_n_141,buff3_reg__0_n_142,buff3_reg__0_n_143,buff3_reg__0_n_144,buff3_reg__0_n_145,buff3_reg__0_n_146,buff3_reg__0_n_147,buff3_reg__0_n_148,buff3_reg__0_n_149,buff3_reg__0_n_150,buff3_reg__0_n_151,buff3_reg__0_n_152,buff3_reg__0_n_153}),
        .PCOUT(NLW_buff4_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff4_reg__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b1),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b1),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi
   (D,
    Q,
    grp_fu_927_ce,
    ap_clk);
  output [27:0]D;
  input [13:0]Q;
  input grp_fu_927_ce;
  input ap_clk;

  wire [27:0]D;
  wire [13:0]Q;
  wire ap_clk;
  wire grp_fu_927_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi_DSP48_1 mixer_mul_mul_14nfYi_DSP48_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_927_ce(grp_fu_927_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14nfYi_DSP48_1
   (D,
    Q,
    grp_fu_927_ce,
    ap_clk);
  output [27:0]D;
  input [13:0]Q;
  input grp_fu_927_ce;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [27:0]D;
  (* RTL_KEEP = "true" *) wire [13:0]Q;
  wire ap_clk;
  wire grp_fu_927_ce;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b1),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b1),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[13],Q[13],Q[13],Q[13],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_927_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_927_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_927_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg
   (D,
    Q,
    grp_fu_921_ce,
    ap_clk);
  output [27:0]D;
  input [13:0]Q;
  input grp_fu_921_ce;
  input ap_clk;

  wire [27:0]D;
  wire [13:0]Q;
  wire ap_clk;
  wire grp_fu_921_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg_DSP48_0 mixer_mul_mul_14seOg_DSP48_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_921_ce(grp_fu_921_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer_mul_mul_14seOg_DSP48_0
   (D,
    Q,
    grp_fu_921_ce,
    ap_clk);
  output [27:0]D;
  input [13:0]Q;
  input grp_fu_921_ce;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [27:0]D;
  (* RTL_KEEP = "true" *) wire [13:0]Q;
  wire ap_clk;
  wire grp_fu_921_ce;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b1),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[13],Q[13],Q[13],Q[13],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_921_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_921_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_921_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "pwm_mixer_0_1,mixer,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mixer,Vivado 2017.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_m_V_AWADDR,
    m_axi_m_V_AWLEN,
    m_axi_m_V_AWSIZE,
    m_axi_m_V_AWBURST,
    m_axi_m_V_AWLOCK,
    m_axi_m_V_AWREGION,
    m_axi_m_V_AWCACHE,
    m_axi_m_V_AWPROT,
    m_axi_m_V_AWQOS,
    m_axi_m_V_AWVALID,
    m_axi_m_V_AWREADY,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_WLAST,
    m_axi_m_V_WVALID,
    m_axi_m_V_WREADY,
    m_axi_m_V_BRESP,
    m_axi_m_V_BVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_ARADDR,
    m_axi_m_V_ARLEN,
    m_axi_m_V_ARSIZE,
    m_axi_m_V_ARBURST,
    m_axi_m_V_ARLOCK,
    m_axi_m_V_ARREGION,
    m_axi_m_V_ARCACHE,
    m_axi_m_V_ARPROT,
    m_axi_m_V_ARQOS,
    m_axi_m_V_ARVALID,
    m_axi_m_V_ARREADY,
    m_axi_m_V_RDATA,
    m_axi_m_V_RRESP,
    m_axi_m_V_RLAST,
    m_axi_m_V_RVALID,
    m_axi_m_V_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_m_V, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWADDR" *) output [31:0]m_axi_m_V_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLEN" *) output [7:0]m_axi_m_V_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWSIZE" *) output [2:0]m_axi_m_V_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWBURST" *) output [1:0]m_axi_m_V_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLOCK" *) output [1:0]m_axi_m_V_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREGION" *) output [3:0]m_axi_m_V_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWCACHE" *) output [3:0]m_axi_m_V_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWPROT" *) output [2:0]m_axi_m_V_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWQOS" *) output [3:0]m_axi_m_V_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWVALID" *) output m_axi_m_V_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREADY" *) input m_axi_m_V_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WDATA" *) output [31:0]m_axi_m_V_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WSTRB" *) output [3:0]m_axi_m_V_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WLAST" *) output m_axi_m_V_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WVALID" *) output m_axi_m_V_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WREADY" *) input m_axi_m_V_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BRESP" *) input [1:0]m_axi_m_V_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BVALID" *) input m_axi_m_V_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BREADY" *) output m_axi_m_V_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARADDR" *) output [31:0]m_axi_m_V_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLEN" *) output [7:0]m_axi_m_V_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARSIZE" *) output [2:0]m_axi_m_V_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARBURST" *) output [1:0]m_axi_m_V_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLOCK" *) output [1:0]m_axi_m_V_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREGION" *) output [3:0]m_axi_m_V_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARCACHE" *) output [3:0]m_axi_m_V_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARPROT" *) output [2:0]m_axi_m_V_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARQOS" *) output [3:0]m_axi_m_V_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARVALID" *) output m_axi_m_V_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREADY" *) input m_axi_m_V_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RDATA" *) input [31:0]m_axi_m_V_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RRESP" *) input [1:0]m_axi_m_V_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RLAST" *) input m_axi_m_V_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RVALID" *) input m_axi_m_V_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_m_V, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_m_V_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_m_V_ARADDR;
  wire [1:0]m_axi_m_V_ARBURST;
  wire [3:0]m_axi_m_V_ARCACHE;
  wire [7:0]m_axi_m_V_ARLEN;
  wire [1:0]m_axi_m_V_ARLOCK;
  wire [2:0]m_axi_m_V_ARPROT;
  wire [3:0]m_axi_m_V_ARQOS;
  wire m_axi_m_V_ARREADY;
  wire [3:0]m_axi_m_V_ARREGION;
  wire [2:0]m_axi_m_V_ARSIZE;
  wire m_axi_m_V_ARVALID;
  wire [31:0]m_axi_m_V_AWADDR;
  wire [1:0]m_axi_m_V_AWBURST;
  wire [3:0]m_axi_m_V_AWCACHE;
  wire [7:0]m_axi_m_V_AWLEN;
  wire [1:0]m_axi_m_V_AWLOCK;
  wire [2:0]m_axi_m_V_AWPROT;
  wire [3:0]m_axi_m_V_AWQOS;
  wire m_axi_m_V_AWREADY;
  wire [3:0]m_axi_m_V_AWREGION;
  wire [2:0]m_axi_m_V_AWSIZE;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire [1:0]m_axi_m_V_BRESP;
  wire m_axi_m_V_BVALID;
  wire [31:0]m_axi_m_V_RDATA;
  wire m_axi_m_V_RLAST;
  wire m_axi_m_V_RREADY;
  wire [1:0]m_axi_m_V_RRESP;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_m_V_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_M_V_DATA_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ID_WIDTH = "1" *) 
  (* C_M_AXI_M_V_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_M_V_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_TARGET_ADDR = "0" *) 
  (* C_M_AXI_M_V_USER_VALUE = "0" *) 
  (* C_M_AXI_M_V_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_M_V_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "6'b000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "6'b000010" *) 
  (* ap_ST_fsm_pp0_stage2 = "6'b000100" *) 
  (* ap_ST_fsm_pp0_stage3 = "6'b001000" *) 
  (* ap_ST_fsm_pp0_stage4 = "6'b010000" *) 
  (* ap_ST_fsm_pp0_stage5 = "6'b100000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mixer inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_m_V_ARADDR(m_axi_m_V_ARADDR),
        .m_axi_m_V_ARBURST(m_axi_m_V_ARBURST),
        .m_axi_m_V_ARCACHE(m_axi_m_V_ARCACHE),
        .m_axi_m_V_ARID(NLW_inst_m_axi_m_V_ARID_UNCONNECTED[0]),
        .m_axi_m_V_ARLEN(m_axi_m_V_ARLEN),
        .m_axi_m_V_ARLOCK(m_axi_m_V_ARLOCK),
        .m_axi_m_V_ARPROT(m_axi_m_V_ARPROT),
        .m_axi_m_V_ARQOS(m_axi_m_V_ARQOS),
        .m_axi_m_V_ARREADY(m_axi_m_V_ARREADY),
        .m_axi_m_V_ARREGION(m_axi_m_V_ARREGION),
        .m_axi_m_V_ARSIZE(m_axi_m_V_ARSIZE),
        .m_axi_m_V_ARUSER(NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED[0]),
        .m_axi_m_V_ARVALID(m_axi_m_V_ARVALID),
        .m_axi_m_V_AWADDR(m_axi_m_V_AWADDR),
        .m_axi_m_V_AWBURST(m_axi_m_V_AWBURST),
        .m_axi_m_V_AWCACHE(m_axi_m_V_AWCACHE),
        .m_axi_m_V_AWID(NLW_inst_m_axi_m_V_AWID_UNCONNECTED[0]),
        .m_axi_m_V_AWLEN(m_axi_m_V_AWLEN),
        .m_axi_m_V_AWLOCK(m_axi_m_V_AWLOCK),
        .m_axi_m_V_AWPROT(m_axi_m_V_AWPROT),
        .m_axi_m_V_AWQOS(m_axi_m_V_AWQOS),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWREGION(m_axi_m_V_AWREGION),
        .m_axi_m_V_AWSIZE(m_axi_m_V_AWSIZE),
        .m_axi_m_V_AWUSER(NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED[0]),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BID(1'b0),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BRESP(m_axi_m_V_BRESP),
        .m_axi_m_V_BUSER(1'b0),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_RDATA(m_axi_m_V_RDATA),
        .m_axi_m_V_RID(1'b0),
        .m_axi_m_V_RLAST(m_axi_m_V_RLAST),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RRESP(m_axi_m_V_RRESP),
        .m_axi_m_V_RUSER(1'b0),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WID(NLW_inst_m_axi_m_V_WID_UNCONNECTED[0]),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WUSER(NLW_inst_m_axi_m_V_WUSER_UNCONNECTED[0]),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
