[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MCIMX6D7CVT08AD production of NXP SEMICONDUCTORS from the text:NXP Semiconductors\nData Sheet: Technical DataDocument Number: IMX6DQCPOPEC\nRev. 2, 11/2018\nPackage Information\nPlastic Package\n12 x 12 mm, 0.4 mm pitch\nNXP Reserves the right to change the production detail specific ations as may be \nrequired to permit improvements in the design of its products.Ordering Information\nSee Table 1MCIMX6Q5ExxxxD\nMCIMX6Q7CxxxxD\nMCIMX6Q5ExxxxE\nMCIMX6Q7CxxxxE\nMCIMX6D5ExxxxD\nMCIMX6D7CxxxxD\nMCIMX6D5ExxxxE\nMCIMX6D7CxxxxE\n1 Introduction\nThe i.MX 6Dual/6Quad processo rs are part of a growing \nfamily of multimedia-focused products that offer high performance processing and are optimized for lowest \npower consumption.\n The i.MX 6Dual/6Quad processors feature advanced \nimplementation of the quad Arm\n®Cortex®-A9 core, \nwhich operates at speeds up to 800 MHz. They include \n2D and 3D graphics proces sors, 1080p video processing, \nand integrated power mana gement. Each processor \nprovides a 2 ×32-bit LPDDR2-800 memory interface \nand a number of other in terfaces for connecting \nperipherals, such as WLAN, Bluetooth®, GPS, hard \ndrive, displays, and camera sensors.\nThe i.MX 6Dual/6Quad proc essors are specifically \nuseful for applications such as the following:\n\x81 High-end mobile Inte rnet devices (MID)\n\x81 High-end PDAs\x81 High-end portable media players (PMP) with HD \nvideo capabilityi.MX 6Dual/6Quad \nApplications Processors \nConsumer - PoP\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1\n1.1 Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . 21.2 Features  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4\n1.3 Signal Naming Convention . . . . . . . . . . . . . . . . . . . 7\n2 Architectural Overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n2.1 Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n3 Modules List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3.1 Special Signal Considerations. . . . . . . . . . . . . . . . 17\n3.2 Recommended Connections for Unused Analog \nInterfaces. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n4 Electrical Characteristics. . . . . . . . . . . . . . . . . . . . . . . . . 18\n4.1 Chip-Level Conditions . . . . . . . . . . . . . . . . . . . . . . 184.2 Power Supplies Requirements and Restrictions . . 31\n4.3 Integrated LDO Voltage Regulator Parameters  . . 32\n4.4 PLL Electrical Characteristics . . . . . . . . . . . . . . . . 344.5 On-Chip Oscillators . . . . . . . . . . . . . . . . . . . . . . . . 35\n4.6 I/O DC Parameters . . . . . . . . . . . . . . . . . . . . . . . . 36\n4.7 I/O AC Parameters . . . . . . . . . . . . . . . . . . . . . . . . 414.8 Output Buffer Impedance Parameters. . . . . . . . . . 45\n4.9 System Modules Timing . . . . . . . . . . . . . . . . . . . . 48\n4.10 Multi-Mode DDR Controller (MMDC). . . . . . . . . . . 604.11 General-Purpose Media In terface (GPMI) Timing. 60\n4.12 External Peripheral Interface Parameters . . . . . . . 69\n5 Boot Mode Configuration  . . . . . . . . . . . . . . . . . . . . . . . 130\n5.1 Boot Mode Configuration Pins. . . . . . . . . . . . . . . 130\n5.2 Boot Devices Interfaces Allocation . . . . . . . . . . . 131\n6 Package Information and Contact Assignments . . . . . . 133\n6.1 Signal Naming Convention . . . . . . . . . . . . . . . . . 133\n6.2 21 x 21 mm Package Information . . . . . . . . . . . . 133\n7 Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n2 NXP SemiconductorsIntroduction\n\x81 Gaming consoles\n\x81 Portable navigation devices (PND)\nThe i.MX 6Dual/6Quad processors offers  numerous advanced features, such as:\n\x81 Applications processors—The processors enhance the capabili ties of high-tier portable \napplications by fulfilling the ever increasing MIPS needs of operating systems and games. The \nDynamic Voltage and Frequency Scaling (DVFS) provides sign ificant power reduction, allowing \nthe device to run at lower voltage and frequency with sufficient MIPS for tasks such as audio \ndecode.\n\x81 Multilevel memory system—The multilevel memory  system of each proc essor is based on the L1 \ninstruction and data caches, L2 cache, and inte rnal and external memory. The processors support \nmany types of external memory devices, in cluding LPDDR2, NOR Flash, PSRAM, cellular RAM, \nNAND Flash (MLC and SLC), OneNAND™, and managed NAND, including eMMC up to rev \n4.4/4.41.\n\x81 Smart speed technology—The processors have power management thr oughout the device that \nenables the rich suite of multi media features and peripherals to  consume minimum power in both \nactive and various low power m odes. Smart speed technology enab les the designer to deliver a \nfeature-rich product, requiring levels of pow er far lower than industry expectations.\n\x81 Dynamic voltage and frequency sca ling—The processors improve th e power efficienc y of devices \nby scaling the voltage and fre quency to optimize performance.\n\x81 Multimedia powerhouse—The multimedia performa nce of each processor is enhanced by a \nmultilevel cache system, Neon® MPE (Media Processor Engine) co-processor, a multi-standard \nhardware video codec, 2 autonomous and inde pendent image processing units (IPU), and a \nprogrammable smart DM A (SDMA) controller.\n\x81 Powerful graphics acceleration—Ea ch processor provides three in dependent, integrated graphics \nprocessing units: an OpenGL® ES .0 3D graphics accelera tor with four shaders (up to  MTri/s and \nOpenCL support), 2D graphics accelerator , and dedicated OpenVG™ 1.1 accelerator.\n\x81 Interface flexibility—Each processor supports c onnections to a variet y of interfaces: LCD \ncontroller for up to four disp lays (including parallel displa y, HDMI1.4, MIPI display, and LVDS \ndisplay), dual CMOS sensor in terface (parallel or through MIPI ), high-speed USB on-the-go with \nPHY, high-speed USB host with PHY, multiple expansion card por ts (high-speed MMC/SDIO host \nand other), 10/100/1000 Mbps Gigabit Ethernet controller, and a variety of othe r popular interfaces \n(such as UART, I2C, and I2S serial audio, SATA-II, and PCIe-II).\n\x81 Advanced security—The processors deliver hardware-enabled security  features that enable secure \ne-commerce, digital rights management (DRM), information encryption, secure boot, and secure \nsoftware downloads. The security  features are discussed in detail in the i.MX 6Dual/6Quad \nsecurity reference manual (IMX6DQ6SDLSRM).\n\x81 Integrated power management—The processors integrate linear regulators and internally generate \nvoltage levels for different dom ains. This significantly simpli fies system power management \nstructure.\nIntroduction\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 31.1 Ordering Information\nTable 1  shows examples of orderable part  numbers covered by this data sh eet. This table does not include \nall possible orderable part numbers. The latest part numbers  are available on nxp.com/imx6series . If your \ndesired part number is not listed  in the table, or you have quest ions about available parts, see \nnxp.com/imx6series  or contact your NXP representative.\nFigure 1  describes the part number nomencl ature to identify the characteris tics of the specific part number \nyou have (for example, cores, frequency, temperature grade, fu se options, silicon revision). Figure 1  \napplies to the i. MX 6Dual/6Quad.\nThe two characteristics that identify which data sheet a specific part applies to are the part number series \nfield and the temperatur e grade (junction) field:\n\x81 The i.MX 6Dual/6Quad Automo tive and Infotainment Applications Processors data sheet \n(IMX6DQAEC) covers parts listed  with “A (Automotive temp)”\n\x81T h e  i.MX 6Dual/6Quad  Applications Processors for Consum er Products data sheet (IMX6DQCEC) \ncovers parts listed with “D (Commercial temp)” or “E (Extended Commercial temp)”Table 1. Orderable Part Numbers\nPart NumberQuad/Dual\nCPUOptionsSpeed\nGradeTemperature\nGradePackage\nMCIMX6Q5EZK08AD i.MX 6Quad MLB not \nsupported800 \nMHzExtended \nCommercial12 mm x 12 mm, 0.4 mm pitch,\nFCPBGA,\nPackage on Package (PoP)\nMCIMX6Q5EZK08AE i.MX 6Quad MLB not \nsupported800 \nMHzExtended \nCommercial12 mm x 12 mm, 0.4 mm pitch,\nFCPBGA,\nPackage on Package (PoP)\nMCIMX6Q7CZK08AD i.MX 6Quad MLB not \nsupported800 \nMHzIndustrial 12 mm x 12 mm, 0.4 mm pitch,\nFCPBGA,\nPackage on Package (PoP)\nMCIMX6Q7CZK08AE i.MX 6Quad MLB not \nsupported800 \nMHzIndustrial 12 mm x 12 mm, 0.4 mm pitch,\nFCPBGA,\nPackage on Package (PoP)\nMCIMX6D5EZK08AD i.MX 6Dual MLB not \nsupported800 \nMHzExtended \nCommercial12 mm x 12 mm, 0.4 mm pitch,\nFCPBGA,\nPackage on Package (PoP)\nMCIMX6D5EZK08AE i.MX 6Dual MLB not \nsupported800 \nMHzExtended \nCommercial12 mm x 12 mm, 0.4 mm pitch,\nFCPBGA,\nPackage on Package (PoP)\nMCIMX6D7CZK08AD i.MX 6Dual MLB not \nsupported800 \nMHzIndustrial 12 mm x 12 mm, 0.4 mm pitch,\nFCPBGA,\nPackage on Package (PoP)\nMCIMX6D7CZK08AE i.MX 6Dual MLB not \nsupported800 \nMHzIndustrial 12 mm x 12 mm, 0.4 mm pitch,\nFCPBGA,\nPackage on Package (PoP)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n4 NXP SemiconductorsIntroduction\n\x81T h e  i.MX 6Dual/6Quad  Applications Processors for Consumer Products data sheet \n(IMX6DQCPOPEC) covers parts listed with “D (C ommercial temp)” or “E (Extended Commercial \ntemp)” and that uses the Package-on-Package.\n\x81 The i.MX 6Dual/6Quad Applicati ons Processors for I ndustrial Products data  sheet (IMX6DQIEC) \ncovers parts listed with “C (Industrial temp)” \nEnsure that you have the right data sheet for your  specific part by checki ng the temperature grade \n(junction) field and matching it to the right data sheet. If you have questions, see nxp.com /imx6series or \ncontact your NXP representative.\nFigure 1. Part Number Nomenclature—i.MX 6Dual PoP and 6Quad PoP\n1.2 Features\nThe i.MX 6Dual/6Quad processors are based on Ar m Cortex-A9 MPCore platform, which has the \nfollowing features:\n\x81 Arm Cortex-A9 MPCore 4xCPU processor (with TrustZone®)\n\x81 The core configuration is  symmetric, where each core  includes:\n— 32 KByte L1 Instruction Cache\n— 32 KByte L1 Data Cache\n— Private Timer and Watchdog— Cortex-A9 NEON MPE (Media Processing Engine) Co-processorTemperature Tj +\nExtended commercial: -20 to + 105°CE\nIndustrial:  -40 to +105°CCFrequency $$\n800 MHz2 08\nPackage type RoHS\nFCPBGA PoP 12x12 0.4mm ZKQualification level MC\nPrototype Samples PC\nMass Production MC\nSpecial SC\nPart  # series X\ni.MX 6Quad Q\ni.MX 6Dual DSilicon revision1 A\nRev 1.2 C\nRev 1.3 DRev 1.6 E\nFusing %\nDefault Setting A\nHDCP Enabled CMC IMX6 X@ + VV $$ % A\n1. See the nxp.com\\imx6series Web page for latest information o n the available silicon revision.\n2. If a 24 MHz input clock is used (required for USB), the maxi mum SoC speed is limited to 792 MHz.Part differentiator @\nPackage VPU GPU MLB\nIndustrial ZK Y Y N 7Extended \nCommercialZK Y Y N 5\nIntroduction\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 5The Arm Cortex-A9 MPCore complex includes:\n\x81 General Interrupt Controller (GIC) with 128 interrupt support\n\x81 Global Timer\n\x81 Snoop Control Unit (SCU)\x81 1 MB unified I/D L2 cache,  shared by two/four cores\n\x81 Two Master AXI (64-bit) bus interfaces output of L2 cache\n\x81 Frequency of the core (incl uding Neon and L1 cache) as per Table 6 .\n\x81 NEON MPE coprocessor\n— SIMD Media Processing Architecture— NEON register file with 32x64- bit general-pur pose registers\n— NEON Integer execute pipeline (ALU, Shift, MAC)\n— NEON dual, single-precision floating poi nt execute pipeline (FADD, FMUL)\n— NEON load/store and permute pipeline\nThe SoC-level memory system consists of the following a dditional components:\n\x81 Boot ROM, including HAB (96 KB)\x81 Internal multimedia / shared, fast access RAM (OCRAM, 256 KB) \n\x81 Secure/non-secure RAM (16 KB)\n\x81 External memory interfaces:\n—2\n× 32-bit, LPDDR2-800 channels s upporting DDR interleaving mode\n— 8-bit NAND-Flash, including support for Raw MLC/SLC, 2 KB, 4 KB, and 8 KB page size, \nBA-NAND, PBA-NAND, LBA-N AND, OneNAND™ and others. BCH ECC up to 40 bit.\n— 16/32-bit NOR Flash. All EIMv2 pi ns are muxed on other interfaces.\n— 16/32-bit PSRAM, Cellular RAM\nEach i.MX 6Dual/6Quad processor en ables the following interfaces to ex ternal devices (some of them are \nmuxed and not available simultaneously):\n\x81 Hard Disk Drives—SATA II, 3.0 Gbps\x81 Displays—Total five interfaces available. Tota l raw pixel rate of al l interfaces is up to 450 \nMpixels/sec, 24 bpp. Up to four inte rfaces may be activ e in parallel.\n— One Parallel 24-bit display port, up to 225 Mpix els/sec (for example, WUXGA at 60 Hz or dual \nHD1080 and WXGA at 60 Hz)\n— LVDS serial ports—One port up to 170 Mpixels/ sec (for example, WU XGA at 60 Hz) or two \nports up to 85 MP/sec each\n— HDMI 1.4 port\n— MIPI/DSI, two lanes at 1 Gbps\n\x81 Camera sensors:\n— Parallel Camera port (up to 20 bit and up to 240 MHz peak)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n6 NXP SemiconductorsIntroduction\n— MIPI CSI-2 serial camera port, supporting up to 1000 Mbps/lane in 1/2/3-lane mode and up to \n800 Mbps/lane in 4-lane mode. The CSI-2 Receiver  core can manage one clock lane and up to \nfour data lanes. Each i.MX 6Dua l/6Quad processor has four lanes.\n\x81 Expansion cards:\n— Four MMC/SD/SDIO card ports all supporting:\n– 1-bit or 4-bit transfe r mode specifications for SD an d SDIO cards up to UHS-I SDR-104 \nmode (104 MB/s max)\n– 1-bit, 4-bit, or 8-bit transfer mode specific ations for MMC cards up to 52 MHz in both SDR \nand DDR modes (104 MB/s max)\n\x81U S B :\n— One High Speed (HS) USB 2.0 OTG (Up to 480 Mbps), with integrated HS USB PHY\n— Three USB 2.0 (480 Mbps) hosts:\n– One HS host with integrated High Speed PHY\n– Two HS hosts with integrated Hi gh Speed Inter-Chip (HS-IC) USB PHY\n\x81 Expansion PCI Express por t (PCIe) v2.0 one lane\n— PCI Express (Gen 2.0) dual m ode complex, supporting Root co mplex operations and Endpoint \noperations. Uses x1 PHY configuration.\n\x81 Miscellaneous IPs and interfaces:\n— SSI block capable of supporting audio sample frequencies up to 192 kHz stereo inputs and \noutputs with I2S mode\n— ESAI is capable of supporting audio sample frequencies up to 260 kHz in I2S mode with \n7.1 multi channel outputs\n— Five UARTs, up to 5.0 Mbps each:\n– Providing RS232 interface– Supporting 9-bit RS485 multidrop mode\n– One of the five UARTs (UART1 ) supports 8-wire wh ile the other four support 4-wire. This \nis due to the SoC IOMUX limitation, because all UART IPs are identical.\n— Five eCSPI (Enhanced CSPI)\n— Three I2C, supporting 400 kbps\n— Gigabit Ethernet Controller  (IEEE1588 compliant), 10/100/1000\n1 Mbps\n— Four Pulse Width Modulators (PWM)\n— System JTAG Controller (SJC)\n— GPIO with interrupt capabilities— 8x8 Key Pad Port (KPP)\n— Sony Philips Digital Interconnect  Format (SPDIF), Rx and Tx\n— Two Controller Area Network (FlexCAN), 1 Mbps each\n— Two Watchdog timers (WDOG)\n1. The theoretical maximum performa nce of 1 Gbps ENET is limited to 470 Mbps (total for Tx and Rx) due to internal bus \nthroughput limitations. The actual  measured performance in opti mized environment is up to 400 Mbps. For details, see the \nERR004512 erratum in the i.MX 6Dual /6Quad errata document (IMX6DQCE).\nIntroduction\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 7— Audio MUX (AUDMUX)\nThe i.MX 6Dual/6Quad processors integrate adva nced power management unit and controllers:\n\x81 Provide PMU, including LDO su pplies, for on-chip resources\n\x81 Use Temperature Sensor for mo nitoring the die temperature\n\x81 Support DVFS techniques for low power modes\n\x81 Use Software State Retention and Power Gating for Arm and MPE\n\x81 Support various levels of  system power modes\n\x81 Use flexible clock gating control scheme\nThe i.MX 6Dual/6Quad processors use dedicated hardwa re accelerators to meet the targeted multimedia \nperformance. The use of hardware a ccelerators is a key factor in obtai ning high performanc e at low power \nconsumption numbers, while having the CPU core relatively free for performing other tasks. \nThe i.MX 6Dual/6Quad processors incorpor ate the following hardware accelerators:\n\x81 VPU—Video Processing Unit\n\x81 IPUv3H—Image Processing Un it version 3H (2 IPUs)\n\x81 GPU3Dv4—3D Graphics Processing Unit (OpenGL ES .0) \x81 GPU2Dv2—2D Graphics Pro cessing Unit (BitBlt) \n\x81 GPUVG—OpenVG 1.1 Graphics Processing Unit\n\x81 ASRC—Asynchronous Sample Rate Converter\nSecurity functions are enabled and acce lerated by the following hardware:\n\x81 Arm TrustZone including the TZ architecture (s eparation of interrupts, memory mapping, etc.) \n\x81 SJC—System JTAG Controller. Pr otecting JTAG from debug port at tacks by regulating or blocking \nthe access to the system debug features.\n\x81 CAAM—Cryptographic Acceleration and Assuran ce Module, containing 16 KB secure RAM and \nTrue and Pseudo Random Number  Generator (NIST certified)\n\x81 SNVS—Secure Non-Volatile Storage,  including Secure Real Time Clock\n\x81 CSU—Central Security Unit. Enhancement for the IC Identification Module (IIM). Will be \nconfigured during boot and by eFU SEs and will determine the sec urity level operation mode as \nwell as the TZ policy.\n\x81 A-HAB—Advanced High Assurance Boot—HAB v4 with the new embedded enhancements: \nSHA-256, 2048-bit RSA key, version control mechanism, warm boot , CSU, and TZ initialization.\n1.3 Signal Naming Convention\nThroughout this document, the updated signal names ar e used except where referenced as a ball name \n(such as the Functional Contact Assignm ents table, Ball Map table, and so  on). A master li st of the signal \nname changes is in the document,  IMX 6 Series Standardi zed Signal Name Map  (EB792). This list can be \nused to map the signal names used in older documen tation to the new standardized naming conventions.\nThe signal names of the i.MX6 series of products are standardized to align th e signal names within the \nfamily and across the documen tation. Benefits of this st andardization are as follows:\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n8 NXP SemiconductorsIntroduction\n\x81 Signal names are unique within the scope of  an SoC and within the series of products\n\x81 Searches will return all o ccurrences of the named signal\n\x81 Signal names are consistent between i.MX 6 series products  implementing the same modules\n\x81 The module instance is incorporated into the signal name\nThis standardization applies only to signal names. Th e ball names are preserved to prevent the need to \nchange schematics, BSDL mode ls, IBIS models, and so on. \nArchitectural Overview\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 92 Architectural Overview\nThe following subsections provide an architectural overview of the i.MX 6Dual/6Quad processor system.\n2.1 Block Diagram\nFigure 2  shows the functional modules in the i.MX 6Dual/6Quad processor system.\nFigure 2. i.MX 6Dual/6QuadConsumer Grade System Block Diagram\nNOTE\nThe numbers in brackets indicate numbe r of module instances. For example, \nPWM (4) indicates four separate PWM peripherals.Application Processor\nSmart DMA\n(SDMA)\nShared PeripheralsAP PeripheralsARM Cortex A9\nSSI (3) eCSPI (5)MPCore Platform\nTimers/Control\nGPTPWM (4)\nEPIT (2)GPIO\nWDOG (2)I2C(3)\nIOMUXCOCOTPAUDMUX\nKPPBoot\nROM\nCSU\nFuse BoxDebug\nDAP\nTPIU\nCAAM\n(16KB Ram)Security\nUSB OTG + \n3 HS PortsCTIsInternal\nHost PHY2OTG PHY1ESAIExternal\nMemory\nRAM\n(272KB)LDB1 / 2 LCD\nDisplays\nDomain (AP)\nSJC1MB L2 cache\nSCU, Timer\nWLANUSB OTG JTAG\n(IEEE1149.6)BluetoothMMC/SD\neMMC/eSDSATA II\n3.0Gbps\nGPS\nAudio, \nPower\nMngmnt .SPBA\nCAN(2)Digital\nAudio\n5xFast-UART\nSPDIF Rx/TxVideo\nProc. Unit\n(VPU + Cache)\n3D Graphics\nProc. Unit\n(GPU3D)AXI and AHB Switch Fabric1 / 2 LVDS\n(WUXGA+)Battery Ctrl\nDeviceNOR Flash\nPSRAMLPDDR2 \n400MHz (DDR800)\n1-Gbps ENET4x Camera\nParallel/MIPI\n(96KB)Clock and Reset\nPLL (8)\nCCM\nGPC\nSRC\nXTALOSC\nOSC32K\nPTM’s CTI’sHDMI 1.4\nDisplay\nGPMI\nHSI/MIPIMIPI\nDisplay\nDSI/MIPI CSI2/MIPI HDMI\n2xHSIC\nPHYPCIe Bus\nASRC SNVS\n(SRTC)uSDHC (4)\nModem IC\n2D Graphics\nProc. Unit\n(GPU2D)MMC/SD\nSDXCRaw/ONFI 2.2\nNand-Flash\nMMDC\nEIM\nKeypadA9-Core\nL1 I/D Cache\nTimer, Wdog4xCrystals\n& Clock sources Image Processing\nSubsystem\n2x IPUv3H\nTemp MonitorOpenVG 1.1\nProc.  Unit\n(GPU VG)\n \nMbps10/100/1000Ethernet \n(dev/host)Interface\n 2xCAN\n Interface\nConsumer-POP\nStandard\nBlock Diagram\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n10 NXP SemiconductorsModules List\n3 Modules List\nThe i.MX 6Dual/6Quad processors contain a variety of digital and analog modules. Table 2  describes these \nmodules in alphabetical order.\nTable 2. i.MX 6Dual/ 6Quad Modules List\nBlock\nMnemonicBlock Name Subsystem Brief Description\n512 x 8 Fuse \nBoxElectrical Fuse Array Security Electrical Fuse Arra y. Enables to setup Boot Modes, Security Levels, \nSecurity Keys, and many other system parameters.The i.MX 6Dual/6Quad processors consist of 512x8-bit fuse box \naccessible through OCOTP_CTRL interface.\nAPBH-DMA NAND Flash and \nBCH ECC DMA ControllerSystem \nControl PeripheralsDMA controller used for GPMI2 operation.\nArm Arm Platform Arm The Arm Cortex-A9 platform co nsists of 4x (four) Cortex-A9 cores version \nr2p10 and associated sub-blocks, including Level 2 Cache Controller, \nSCU (Snoop Control Unit), GIC (Gener al Interrupt Controller), private \ntimers, Watchdog, and CoreSight debug modules.\nASRC Asynchronous \nSample Rate \nConverterMultimedia \nPeripheralsThe Asynchronous Sample Rate Converter (ASRC) converts the \nsampling rate of a signal associated to an input clock into a signal \nassociated to a different output cl ock. The ASRC supports concurrent \nsample rate conversion of up to 10 channels of about -120dB THD+N. The \nsample rate conversion of each channel is associated to a pair of \nincoming and outgoing sampling rates. The ASRC supports up to three sampling rate pairs.\nAUDMUX Digital Audio Mux Multimedia \nPeripheralsThe AUDMUX is a programmable interconnect for voice, audio, and \nsynchronous data routing between host serial interfaces (for example, \nSSI1, SSI2, and SSI3) and peripheral se rial interfaces (audio and voice \ncodecs). The AUDMUX has seven port s with identical functionality and \nprogramming models. A desired connec tivity is achieved by configuring \ntwo or more AUDMUX ports.\nBCH40 Binary-BCH ECC \nProcessorSystem \nControl \nPeripheralsThe BCH40 module provides up to 40-bit ECC error correction for NAND \nFlash controller (GPMI).\nCAAM Cryptographic \nAccelerator and Assurance ModuleSecurity CAAM is a cryptographic accelerator and assurance module. CAAM \nimplements several encryption and hash ing functions, a run-time integrity \nchecker, and a Pseudo Random Num ber Generator (PRNG). The pseudo \nrandom number generator is certif ied by Cryptographic Algorithm \nValidation Program (CAVP) of Nation al Institute of  Standards and \nTechnology (NIST). Its DRBG validation number is 94 and its SHS \nvalidation number is 1455.\nCAAM also implements a Secure Memory mechanism. In i.MX 6Dual/6Quad processors, the security memory provided is 16 KB.\nCCM\nGPC\nSRCClock Control \nModule, General \nPower Controller, \nSystem Reset \nControllerClocks, \nResets, and \nPower ControlThese modules are responsible for clock and reset distribution in the \nsystem, and also for the system power management.\nModules List\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 11CSI MIPI CSI-2 Interface Multimedia \nPeripheralsThe CSI IP provides MIPI CSI-2 st andard camera interface port. The \nCSI-2 interface supports up to 1 Gbps for up to 3 data lanes and up to 800 Mbps for 4 data lanes.\nCSU Central Security Unit Security The Central Security Unit (CSU) is responsible for setting comprehensive \nsecurity policy within the i.MX 6Dual/6Quad platform. The Security Control Registers (SCR) of the CSU ar e set during boot time by the HAB \nand are locked to prevent further writing.\nCTI-0\nCTI-1CTI-2\nCTI-3\nCTI-4Cross Trigger \nInterfacesDebug / Trace Cross Trigger Interfaces allo ws cross-triggering based on inputs from \nmasters attached to CTIs. The CTI m odule is internal to the Cortex-A9 \nCore Platform.\nCTM Cross Trigger Matrix Debug / Trace Cross Trigger Matrix  IP is used to route trig gering events between CTIs. \nThe CTM module is internal to  the Cortex-A9 Core Platform.\nDAP Debug Access Port System \nControl \nPeripheralsThe DAP provides real-time access for the debugger without halting the \ncore to:\n \x81 System memory and peripheral registers \x81 All debug configuration registers\nThe DAP also provides debugger access to JTAG scan chains. The DAP \nmodule is internal to th e Cortex-A9 Core Platform.\nDCIC-0\nDCIC-1Display Content \nIntegrity CheckerAutomotive IP The DCIC provides integrity che ck on portion(s) of the display. Each i.MX \n6Dual/6Quad processor has two such modules, one for each IPU.\nDSI MIPI DSI interface Multimedia \nPeripheralsThe MIPI DSI IP provides DSI stan dard display port interface. The DSI \ninterface support 80 Mbps to 1 Gbps speed per data lane.\neCSPI1-5 Configurable SPI Connectivity \nPeripheralsFull-duplex enhanced Synchronous Serial Interface. It is configurable to \nsupport Master/Slave modes, four chip selects to support multiple peripherals.\nENET Ethernet Controller Connectivity \nPeripheralsThe Ethernet Media Access Controller (MAC) is designed to support \n10/100/1000 Mbps Ethernet/IEEE 802.3 networks. An external \ntransceiver interface and transceiver function are required to complete the interface to the media. The i.MX 6Dual/6Quad processors also consist of \nhardware assist for IEEE 1588 st andard. For details, see the ENET \nchapter of the i.MX 6Dual/6Quad  reference manual (IMX6DQRM).\nNote:  The theoretical maximum performa nce of 1 Gbps ENET is limited \nto 470 Mbps (total for Tx and Rx) due to internal bus throughput \nlimitations. The actual measured performance in optimized environment is up to 400 Mbps. For details, see the ERR004512 erratum in the i.MX \n6Dual/6Quad errata document (IMX6DQCE).\nEPIT-1\nEPIT-2Enhanced Periodic \nInterrupt TimerTimer \nPeripheralsEach EPIT is a 32-bit “set and forget” timer that starts counting after the \nEPIT is enabled by software. It is capable of providing precise interrupts \nat regular intervals with minimal processor intervention. It has a 12-bit \nprescaler for division of input clock frequency to get the required time \nsetting for the interrupts to occur, and counter value can be programmed \non the fly.Table 2. i.MX 6Dual/6Quad Modules List (continued)\nBlock\nMnemonicBlock Name Subsystem Brief Description\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n12 NXP SemiconductorsModules List\nESAI Enhanced Serial \nAudio InterfaceConnectivity \nPeripheralsThe Enhanced Serial Audio Interface (ESAI) provides a full-duplex serial \nport for serial communication with a variety of serial devices, including industry-standard codecs, SPDIF tr ansceivers, and other processors.\nThe ESAI consists of independent transmitter and receiver sections, each \nsection with its own clock generator. All serial transfers are synchronized \nto a clock. Additional synchronization signals are used to delineate the \nword frames. The normal mode of operati on is used to transfer data at a \nperiodic rate, one word per period. The network mode is also intended for \nperiodic transfers; however, it suppor ts up to 32 words (time slots) per \nperiod. This mode can be used to build time division multiplexed (TDM) networks. In contrast, the on-demand mode is intended for non-periodic \ntransfers of data and to transfer data se rially at high speed when the data \nbecomes available.The ESAI has 12 pins for data and clocking connection to external \ndevices.\nFlexCAN-1\nFlexCAN-2Flexible Controller \nArea NetworkConnectivity \nPeripheralsThe CAN protocol was primarily, but not only, designed to be used as a \nvehicle serial data bus, meeting the spec ific requirements of this field: \nreal-time processing, reliable oper ation in the Electromagnetic \ninterference (EMI) environment of a vehicle, cost-effectiveness and \nrequired bandwidth. The FlexCAN module is a full implementation of the CAN protocol specification, Version 2.0 B, which supports both standard \nand extended message frames. \nGPIO-1\nGPIO-2GPIO-3\nGPIO-4\nGPIO-5GPIO-6\nGPIO-7General Purpose I/O \nModulesSystem \nControl PeripheralsUsed for general purpose input/output  to external devices. Each GPIO \nmodule supports 32 bits of I/O.\nGPMI General Purpose \nMedia Interface Connectivity \nPeripheralsThe GPMI module supports up to 8x NAND devices. 40-bit ECC error \ncorrection for NAND Flash controll er (GPMI2). The GPMI supports \nseparate DMA channels per NAND device.\nGPT General Purpose \nTimerTimer \nPeripheralsEach GPT is a 32-bit “free-running” or “set and forget” mode timer with \nprogrammable prescaler and compar e and capture register. A timer \ncounter value can be captured us ing an external event and can be \nconfigured to trigger a capture event on either the leading or trailing edges \nof an input pulse. When the timer is  configured to operate in “set and \nforget” mode, it is capable of providing precise interrupts at regular intervals with minimal pr ocessor intervention. The counter has output \ncompare logic to provide the status and interrupt at comparison. This \ntimer can be configured to run either on an external clock or on an internal clock.\nGPU2Dv2 Graphics Processing \nUnit-2D, ver. 2Multimedia \nPeripheralsThe GPU2Dv2 provides hardware acceleration for 2D graphics \nalgorithms, such as Bit BLT, stretch BLT, and many other 2D functions.\nGPU3Dv4 Graphics Processing \nUnit-3D, ver. 4Multimedia \nPeripheralsThe GPU2Dv4 provides hardware acceleration for 3D graphics algorithms \nwith sufficient processor power to run desktop quality interactive graphics \napplications on displays up to HD1080 resolution. The GPU3D provides \nOpenGL ES 2.0, including extensions , OpenGL ES 1.1, and OpenVG 1.1Table 2. i.MX 6Dual/6Quad Modules List (continued)\nBlock\nMnemonicBlock Name Subsystem Brief Description\nModules List\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 13GPUVGv2 Vector Graphics \nProcessing Unit,ver. 2Multimedia \nPeripheralsOpenVG graphics accelerator provides OpenVG 1.1 support as well as \nother accelerations, including Real-time hardware curve tesselation of lines, quadratic and cubic Bezier curves, 16x Line Anti-aliasing, and \nvarious Vector Drawing functions.\nHDMI Tx HDMI Tx interface Multimedia \nPeripheralsThe HDMI module provides HDMI standa rd interface port to an HDMI 1.4 \ncompliant display.\nHSI MIPI HSI interface Connectivity \nPeripheralsThe MIPI HSI provides a standard MI PI interface to the applications \nprocessor.\nI\n2C-1\nI2C-2\nI2C-3I2C Interface Connectivity \nPeripheralsI2C provide serial interface for external devices. Data rates of up to 400 \nkbps are supported.\nIOMUXC IOMUX Control System \nControl \nPeripheralsThis module enables flexible IO multiplexing. Each IO pad has default and \nseveral alternate functions. The alternate functions are software \nconfigurable.\nIPUv3H-1\nIPUv3H-2Image Processing \nUnit, ver. 3HMultimedia \nPeripheralsIPUv3H enables connectivity to displays and video sources, relevant \nprocessing and synchronization and control capabilities, allowing \nautonomous operation.\nThe IPUv3H supports concurrent output to two display ports and concurrent input from two camera ports, through the following interfaces:\n \x81 Parallel Interfaces fo r both display and camera\n \x81 Single/dual channel LVDS display interface \x81 HDMI transmitter\n \x81 MIPI/DSI transmitter\n \x81 MIPI/CSI-2 receiverThe processing includes:\n \x81 Image conversions: resizing, rotation, inversion, and color space \nconversion\n \x81 A high-quality de-interlacing filter\n \x81 Video/graphics combining\n \x81 Image enhancement: color adjustment and gamut mapping, gamma \ncorrection, and contrast enhancement\n \x81 Support for display backlight reduction\nKPP Key Pad Port Connectivity \nPeripheralsKPP Supports 8 x 8 external key pad matrix. KPP features are: \n \x81 Open drain design \x81 Glitch suppression circuit design\n \x81 Multiple keys detection\n \x81 Standby key press detection\nLDB LVDS Display Bridge Connectivity \nPeripheralsLVDS Display Bridge is used to connect the IPU (Image Processing Unit) \nto External LVDS Display Interface.  LDB supports two channels; each \nchannel has following signals:\n \x81 One clock pair \x81 Four data pairs\nEach signal pair contains LVDS special differential pad (PadP, PadM).\nMMDC Multi-Mode DDR \nControllerConnectivity \nPeripheralsDDR Controller has the following features:\n \x81 Supports dual x32 for LPDDR2-800\n \x81 Supports up to 4 GByte DDR memory spaceTable 2. i.MX 6Dual/6Quad Modules List (continued)\nBlock\nMnemonicBlock Name Subsystem Brief Description\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n14 NXP SemiconductorsModules List\nOCOTP_CTRL OTP Controller Security The On-Chip OTP cont roller (OCOTP_CTRL) provides an interface for \nreading, programming, and/or overriding identification and control information stored in on-chip fuse elements. The module supports \nelectrically-programmable poly fuse s (eFUSEs). The OCOTP_CTRL also \nprovides a set of volatile software-a ccessible signals that can be used for \nsoftware control of hardware elements, not requiring non-volatility. The \nOCOTP_CTRL provides the primary user-visible mechanism for interfacing with on-chip fuse elements . Among the uses for the fuses are \nunique chip identifiers, mask revision  numbers, cryptographic keys, JTAG \nsecure mode, boot characteristics, an d various control signals, requiring \npermanent non-volatility.\nOCRAM On-Chip Memory \nControllerData Path The On-Chip Memory controller (OCRAM) module is designed as an \ninterface between system’s AXI bus and  internal (on-chip) SRAM memory \nmodule.In i.MX 6Dual/6Quad processors, the OCRAM is used for controlling the \n256 KB multimedia RAM through a 64-bit AXI bus.\nOSC 32 kHz OSC 32 kHz Clocking Generates 32. 768 kHz clock from an external crystal.\nPCIe PCI Express 2.0 Connectivity \nPeripheralsThe PCIe IP provides PCI Express Gen 2.0 functionality.\nPMU Power-Management \nFunctionsData Path Integrated power management unit. Used to provide power to various \nSoC domains.\nPWM-1\nPWM-2\nPWM-3PWM-4Pulse Width \nModulationConnectivity \nPeripheralsThe pulse-width modulator (PWM) has a 16-bit counter and is optimized \nto generate sound from stored sample  audio images and it can also \ngenerate tones. It uses 16-bit resolution and a 4x16 data FIFO to generate sound.\nRAM\n16 KBSecure/non-secure \nRAMSecured \nInternal \nMemorySecure/non-secure Internal RAM, interfaced through the CAAM.\nRAM\n256 KBInternal RAM Internal \nMemoryInternal RAM, which is accessed through OCRAM memory controllers.\nROM\n96 KBBoot ROM Internal \nMemorySupports secure and regular Boot Modes. Includes read protection on 4K \nregion for content protection\nROMCP ROM Controller with \nPatchData Path ROM Controller with ROM Patch support\nSATA Serial ATA Connectivity \nPeripheralsThe SATA controller and PHY is a complete mixed-signal IP solution \ndesigned to implement SATA II, 3.0 Gbps HDD connectivity.Table 2. i.MX 6Dual/6Quad Modules List (continued)\nBlock\nMnemonicBlock Name Subsystem Brief Description\nModules List\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 15SDMA Smart Direct Memory \nAccessSystem \nControl PeripheralsThe SDMA is multi-channel flexible DMA engine. It helps in maximizing \nsystem performance by of f-loading the vari ous cores in dynamic data \nrouting. It has the following features:\n \x81 Powered by a 16-bit Instruction-Set micro-RISC engine\n \x81 Multi-channel DMA supporting up to 32 time-division multiplexed DMA \nchannels\n \x81 48 events with total flexibility to trigger any combination of channels\n \x81 Memory accesses including linear, FIFO, and 2D addressing\n \x81 Shared peripherals between Arm and SDMA \n \x81 Very fast context-switching with 2-level priority based preemptive \nmulti-tasking\n \x81 DMA units with auto-flus h and prefetch capability\n \x81 Flexible address management for DMA transfers (increment, \ndecrement, and no address changes on source and destination \naddress)\n \x81 DMA ports can handle unit-directional and bi-directional flows (copy \nmode)\n \x81 Up to 8-word buffer for configurable burst transfers\n \x81 Support of byte-swapping and CRC calculations \x81 Library of Scripts and API is available\nSJC System JTAG \nControllerSystem \nControl \nPeripheralsThe SJC provides JTAG interfac e, which complies with JTAG TAP \nstandards, to internal logic. The i. MX 6Dual/6Quad processors use JTAG \nport for production, test ing, and system debugging . In addition, the SJC \nprovides BSR (Boundary Scan Register) standard support, which \ncomplies with IEEE1149.1 and IEEE1149.6 standards. \nThe JTAG port must be accessible during platform initial laboratory bring-up, for manufacturing tests and troubleshooting, as well as for \nsoftware debugging by authorized entities. The i.MX  6Dual/6Quad SJC \nincorporates three security modes for protecting against unauthorized accesses. Modes are selected through eFUSE configuration.\nSNVS Secure Non-Volatile \nStorageSecurity Secure Non-Volatile Storage, incl uding Secure Real Time Clock, Security \nState Machine, Master Key Control, and Violation/Tamper Detection and \nreporting.\nSPDIF Sony Philips Digital \nInterconnect FormatMultimedia \nPeripheralsA standard audio file transfer format, developed jointly by the Sony and \nPhillips corporations. It supports Tr ansmitter and Receiver functionality.\nSSI-1\nSSI-2\nSSI-3I2S/SSI/AC97 \nInterfaceConnectivity \nPeripheralsThe SSI is a full-duplex synchronous interface, which is used on the \nprocessor to provide connectivity wit h off-chip audio peripherals. The SSI \nsupports a wide variety of protocols (SSI normal, SSI network, I2S, and AC-97), bit depths (up to 24 bits per word), and clock / frame sync options.\nThe SSI has two pairs of 8x24 FIFOs and hardware support for an \nexternal DMA controller to minimize its impact on system performance. \nThe second pair of FIFOs provides hardware interleaving of a second \naudio stream that reduces CPU over head in use cases where two time \nslots are being used simultaneously.Table 2. i.MX 6Dual/6Quad Modules List (continued)\nBlock\nMnemonicBlock Name Subsystem Brief Description\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n16 NXP SemiconductorsModules List\nTEMPMON Temperature Monitor System \nControl PeripheralsThe temperature monitor/sensor IP mo dule for detecting high temperature \nconditions. The temperature read out does not reflect case or ambient \ntemperature. It reflects the temperatur e in proximity of the sensor location \non the die. Temperature distributio n may not be uniformly distributed; \ntherefore, the read out value may not be the reflection of the temperature \nvalue for the entire die.\nTZASC Trust-Zone Address \nSpace ControllerSecurity The TZASC (TZC-380  by Arm) provides securi ty address region control \nfunctions required for intended applicat ion. It is used on the path to the \nDRAM controller.\nUART-1\nUART-2\nUART-3UART-4\nUART-5UART Interface Connectivity \nPeripheralsEach of the UARTv2 modules support the following serial data \ntransmit/receive protocols and configurations: \n \x81 7- or 8-bit data words, 1 or 2 st op bits, programmable parity (even, odd \nor none)\n \x81 Programmable baud rates up to 5 MHz\n \x81 32-byte FIFO on Tx and 32 half -word FIFO on Rx supporting auto-baud\n \x81 IrDA 1.0 support (up to SIR speed of 115200 bps)\n \x81 Option to operate as 8- pins full UART, DCE, or DTE\nUSBOH3A USB 2.0 High Speed \nOTG and 3x HS HostsConnectivity \nPeripheralsUSBOH3 contains:\n \x81 One high-speed OTG module with integrated HS USB PHY \x81 One high-speed Host module with integrated HS USB PHY\n \x81 Two identical high-speed Host m odules connected to HSIC USB ports.Table 2. i.MX 6Dual/6Quad Modules List (continued)\nBlock\nMnemonicBlock Name Subsystem Brief Description\nModules List\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 17uSDHC-1\nuSDHC-2uSDHC-2\nuSDHC-4SD/MMC and SDXC\nEnhanced Multi-Media Card / \nSecure Digital Host \nControllerConnectivity \nPeripheralsi.MX 6Dual/6Quad specific SoC characteristics:\nAll four MMC/SD/SDIO controller IPs are identical and are based on the uSDHC IP. They are:\n \x81 Conforms to the SD Host Controlle r Standard Specification version 3.0\n \x81 Fully compliant with MMC command/ response sets and Physical Layer \nas defined in the Multimedia Card System Specification, \nv4.2/4.3/4.4/4.41 including high-capacity (size > 2 GB) cards HC MMC. Hardware reset as specified for eMMC cards is supported at ports #3 \nand #4 only.\n \x81 Fully compliant with SD command/response sets and Physical Layer \nas defined in the SD Memory Card Specifications, v3.0 including \nhigh-capacity SDHC cards up to 32 GB and SDXC cards up to 2TB.\n \x81 Fully compliant with SDIO command/response sets and \ninterrupt/read-wait mode as defined in the SDIO Card Specification, \nPart E1, v1.10\n \x81 Fully compliant with SD Card Sp ecification, Part A2, SD Host \nController Standard Specification, v2.00\nAll four ports support:\n \x81 1-bit or 4-bit transfer mode specifications for SD and SDIO cards up to \nUHS-I SDR104 mode (104 MB/s max)\n \x81 1-bit, 4-bit, or 8-bit transfer mode specifications for MMC cards up to 52 \nMHz in both SDR and DDR modes (104 MB/s max)\nHowever, the SoC-level integration and I/O muxing logic restrict the \nfunctionality to the following:\n \x81 Instances #1 and #2 are primarily in tended to serve as external slots or \ninterfaces to on-board SDIO devices. These ports are equipped with \n“Card Detection” and “Write Protection” pads and do not support \nhardware reset.\n \x81 Instances #3 and #4 are primarily intended to serve interfaces to \nembedded MMC memory or interfaces to on-board SDIO devices. \nThese ports do not have “Card detect ion” and “Write Protection” pads \nand do support hardware reset.\n \x81 All ports can work with 1.8 V and 3. 3 V cards. There are two completely \nindependent I/O power domains for Ports #1 and #2 in four bit configuration (SD interface). Port #3 is placed in his own independent \npower domain and port #4 shares power domain with some other \ninterfaces.\nVDOA VDOA Multimedia \nPeripheralsThe Video Data Order Adapter (VDOA) is used to re-order video data from \nthe “tiled” order used by the VPU to  the conventional raster-scan order \nneeded by the IPU.\nVPU Video Processing \nUnitMultimedia \nPeripheralsA high-performing video processing un it (VPU), which covers many \nSD-level and HD-level video decoders and SD-level encoders as a multi-standard video codec engine as well as several important video \nprocessing, such as rotation and mirroring.\nSee the i.MX 6Dual/6Quad reference manual (IMX6DQRM)  for complete \nlist of VPU’s decoding/encoding capabilities.\nWDOG-1 Watchdog Timer \nPeripheralsThe Watchdog Timer supports two comparison points during each \ncounting period. Each of the comparison points is configurable to evoke an interrupt to the Arm core, and a se cond point evokes an external event \non the WDOG line.Table 2. i.MX 6Dual/6Quad Modules List (continued)\nBlock\nMnemonicBlock Name Subsystem Brief Description\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n18 NXP SemiconductorsModules List\n3.1 Special Signal Considerations\nThe package contact assign ments can be found in Section 6, “Package Information and Contact \nAssignments.”  Signal descriptions are defi ned in the i.MX 6Dual/6Qua d reference manual (IMX6DQRM). \nSpecial signal consideration info rmation is contained in the Hardware Development Guide for i.MX \n6Quad, 6Dual, 6DualLite, 6Solo Families of  Applications Processo rs (IMX6DQ6SDLHDG).\n3.2 Recommended Connections fo r Unused Analog Interfaces\nThe recommended connections for unused analog interfaces can be f ound in the section, “Unused analog \ninterfaces,” of the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of \nApplications Proces sors (IMX6DQ6SDLHDG).WDOG-2\n(TZ)Watchdog \n(TrustZone)Timer \nPeripheralsThe TrustZone Watchdog (TZ WDOG) timer module protects against \nTrustZone starvation by providing a method of escaping normal mode and forcing a switch to the TZ mode. TZ  starvation is a situation where the \nnormal OS prevents switching to t he TZ mode. Such a situation is \nundesirable as it can compromise the system’s security. Once the TZ \nWDOG module is activated, it must be serviced by TZ software on a \nperiodic basis. If servicing does not take place, the timer times out. Upon a time-out, the TZ WDOG asserts a TZ mapped interrupt that forces \nswitching to the TZ mode. If it is st ill not served, the TZ WDOG asserts a \nsecurity violation signal to the CSU. The TZ WDOG module cannot be programmed or deactivated by a normal mode Software.\nEIM NOR-Flash /PSRAM \ninterfaceConnectivity \nPeripheralsThe EIM NOR-FLASH / PSRAM provides:\n \x81 Support 16-bit (in muxed IO mode only) PSRAM memories (sync and \nasync operating modes), at slow frequency\n \x81 Support 16-bit (in muxed IO mode only) NOR-Flash memories, at slow \nfrequency\n \x81 Multiple chip selects\nXTALOSC Crystal Oscillator \ninterface— The XTALOSC module enables connectivity to external crystal oscillator \ndevice. In a typical application use-case, it is used for 24 MHz oscillator.Table 2. i.MX 6Dual/6Quad Modules List (continued)\nBlock\nMnemonicBlock Name Subsystem Brief Description\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 194 Electrical Characteristics\nThis section provides the device and module-level electrical characteri stics for the i.MX 6Dual/6Quad \nprocessors.\n4.1 Chip-Level Conditions\nThis section provides the device-level elect rical characteristics for the SoC. See Table 3  for a quick \nreference to the individua l tables and sections.\n4.1.1 Absolute Maximum Ratings\nCAUTION\nStresses beyond those listed under Table 4  may affect reliability or cause \npermanent damage to the device. Thes e are stress ratings only. Functional \noperation of the device at these or any other conditions beyond those \nindicated in the Operating Ranges or Parameters tables  is not implied.Table 3. i.MX 6Dual/6Quad  Chip-Level Conditions\nFor these characteristi cs, … Topic appears …\nAbsolute Maximum Ratings on page 20\nPoP Package Thermal Resistance on page 21Operating Ranges on page 22External Clock Sources on page 24Maximum Measured Supply Currents on page 26Low Power Mode Supply Currents on page 27USB PHY Current Consumption on page 29SATA Typical Power Consumption on page 29PCIe 2.0 Maximum Power Consumption on page 30HDMI Maximum Power Consumption on page 31\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n20 NXP SemiconductorsElectrical Characteristics\nTable 4. Absolute Maximum Ratings\nParameter Description Symbol Min Max Unit\nCore supply input voltage (LDO enabled) VDD_ARM_IN\nVDD_ARM23_IN\nVDD_SOC_IN-0.3 1.6 V\nCore supply input volta ge (LDO bypass) VDD_ARM_IN\nVDD_ARM23_IN\nVDD_SOC_IN-0.3 1.4 V\nCore supply output voltage (LDO enabled) VDD_ARM_CAP\nVDD_SOC_CAP\nVDD_PU_CAP\nNVCC_PLL_OUT-0.3 1.4 V\nVDD_HIGH_IN supply volt age VDD_HIGH_IN -0.3 3.7 V\nDDR I/O supply voltage NVCC_DRAM -0.4 1.975 (See note 1)\n1The absolute maximum voltage includes an allowance for 400 mV of overshoot on the IO pi ns. Per JEDEC standards, the \nallowed signal overshoot must be derated if NVCC_DRAM exceeds 1.575V.V\nGPIO I/O supply voltage NVCC_CSI\nNVCC_EIM\nNVCC_ENET\nNVCC_GPIO\nNVCC_LCD\nNVCC_NAND\nNVCC_SD\nNVCC_JTAG-0.5 3.7 V\nHDMI, PCIe, and SATA PHY high  (VPH) supply voltage HDMI_VPH\nPCIE_VPH\nSATA_VPH-0.3 2.85 V\nHDMI, PCIe, and SATA PHY low (VP) supply voltage HDMI_VP\nPCIE_VP\nSATA_VP-0.3 1.4 V\nLVDS and MIPI I/O supply voltage (2.5V supply) NVCC_LVDS_2P5\nNVCC_MIPI-0.3 2.85 V\nPCIe PHY supply voltage PCIE_VPTX -0.3 1.4 V\nRGMII I/O supply volt age NVCC_RGMII -0.5 2.725 V\nSNVS IN supply voltage\n(Secure Non-Volatile Storage and Real Time Clock)VDD_SNVS_IN -0.3 3.4 V\nUSB I/O supply voltage USB_H1_DN\nUSB_H1_DP\nUSB_OTG_DN\nUSB_OTG_DP\nUSB_OTG_CHD_B-0.3 3.73 V\nUSB VBUS supply voltage USB_H1_VBUS\nUSB_OTG_VBUS—5 . 3 5 V\nVin/Vout input/output voltage range (non-DDR pins) Vin/Vout -0.5 OVDD+0.3 (See note 2)\n2OVDD is the I/O supply voltage.V\nVin/Vout input/output voltage range (DDR pins) Vin/Vout -0.5 OVDD+0.4 (See notes1&2)V\nESD immunity (HBM) Vesd_HBM —2 0 0 0 V\nESD immunity (CDM) Vesd_CDM — 500 V\nStorage temperature range Tstorage -40 150 °C\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 214.1.2 Thermal Resistance\nNOTE\nPer JEDEC JESD51-2, the intent of th ermal resistance measurements is \nsolely for a thermal performance comparison of one package to another in a standardized environment. This met hodology is not meant to and will not \npredict the performance of a package in an application-specific \nenvironment.\n4.1.2.1 FCPBGA Package Thermal Resistance\n4.1.2.2 PoP Package Thermal Resistance\nTable 5  provides the PoP package thermal resistance data.\nTable 5. PoP Package Thermal Resistance Data\nRating Board Symbol Value Unit\nJunction to Ambient1 (natural convection)\n1Junction-to-Ambient Thermal Resistance was determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets \nJEDEC specification for this package.Single layer board (1s) RθJA 41 °C/W\nFour layer board (2s2p) RθJA 26 °C/W\nJunction to Ambient1 (at 200 ft/min) Single layer board (1s) RθJMA 33 °C/W\nFour layer board (2s2p) RθJMA 22 °C/W\nJunction to Board2\n2Junction-to-Board Thermal Resistance was determined per JEDE C JESD51-8. Thermal test boar d meets JEDEC specification \nfor the specified package.—RθJB 13 °C/W\nJunction to Case3 (Top)\n3Junction-to-Case at the top of the pack age was determined by using MIL-STD 883 Method 1012.1. The cold plate temperature \nis used for the case temperature. Reported value includes the thermal resistance of the interface layer.—RθJCtop 2° C / W\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n22 NXP SemiconductorsElectrical Characteristics\n4.1.3 Operating Ranges\nTable 6  provides the operating ranges of the i.MX 6Dual/6Quad processors.\nTable 6. Operating Ranges\nParameter \nDescriptionSymbol Min Typ Max1Unit Comment2\nRun mode: LDO \nenabledVDD_ARM_IN\nVDD_ARM23_IN31.2754— 1.5 V LDO Output Set Point (VDD_ARM_CAP5) of \n1.150 V minimum for operation up to 792 MHz.\n1.054— 1.5 V LDO Output Set Point (VDD_ARM_CAP) of \n0.925 V minimum for operation up to 396 MHz.\nVDD_SOC_IN61.3504— 1.5 V 264 MHz < VPU ≤ 352 MHz; VDDSOC and \nVDDPU LDO outputs (VDD_SOC_CAP and \nVDD_PU_CAP) require 1.225 V minimum.\n1.2754,7— 1.5 V VPU ≤ 264 MHz; VDDSOC and VDDPU LDO \noutputs (VDD_SOC_CAP and VDD_PU_CAP) \nrequire 1.15 V minimum.\nRun mode: LDO \nbypassed8VDD_ARM_IN\nVDD_ARM23_IN31.150 — 1.3 V LDO bypassed for operation up to 792 MHz.\n0.925 — 1.3 V LDO bypassed for operation up to 396 MHz.\nVDD_SOC_IN 1.225 — 1.3 V 264 MHz < VPU ≤ 352 MHz.\n1.15 — 1.3 V VPU ≤ 264 MHz.\nStandby/DSM Mode VDD_ARM_IN \nVDD_ARM23_IN30.9 — 1.3 V See Table 9, “Stop Mode Current and Power \nConsumption,” on page 27 .\nVDD_SOC_IN 0.9 — 1.3 V\nVDD_HIGH internal \nRegulatorVDD_HIGH_IN92.8 — 3.3 V Must match the range of voltages that the \nrechargeable backup battery supports.\nBackup battery supply \nrangeVDD_SNVS_IN92.8 — 3.3 V Should be supplied from the same supply as \nVDD_HIGH_IN, if the syst em does not require \nkeeping real time and other data on OFF state.\nUSB supply voltages USB_OTG_VBUS 4.4 — 5.25 V —\nUSB_H1_VBUS 4.4 — 5.25 V —\nDDR I/O supply NVCC_DRAM 1.14 1.2 1.3 V LPDDR2\nSupply for RGMII I/O \npower group10NVCC_RGMII 1.15 — 2.625 V  \x81 1.15 V – 1.30 V in HSIC 1.2 V mode\n \x81 1.43 V – 1.58 V in RGMII 1.5 V mode\n \x81 1.70 V – 1.90 V in RGMII 1.8 V mode \x81 2.25 V – 2.625 V in RGMII 2.5 V mode\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 23GPIO supplies10NVCC_CSI,\nNVCC_EIM0,NVCC_EIM1,\nNVCC_EIM2,\nNVCC_ENET,\nNVCC_GPIO,\nNVCC_LCD,\nNVCC_NANDF,\nNVCC_SD1,\nNVCC_SD2,NVCC_SD3,\nNVCC_JTAG1.65 1.8,\n2.8,\n3.33.6 V Isolation between the NVCC_EIMx and \nNVCC_SDx different supplies allow them to operate at different voltag es within the specified \nrange.\nExample: NVCC_EIM1 can operate at 1.8 V \nwhile NVCC_EIM2 operates at 3.3 V.\nNVCC_LVDS_2P5\n11\nNVCC_MIPI2.25 2.5 2.75 V —\nHDMI supply voltages HDMI_VP 0.99 1.1 1.3 V —\nHDMI_VPH 2.25 2.5 2.75 V —\nPCIe supply voltages PCIE_VP 1.023 1.1 1.3 V —\nPCIE_VPH 2.325 2.5 2.75 V —\nPCIE_VPTX 1.023 1.1 1.3 V —\nSATA Supply voltages SATA_VP 0.99 1.1 1.3 V —\nSATA_VPH 2.25 2.5 2.75 V —\nJunction temperature\nExtended CommercialTJ -20 — 105 °CS e e  i.MX 6Dual/6Quad Product Lifetime Usage \nEstimates Application Note , AN4724, for \ninformation on product lifetime (power-on \nyears) for this processor.\nJunction temperature\nIndustrialTJ -40 — 105 °CS e e  i.MX 6Dual/6Quad Product Usage Lifetime \nEstimates Application Note , AN4724, for \ninformation on product lifetime (power-on \nyears) for this processor.\n1Applying the maximum voltage results in  maximum power consumption and heat generation. NXP recommends a voltage set \npoint = (Vmin + the supply tolerance). This results in an optimized power/speed ratio.\n2See the Hardware Development Guide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Families of  Applications Processors \n(IMX6DQ6SDLHDG) for bypass capacitors requir ements for each of the *_CAP supply outputs.\n3For Quad core system, connect to V DD_ARM_IN. For Dual core system, ma y be shorted to GND together with \nVDD_ARM23_CAP to reduce leakage.\n4VDD_ARM_IN and VDD_SOC_IN must be at least 125 mV higher than the LDO Output Set Point for correct voltage regulation.\n5VDD_ARM_CAP must not exceed VDD_CACHE_CAP by more  than +50 mV. VDD_CACHE_CAP must not exceed \nVDD_ARM_CAP by more than 200 mV.\n6VDD_SOC_CAP and VDD_PU_CAP must be equal.\n7In LDO enabled mode, the internal LDO output set points must be configured such that the:\nVDD_ARM LDO output set point does not exceed the VDD_SOC LDO output set point by more than 100 mV. \nVDD_SOC LDO output set point is equal to the VDD_PU LDO output set point.\nThe VDD_ARM LDO output set point can be lower than the V DD_SOC LDO output set point, however, the minimum output set \npoints shown in this table must be maintained.Table 6. Operating Ranges (continued)\nParameter \nDescriptionSymbol Min Typ Max1Unit Comment2\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n24 NXP SemiconductorsElectrical Characteristics\n4.1.4 External Clock Sources\nEach i.MX 6Dual/6Quad processor has two external input system cl ocks: a low frequency (RTC_XTALI) \nand a high frequency (XTALI).\nThe RTC_XTALI is used for low-frequency functio ns. It supplies the cloc k for wake-up circuit, \npower-down real time clock operation, and slow syst em and watchdog counters. The clock input can be \nconnected to either an external osci llator or a crystal using the internal  oscillator amplifier. Additionally, \nthere is an internal ring oscillator, that can be used instead of RTC_XT ALI when accuracy is not important.\nThe system clock input XTALI is us ed to generate the main system clock. It supplies the PLLs and other \nperipherals. The system clock input can be connected to either an external  oscillator or a crystal using the \ninternal oscillator amplifier.\nNOTE\nThe internal RTC oscillat or does not provide an accurate frequency and is \naffected by process, voltage and te mperature variati ons. NXP strongly \nrecommends using an exte rnal crystal as the RTC_XTALI reference. If the \ninternal oscillator is us ed instead, careful consider ation should be given to \nthe timing implications on all of the SoC modules dependent on this clock.\nTable 7  shows the interface frequency requirements.\nThe typical values shown in Table 7  are required for use with NXP BSPs  to ensure precise time keeping \nand USB operation. For RTC_XTALI operati on, two clock sources are available:\n\x81 On-chip 40 kHz ring oscillator: This cloc k source has the following characteristics:\n— Approximately 25 μA more Idd than crystal oscillator\n— Approximately ±50% tolerance8In LDO bypassed mode, the external power supply must ensur e that VDD_ARM_IN does not e xceed VDD_SOC_IN by more \nthan 100 mV. The VDD_ARM_IN supply voltage can be lower th an the VDD_SOC_IN supply voltage. The minimum voltages \nshown in this table must be maintained.\n9To set VDD_SNVS_IN voltage with respect to Charging Currents and RTC, see the Hardware Development Guide for i.MX \n6Dual, 6Quad, 6Solo, 6DualLite Families of Applications Processors  (IMX6DQ6SDLHDG).\n10All digital I/O supplies (NVCC_xxxx) must be powered under normal conditions whether the associated I/O pins are in use or \nnot, and associated I/O pins need to have a pull-up or pull- down resistor applied to limit any floating gate current.\n11This supply also powers the pre-drivers of the DDR I/O pins; therefore, it must always be provided, even when LVDS is not used.\nTable 7. External Input Clock Frequency\nParameter Description Symbol Min Typ Max Unit\nRTC_XTALI Oscillator1,2\n1External oscillator or a crystal wit h internal oscillator amplifier.\n2The required frequency stability of this clock source is app lication dependent. For recommendations, see the Hardware \nDevelopment Guide for i.MX 6Dual, 6Quad, 6Solo, 6DualLite Families of Applications Processors (IMX6DQ6SDLHDG).fckil — 32.7683/32.0\n3Recommended nominal frequency 32.768 kHz.—k H z\nXTALI Oscillator2,4\n4External oscillator or a fundamental frequency crystal with internal oscillator amplifier.fxtal —2 4 — M H z\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 25— No external component required\n— Starts up quicker than 32 kHz crystal oscillator\n\x81 External crystal os cillator with on-chip support circuit\n— At power up, an internal ring oscillator is used. Af ter crystal oscillator is stable, the clock circuit \nswitches over to the crystal oscillator automatically.\n— Higher accuracy than ring oscillator.\n— If no external crystal is present, then the ring oscillator is used.\nThe decision to choose a clock source should be ba sed on real-time clock u se and precision timeout.\n4.1.5 Maximum Measured Supply Currents\nPower consumption is highly dependent on the appl ication. Estimating the maximum supply currents \nrequired for power supply design is difficult because the use case that requires maximum supply current is \nnot a realistic use case.\nTo help illustrate the effect of  the application on power consumpti on, data was collected while running \nindustry standard benchmarks that are designed to be compute and gra phic intensive. Th e results provided \nare intended to be used as gui delines for power supply design.\nDescription of te st conditions:\n\x81 The Power Virus data shown in Table 8  represent a use case designe d specifically to show the \nmaximum current consumption possible for the Ar m core complex. All cores are running at the \ndefined maximum frequency and ar e limited to L1 cache accesses only to ensure no pipeline stalls. \nAlthough a valid condition, it would have a very limi ted, if any, practical us e case, and be limited \nto an extremely low duty cycle unless the intentio n was to specifically cau se the worst case power \nconsumption.\n\x81 EEMBC CoreMark: Benchmark designed speci fically for the purpose of measuring the \nperformance of a CPU core. Mo re information available at www.eembc.org/coremark . Note that \nthis benchmark is designed as a core performa nce benchmark, not a power  benchmark. This use \ncase is provided as an example of power consumption that would be typical in a \ncomputationally-intensive applicat ion rather than the Power Virus.\n\x81 3DMark Mobile 2011: Suite of benchmarks designed for the purpo se of measuring graphics and \noverall system performance. Note that this benchmark is designed as a graphics performance \nbenchmark, not a power benchmark. This use case is provided as an example of power \nconsumption that would be  typical in a very gra phics-intensive application.\n\x81 Devices used for the tests were from the hi gh current end of the expected process variation.\nThe NXP power management IC, MMPF0100xxxx, which is targeted for the i.MX 6 series processor \nfamily, supports the power  consumption shown in Table 8 , however a robust therma l design is required for \nthe increased system power dissipation.\nSee the i.MX 6Dual/6Quad Power Consumptio n Measurement Application Note  (AN4509) for more \ndetails on typical power consumpti on under various use case definitions.\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n26 NXP SemiconductorsElectrical Characteristics\nTable 8. Maximum Supply Currents\n Power Supply  Conditions Maximum Current\n Unit\nPower Virus CoreMark\ni.MX 6Quad: \nVDD_ARM_IN + VDD_ARM23_IN \x81 ARM frequency = 792 MHz\n \x81 ARM LDOs set to 1.3V\n \x81Tj = 105 °C3270 2090  mA\ni.MX 6Dual: VDD_ARM_IN  \x81 ARM frequency = 792 MHz\n \x81 ARM LDOs set to 1.3V\n \x81Tj = 105 °C1960 1250  mA\n i.MX 6Dual or i.MX 6Quad:\nVDD_SOC_IN \x81 GPU frequency = 600 MHz\n \x81 SOC LDO set to 1.3 V \x81T\nj = 105 °C2370  mA\n VDD_HIGH_IN — 1251 mA\n VDD_SNVS_IN — 2752 μA\n USB_OTG_VBUS/\nUSB_H1_VBUS (LDO 3P0)—2 53 mA\n Primary Interface (IO) Supplies\n NVCC_DRAM — (see note4) \n NVCC_ENET N=10 Use maximum IO equation5 \n NVCC_LCD N=29 Use maximum IO equation5 \n NVCC_GPIO N=24 Use maximum IO equation5 \n NVCC_CSI N=20 Use maximum IO equation5 \n NVCC_EIM0 N=19 Use maximum IO equation5 \n NVCC_EIM1 N=14 Use maximum IO equation5 \n NVCC_EIM2 N=20 Use maximum IO equation5 \n NVCC_JTAG N=6 Use maximum IO equation5 \n NVCC_RGMII N=6 Use maximum IO equation5 \n NVCC_SD1 N=6 Use maximum IO equation5 \n NVCC_SD2 N=6 Use maximum IO equation5 \n NVCC_SD3 N=11 Use maximum IO equation5 \n NVCC_NANDF N=26 Use maximum IO equation5 \n NVCC_MIPI — 25.5 mANVCC_LVDS2P5 — NVCC_LVDS2P5 is connected to \nVDD_HIGH_CAP at the board \nlevel. VDD_HIGH_CAP is capable \nof handing the current required by \nNVCC_LVDS2P5.\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 274.1.6 Low Power Mode Supply Currents\nTable 9  shows the current core consumption (not includi ng I/O) of the i.MX 6Dual/6Quad processors in \nselected low power modes.MISC\n DRAM_VREF — 1 mA\n1The actual maximum current drawn from  VDD_HIGH_IN will be as shown plus any  additional current drawn from the \nVDD_HIGH_CAP outputs, depending upon actual application c onfiguration (for example, NVCC_LVDS_2P5, NVCC_MIPI, or \nHDMI, PCIe, and SATA VPH supplies).\n2Under normal operating conditions, the maximum current on VDD_SNVS_IN is shown Table 8 . The maximum VDD_SNVS_IN \ncurrent may be higher depending on specific operating configurat ions, such as BOOT_MODE[1:0] not equal to 00, or use of \nthe Tamper feature. During init ial power on, VDD_SNVS_IN can draw up to 1 mA  if the supply is capable of sourcing that \ncurrent. If less than 1 mA is available, the VDD_SNVS_CAP charge time will increase.\n3This is the maximum current per active USB physical interface.\n4The DRAM power consumption is dependent on several factors such  as external signal termination. DRAM power calculators \nare typically available from memory vendors which take into account factors such as signal termination.\nSee the i.MX 6Dual/6Quad Power Consumption Measurement Application Note  (AN4509) for examples of DRAM power \nconsumption during specific use case scenarios.\n5General equation for estimated, maximum power consumption of an IO power supply:\nImax = N x C x V x (0.5 x F)\nWhere:\nN—Number of IO pins supplied by the power lineC—Equivalent external capacitive load\nV—IO voltage\n(0.5 xF)—Data change rate. Up to 0.5 of the clock rate (F)\nIn this equation, Imax is in Amps, C in  Farads, V in Volts, and F in Hertz.\nTable 9. Stop Mode Current and Power Consumption\nMode Test Conditions Supply Typical1Unit\nWAIT  \x81 Arm, SoC, and PU LDOs are set to 1.225 V\n \x81 HIGH LDO set to 2.5 V\n \x81 Clocks are gated\n \x81 DDR is in self refresh \x81 PLLs are active in bypass (24 MHz)\n \x81 Supply voltages remain ONVDD_ARM_IN (1.4 V) 6 mA\nVDD_SOC_IN (1.4 V) 23 mA\nVDD_HIGH_IN (3.0 V) 3.7 mA\nTotal 52 mW\nSTOP_ON  \x81 Arm LDO set to 0.9 V\n \x81 SoC and PU LDOs set to 1.225 V \x81 HIGH LDO set to 2.5 V\n \x81 PLLs disabled\n \x81 DDR is in self refreshVDD_ARM_IN (1.4 V) 7.5 mA\nVDD_SOC_IN (1.4 V) 22 mA\nVDD_HIGH_IN (3.0 V) 3.7 mA\nTotal 52 mWTable 8. Maximum Supply Currents (continued)\n Power Supply  Conditions Maximum Current\n Unit\nPower Virus CoreMark\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n28 NXP SemiconductorsElectrical Characteristics\nSTOP_OFF  \x81 Arm LDO set to 0.9 V\n \x81 SoC LDO set to 1.225 V \n \x81 PU LDO is power gated \x81 HIGH LDO set to 2.5 V\n \x81 PLLs disabled\n \x81 DDR is in self refreshVDD_ARM_IN (1.4 V) 7.5 mA\nVDD_SOC_IN (1.4 V) 13.5 mA\nVDD_HIGH_IN (3.0 V) 3.7 mA\nTotal 41 mW\nSTANDBY  \x81 Arm and PU LDOs are power gated\n \x81 SoC LDO is in bypass\n \x81 HIGH LDO is set to 2.5 V \x81 PLLs are disabled\n \x81 Low voltage\n \x81 Well Bias ON \x81 Crystal oscillator is enabledVDD_ARM_IN (0.9 V) 0.1 mA\nVDD_SOC_IN (0.9 V) 13 mA\nVDD_HIGH_IN (3.0 V) 3.7 mA\nTotal 22 mW\nDeep Sleep Mode\n(DSM) \x81 Arm and PU LDOs are power gated\n \x81 SoC LDO is in bypass\n \x81 HIGH LDO is set to 2.5 V \x81 PLLs are disabled\n \x81 Low voltage\n \x81 Well Bias ON \x81 Crystal oscillator and bandgap are disabledVDD_ARM_IN (0.9 V) 0.1 mA\nVDD_SOC_IN (0.9 V) 2 mA\nVDD_HIGH_IN (3.0 V) 0.5 mA\nTotal 3.4 mW\nSNVS Only  \x81 VDD_SNVS_IN powered\n \x81 All other supplies off\n \x81 SRTC runningVDD_SNVS_IN (2.8V) 41 μA\nTotal 115 μW\n1The typical values shown here are for information only and ar e not guaranteed. These values are average values measured \non a worst-case wafer at 25 °C.Table 9. Stop Mode Current and Power Consumption (continued)\nMode Test Conditions Supply Typical1Unit\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 294.1.7 USB PHY Current Consumption\n4.1.7.1 Power Down Mode\nIn power down mode, everything is  powered down, including the VBUS va lid detectors, typical condition. \nTable 10  shows the USB interface current consumption in power down mode.\nNOTE\nThe currents on the VDD_HIGH_ CAP and VDD_USB_CAP were \nidentified to be the voltage divider circ uits in the USB-specific level shifters.\n4.1.8 SATA Typical Power Consumption\nTable 11  provides SATA PHY currents for certain Tx operating modes.\nNOTE\nTx power consumption values are prov ided for a single transceiver. If \nT = single transceiver power and C = Cl ock module power, the total power \nrequired for N lanes = N x T + C.Table 10. USB PHY Current Consumption in Power Down Mode\nVDD_USB_CAP (3.0 V) VDD_HIGH_CAP (2.5 V) NVCC_PLL_OUT (1.1 V)\nCurrent 5.1 μA1 . 7  μA <0.5 μA\nTable 11. SATA PHY Current Drain\nMode Test Conditions Supply Typical Current Unit\nP0: Full-power state1Single Transceiver SATA_VP 11 mA\nSATA_VPH 13\nClock Module SATA_VP 6.9\nSATA_VPH 6.2\nP0: Mobile2Single Transceiver SATA_VP 11 mA\nSATA_VPH 11\nClock Module SATA_VP 6.9\nSATA_VPH 6.2\nP0s: Transmitter idle Singl e Transceiver SATA_VP 9.4 mA\nSATA_VPH 2.9\nClock Module SATA_VP 6.9\nSATA_VPH 6.2\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n30 NXP SemiconductorsElectrical Characteristics\n4.1.9 PCIe 2.0 Maximum Power Consumption\nTable 12  provides PCIe PHY currents for certain operating modes.P1: Transmitter idle, Rx powered \ndown, LOS disabledSingle Transceiver SATA_VP 0.67 mA\nSATA_VPH 0.23\nClock Module SATA_VP 6.9\nSATA_VPH 6.2\nP2: Powered-down state, only \nLOS and POR enabledSingle Transceiver SATA_VP 0.53 mA\nSATA_VPH 0.11\nClock Module SATA_VP 0.036\nSATA_VPH 0.12\nPDDQ mode3Single Transceiver SATA_VP 0.13 mA\nSATA_VPH 0.012\nClock Module SATA_VP 0.008\nSATA_VPH 0.004\n1Programmed for 1.0 V peak-to-peak Tx level.\n2Programmed for 0.9 V peak-to-peak Tx  level with no boost or attenuation.\n3LOW power non-functional.\nTable 12. PCIe PHY Current Drain\nMode Test Conditions Supply Max Current Unit\nP0: Normal Operation 5G Operations PCIE_VP (1.1 V) 40 mA\nPCIE_VPTX (1.1 V) 20\nPCIE_VPH (2.5 V) 21\n2.5G Operations PCIE_VP (1.1 V) 27\nPCIE_VPTX (1.1 V) 20\nPCIE_VPH (2.5 V) 20\nP0s: Low Recovery Time \nLatency, Power Saving State5G Operations PCIE_VP (1.1 V) 30 mA\nPCIE_VPTX (1.1 V) 2.4\nPCIE_VPH (2.5 V) 18\n2.5G Operations PCIE_VP (1.1 V) 20\nPCIE_VPTX (1.1 V) 2.4\nPCIE_VPH (2.5 V) 18Table 11. SATA PHY Current Drain (continued)\nMode Test Conditions Supply Typical Current Unit\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 314.1.10 HDMI Maximum Power Consumption\nTable 13  provides HDMI PHY currents for both Active 3D  Tx with LFSR15 data pattern and Power-down \nmodes.P1: Longer Recovery Time \nLatency, Lower Power State— PCIE_VP (1.1 V) 12 mA\nPCIE_VPTX (1.1 V) 2.4\nPCIE_VPH (2.5 V) 12\nPower Down — PCIE_VP (1.1 V) 1.3 mA\nPCIE_VPTX (1.1 V) 0.18\nPCIE_VPH (2.5 V) 0.36\nTable 13. HDMI PHY Current Drain\nMode Test Conditions Supply Max Current Unit\nActive Bit rate 251.75 Mbps HDMI_VPH 14 mA\nHDMI_VP 4.1 mA\nBit rate 279.27 Mbps HDMI_VPH 14 mA\nHDMI_VP 4.2 mA\nBit rate 742.5 Mbps HDMI_VPH 17 mA\nHDMI_VP 7.5 mA\nBit rate 1.485 Gbps HDMI_VPH 17 mA\nHDMI_VP 12 mA\nBit rate 2.275 Gbps HDMI_VPH 16 mA\nHDMI_VP 17 mA\nBit rate 2.97 Gbps HDMI_VPH 19 mA\nHDMI_VP 22 mA\nPower-down — HDMI_VPH 49 μA\nHDMI_VP 1100 μATable 12. PCIe PHY Current Drain (continued)\nMode Test Conditions Supply Max Current Unit\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n32 NXP SemiconductorsElectrical Characteristics\n4.2 Power Supplies Requirements and Restrictions\nThe system design must comply with power-up sequence, power-down seque nce, and steady state \nguidelines as described in this section to ensure the reliable operation of the de vice. Any deviation from \nthese sequences may result in the following situations:\n\x81 Excessive current during power-up phase\n\x81 Prevention of the device from booting\n\x81 Irreversible damage to the processor\n4.2.1 Power-Up Sequence\nFor power-up sequence, the re strictions are as follows:\n\x81 VDD_SNVS_IN supply must be tu rned ON before any other power supply. It may be connected \n(shorted) with VDD_HIGH_IN supply.\n\x81 If a coin cell is used to power VDD_SNVS_IN, th en ensure that it is connected before any other \nsupply is switched on.\n\x81 The SRC_POR_B signal controls the processor POR and must be immediately asserted at \npower-up and remain asserted until the VDD _ARM_CAP, VDD_SOC_ CAP, and VDD_PU_CAP \nsupplies are stable. VDD_ARM_IN and VDD_SOC_IN  may be applied in either order with no \nrestrictions.\nNOTE\nEnsure that there is no back voltage (leakage) from any supply on the board \ntowards the 3.3 V supply (for example, from the external components that \nuse both the 1.8 V and 3.3 V supplies).\nNOTE\nUSB_OTG_VBUS and USB_H1_VBUS ar e not part of the power supply \nsequence and can be powered at any time.\n4.2.2 Power-Down Sequence\nThere are no special restricti ons for i.MX 6Dual/6Quad SoC.\n4.2.3 Power Supplies Usage\n\x81 All I/O pins must not be exte rnally driven while the I/O powe r supply for the pin (NVCC_xxx) is \nOFF. This can cause internal latch-up and ma lfunctions due to reverse current flows. For \ninformation about I/O power supply of eac h pin, see the “Power Group” column of Table 85, “12 \nx 12 mm Functional Contact Assignments” .\n\x81 When the SATA interface is not used, the SA TA_VP and SATA_VPH s upplies should be grounded. \nThe input and output supplies for rest of  the ports (SATA_REXT, SATA_PHY_RX_N, \nSATA_PHY_RX_P, and SATA_PHY_TX_N) can remain  unconnected. It is recommended not to \nturn OFF the SATA_VPH supply while the SATA_V P supply is ON, as it may lead to excessive \nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 33power consumption. If boundary scan test is used, SATA_VP and SATA_VPH must remain \npowered.\n\x81 When the PCIE interface is not used, the PC IE_VP, PCIE_VPH, and PC IE_VPTX supplies should \nbe grounded. The input and output  supplies for rest of the por ts (PCIE_REXT, PCIE_RX_N, \nPCIE_RX_P, PCIE_TX_N, and PCIE_TX_P) can remain unconnected. It is recommended not to \nturn the PCIE_VPH supply OFF while the PCIE_VP supply is ON, as it may lead to excessive \npower consumption. If bounda ry scan test is used, PCIE_VP,  PCIE_VPH, and PCIE_VPTX must \nremain powered.\n4.3 Integrated LDO Voltage Regulator Parameters\nVarious internal supplies can be powered ON from in ternal LDO voltage regulat ors. All the supply pins \nnamed *_CAP must be connected to external capaci tors. The onboard LDOs are intended for internal use \nonly and should not be used to power any external circuitry. See the i.MX 6D ual/6Quad reference manual \n(IMX6DQRM) for details on the power  tree scheme recommended operation.\nNOTE\nThe *_CAP signals should not be pow ered externally. These signals are \nintended for internal LDO or LDO bypass operation only.\n4.3.1 Digital Regulators (LDO_ARM, LDO_PU, LDO_SOC)\nThere are three digital LDO regulators (“Digital”, beca use of the logic loads that they drive, not because \nof their construction). The advantages of the regulators are to reduc e the input supply va riation because of \ntheir input supply ripple re jection and their on die tri mming. This translates into more voltage for the die \nproducing higher operating frequencies. Th ese regulators have three basic modes.\n\x81 Bypass. The regulation FET is sw itched fully on passing the exte rnal voltage, DCDC_LOW, to the \nload unaltered. The analog part of the regulator is powered down in this state, removing any loss \nother than the IR drop through the power grid and FET.\n\x81 Power Gate. The regulation FET is switched fu lly off limiting the curre nt draw from the supply. \nThe analog part of the regulator is powered  down here limiting th e power consumption.\n\x81 Analog regulation mode. The regulation FET is c ontrolled such that the output voltage of the \nregulator equals the programmed ta rget voltage. The targ et voltage is fully programmable in 25 mV \nsteps.\nOptionally LDO_SOC/ VDD_SOC_CAP can be used to power th e HDMI, PCIe, and SATA PHY\'s through \nexternal connections.\nFor additional information, see the i.MX 6Dual/6Quad reference manual (IMX6DQRM).\n4.3.2 Regulators for Analog Modules\n4.3.2.1 LDO_1P1 / NVCC_PLL_OUT\nThe LDO_1P1 regulator implements a programmable li near-regulator function from VDD_HIGH_IN (see \nTable 6  for minimum and maximum input  requirements). Typical Program ming Operating Range is 1.0 V \ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n34 NXP SemiconductorsElectrical Characteristics\nto 1.2 V with the nominal default setting as 1.1 V.  The LDO_1P1 supplies the 24 MHz oscillator, PLLs, \nand USB PHY. A programmable brown-out  detector is included in the re gulator that can be used by the \nsystem to determine when the load capability of the regulator is being exceeded to take the necessary steps. \nCurrent-limiting can be enabled to allow for in-r ush current requirements during start-up, if needed. \nActive-pull-down can also be enable d for systems requiring this feature.\nFor information on external capacitor requirements for this regulator, see the Hardware Development \nGuide for i.MX 6Quad, 6Dual, 6DualLite, 6S olo Families of  Applications Processors \n(IMX6DQ6SDLHDG).\nFor additional information, see the i.MX 6Dual/6Quad reference manual (IMX6DQRM).\n4.3.2.2 LDO_2P5\nThe LDO_2P5 module implements a programmable linear-regulator f unction from VDD_HIGH_IN (see \nTable 6  for min and max input require ments). Typical Progr amming Operating Range is 2.25 V to 2.75 V \nwith the nominal default setting as 2.5 V. The LDO _2P5 supplies the SATA PHY,  USB PHY, LVDS PHY, \nHDMI PHY, MIPI PHY, E-fuse module and PLLs. A pr ogrammable brown-out detect or is included in the \nregulator that can be used by the system to determin e when the load capability of the regulator is being \nexceeded, to take the necessary step s. Current-limiting can be enable d to allow for in-rush current \nrequirements during start-up, if need ed. Active-pull-down can also be enabled for systems requiring this \nfeature. An alternate sel f-biased low-precision weak -regulator is included th at can be enabled for \napplications needing to keep the output voltage alive during low-power  modes where the main regulator \ndriver and its associ ated global bandgap reference module are disabled. The out put of the weak-regulator \nis not programmable and is a function of the input supply as well as the lo ad current. Typically, with a 3 V \ninput supply the weak-regulator output is 2.525 V and its output impedance is approximately 40 Ω.\nFor information on external capacitor requirements for this regulator, see the Hardware Development \nGuide for i.MX 6Quad, 6Dual, 6DualLite, 6S olo Families of  Applications Processors \n(IMX6DQ6SDLHDG).\nFor additional information, see the i.MX 6Dual/6Quad reference manual (IMX6DQRM).\n4.3.2.3 LDO_USB\nThe LDO_USB module implements a program mable linear-regulator function from the \nUSB_OTG_VBUS and USB_H1_VBUS voltages ( 4.4 V–5.25 V) to produce a nominal 3.0 V output \nvoltage. A programmable brown- out detector is included in  the regulator that can be  used by the system to \ndetermine when the load capability of the regulator is being exceeded, to take the necessary steps. This \nregulator has a built in power-mux that  allows the user to select to r un the regulator from either VBUS \nsupply, when both are present. If only one of the VBUS voltages is presen t, then the regulator \nautomatically selects this s upply. Current limit is also included to help the system meet in-rush current \ntargets. If no VBUS voltage is pr esent, then the VBUSVALID threshol d setting will prevent the regulator \nfrom being enabled.\nFor information on external capacitor requirements for this regulator, see the Hardware Development \nGuide for i.MX 6Quad, 6Dual, 6DualLite, 6S olo Families of  Applications Processors \n(IMX6DQ6SDLHDG).\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 35For additional information, see the i.MX 6Dual/6Quad reference manual (IMX6DQRM).\n4.4 PLL Electrical Characteristics\n4.4.1 Audio/Video PLL Electrical Parameters\n4.4.2 528 MHz PLL\n4.4.3 Ethernet PLL\n4.4.4 480 MHz PLLTable 14. Audio/Video PLL Electrical Parameters\nParameter Value\nClock output range 650 MHz ~1.3 GHz\nReference clock 24 MHz\nLock time <11250 reference cycles\nTable 15. 528 MHz PLL Electrical Parameters\nParameter Value\nClock output range 528 MHz PLL output\nReference clock 24 MHz\nLock time <11250 reference cycles\nTable 16. Ethernet PLL Electrical Parameters\nParameter Value\nClock output range 500 MHz\nReference clock 24 MHz\nLock time <11250 reference cycles\nTable 17. 480 MHz PLL Electrical Parameters\nParameter Value\nClock output range 480 MHz PLL output\nReference clock 24 MHz\nLock time <383 reference cycles\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n36 NXP SemiconductorsElectrical Characteristics\n4.4.5 Arm PLL\n4.5 On-Chip Oscillators\n4.5.1 OSC24M\nThis block implements an amplifier that when combined with a suitable  quartz crystal and external load \ncapacitors implements an oscillator. Th e oscillator is powered from NVCC_PLL_OUT.\nThe system crystal oscillator consists of a Pierce-t ype structure running off the digital supply. A straight \nforward biased-inverter implementation is used.\n4.5.2 OSC32K\nThis block implements an amplifier that when combined with a suitable  quartz crystal and external load \ncapacitors implements a low power oscillator. It also  implements a power mux such  that it can be powered \nfrom either a ~3 V backup battery (VDD_SNVS_IN) or  VDD_HIGH_IN such as the oscillator consumes \npower from VDD_HIGH_IN when that  supply is available and transitions to the back up battery when \nVDD_HIGH_IN is lost.\nIn addition, if the clock monitor dete rmines that the OSC32K is not presen t, then the source of the 32 kHz \nclock will automatically switch to the internal ring oscillator.\nCAUTION\nThe internal RTC oscillat or does not provide an accurate frequency and is \naffected by process, voltage, and te mperature variations. NXP strongly \nrecommends using an exte rnal crystal as the RTC_XTALI reference. If the \ninternal oscillator is used  instead, careful considerat ion must be given to the \ntiming implications on all of the SoC modules dependent on this clock.\nThe OSC32k runs from VDD_SNVS_CAP, which comes from the VDD_H IGH_IN/VDD_SNVS_IN \npower mux.Table 18. Arm PLL El ectrical Parameters\nParameter Value\nClock output range 650 MHz~1.3 GHz\nReference clock 24 MHz \nLock time <2250 reference cycles\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 374.6 I/O DC Parameters\nThis section includes the DC parame ters of the following I/O types:\n\x81 General Purpose I/O (GPIO)\n\x81 Double Data Rate I/O (DDR) for LPDDR2\n\x81L V D S  I / O\nNOTE\nThe term ‘OVDD’ in this section refers to the asso ciated supply rail of an \ninput or output.\nFigure 3. Circuit fo r Parameters Voh and Vol for I/O CellsTable 19. OSC32K Main Characteristics\nParameter Min Typ Max Comments\nFosc — 32.768 kHz — This frequency is nominal and dete rmined mainly by the crystal selected. 32.0 K \nwould work as well.\nCurrent \nconsumption—4  μA — The typical value shown is only for the oscillator, driven by an external crystal. \nIf the internal ring oscillator is used instead of an external crystal, then \napproximately 25 μA must be added to this value.\nBias resistor — 14 M Ω — This the integrated bias resistor that sets the amplifier into a high gain state. Any \nleakage through the ESD network, external board leakage, or even a scope probe that is significant relative to this valu e will debias the amplifier. The debiasing will \nresult in low gain, and will impact the circuit\'s ability to start up and maintain \noscillations.\nTarget Crystal Properties\nCload — 10 pF — Usually crystals can be purchased tuned for different Cloads. This Cload value is \ntypically 1/2 of the capacitances realized on the PCB on either side of the quartz. A higher Cload will decrease oscillation margin, but increases current oscillating \nthrough the crystal.\nESR — 50 k Ω 100 k ΩEquivalent series resistance of the crysta l. Choosing a crystal with a higher value \nwill decrease the oscillating margin.\n0or1\nPredriverpdatovdd\npad\nnmos (Rpd)\novssVoh min\nVol maxpmos (Rpu)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n38 NXP SemiconductorsElectrical Characteristics\n4.6.1 XTALI and RTC_XTALI (C lock Inputs) DC Parameters\nTable 20  shows the DC parameters for the clock inputs.\nNOTE\nThe Vil and Vih specificat ions only apply when an external clock source is \nused. If a crystal is used, Vil and Vih do not apply.\n4.6.2 General Purpose I/O (GPIO) DC Parameters\nTable 21  shows DC parameters for GPIO  pads. The parameters in Table 21  are guaranteed per the \noperating ranges in Table 6 , unless otherwise noted.Table 20. XTALI and RTC_XTALI DC Parameters\nParameter Symbol Test Co nditions Min Typ Max Unit\nXTALI high-level DC input voltage Vih — 0.8 x NVCC_PLL_OUT — NVCC_PLL_ OUT V\nXTALI low-level DC input voltage Vil — 0 — 0.2 VRTC_XTALI high-level DC input \nvoltageVih — 0.8 — 1.1\n(See note 1)\n1This voltage specification must not be exceeded a nd, as such, is an absolute maximum specification.V\nRTC_XTALI low-level DC input \nvoltageVil — 0 — 0.2 V\nInput capacitance CIN Simulated data — 5 — pF\nXTALI input leakage current at \nstartupIXTALI_STARTUP Power-on startup for \n0.15 msec with a driven \n24 MHz clock\nat 1.1 V. 2\n2This current draw is present even if an ex ternal clock source directly drives XTALI.— — 600 μA\nDC input current IXTALI_DC —— — 2 . 5 μA\nTable 21. GPIO I/O DC Parameters\nParameter Symbol Test Conditions Min Max Unit\nHigh-level output voltage1Voh Ioh = -0.1 mA (DSE2 = 001, 010)\nIoh = -1 mA \n(DSE = 011, 100, 101, 110, 111)OVDD – 0.15 — V\nLow-level output voltage1Vol Iol = 0.1 mA (DSE2 = 001, 010)\nIol = 1mA \n(DSE = 011, 100, 101, 110, 111)—0 . 1 5 V\nHigh-Level DC input voltage1, 3Vih — 0.7 ×OVDD OVDD V\nLow-Level DC input voltage1, 3Vil — 0 0.3 ×OVDD V\nInput Hysteresis Vhys OVDD = 1.8 V\nOVDD = 3.3 V0.25 — V\nSchmitt trigger VT+3, 4VT+ — 0.5 ×OVDD — V\nSchmitt trigger VT–3, 4VT– — — 0.5 ×OVDD V\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 394.6.3 DDR I/O DC Parameters\nThe DDR I/O pads support LPDDR2.\n4.6.4 RGMII I/O 2.5V I/O DC  Electrical Parameters\nThe RGMII interface complies with the RGMII standard ve rsion 1.3. The parameters in Table 22  are \nguaranteed per the operating ranges in Table 6 , unless otherwise noted.Input current (no pull-up/down) Iin Vin = OVDD or 0 -1 1 μA\nInput current (22 k Ω pull-up) Iin Vin = 0 V\nVin = OVDD—2 1 2\n1μA\nInput current (47 k Ω pull-up) Iin Vin = 0 V\nVin = OVDD—1 0 0\n1μA\nInput current (100 k Ω pull-up) Iin Vin = 0 V\nVin= OVDD—4 8\n1μA\nInput current (100 k Ω pull-down) Iin Vin = 0 V\nVin = OVDD—1\n48μA\nKeeper circuit resistance Rkeep Vin = 0.3 x OVDD\nVin = 0.7 x OVDD105 175kΩ\n1Overshoot and undershoot conditions (trans itions above OVDD and below GND) on s witching pads must be held below 0.6 V, \nand the duration of the overshoot/undershoot must not exceed 10% of the system cloc k cycle. Overshoot/ undershoot must be \ncontrolled through printed circuit board layout, transmission li ne impedance matching, signal line termination, or other method s. \nNon-compliance to this specification may affect device  reliability or cause permanent damage to the device.\n2DSE is the Drive Strength Field setting in  the associated IOMUX control register.\n3To maintain a valid level, the transition edge of the input must sustai n a constant slew rate (monotonic) from the current DC \nlevel through to the target DC level, Vil or Vih. M onotonic input transition time is from 0.1 ns to 1 s.\n4Hysteresis of 250 mV is guaranteed over all oper ating conditions when hysteresis is enabled.\nTable 22. RGMII I/O 2.5V I/O DC Electrical Parameters1\nParameter Symbol Test Conditions Min Max Units\nHigh-level output voltage1VOH Ioh= -0.1 mA (DSE=001,010)\nIoh= -1.0 mA (DSE= 011,100,101,110,111)OVDD-0.15 —V\nLow-level output voltage1VOL Iol= 0.1 mA (DSE=001,010)\nIol= 1.0 mA (DSE=011,100,101,110,111)—0 . 1 5 V\nInput Reference Voltage Vref — 0.49xOVDD 0.51xOVDD V\nHigh-Level input voltage 2, 3VIH — 0.7xOVDD OVDD V\nLow-Level input voltage 2, 3VIL —0 0.3xOVDD V\nInput Hysteresis(OVDD=1.8V) VHYS_HighVDD OVDD=1.8V 250 — mV\nInput Hysteresis(OVDD=2.5V) VHYS_HighVDD OVDD=2.5V 250 — mVTable 21. GPIO I/O DC Parameters (continued)\nParameter Symbol Test Conditions Min Max Unit\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n40 NXP SemiconductorsElectrical Characteristics\n4.6.4.1 LPDDR2 Mode I/O DC Parameters\nFor details on supported DDR me mory configurations, see Section 4.10.2, “MMDC Supported LPDDR2 \nConfigurations .”\nThe parameters in Table 23  are guaranteed per the operating ranges in Table 6 , unless otherwise noted.Schmitt trigger VT+ 3, 4VTH+ —0 . 5 x O V D D — m V\nSchmitt trigger VT- 3, 4VTH- — — 0.5xOVDD mV\nPull-up resistor (22 k Ω PU) RPU_22K Vin=0V — 212 μA\nPull-up resistor (22 k Ω PU) RPU_22K Vin=OVDD — 1 μA\nPull-up resistor (47 k Ω PU) RPU_47K Vin=0V — 100 μA\nPull-up resistor (47 k Ω PU) RPU_47K Vin=OVDD — 1 μA\nPull-up resistor (100 k Ω PU) RPU_100K Vin=0V — 48 μA\nPull-up resistor (100 k Ω PU) RPU_100K Vin=OVDD — 1 μA\nPull-down resistor (100 k Ω PD) RPD_100K Vin=OVDD — 48 μA\nPull-down resistor (100 k Ω PD) RPD_100K Vin=0V — 1 μA\nKeeper Circuit Resistance Rkeep — 105 165 k Ω\nInput current (no pull-up/down) Iin VI = 0,VI = OVDD -2.9 2.9 μA\n1 Input Mode Selection: SW_PAD_CTL_GRP_DDR_TYPE_RGMII = 10 (1.8V Mode)\nSW_PAD_CTL_GRP_DDR_TYPE_ RGMII = 11 (2.5V Mode).\n2Overshoot and undershoot conditions (transitions above OVDD an d below GND) on switching pads  must be held below 0.6 \nV, and the duration of the ov ershoot/undersh oot must not exceed 10% of the system clock cycle. Overshoot/ undershoot must \nbe controlled through printed circuit board layout, transmission  line impedance matching, signal line termination, or other \nmethods. Non-compliance to this specif ication may affect device reliability or cause permanent damage to the device.\n3To maintain a valid level, the transition edge of the input must  sustain a constant slew rate (monotonic) from the current DC \nlevel through to the target DC level, Vil or Vih. Mo notonic input transition time is from 0.1 ns to 1 s.\n4Hysteresis of 250 mV is guaranteed over all o perating conditions when hysteresis is enabled \n(register IOMUXC_SW_PAD_CTL _PAD_RGMII_TXC[HYS]= 0).\nTable 23. LPDDR2 I/O DC Electrical Parameters1\nParameters Symbol Test Conditions Min Max Unit\nHigh-level output voltage Voh Ioh = -0.1 mA 0.9 ×OVDD — V\nLow-level output voltage Vol Iol = 0.1 mA — 0.1 ×OVDD V\nInput reference voltage Vref — 0.49 ×OVDD 0.51 ×OVDD\nDC input High Voltage Vih(dc) — Vref+0.13V OVDD VDC input Low Voltage Vil(dc) — OVSS Vref-0.13V VDifferential Input Logic Hi gh Vih(diff) — 0.26 See Note \n2—\nDifferential Input Logic Low Vil(diff) — See Note 2-0.26 —\nInput current (no pull-up/down) Iin Vin = 0 or OVDD -2.5 2.5 μATable 22. RGMII I/O 2.5V I/O DC Electrical Parameters1 (continued)\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 414.6.5 LVDS I/O DC Parameters\nThe LVDS interface complies with TIA/EIA 6 44-A standard. See TIA/EIA STANDARD 644-A, \n“Electrical Characteristics of Low Voltage Differential Signali ng (LVDS) Interface Circuits ” for details.\nTable 24  shows the Low Voltage Differential  Signaling (LVDS) I/O DC parameters.\n4.7 I/O AC Parameters\nThis section includes the AC parame ters of the following I/O types:\n\x81 General Purpose I/O (GPIO)\n\x81 Double Data Rate I/O (DDR) for LPDDR2\n\x81L V D S  I / O\nThe GPIO and DDR I/O load circuit and out put transition time waveforms are shown in Figure 4  and \nFigure 5 .\nFigure 4. Load Circuit for OutputPull-up/pull-down impedance mismatch MMpupd — -15 +15 %\n240 Ω unit calibration resolution Rres — — 10 Ω\nKeeper circuit resistance Rkeep — 110 175 k Ω\n1Note that the JEDEC LPDDR2 specification (JESD209_2B ) supersedes any specification in this document.\n2The single-ended signals need to be within the respective limits (Vih(dc) max, Vil(dc) min) for single-ended signals as well as  \nthe limitations for over shoot and undershoot (see Table 27 ).\nTable 24. LVDS I/O DC Parameters\nParameter Symbol Test Conditions Min Max Unit\nOutput Differential Voltage VOD Rload=100 Ω between padP and padN 250 450 mV\nOutput High Voltage VOH IOH = 0 mA 1.25 1.6\nV Output Low Voltage VOL IOL = 0 mA 0.9 1.25\nOffset Voltage VOS — 1.125 1.375Table 23. LPDDR2 I/O DC Electrical Parameters1 (continued)\nParameters Symbol Test Conditions Min Max Unit\nTest Point From Output\nCL\nCL includes package, probe and fixture capacitanceUnder Test\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n42 NXP SemiconductorsElectrical Characteristics\nFigure 5. Output Transition Time Waveform0VOVDD\n20%80% 80%\n20%\ntr tfOutput (at pad)\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 434.7.1 General Purpose I/O AC Parameters\nThe I/O AC parameters for GPIO in slow  and fast modes are presented in the Table 25  and Table 26 , \nrespectively. Note that the fast or slow I/O behavior  is determined by the appropriate control bits in the \nIOMUXC control registers.\nTable 25. General Purpose I/O AC Parameters 1.8 V Mode\nParameter Symbol Test Condition Min Typ Max Unit\nOutput Pad Transition Times, rise/fall\n(Max Drive, DSE=111)tr, tf 15 pF Cload, slow slew rate\n15 pF Cload, fast slew rate——2.72/2.79\n1.51/1.54\nnsOutput Pad Transition Times, rise/fall\n(High Drive, DSE=101)tr, tf 15 pF Cload, slow slew rate\n15 pF Cload, fast slew rate——3.20/3.36\n1.96/2.07\nOutput Pad Transition Times, rise/fall\n(Medium Drive, DSE=100)tr, tf 15 pF Cload, slow slew rate\n15 pF Cload, fast slew rate——3.64/3.88\n2.27/2.53\nOutput Pad Transition Times, rise/fall\n(Low Drive. DSE=011)tr, tf 15 pF Cload, slow slew rate\n15 pF Cload, fast slew rate——4.32/4.50\n3.16/3.17\nInput Transition Times1\n1Hysteresis mode is recommended for inputs  with transition times greater than 25 ns.trm — — — 25 ns\nTable 26. General Purpose I/O AC Parameters 3.3 V Mode\nParameter Symbol Test Condition Min Typ Max Unit\nOutput Pad Transition Times, rise/fall\n(Max Drive, DSE=101)tr, tf 15 pF Cload, slow slew rate\n15 pF Cload, fast slew rate——1.70/1.79\n1.06/1.15\nnsOutput Pad Transition Times, rise/fall\n(High Drive, DSE=011)tr, tf 15 pF Cload, slow slew rate\n15 pF Cload, fast slew rate——2.35/2.43\n1.74/1.77\nOutput Pad Transition Times, rise/fall\n(Medium Drive, DSE=010)tr, tf 15 pF Cload, slow slew rate\n15 pF Cload, fast slew rate——3.13/3.29\n2.46/2.60\nOutput Pad Transition Times, rise/fall\n(Low Drive. DSE=001)tr, tf 15 pF Cload, slow slew rate\n15 pF Cload, fast slew rate——5.14/5.57\n4.77/5.15\nInput Transition Times1\n1Hysteresis mode is recommended for inputs with transition times greater than 25 ns.trm — — — 25 ns\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n44 NXP SemiconductorsElectrical Characteristics\n4.7.2 DDR I/O AC Parameters\nFor details on supported DDR me mory configurations, see Section 4.10.2, “MMDC Supported LPDDR2 \nConfigurations .”\nTable 27  shows the AC parameters for D DR I/O operating in LPDDR2 mode.\n4.7.3 LVDS I/O AC Parameters\nThe differential output transiti on time waveform is shown in Figure 6 .Table 27. DDR I/O LPDDR2  Mode AC Parameters1\n1Note that the JEDEC LPDDR2 specification (JESD209_2B ) supersedes any specification in this document.Parameter Symbol Test Condition Min Typ Max Unit\nAC input logic high Vih(ac) — Vref + 0.22 — OVDD V\nAC input logic low Vil(ac) — 0 — Vref – 0.22 VAC differential input high voltage\n2\n2Vid(ac) specifies the input differential vo ltage |Vtr – Vcp| required for switching, w here Vtr is the “true” input signal and Vcp  is \nthe “complementary” input signal. The Mini mum value is equal to Vih(ac) – Vil(ac).Vidh(ac) — 0.44 — — V\nAC differential input low voltage Vidl(ac) — — — 0.44 VInput AC differential cross point voltage\n3\n3The typical value of Vix(ac) is expected to be about 0.5 ×OVDD. and Vix(ac) is expected to track variation of OVDD. Vix(ac) \nindicates the voltage at which diffe rential input signal must cross.Vix(ac) Relative to Vref -0.12 — 0.12 V\nOver/undershoot peak Vpeak — — — 0.35 VOver/undershoot area (above OVDD\nor below OVSS)Varea 400 MHz — — 0.2 V-ns\nSingle output slew rate, measured \nbetween Vol(ac) and Voh(ac)tsr 50 Ω to Vref.\n5 pF load.\nDrive impedance = 4 0 Ω ±30%1.5 — 3.5 V/ns\n50 Ω to Vref.\n5pF load.\nDrive impedance = 60 Ω ±30%1— 2 . 5\nSkew between pad rise/fall asymmetry + \nskew caused by SSNt\nSKD clk = 400 MHz —— 0.1 ns\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 45Figure 6. Differential LVDS Driver Transition Time Waveform\nTable 28  shows the AC parameters for LVDS I/O.\n4.8 Output Buffer Impedance Parameters\nThis section defines the I/O impedan ce parameters of the i.MX 6Dual/6Q uad processors fo r the following \nI/O types:\n\x81 General Purpose I/O (GPIO)\n\x81 Double Data Rate I/O (DDR) for LPDDR2\n\x81L V D S  I / O\nNOTE\nGPIO and DDR I/O output driver imp edance is measured with “long” \ntransmission line of impeda nce Ztl attached to I/O pad and incident wave \nlaunched into transmission line. Rpu/Rpd and Ztl form a volta ge divider that \ndefines specific voltage of  incident wave relative  to OVDD. Output driver \nimpedance is calculated from this voltage divider (see Figure 7 ).Table 28. I/O AC Parameters of LVDS Pad\nParameter Symbol Test Condition Min Typ Max Unit\nDifferential pulse skew1\n1tSKD = | tPHLD –tPLHD |, is the magnitude difference in differential propagation delay time between the positive going edge and \nthe negative going edge of the same channel.tSKD\nRload = 100 Ω,\nCload = 2 pF— — 0.25\nns Transition Low to High Time2\n2Measurement levels are 20–80% from output voltage.tTLH —— 0 . 5\nTransition High to Low Time2tTHL —— 0 . 5\nOperating Frequency f — — 600 800 MHzOffset voltage imbalance Vos — — — 150 mVpadp\npadn\nVDIFF0V (Differential)\nVDIFF = {padp} - {padn}\ntTLH20%80%\n20%80%\ntTHLVOH\nVOL\n0V0V\n0V\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n46 NXP SemiconductorsElectrical Characteristics\nFigure 7. Impedance Matching Load for Measurementipp_do\nCload = 1pZtl Ω, L = 20 inches\npredriverPMOS (Rpu)\nNMOS (Rpd)padOVDD\nOVSS\nt,(ns)U,(V)\nOVDDt,(ns)\n0VDDVin(do)\nVout (pad)U,(V)\nVref\nRpu = V o v d d–V r e f 1\nVref1× Ztl\nRpd = × ZtlVref2\nV o v d d–V r e f 2Vref1Vref2\n0\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 474.8.1 GPIO Output Buffer Impedance\nTable 29  shows the GPIO output buffer impedance (OVDD 1.8 V).\nTable 30  shows the GPIO output buffer impedance (OVDD 3.3 V).Table 29. GPIO Output Buffer Average Impedance (OVDD 1.8 V)\nParameter Symbol Drive Stre ngth (DSE) Typ Value Unit\nOutput Driver \nImpedanceRdrv001\n010011\n100\n101110\n111260\n130\n90\n60\n5040\n33Ω\nTable 30. GPIO Output Buffer Average Impedance (OVDD 3.3 V)\nParameter Symbol Drive Stre ngth (DSE) Typ Value Unit\nOutput Driver \nImpedanceRdrv001\n010011\n100\n101110\n111150\n7550\n37\n3025\n20Ω\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n48 NXP SemiconductorsElectrical Characteristics\n4.8.2 DDR I/O Output Buffer Impedance\nFor details on supported DDR me mory configurations, see Section 4.10.2, “MMDC Supported LPDDR2 \nConfigurations .”\nTable 31  shows DDR I/O output buffer impedanc e of i.MX 6Dual/6Quad processors.\nNote:  \n1. Output driver impedance is controlled across PVTs using ZQ calibration procedure.\n2. Calibration is done against 240 W external reference resistor.\n3. Output driver impedance deviat ion (calibration accuracy) is ±5 % (max/min impedance) across PVTs.\n4.8.3 LVDS I/O Output Buffer Impedance\nThe LVDS interface complies with TIA/EIA 6 44-A standard. See, TIA/EIA STANDARD 644-A, \n“Electrical Characteristics of Low Voltage Differential Signaling (LVDS ) Interface Circuits” for details.\n4.9 System Modules Timing\nThis section contains the timing and electrical para meters for the modules in each i.MX 6Dual/6Quad \nprocessor.\n4.9.1 Reset Timing Parameters\nFigure 8  shows the reset timing and Table 32  lists the timing parameters.\nFigure 8. Reset Timing DiagramTable 31. LPDDR2 I/O Output Buffer Impedance\nParameter Symbol Test ConditionsTypical\nUnitNVCC_DRAM=1.2 V \nDDR_SEL=10\nOutput Driver \nImpedanceRdrvDrive Strength (DSE) =\n000\n001010\n011\n100101\n110\n111Hi-Z\n240120\n80\n6048\n40\n34Ω\nSRC_POR_B\nCC1(Input)\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 494.9.2 WDOG Reset Timing Parameters\nFigure 9  shows the WDOG reset timing and Table 33  lists the timing parameters.\nFigure 9. WDOG1_B Timing Diagram\nNOTE\nXTALOSC_RTC_XTALI is approximately 32 kHz. \nXTALOSC_RTC_XTALI cycle is one  period or approximately 30 μs.\nNOTE\nWDOG1_B output signals (for each one of the Watchdog modules) do not \nhave dedicated pins, but are muxed out through the IOMUX. See the IOMUX \nmanual for detailed information.\n4.9.3 External Interface Module (EIM)\nThe following subsections provide information on the EIM. Maxim um operating frequency for EIM data \ntransfer is 104 MHz. Timing paramete rs in this section that are given as a function of regist er settings or \nclock periods are valid for the entire ra nge of allowed fre quencies (0–104 MHz).Table 32. Reset Timing Parameters\nID Parameter Min Max Unit\nCC1 Duration of SRC_POR_B to be qualified as valid 1 — XTALOSC_RTC_ XTALI cycle\nTable 33. WDOG1_B Timing Parameters\nID Parameter Min Max Unit\nCC3 Duration of WDOG1_B Assertion 1 — XTALOSC_RTC_ XTALI cycleWDOG1_B\nCC3(Output)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n50 NXP SemiconductorsElectrical Characteristics\n4.9.3.1 EIM Interface Pads Allocation\nEIM supports 32-bit, 16-bit and 8-bi t devices operating in ad dress/data separate or  multiplexed modes. \nTable 34  provides EIM interface pads al location in different modes.\nTable 34. EIM Internal Module Multiplexing1\n1For more information on configuration ports mentioned in this table, see the i.MX 6Dual/6Quad reference manual \n(IMX6DQRM).SetupNon Multiplexed Address/Data ModeMultiplexed \nAddress/Data mode\n8 Bit 16 Bit 32 Bit 16 Bit 32 Bit\nMUM = 0, \nDSZ = 100MUM = 0, \nDSZ = 101MUM = 0, \nDSZ = 110MUM = 0, \nDSZ = 111MUM = 0, \nDSZ = 001MUM = 0, \nDSZ = 010MUM = 0, \nDSZ = 011MUM = 1,\nDSZ = 001MUM = 1,\nDSZ = 011\nEIM_ADDR\n[15:00]EIM_AD\n[15:00]EIM_AD\n[15:00]EIM_AD \n[15:00]EIM_AD\n[15:00]EIM_AD\n[15:00]EIM_AD\n[15:00]EIM_AD \n[15:00]EIM_AD \n[15:00]EIM_AD \n[15:00]\nEIM_ADDR\n[25:16]EIM_ADDR\n[25:16]EIM_ADDR\n[25:16]EIM_ADDR\n[25:16]EIM_ADDR\n[25:16]EIM_ADDR\n[25:16]EIM_ADDR\n[25:16]EIM_ADDR\n[25:16]EIM_ADDR\n[25:16]EIM_DATA\n[09:00]\nEIM_DATA\n[07:00],\nEIM_EB0_BEIM_DATA\n[07:00]——— E I M _ D A T A\n[07:00]—E I M _ D A T A\n[07:00]EIM_AD \n[07:00]EIM_AD \n[07:00]\nEIM_DATA\n[15:08], \nEIM_EB1_B—E I M _ D A T A\n[15:08]—— E I M _ D A T A\n[15:08]—E I M _ D A T A\n[15:08]EIM_AD \n[15:08]EIM_AD\n[15:08]\nEIM_DATA\n[23:16], \nEIM_EB2_B—— E I M _ D A T A\n[23:16]—— E I M _ D A T A  \n[23:16]EIM_DATA\n[23:16]—E I M _ D A T A\n[07:00]\nEIM_DATA\n[31:24], \nEIM_EB3_B——— E I M _ D A T A\n[31:24]— EIM_DATA \n[31:24]EIM_DATA\n[31:24]—E I M _ D A T A\n[15:08]\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 514.9.3.2 General EIM Timing-Synchronous Mode\nFigure 10 , Figure 11 , and Table 35  specify the timings related to the EIM module. All EI M output control \nsignals may be asserted and deasserted by an internal  clock synchronized to the EIM_BCLK rising edge \naccording to corres ponding assertion/negation control fields.\nFigure 10. EIM Output Timing Diagram\nFigure 11. EIM Input Timing Diagram\n4.9.3.3 Examples of EI M Synchronous Accesses\nTable 35. EIM Bus Timing Parameters\nID Parameter Min1Max1Unit\nWE1 EIM_BCLK cycle time2t×(k+1) — ns\nWE2 EIM_BCLK high level width 0.4 ×t×(k+1) — ns\nWE3 EIM_BCLK low level width 0.4 ×t×(k+1) — nsWE4\nEIM_ADDRxx\nEIM_CSx_B\nEIM_WE_B\nEIM_OE_BEIM_BCLK\nEIM_EBx_B\nEIM_LBA_B\nOutput Data...\nWE5\nWE6 WE7\nWE8 WE9 \nWE10WE11 \nWE12 WE13 \nWE14 WE15 \nWE16 WE17WE3WE2\nWE1\nInput Data\nEIM_WAIT_BEIM_BCLK\nWE19WE18\nWE21WE20\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n52 NXP SemiconductorsElectrical Characteristics\nWE4 Clock rise to address valid -0.5 × t × (k+1) - 1.25 -0.5 × t × (k+1) + 2.25 ns\nWE5 Clock rise to address invalid 0.5 × t × (k+1) - 1.25 0.5 × t × (k+1) + 2.25 ns\nWE6 Clock rise to EIM_CSx_B valid -0.5 × t × (k+1) - 1.25 -0.5 × t × (k+1) + 2.25 ns\nWE7 Clock rise to EI M_CSx_B invalid 0.5 × t × (k+1) - 1.25 0.5 × t × (k+1) + 2.25 ns\nWE8 Clock rise to EIM_WE_B valid -0.5 × t × (k+1) - 1.25 -0.5 × t × (k+1) + 2.25 ns\nWE9 Clock rise to EI M_WE_B invalid 0.5 × t × (k+1) - 1.25 0.5 × t × (k+1) + 2.25 ns\nWE10 Clock rise to EIM_OE_B valid -0.5 × t × (k+1) - 1.25 -0.5 × t × (k+1) + 2.25 ns\nWE11 Clock rise to EIM_OE_B invalid 0.5 × t × (k+1) - 1.25 0.5 × t × (k+1) + 2.25 ns\nWE12 Clock rise to EIM_EBx_B valid -0.5 × t × (k+1) - 1.25 -0.5 × t × (k+1) + 2.25 ns\nWE13 Clock rise to EIM_EBx_B invalid 0.5 × t × (k+1) - 1.25 0.5 × t × (k+1) + 2.25 ns\nWE14 Clock rise to EIM_LBA_B valid -0.5 × t × (k+1) - 1.25 -0.5 × t × (k+1) + 2.25 ns\nWE15 Clock rise to EI M_LBA_B invalid 0.5 × t × (k+1) - 1.25 0.5 × t × (k+1) + 2.25 ns\nWE16 Clock rise to output data valid -0.5 × t × (k+1) - 1.25 -0.5 × t × (k+1) + 2.25 ns\nWE17 Clock rise to output data invalid 0.5 × t × (k+1) - 1.25 0.5 × t × (k+1) + 2.25 ns\nWE18 Input data setup time to clock rise 2.3 — nsWE19 Input data hold time from clock rise 2 — nsWE20 EIM_WAIT_B setup ti me to clock rise 2 — ns\nWE21 EIM_WAIT_B hold time from clock rise 2 — ns\n1k represents register setting BCD value.\n2t is clock period (1/Freq). For 104 MHz, t = 9.165 ns.Table 35. EIM Bus Timing Parameters (continued)\nID Parameter Min1Max1Unit\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 53Figure 12  to Figure 15  provide few examples of ba sic EIM accesses to external  memory devices with the \ntiming parameters mentioned previously fo r specific control parameters settings.\nFigure 12. Synchronous Memory Read Access, WSC=1\nFigure 13. Synchronous Memory, Write Access, WSC=1, WBEA=0 and WADVN=0Last Valid Address Address v1\nD(v1)EIM_BCLK\nEIM_ADDRxx\nEIM_DATAxxEIM_WE_B\nEIM_LBA_B\nEIM_OE_B\nEIM_EBx_BEIM_CSx_BWE4 WE5\nWE6WE7\nWE11 \nWE13 WE12WE14\nWE15\nWE18 WE19WE6\nWE10\nLast Valid Address Address V1\nD(V1)EIM_BCLK\nEIM_ADDRxx\nEIM_DATAxxEIM_WE_B\nEIM_LBA_B\nEIM_OE_B\nEIM_EBx_BEIM_CSx_BWE4 WE5\nWE6 WE7\nWE8 WE9\nWE12 WE13WE14\nWE15\nWE16 WE17\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n54 NXP SemiconductorsElectrical Characteristics\nFigure 14. Muxed Address/Data (A/D ) Mode, Synchronous Write Access, \nWSC=6,ADVA=0, ADVN=1, and ADH=1\nNOTE\nIn 32-bit muxed address/data (A/D) mode the 16 MSBs are driven on the \ndata bus.\nFigure 15. 16-Bit Muxed A/D Mode, Synchronous Read Access, \nWSC=7, RADVN=1, ADH=1, OEA=0EIM_BCLK\nEIM_ADDRxx/\nEIM_WE_B\nEIM_LBA_B\nEIM_OE_B\nEIM_EBx_BEIM_CSx_BAddress V1 Write DataEIM_ADxxWE4WE16\nWE6 WE7\nWE9 WE8\nWE10WE11 WE14 WE15WE17WE5\nLast Address Valid\nLastEIM_BCLK\nEIM_ADDRxx/\nEIM_WE_B\nEIM_LBA_B\nEIM_OE_B\nEIM_EBx_BEIM_CSx_BAddress V1 Data Address\nEIM_ADxxWE5 \nWE6\nWE7\nWE14 WE15 \nWE10\nWE11 \nWE12WE13 WE18WE19 WE4\nValid\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 554.9.3.4 General EIM Timing-Asynchronous Mode\nFigure 16  through Figure 20  and Table 36  provide timing parameters relative  to the chip select (CS) state \nfor asynchronous and DTACK EIM accesses with corresponding EIM bit fi elds and the timing \nparameters mentioned above.\nAsynchronous read and write ac cess length in cycles may vary from what is shown in Figure 16  through \nFigure 19  as RWSC, OEN & CSN is confi gured differently. See the i.MX  6Dual/6Quad reference manual \n(IMX6DQRM) for the EIM programming model.\nFigure 16. Asynchronous Memory Read Access (RWSC = 5)Last Valid Address Address V1\nD(V1)EIM_ADDRxx/\nEIM_DATA[07:00]EIM_WE_B\nEIM_LBA_B\nEIM_OE_B\nEIM_EBx_BEIM_CSx_B\nNext Address\nWE39\nWE35\nWE37WE32\nWE36\nWE38\nWE43WE40WE31\nWE44INT_CLKstart of\naccessend of\naccess\nMAXDIMAXCSO\nMAXCOEIM_ADxx\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n56 NXP SemiconductorsElectrical Characteristics\nFigure 17. Asynchronous A/D Muxed Read Access (RWSC = 5)\nFigure 18. Asynchronous Memory Write AccessAddr. V1 D(V1)EIM_ADDRxx/\nEIM_WE_B\nEIM_LBA_B\nEIM_OE_B\nEIM_EBx_BEIM_CSx_B\nWE39\nWE35A\nWE37WE36\nWE38WE40AWE31\nWE44INT_CLKstart ofaccessend ofaccess\nMAXDIMAXCSO\nMAXCOWE32AEIM_ADxx\nLast Valid Add ress Address V1\nD(V1)EIM_ADDRxx\nEIM_DATAxxEIM_WE_B\nEIM_LBA_B\nEIM_OE_B\nEIM_EBx_BEIM_CSx_B\nNext AddressWE31\nWE39WE33\nWE45WE32\nWE40WE34\nWE46\nWE42\nWE41\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 57Figure 19. Asynchronous A/D Muxed Write Access\nFigure 20. DTACK Mode Read Access (DAP=0)EIM_WE_B\nEIM_OE_B\nEIM_EBx_BEIM_CSx_B\nWE33\nWE45WE34\nWE46Addr. V1 D(V1)EIM_ADDRxx/WE31\nWE42WE41A\nWE32AEIM_DATAxx\nEIM_LBA_BWE39WE40A\nLast Valid Address Address V1\nD(V1)EIM_ADDRxx\nEIM_DATAxx[07:00]EIM_WE_B\nEIM_LBA_B\nEIM_OE_B\nEIM_EBx_BEIM_CSx_B\nNext Address\nWE39\nWE35\nWE37WE32\nWE36\nWE38\nWE43WE40WE31\nWE44\nWE47WE48\nEIM_DTACK_B\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n58 NXP SemiconductorsElectrical Characteristics\nFigure 21. DTACK Mode Write Access (DAP=0)\nTable 36. EIM Asynchronous Timing Parameters Relative to Chip Select1, 2 \nRef No. ParameterDetermination by Synchronous \nmeasured parametersMin Max Unit\nWE31 EIM_CSx_B valid to Address Valid WE4-WE6-CSA ×t- 3 . 5 - C S A ×t3 . 5 - C S A ×tn s\nWE32 Address Invalid to EIM_CSx_B \nInvalid WE7-WE5-CSN ×t- 3 . 5 - C S N ×t3 . 5 - C S N ×tn s\nWE32A\n(muxed\nA/D)EIM_CSx_B valid to Address \nInvalidt+WE4-WE7+\n(ADVN+ADVA+1-CSA) ×tt-3 . 5 + ( A D V N + A\nDVA+1-CSA) ×tt+3 . 5 + ( A D V N + A D V A +\n1-CSA) ×tns\nWE33 EIM_CSx_B Valid to EIM_WE_B \nValidWE8-WE6+(WEA-WCSA) ×t- 3 . 5 + ( W E A - W C S\nA)×t3.5+(WEA-WCSA) ×tn s\nWE34 EIM_WE_B Invalid to EIM_CSx_B \nInvalidWE7-WE9+(WEN-WCSN) ×t -3.5+(WEN-WCS\nN)×t3.5+(WEN-WCSN) ×tn s\nWE35 EIM_CSx_B Valid to EIM_OE_B \nValidWE10- WE6+(OEA-RCSA) ×t -3.5+(OEA-RCS\nA)×t3.5+(OEA-RCSA) ×tn s\nWE35A\n(muxed\nA/D)EIM_CSx_B Valid to EIM_OE_B \nValidWE10-WE6+(OEA+RADVN+R\nADVA+ADH+1-RCSA) ×t-3.5+(OEA+RAD\nVN+RADVA+ADH\n+1-RCSA) ×t3.5+(OEA+RADVN+RA\nDVA+ADH+1-RCSA) ×tns\nWE36 EIM_OE_B Invalid to EIM_CSx_B \nInvalidWE7-WE11+(OEN-RCSN) ×t -3.5+(OEN-RCS\nN)×t3.5+(OEN-RCSN) ×tn s\nWE37 EIM_CSx_B Valid to EIM_EBx_B \nValid (Read access)WE12-WE6+(RBEA-RCSA) ×t -3.5+(RBEA- RC\nSA)×t3.5+(RBEA - RCSA) ×tn s\nWE38 EIM_EBx_B Invalid to \nEIM_CSx_B Invalid (Read access)WE7-WE13+(RBEN-RCSN) ×t- 3 . 5 +\n(RBEN-RCSN) ×t3.5+(RBEN-RCSN) ×tn s\nWE39 EIM_CSx_B Valid to EIM_LBA_B \nValidWE14-WE6+(ADVA-CSA) ×t- 3 . 5 +\n(ADVA-CSA) ×t3.5+(ADVA-CSA) ×tn sLast Valid Address Address V1\nD(V1)EIM_ADDRxx\nEIM_DATAxxEIM_WE_B\nEIM_LBA_B\nEIM_OE_B\nEIM_EBx_BEIM_CSx_B\nNext AddressWE31\nWE39WE33\nWE45WE32\nWE40WE34\nWE46\nWE42\nWE41\nEIM_DTACK_B\nWE47WE48\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 59WE40 EIM_LBA_B Invalid to \nEIM_CSx_B Invalid (ADVL is asserted)WE7-WE15-CSN ×t- 3 . 5 - C S N ×t3 . 5 - C S N ×tn s\nWE40A\n(muxed\nA/D)EIM_CSx_B Valid to EIM_LBA_B \nInvalidWE14-WE6+(ADVN+ADVA+1-\nCSA) ×t-3.5+(ADVN+AD\nVA+1-CSA) ×t3.5+(ADVN+ADVA\n+1-CSA) ×tns\nWE41 EIM_CSx_B Valid to Output Data \nValidWE16-WE6-WCSA ×t- 3 . 5 - W C S A ×t3 . 5 - W C S A ×tn s\nWE41A\n(muxed\nA/D)EIM_CSx_B Valid to Output Data \nValidWE16-WE6+(WADVN+WADVA\n+ADH+1-WCSA) ×t-3.5+(WADVN+\nWADVA\n+ADH+1-WCSA)\n×t3.5+(WADVN+WADVA\n+ADH+1-WCSA) ×tns\nWE42 Output Data Invalid to EIM_CSx_B \nInvalidWE17-WE7-CSN ×t- 3 . 5 - C S N ×t3 . 5 - C S N ×tn s\nMAXCO Output maximum delay from \ninternal driving \nEIM_ADDRxx/control flip-flops to chip outputs.10 — 10 ns\nMAXCSO Output maximum delay from \ninternal chip selects driving \nflip-flops to EIM_CSx_B out.10 — 10 ns\nMAXDI EIM_DATAxx MAXIMUM delay \nfrom chip input data  to its internal \nflip-flop5— 5 n s\nWE43 Input Data Valid to EIM_CSx_B \nInvalidMAXCO-MAXCSO+MAXDI MAXCO-MAXCS\nO+MAXDI—n s\nWE44 EIM_CSx_B Invalid to Input Data \nInvalid00 — n s\nWE45 EIM_CSx_B Valid to EIM_EBx_B \nValid (Write access)WE12-WE6+(WBEA-WCSA) ×t -3.5+(WBEA-WC\nSA)×t3.5+(WBEA-WCSA) ×tn s\nWE46 EIM_EBx_B Invalid to \nEIM_CSx_B Invalid (Write access)WE7-WE13+(WBEN-WCSN) ×t -3.5+(WBEN-WC\nSN)×t3.5+(WBEN-WCSN) ×tn s\nMAXDTI Maximum delay from\nEIM_DTACK_B input to its internal flip-flop + 2 cycles for \nsynchronization10 — 10 ns\nWE47 EIM_DTACK_B Active to \nEIM_CSx_B InvalidMAXCO-MAXCSO+MAXDTI MAXCO-MAXCS\nO+MAXDTI—n s\nWE48 EIM_CSx_B Invalid to \nEIM_DTACK_B invalid00 — n s\n1For more information on configuration parameters mentioned in  this table, see the i.MX 6Dual/6Quad reference manual \n(IMX6DQRM).Table 36. EIM Asynchronous Timing Parameters Relative to Chip Select1, 2  (continued)\nRef No. ParameterDetermination by Synchronous \nmeasured parametersMin Max Unit\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n60 NXP SemiconductorsElectrical Characteristics\n4.10 Multi-Mode DDR Controller (MMDC)\nThe Multi-mode DDR Controller is a dedicated interface to LPDDR2 SDRAM.\n4.10.1 MMDC Compatibility with  JEDEC-Compliant SDRAMs\nThe i.MX 6Dual/6Quad MMDC supports the following memory type:\n\x81 LPDDR2 SDRAM compliant to JESD209-2B LPDDR2 JEDEC standard release June, 2009\nMMDC operation with the standards stated above is contingent upon th e board DDR design adherence to \nthe DDR design and layout requirements stated in the Hardware Development Guide for i.MX 6Quad, \n6Dual, 6DualLite, 6Solo Families of Applications Processors  (IMX6DQ6SDLHDG). \n4.10.2 MMDC Supported LP DDR2 Configurations\nThe table below shows the supported LPDDR2 configurations:\n4.11 General-Purpose Media Interface (GPMI) Timing\nThe i.MX 6Dual/6Quad GPMI controll er is a flexible interface NAND Flash controller with 8-bit data \nwidth, up to 200 MB/s I/O speed and individual chip select. It supports Asynchronous timing mode, Source \nSynchronous timing mode, and Sams ung Toggle timing mode separately described in the following \nsubsections.2In this table:\n\x81 t means clock period from axi_clk frequency.\n\x81 CSA means register setting for WCSA when in writ e operations or RCSA when in read operations.\n\x81 CSN means register setting for WCSN when in write operations or RCSN when in read operations.\n\x81 ADVN means register setting for WADVN when in wr ite operations or RADVN when in read operations.\n\x81 ADVA means register setting for WADVA when in wr ite operations or RADVA when in read operations.\nTable 37. i.MX 6Dual/6Quad Supported LPDDR2 Configurations\nParameter LPDDR2\nClock frequency 400 MHz\nBus width 32-bit per channelChannel DualChip selects 2 per channel\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 614.11.1 Asynchronous Mode AC Ti ming (ONFI 1.0 Compatible)\nAsynchronous mode AC timings are provided as multipli cations of the clock cycle and fixed delay. The \nMaximum I/O speed of GPMI in Asynchronous mode is about 50 MB/s. Figure 22  through Figure 25  \ndepict the relative timing between GPMI signals at the module level for different operations under \nAsynchronous mode. Table 38  describes the timing para meters (NF1–NF17) that are shown in the figures.\nFigure 22. Command Latch Cycle Timing Diagram\nFigure 23. Address Latch Cycle Timing Diagram\nFigure 24. Write Data Latch Cycle Timing Diagram \n \n \n \nCommand      \n .!.$?#,%\n.!.$?#%\x10?"\n.!.$?7%?"\n.!.$?!,%\n.!.$?$!4!XX \nNF8 NF9NF7 NF6NF5NF2 NF1\nNF3 NF4\n \n \n \n \nAddress NF10 \nNF11 \nNF9 NF8NF7\n NF6\n NF5 NF1 \nNF3 .!.$?#,%\n.!.$?#%\x10?"\n.!.$?7%?"\n.!.$?!,%\nNAND_DATAxx\n \n \n \n \nData  to  NF NF10 \nNF11\n \nNF7  NF6NF5 NF1 \nNF3 .!.$?#,%\n.!.$?#%\x10?"\n.!.$?7%?"\n.!.$?!,%\n.!.$?$!4!XXNF9 NF8\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n62 NXP SemiconductorsElectrical Characteristics\nFigure 25. Read Data Latch Cycl e Timing Diagram (Non-EDO Mode)\nFigure 26. Read Data Latch Cycle Timing Diagram (EDO Mode)\nTable 38. Asynchronous Mode Timing Parameters1\nID Parameter SymbolTiming\nT = GPMI Clock CycleUnit\nMin Max\nNF1 NAND_CLE setup time tCLS (AS + DS) ×T - 0.12 [see 2,3]n s\nNF2 NAND_CLE hold time tCLH DH ×T - 0.72 [see 2]n s\nNF3 NAND_CEx_B setup time tCS (AS + DS + 1) ×T [see 3,2]n s\nNF4 NAND_CEx_B hold time tCH (DH+1) ×T - 1 [see 2]n s\nNF5 NAND_WE_B pulse width tWP DS ×T [see 2]n s\nNF6 NAND_ALE setup time tALS (AS + DS) ×T - 0.49 [see 3,2]n s\nNF7 NAND_ALE hold time tALH (DH ×T - 0.42 [see 2]n s\nNF8 Data setup time tDS DS ×T - 0.26 [see 2]n s\nNF9 Data hold time tDH DH ×T - 1.37 [see 2]n s\nNF10 Write cycle time tWC (DS + DH) ×T [see 2]n s\nNF11 NAND_WE_B hold time tWH DH ×T [see 2]n s\nNF12 Ready to NAND_RE_B low tRR4(AS + 2) ×T [see 3,2]— n s\nNF13 NAND_RE_B pulse width tRP DS ×T [see 2]n s\nNF14 READ cycle time tRC (DS + DH) ×T [see 2]n s\nNF15 NAND_RE_B high hold time tREH DH ×T [see 2]n s \n \n \n \n \nData from NF NF14 \nNF15 \nNF17 NF16NF12\n NF13 .!.$?#,%\n.!.$?#%\x10?"\n.!.$?2%?"\n.!.$?2%!$9?"\n.!.$?$!4!XX\n \n \n \n \nData from NF  NF14 \nNF15 \nNF17  \nNF16NF12\n NF13 .!.$?#,%\n.!.$?#%\x10?"\n.!.$?2%?"\n.!.$?2%!$9?"\nNAND_DATAxx\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 63In EDO mode ( Figure 26 ), NF16/NF17 are different from the definition in non-EDO mode ( Figure 25 ). \nThey are called tREA/tRHOH (NAND_RE_B acce ss time/NAND_RE_B HIGH to output hold). The \ntypical value for them ar e 16 ns (max for tREA)/15 ns (min for tRHOH) at 50 MB/s EDO mode. In EDO \nmode, GPMI will sample NAND_ DATAxx at rising edge of dela yed NAND_RE_B provided by an \ninternal DPLL. The delay value can be controll ed by GPMI_CTRL1.RDN_DEL AY (see the GPMI chapter \nof the i.MX 6Dual/6Quad reference manual (IMX6DQRM)). The typical value of this control register is \n0x8 at 50 MT/s EDO mode. However, if the board delay is large enough and cannot be ignored, the delay \nvalue should be made larger to compensate the board delay.NF16 Data setup on read tDSR — (DS ×T -0.67)/18.38 [see5,6]n s\nNF17 Data hold on read tDHR 0.82/11.83 [see 5,6]— n s\n1The GPMI asynchronous mode output timing can be controlled by the module’s internal registers \nHW_GPMI_TIMING0_ADDRESS_ SETUP, HW_GPMI_TIMING0_ DATA_SETUP, and HW_GPM I_TIMING0_DA TA_HOLD. \nThis AC timing depends on these registers settings. In the table, AS/DS/DH represen ts each of these settings.\n2 AS minimum value can be 0, while DS/DH minimum value is 1.\n3T = GPMI clock period -0.075ns (half of maximum p-p jitter).\n4NF12 is met automatically by the design.\n5Non-EDO mode.\n6EDO mode, GPMI clock ≈ 100 MHz \n(AS=DS=DH=1, GPMI_CTL1 [RDN_DELAY] = 8, GPMI_CTL1 [HALF_PERIOD] = 0).Table 38. Asynchronous Mode Timing Parameters1 (continued)\nID Parameter SymbolTiming\nT = GPMI Clock CycleUnit\nMin Max\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n64 NXP SemiconductorsElectrical Characteristics\n4.11.2 Source Synchronous Mode AC  Timing (ONFI 2.x Compatible)\nFigure 27  shows the write and read ti ming of Source Synchronous mode.\nFigure 27. Source Synchronous Mode Command and Address Timing DiagramNF18\nNF25 NF26\nNF25 NF26\nNF20\nNF21NF20NF23\nNF24NF19\nNF22\nNF21\nCMD ADD.!.$?#%?"\nNAND_CLE\nNAND_ALE\nNAND_WE/RE_B\nNAND_CLK\nNAND_DQS\nNAND_DQS\nOutput enable\nNAND_DATA[7:0]\nNAND_DATA[7:0]\nOutput enable\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 65Figure 28. Source Synchronous Mode Data Write Timing Diagram\nFigure 29. Source Synchronous Mode Data Read Timing DiagramNF23NF18\nNF25\nNF26\nNF27NF25NF26\nNF28 NF28NF29 NF29NF23 NF24\nNF24NF19\nNF27NF22.!.$?#%\x10?"\n.!.$?#,%\n.!.$?!,%\nNAND_WE/RE_B\n.!.$?#,+\n.!.$?$13\n.!.$?$13\nOutput enable\n.!.$?$1;\x17\x1a\x10=\n.!.$?$1;\x17\x1a\x10=\nOutput enable\nNF23NF18\nNF25\nNF26 NF25NF26NF23 NF24\nNF24NF19\nNF22NF25\nNF26.!.$?#%?"\n.!.$?#,%\nNAND_ALE\n.!.$?7%\x0f2%\n.!.$?#,+\n.!.$?$13\n.!.$?$13\n/UTPUT\x00ENABLE\n.!.$?$!4!;\x17\x1a\x10=\n.!.$?$!4!;\x17\x1a\x10=\n/UTPUT\x00ENABLENF25\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n66 NXP SemiconductorsElectrical Characteristics\nFigure 30. NAND_DQS/NAND_DQ Read Valid Window\nFigure 30  shows the timing diagram of NAND_DQS/NAN D_DATAxx read valid window. For Source \nSynchronous mode, the typical value of tDQSQ is 0.85 ns (max) and 1 ns (max) for tQHS at 200MB/s. \nGPMI will sample NAND_DATA[7:0] at both rising an d falling edge of a de layed NAND_DQS signal, \nwhich can be provided by an internal DPLL. The de lay value can be controlled by GPMI register \nGPMI_READ_DDR_DLL_CTRL.SLV_D LY_TARGET (see the GPMI chapter of the i.MX \n6Dual/6Quad reference manual (IMX6DQRM) ). Generally, the typical delay va lue of this register is equal \nto 0x7 which means 1/4 clock cycle delay expected. Ho wever, if the board dela y is large enough and cannot \nbe ignored, the delay value should be made  larger to compensate the board delay.Table 39. Source Synchronous Mode Timing Parameters1\n1The GPMI source synchronous mode output timing can be controlled by the module’s internal registers \nGPMI_TIMING2_CE_DELAY, GPMI_TIMIN G_PREAMBLE_DELAY, GPMI_TIMING2_POST_DELAY. This AC timing depends \non these registers settings. In the table, CE_DELAY/PR E_DELAY/POST_DELAY represent s each of these settings.ID Parameter SymbolTiming\nT = GPMI Clock CycleUnit\nMin Max\nNF18 NAND_CEx_B access time tCE CE_DELAY ×T - 0.79 [see 2]\n2T = tCK (GPMI clock period) -0.075ns (half of maximum p-p jitter).ns\nNF19 NAND_CEx_B hold time tCH 0.5 ×tCK - 0.63 [see 2]n s\nNF20 Command/address NAND_DATAxx setup time tCAS 0.5 ×tCK - 0.05 ns\nNF21 Command/address NAND_DATAxx hold time tCAH 0.5 ×tCK - 1.23 ns\nNF22 clock period tCK — ns\nNF23 preamble delay tPRE PRE_DELAY ×T - 0.29 [see 2]n s\nNF24 postamble delay tPOST POST_DELAY ×T - 0.78 [see 2]n s\nNF25 NAND_CLE and NAND_ALE setup time tCALS 0.5 ×tCK - 0.86 ns\nNF26 NAND_CLE and NAND_ALE hold time tCALH 0.5 ×tCK - 0.37 ns\nNF27 NAND_CLK to first NAND_DQS latc hing transition tDQSS T - 0.41 [see 2]n s\nNF28 Data write setup tDS 0.25 ×tCK - 0.35 —\nNF29 Data write hold tDH 0.25 ×tCK - 0.85 —\nNF30 NAND_DQS/NAND_DQ read setup skew tDQSQ — 2.06 —NF31 NAND_DQS/NAND_DQ read hold skew tQHS — 1.95 — \nD0 D1 D2 D3 .!.$?$13\n.!.$?$!4!;\x17\x1a\x10=\nNF30 NF31 NF30  \nNF31\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 674.11.3 Samsung Toggle Mode AC Timing\n4.11.3.1 Command and Address Timing\nSamsung Toggle mode command and address timing is the same as ONFI 1.0 compatible Async mode AC \ntiming. See Section 4.11.1, “Asynchronous Mode AC Timing (ONFI 1.0 Compatible)”  for details.\n4.11.3.2 Read and Write Timing\nFigure 31. Samsung Toggle Mode Data Write Timing.!.$?$!4!;\x17\x1a\x10=DEV?CLK\n.!.$?#%X?"\n.!.$?#,%\n.!.$?!,%\n.!.$?7%?"\n.!.$?2%?".!.$?$13\x10\n\x10\n\x10\n\x11\n\x11\n\x10\x0e\x15\x00T#+.&\x12\x13.&\x12\x14\n\x10\x0e\x15\x00T#+\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n68 NXP SemiconductorsElectrical Characteristics\nFigure 32. Samsung Toggle Mode Data Read Timing\nTable 40. Samsung Toggle Mode Timing Parameters1\nID Parameter SymbolTiming\nT = GPMI Clock CycleUnit\nMin Max\nNF1 NAND_CLE setup time tCLS (AS + DS) ×T - 0.12 [see 2,3]—\nNF2 NAND_CLE hold time tCLH DH ×T - 0.72 [see 2]—\nNF3 NAND_CEx_B setup time tCS (AS + DS) ×T - 0.58 [see 3,2]—\nNF4 NAND_CEx_B hold time tCH DH ×T - 1 [see 2]—\nNF5 NAND_WE_B pulse width tWP DS ×T [see 2]—\nNF6 NAND_ALE setup time tALS (AS + DS) ×T - 0.49 [see 3,2]—\nNF7 NAND_ALE hold time tALH DH ×T - 0.42 [see 2]—\nNF8 Command/address NAND_DATAxx setup time tCAS DS ×T - 0.26 [see 2]—\nNF9 Command/address NAND_DATAxx hold time tCAH DH ×T - 1.37 [see 2]—\nNF18 NAND_CEx_B access time tCE CE_DELAY ×T [see 4,2]— n s\nNF22 clock period tCK — — nsNF23 preamble delay tPRE PRE_DELAY ×T [see \n5,2]— n s\nNF24 postamble delay tPOST POST_DELAY ×T +0.43 [see 2]— n sDEV?CLK\n.!.$?#%X?"\n.!.$?#,%\n.!.$?!,%\n.!.$?7%?"\n.!.$?2%?"\n.!.$?$13\n.!.$?$!4!;\x17\x1a\x10=.&\x00\x11\x18\n\x11\n\x11\x00T\x00#+\x11\x00T\x00#+\n.&\x00\x12\x13\n\x11\x00T\x00#+\n\x11\x00T\x00#+.&\x12\x14 \x11\x00T\x00#+\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 69Figure 30  shows the timing diagram of NAND_DQS/ NAND_DATAxx read valid window. For DDR \nToggle mode, the typical value of tDQSQ is 1.4 ns (m ax) and 1.4 ns (max) for tQHS at 133 MB/s. GPMI \nwill sample NAND_DATA[7:0] at both rising and fall ing edge of a delayed NAND_DQS signal, which is \nprovided by an internal DPLL. The delay value of th is register can be cont rolled by GPMI register \nGPMI_READ_DDR_DLL_CTRL.SLV_D LY_TARGET (see the GPMI chapter of the i.MX \n6Dual/6Quad reference manual (IMX 6DQRM)). Generally, the typical de lay value is equal to 0x7 which \nmeans 1/4 clock cycle delay expected. However, if the board delay is large enough and cannot be ignored, \nthe delay value should be made larger to compensate the board delay.\n4.12 External Peripheral Interface Parameters\nThe following subsections provide inform ation on external peripheral interfaces.\n4.12.1 AUDMUX Timing Parameters\nThe AUDMUX provides a programmable  interconnect logic for voice, a udio, and data routing between \ninternal serial interfaces (SSIs) and external serial  interfaces (audio and voice codecs). The AC timing of \nAUDMUX external pins is governed by the SSI module.  For more information, see the respective SSI \nelectrical specifications f ound within this document.\n4.12.2 ECSPI Timing Parameters\nThis section describes the timing parameters of  the ECSPI block. The ECSPI has separate timing \nparameters for master and slave modes.NF28 Data write setup tDS60.25 ×tCK - 0.32 — ns\nNF29 Data write hold tDH60.25 ×tCK - 0.79 — ns\nNF30 NAND_DQS/NAND_DQ read setup skew tDQSQ7—3 . 1 8 —\nNF31 NAND_DQS/NAND_DQ read hold skew tQHS7—3 . 2 7 —\n1The GPMI toggle mode output timing can be controlled by the module’s internal registers \nHW_GPMI_TIMING0_ADDRESS_SETUP, HW_GPMI_TIMING0_DATA_SETUP, and HW_GPMI_TIMING0_DATA_HOLD. \nThis AC timing depends on these registers settings. In the table, AS/DS/DH represent s each of these settings.\n2 AS minimum value can be 0, while DS/DH minimum value is 1.\n3T = tCK (GPMI clock period) -0.075 ns (half of maximum p-p jitter).\n4CE_DELAY represents HW_GPMI_TIMING2[CE _DELAY]. NF18 is met automatically by the design. Read/Write operation is \nstarted with enough time of AL E/CLE assertion to low level.\n5PRE_DELAY+1) ≥ (AS+DS).\n6Shown in Figure 28 .\n7Shown in Figure 29 .Table 40. Samsung Toggle Mode Timing Parameters1 (continued)\nID Parameter SymbolTiming\nT = GPMI Clock CycleUnit\nMin Max\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n70 NXP SemiconductorsElectrical Characteristics\n4.12.2.1 ECSPI Master Mode Timing\nFigure 33  depicts the timing of ECSPI in master mode and Table 41  lists the ECSPI master mode timing \ncharacteristics.\nFigure 33. ECSPI Master Mode Timing Diagram\n Table 41. ECSPI Master Mode Timing Parameters\nID Parameter Symbol Min Max Unit\nCS1 ECSPIx_SCLK Cycle Time–Read\n \x81 Slow group1\n \x81 Fast group2\nECSPIx_SCLK Cycle Time–Write\n1ECSPI slow includes:\nECSPI1/DISP0_DAT22, ECSPI1/KEY_ COL1, ECSPI1/CSI0_DAT6, \nECSPI2/EIM_OE, ECSPI2/ ECSPI2/CS I0_DAT10, ECSPI3/DISP0_DAT2\n2ECSPI fast includes:\n     ECSPI1/EIM_D17, ECSPI4/EIM_ D22, ECSPI5/SD2_DA T0, ECSPI5/SD1_DAT0tclk\n55\n40\n15—n s\nCS2 ECSPIx_SCLK High or Low Time–Read\n \x81 Slow group1\n \x81 Fast group2\nECSPIx_SCLK High or Low Time–WritetSW\n26\n20\n7—n s\nCS3 ECSPIx_SCLK Rise or Fall3\n3See specific I/O AC parameters Section 4.7, “I/O AC Parameters.”tRISE/FALL —— n s\nCS4 ECSPIx_SSx pulse width tCSLH Half ECSPIx_SCLK period — ns\nCS5 ECSPIx_SSx Lead Time (CS setup time) tSCS Half ECSPIx_SCLK period - 4 — ns\nCS6 ECSPIx_SSx Lag Time (CS hold time) tHCS Half ECSPIx_SCLK period - 2 — ns\nCS7 ECSPIx_MOSI Pr opagation Delay (CLOAD =2 0p F ) tPDmosi -1 1 ns\nCS8 ECSPIx_MISO Setup Time\n \x81 Slow group1\n \x81 Fast group2tSmiso\n21.5\n16—n s\nCS9 ECSPIx_MISO Hold Time tHmiso 0— n s\nCS10 ECSPIx_RDY to ECSPIx_SSx Time4\n4ECSPI_RDY is sampled internally by ipg_clk and is asynchronous to all other CSPI signals.tSDRY 5— n sCS1\nCS7CS2\nCS2CS4CS6 CS5\nCS8 CS9ECSPIx_SCLKECSPIx_SS_B\nECSPIx_MOSI\nECSPIx_MISOECSPIx_RDY_B\nCS10\nCS3CS3\nNote: ECSPIx_MOSI is always driven (not  tri-stated) between actual data transm issions. This limits the ECSPI to be \nconnected between a single master and a single slave.\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 714.12.2.2 ECSPI Slave Mode Timing\nFigure 34  depicts the timing of EC SPI in slave mode and Table 42  lists the ECSPI slave mode timing \ncharacteristics.\nFigure 34. ECSPI Slave Mode Timing Diagram\nTable 42. ECSPI Slave Mode Timing Parameters\nID Parameter Symbol Min Max Unit\nCS1 ECSPIx_SCLK Cycle Time–Read\n \x81 Slow group1\n \x81 Fast group2\nECSPIx_SCLK Cycle Time–Write\n1ECSPI slow includes:\nECSPI1/DISP0_DAT22, ECSPI1/KEY_ COL1, ECSPI1/CSI0_DAT6, \nECSPI2/EIM_OE, ECSPI 2/DISP0_DAT17, ECSPI2/CSI0 _DAT10, ECSPI3/DISP0_DAT2\n2ECSPI fast includes:\n     ECSPI1/EIM_D17, ECSPI4/EIM_D2 2, ECSPI5/SD2_DAT0, ECSPI5/SD1_DAT0tclk\n55\n40\n15—n s\nCS2 ECSPIx_SCLK High or Low Time–Read\n \x81 Slow group1\n \x81 Fast group2\nECSPIx_SCLK High or Low Time–WritetSW\n26\n20\n7—n s\nCS4 ECSPIx_SSx pulse width tCSLH Half ECSPIx_SCLK period — ns\nCS5 ECSPIx_SSx Lead Time (CS setup time) tSCS 5— n s\nCS6 ECSPIx_SSx Lag Time (CS hold time) tHCS 5— n s\nCS7 ECSPIx_MOSI Setup Time tSmosi 4— n s\nCS8 ECSPIx_MOSI Hold Time tHmosi 4— n s\nCS9 ECSPIx_MISO Propagation Delay (CLOAD =2 0p F )\n \x81 Slow group1\n \x81 Fast group2tPDmiso 4\n25\n17nsCS1\nCS7 CS8CS2\nCS2CS4CS6 CS5\nCS9ECSPIx_SCLKECSPIx_SS_B\nECSPIx_MISO\nECSPIx_MOSI\nNote: ECSPIx_MISO is always driven (not tr i-stated) between actual data transmissi ons. This limits the ECSPI to be con-\nnected between a single master and a single slave.\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n72 NXP SemiconductorsElectrical Characteristics\n4.12.3 Enhanced Serial Audio Inte rface (ESAI) Timing Parameters\nThe ESAI consists of independent transmitter and receive r sections, each secti on with its own clock \ngenerator. Table 43  shows the interface timing values. The numbe r field in the table refers to timing \nsignals found in Figure 35  and Figure 36 .\nTable 43. Enhanced Serial A udio Interface (ESAI) Timing\nID Parameter1,2Symbol Expression2Min Max Condition3Unit \n62 Clock cycle4tSSICC 4 × Tc\n4 × Tc30.0\n30.0—\n—i ck\ni ckns\n63 Clock high period:\n \x81 For internal clock\n \x81 For external clock—\n—2 × Tc − 9.0\n2 × Tc6\n15—\n——\n—ns\n64 Clock low period:\n \x81 For internal clock\n \x81 For external clock—\n—2 × Tc − 9.0\n2 × Tc6\n15—\n——\n—ns\n65 ESAI_RX_CLK rising edge to ESAI_RX_FS out (bl) high —\n——\n——\n—19.0\n7.0x ck\ni ck ans\n66 ESAI_RX_CLK rising edge to  ESAI_RX_FS out (bl) low —\n——\n——\n—19.0\n7.0x ck\ni ck ans\n67 ESAI_RX_CLK rising edge to ESAI_RX_FS out (wr) \nhigh5———\n——\n—19.0\n9.0x ck\ni ck ans\n68 ESAI_RX_CLK rising edge to  ESAI_RX_FS out (wr) low\n5—\n——\n——\n—19.0\n9.0x ck\ni ck ans\n69 ESAI_RX_CLK rising edge to ESAI_RX_FS out (wl) high —\n——\n——\n—19.0\n6.0x ck\ni ck ans\n70 ESAI_RX_CLK rising edge to  ESAI_RX_FSout (wl) low —\n——\n——\n—17.0\n7.0x ck\ni ck ans\n71 Data in setup time before ESAI_RX_CLK (serial clock in \nsynchronous mode) falling edge—\n——\n—12.0\n19.0—\n—x ck\ni ck ns\n72 Data in hold time afte r ESAI_RX_CLK falling edge —\n——\n—3.5\n9.0—\n—x ck\ni ckns\n73 ESAI_RX_FS input (bl, w r) high before ESAI_RX_CLK \nfalling edge5———\n—2.0\n19.0—\n—x ck\ni ck ans\n74 ESAI_RX_FS input (wl) hi gh before ESAI_RX_CLK \nfalling edge—\n——\n—2.0\n19.0—\n—x ck\ni ck ans\n75 ESAI_RX_FS input hold time  after ESAI_RX_CLK falling \nedge—\n——\n—2.5\n8.5—\n—x ck\ni ck ans\n78 ESAI_TX_CLK rising edge to ESAI_TX_FS out (bl) high —\n——\n——\n—19.0\n8.0x ck\ni ck ns\n79 ESAI_TX_CLK rising edge to ESAI_TX_FS out (bl) low —\n——\n——\n—20.0\n10.0x ck\ni ckns\n80 ESAI_TX_CLK rising edge to ESAI_TX_FS out (wr) \nhigh\n5———\n——\n—20.0\n10.0x ck\ni ck ns\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 7381 ESAI_TX_CLK rising edge to ESAI_TX_FS out (wr) low5 —\n——\n——\n—22.0\n12.0x ck\ni ckns\n82 ESAI_TX_CLK rising edge to ESAI_TX_FS out (wl) high —\n——\n——\n—19.0\n9.0x ck\ni ckns\n83 ESAI_TX_CLK rising edge to ESAI_TX_FS out (wl) low —\n——\n——\n—20.0\n10.0x ck\ni ckns\n84 ESAI_TX_CLK rising edge to da ta out enable from high \nimpedance—\n——\n——\n—22.0\n17.0x ck\ni ckns\n86 ESAI_TX_CLK rising edge to data out valid —\n——\n——\n—19.0\n13.0x ck\ni ckns\n87 ESAI_TX_CLK rising edge to  data out high impedance 67—\n——\n——\n—21.0\n16.0x ck\ni ckns\n89 ESAI_TX_FS input (bl, wr) setup time before \nESAI_TX_CLK falling edge5———\n—2.0\n18.0—\n—x ck\ni ckns\n90 ESAI_TX_FS input (wl) se tup time before ESAI_TX_CLK \nfalling edge—\n——\n—2.0\n18.0—\n—x ck\ni ckns\n91 ESAI_TX_FS input hold time after ESAI_TX_CLK falling \nedge—\n——\n—4.0\n5.0—\n—x ck\ni ckns\n95 ESAI_RX_HF_CLK/ESAI_TX_HF _CLK clock cycle — 2 x T\nC 15 — — ns\n96 ESAI_TX_HF_CLK i nput rising edge  to ESAI_TX_CLK \noutput—— — 1 8 . 0 — n s\n97 ESAI_RX_HF_CLK input ri sing edge to ESAI_RX_CLK \noutput—— — 1 8 . 0 — n s\n1i ck = internal clock\nx ck = external clock\ni ck a = internal clock, asynchronous mode \n(asynchronous implies that ESAI_TX_CLK and  ESAI_RX_CLK are two different clocks)\ni ck s = internal clock, synchronous mode \n(synchronous implies th at ESAI_TX_CLK a nd ESAI_RX_CLK are the same clock)\n2bl = bit length\nwl = word length\nwr = word length relative\n3ESAI_TX_CLK(ESAI_TX_CLK pi n) = transmit clock\nESAI_RX_CLK(ESAI_RX_CLK pin) = receive clockESAI_TX_FS(ESAI_TX_FS pin) = transmit frame sync\nESAI_RX_FS(ESAI_RX_FS pin) = receive frame sync\nESAI_TX_HF_CLK(ESAI_TX_HF_CLK pin) = transmit high frequency clock\nESAI_RX_HF_CLK(ESAI_RX_HF_CLK pin) = receive high frequency clock\n4For the internal clock, the external clock cycle is defined by Icyc and t he ESAI control register.\n5The word-relative frame sync signal waveform relative to the cl ock operates in the same manner as the bit-length frame sync \nsignal waveform, but it spreads from one serial clock before t he first bit clock (like the bit length frame sync signal), until  the \nsecond-to-last bit clock of the first word in the frame. \n6Periodically sampled and not 100% tested.Table 43. Enhanced Serial Audio Interface (ESAI) Timing (continued)\nID Parameter1,2Symbol Expression2Min Max Condition3Unit \ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n74 NXP SemiconductorsElectrical Characteristics\nFigure 35. ESAI Transmitter TimingESAI_TX_CLK\n(Input/Output)\nESAI_TX_FS\n(Bit)\nOut\nESAI_TX_FS\n(Word)\nOut\nData Out\nESAI_TX_FS\n(Bit) In\nESAI_TX_FS\n(Word) In62\n64\n78 79\n82 83\n8786 86\n84\n9189\n90 9163\nLast Bit First Bit\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 75Figure 36. ESAI Receiver TimingESAI_RX_CLK\n(Input/Output)\nESAI_RX_FS\n(Bit) Out\nESAI_RX_FS\n(Word) Out\nData In\nESAI_RX_FS\n(Bit) In\nESAI_RX_FS\n(Word) In62\n64\n65\n69 70\n72\n71\n75 73\n74 7563\n66\nFirst Bit Last Bit\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n76 NXP SemiconductorsElectrical Characteristics\n4.12.4 Ultra High Speed SD/SDIO/ MMC Host Interface (uSDHC)  \nAC Timing\nThis section describes the electr ical information of the uSDHC, which includes SD/eMMC4.3 (Single \nData Rate) timing and eMMC4.4/ 4.1 (Dual Date Rate) timing.\n4.12.4.1 SD/eMMC4.3 (Singl e Data Rate) AC Timing\nFigure 37  depicts the timi ng of SD/eMMC4.3, and Table 44  lists the SD/eMMC4.3 timing characteristics.\nFigure 37. SD/eMMC4.3 Timing\nTable 44. SD/eMMC4.3  Interface Timing Specification\nID Parameter Symbols Min Max Unit\nCard Input Clock\nSD1 Clock Frequency (Low Speed) fPP104 0 0 k H z\nClock Frequency (SD/SDIO Full Speed/High Speed) fPP20 25/50 MHz\nClock Frequency (MMC Full Speed/High Speed) fPP30 20/52 MHz\nClock Frequency (Identification Mode) fOD 100 400 kHz\nSD2 Clock Low Time tWL 7— n s\nSD3 Clock High Time tWH 7— n s\nSD4 Clock Rise Time tTLH —3n s\nSD5 Clock Fall Time tTHL —3n s\neSDHC Output/Card Inputs SD_CMD, SD_DATAx (Reference to SDx_CLK)\nSD6 eSDHC Output Delay tOD –6.6 3.6 nsSD1\nSD3SD5SD4\nSD7SDx_CLKSD2\nSD8SD6\nOutput from uSDHC to card\nInput from card to uSDHC\nSDx_DATA[7:0]SDx_DATA[7:0]\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 774.12.4.2 eMMC4.4/4.41 (Dual Data Rate) eSDHCv3 AC Timing\nFigure 38  depicts the timi ng of eMMC4.4/4.41. Table 45  lists the eMMC4.4/4.41 ti ming characteristics. \nBe aware that only SDx_DATAx is sampled on both e dges of the clock (not applicable to SD_CMD).\nFigure 38. eMMC4.4/4.41 TimingeSDHC Input/Card Outputs SD_CMD, SD_DATAx (Reference to SDx_CLK)\nSD7 eSDHC Input Setup Time tISU 2.5 — ns\nSD8 eSDHC Input Hold Time4tIH 1.5 — ns\n1In low speed mode, card clock must be lower than 400 kHz, vo ltage ranges from 2.7 to 3.6 V.\n2In normal (full) speed mode for SD/SDIO card, clock frequency can be any value between 0 –25 MHz. In high-speed mode, \nclock frequency can be any value between 0 –50 MHz.\n3In normal (full) speed mode for MMC card, clock frequency can be any value between 0 –20 MHz. In high-speed mode, clock \nfrequency can be any value between 0 –52 MHz.\n4To satisfy hold timing, the delay difference between  clock input and cmd/data input must not exceed 2 ns.\nTable 45. eMMC4.4/4.41 Interface Timing Specification\nID Parameter Symbols Min Max Unit\nCard Input Clock1\n1Clock duty cycle will be in the range of 47% to 53%.SD1 Clock Frequency (EMMC4.4 DDR) fPP 05 2 M H z\nSD1 Clock Frequency (SD3.0 DDR) fPP 05 0 M H z\nuSDHC Output / Card Inputs SD_CMD, SD_DATAx (Reference to SD_CLK)\nSD2 uSDHC Output Delay tOD 2.8 6.8 ns\nuSDHC Input / Card Outputs SD_CMD, SD_DATAx (Reference to SD_CLK)\nSD3 uSDHC Input Setup Time tISU 1.7 — ns\nSD4 uSDHC Input Hold Time tIH 1.5 — nsTable 44. SD/eMMC4.3  Interface Timing Specification (continued)\nID Parameter Symbols Min Max Unit\nSD1\nSD3Output from eSDHCv3 to card\nInput from card to eSDHCv3\nSDx_DATA[7:0]SDx_CLK\nSD4SD2\n......\n......SDx_DATA[7:0]SD2\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n78 NXP SemiconductorsElectrical Characteristics\n4.12.4.3 SDR50/SDR104 AC Timing\nFigure 39  depicts the timing of SDR50/SDR104, and Table 46  lists the SDR50/SDR104 timing \ncharacteristics.\nFigure 39. SDR50/SDR104 Timing\nTable 46. SDR50/SDR104 Interface Timing Specification\nID Parameter Symbols Min Max Unit\nCard Input Clock\nSD1 Clock Frequency Period tCLK 4.8 — ns\nSD2 Clock Low Time tCL 0.46 ×tCLK 0.54 ×tCLK ns\nSD3 Clock High Time tCH 0.46 ×tCLK 0.54 ×tCLK ns\nuSDHC Output/Card Inputs SD_CMD, SDx_DAT Ax in SDR50 (Reference to SDx_CLK)\nSD4 uSDHC Output Delay tOD –3 1 ns\nuSDHC Output/Card Inputs SD_CMD, SDx_DAT Ax in SDR104 (Reference to SDx_CLK)\nSD5 uSDHC Output Delay tOD –1.6 0.74 ns\nuSDHC Input/Card Outputs SD _CMD, SDx_DATAx in SDR50 (Reference to SDx_CLK)\nSD6 uSDHC Input Setup Time tISU 2.5 — ns\nSD7 uSDHC Input Hold Time tIH 1.5 — ns\nuSDHC Input/Card Outputs SD _CMD, SDx_DATAx in SDR104 (Reference to SDx_CLK)1\n1Data window in SDR100 mode is variable.SD8 Card Output Data Window tODW 0.5×tCLK —n sOutput from uSDHC to card\nInput from card to uSDHCSCK\nSD4SD3\nSD5SD3\nSD8SD7 SD6SD1\nSD2\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 794.12.4.4 Bus Operation Condition for 3.3 V and 1.8 V Signaling\nSignaling level of SD/eMMC4.3 and eMMC4.4/4.41 modes is  3.3 V. Signaling level of SDR104/SDR50 \nmode is 1.8 V. The DC parameters for th e NVCC_SD1, NVCC_SD2, and NVCC_SD3 supplies are \nidentical to those shown in Table 21, “GPIO I/O DC Parameters,” on page 38 .\n4.12.5 Ethernet Controller (ENET)  AC Electrical Specifications\n4.12.5.1 ENET MII Mode Timing\nThis subsection describes MII receive, transmit, asynchronous inputs, and serial management signal \ntimings.\n4.12.5.1.1 MII Receive Si gnal Timing (ENET_RX_DATA3 ,2,1,0, ENET_RX_EN, \nENET_RX_ER, and ENET_RX_CLK)\nThe receiver functions correctly up to an ENET_RX_CLK maximum frequency of 25 MHz + 1%. There \nis no minimum frequency requirement . Additionally, the processor clock frequency must exceed twice the \nENET_RX_CLK frequency.\nFigure 40  shows MII receive signal timings. Table 47  describes the timing para meters (M1–M4) shown in \nthe figure.\nFigure 40. MII Receive Signal Timing Diagram\n1 ENET_RX_EN, ENET_RX_CLK, and ENET0_RXD0 have t he same timing in 10 Mbps 7-wire interface mode.Table 47. MII Receive Signal Timing\nID Characteristic1Min Max Unit\nM1 ENET_RX_DATA3,2,1,0, EN ET_RX_EN, ENET_RX_ER to \nENET_RX_CLK setup5— n s\nM2 ENET_RX_CLK to ENET_RX_ DATA3,2,1,0, ENET_RX_EN, \nENET_RX_ER hold5— n s\nM3 ENET_RX_CLK pulse width high 35% 65% ENET_RX_CLK period\nM4 ENET_RX_CLK pulse width low 35% 65% ENET_RX_CLK periodENET_RX_CLK (input)\nENET_RX_DATA3,2,1,0\n \n M3\nM4\nM1 M2ENET_RX_ERENET_RX_EN(inputs)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n80 NXP SemiconductorsElectrical Characteristics\n4.12.5.1.2 MII Tra nsmit Signal Timing \n(ENET_TX_DATA3,2,1,0, ENET_TX_EN, ENET_TX_ER,  and ENET_TX_CLK)\nThe transmitter functions correctly up to an ENET_TX_CLK maximum fr equency of 25 MHz + 1%. \nThere is no minimum frequency requirement. Additi onally, the processor cloc k frequency must exceed \ntwice the ENET_TX_CLK frequency.\nFigure 41  shows MII transm it signal timings. Table 48  describes the timing pa rameters (M5–M8) shown \nin the figure.\nFigure 41. MII Transmit  Signal Timing Diagram\n1 ENET_TX_EN, ENET_TX_CLK, and EN ET0_TXD0 have the same timing in  10-Mbps 7-wire interface mode.\n4.12.5.1.3 MII Asynchronous I nputs Signal Timing ( ENET_CRS and ENET_COL)\nFigure 42  shows MII asynchronous input timings. Table 49  describes the timing parameter (M9) shown in \nthe figure.\nFigure 42. MII Async I nputs Timing DiagramTable 48. MII Transmit Signal Timing\nID Characteristic1Min Max Unit\nM5 ENET_TX_CLK to ENET_TX_DATA3,2,1,0, ENET_TX_EN, \nENET_TX_ER invalid5— n s\nM6 ENET_TX_CLK to ENET_TX_DATA3,2,1,0, ENET_TX_EN, \nENET_TX_ER valid—2 0 n s\nM7 ENET_TX_CLK pulse width hi gh 35% 65% ENET_TX_CLK period\nM8 ENET_TX_CLK pulse width low 35% 65% ENET_TX_CLK periodENET_TX_CLK (input)\nENET_TX_DATA3,2,1,0\n \n M7\nM8M5\nM6ENET_TX_ERENET_TX_EN(outputs)\nENET_CRS, ENET_COL\nM9\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 811 ENET_COL has the same timing in 10-Mbit 7-wire interface mode.\n4.12.5.1.4 MII Serial Management Cha nnel Timing (ENET_MDI O and ENET_MDC)\nThe MDC frequency is designe d to be equal to or less than 2.5 MHz to be compatible with the IEEE 802.3 \nMII specification. However the EN ET can function correctly with  a maximum MDC frequency of \n15 MHz. \nFigure 43  shows MII asynchr onous input timings. Table 50  describes the timing parameters (M10–M15) \nshown in the figure.\nFigure 43. MII Serial Manage ment Channel Timing DiagramTable 49. MII Asynchronou s Inputs Signal Timing\nID Characteristic Min Max Unit\nM91ENET_CRS to ENET_COL minimum pulse width 1.5 — ENET_TX_CLK period\nTable 50. MII Serial Management Channel Timing\nID Characteristic Min Max Unit\nM10 ENET_MDC falling edge to ENET_MDIO output invalid \n(minimum propagation delay)0— n s\nM11 ENET_MDC falling edge to ENET_MDIO output valid\n(maximum propagation delay)—5 n s\nM12 ENET_MDIO (input) to ENET_MDC rising edge setup 18 — ns\nM13 ENET_MDIO (input) to ENET_MDC rising edge hold 0 — ns\nM14 ENET_MDC pulse width high 40% 60% ENET_MDC periodM15 ENET_MDC pulse width low 40% 60% ENET_MDC periodENET_MDC (output)\nENET_MDIO (output)M14\nM15\nM10\nM11\nM12 M13ENET_MDIO (input)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n82 NXP SemiconductorsElectrical Characteristics\n4.12.5.2 RMII Mode Timing\nIn RMII mode, ENET_CLK is used as the REF_CL K, which is a 50 MHz ± 50 ppm continuous reference \nclock. ENET_RX_EN is used as the ENET_RX_EN in  RMII. Other signals under RMII mode include \nENET_TX_EN, ENET0_TXD[1:0], ENET_RXD[1:0] and ENET_RX_ER.\nFigure 44  shows RMII mode timings. Table 51  describes the timing paramete rs (M16–M21) shown in the \nfigure.\nFigure 44. RMII Mode Signal Timing Diagram\nTable 51. RMII Signal Timing\nID Characteristic Min Max Unit\nM16 ENET_CLK pulse width high 35% 65% ENET_CLK period\nM17 ENET_CLK pulse width low 35% 65% ENET_CLK periodM18 ENET_CLK to ENET0_TXD[1:0 ], ENET_TX_EN invalid 4 — ns\nM19 ENET_CLK to ENET0_TXD[1:0 ], ENET_TX_EN valid — 13.5 ns\nM20 ENET_RXD[1:0], EN ET_RX_EN(ENET_RX_EN), ENET_RX_ER to \nENET_CLK setup4— n s\nM21 ENET_CLK to ENET_RXD[1:0], ENET_RX_EN, ENET_RX_ER hold 2 — nsENET_CLK (input)\nENET_TX_ENM16\nM17\nM18\nM19\nM20 M21ENET_RXD[1:0]ENET0_TXD[1:0] (output)\nENET_RX_ERENET_RX_EN (input)\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 834.12.5.3 RGMII Signal Switching Specifications\nThe following timing specifi cations meet the requirements for RGMII interfaces for a range  of transceiver \ndevices.\nFigure 45. RGMII Transmit Si gnal Timing Diagram OriginalTable 52. RGMII Signal Sw itching Specifications1\n1The timings assume the following configuration:\nDDR_SEL = (11)bDSE (drive-strength) = (111)bSymbol Description Min Max Unit \nT\ncyc2\n2For 10 Mbps and 100 Mbps, Tcyc will scale to 400 ns ±40 ns and 40 ns ±4 ns respectively.Clock cycle duration 7.2 8.8 ns\nTskewT3\n3For all versions of RGMII prior to 2.0; Th is implies that PC board design will requ ire clocks to be routed such that an additio nal \ndelay of greater than 1.2 ns and less than 1.7 ns will be added to the associated clock signal. For 10/100, the max value is \nunspecified.Data to clock output skew at transmitter -100 900 ps\nTskewR3Data to clock input skew at receiver 1 2.6 ns\nDuty_G4\n4Duty cycle may be stretched/shrunk during speed changes or whil e transitioning to a received pa cket\'s clock domain as long \nas minimum duty cycle is not violated and stretching occurs for no more than three Tcyc of the lowest speed transitioned \nbetween.Duty cycle for Gigabit 45 55 %\nDuty_T4Duty cycle for 10/100T 40 60 %\nTr/Tf Rise/fall time (20–80%) — 0.75 ns\n\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n84 NXP SemiconductorsElectrical Characteristics\nFigure 46. RGMII Re ceive Signal Timing Diagram Original\nFigure 47. RGMII Receive Signal Timi ng Diagram with Internal Delay\n4.12.6 Flexible Controller Area Ne twork (FlexCAN) AC Electrical \nSpecifications\nThe Flexible Controller Area Network (FlexCAN) module is a communication controller implementing \nthe CAN protocol according to th e CAN 2.0B protocol specification.T he processor has two CAN modules \navailable for systems desi gn. Tx and Rx ports for both modules are multiplexed with other I/O pins. See \nthe IOMUXC chapter of the i.MX 6Dual/6Quad  reference manual (IMX6DQRM) to see which pins \nexpose Tx and Rx pins; these ports are named FLEXCAN_TX and FLEXCAN_RX, respectively.\n4.12.7 HDMI Module Timing Parameters\n4.12.7.1 Latencies and Timing Information\nPower-up time (time betw een TX_PWRON assertion and TX_READY  assertion) for the HDMI 3D Tx \nPHY while operating with the slowest input re ference clock supported (13.5 MHz) is 3.35 ms.\n\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 85Power-up time for the HDMI  3D Tx PHY while operating with the fastest input refere nce clock supported \n(340 MHz) is 133 μs.\n4.12.7.2 Electrical Characteristics\nThe table below provides el ectrical characteristics fo r the HDMI 3D Tx PHY. The following three figures \nillustrate various definitions  and measurement conditions sp ecified in the table below.\nFigure 48. Driver Me asuring Conditions\nFigure 49. Driver Definitions\nFigure 50. Source Termination\nTable 53. Electrical Characteristics\nSymbol Parameter Condition Min Typ Max Unit\nOperating conditions for HDMI\navddtmds Termination supply voltage — 3.15 3.3 3.45 V\n\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n86 NXP SemiconductorsElectrical Characteristics\n4.12.8 Switching Characteristics\nTable 54  describes switching characteristics for the HDMI 3D Tx PHY. Figure 51  to Figure 55  illustrate \nvarious parameters specified in table.\nNOTE\nAll dynamic parameters related to th e TMDS line drivers’ performance \nimply the use of a ssembly guidelines.RT Termination resistance — 45 50 55 Ω\nTMDS drivers DC specifications\nVOFF Single-ended standby voltage RT = 50 Ω\nFor measurement conditions and \ndefinitions, see the first two figures above.\nCompliance point TP1 as defined in \nthe HDMI specificat ion, version 1.3a, \nsection 4.2.4.avddtmds ± 10 mV mV\nVSWING Single-ended output swing voltage 400 — 600 mV\nVH Single-ended output high voltage\nFor definition, see the second \nfigure above.If attached sink supports TMDSCLK < \nor = 165 MHzavddtmds ± 10 mV mV\nIf attached sink supports TMDSCLK > \n165 MHzavddtmds\n– 200 mV— avddtmds\n+ 10 mVmV\nVL Single-ended output low voltage\nFor definition, see the second \nfigure above.If attached sink supports TMDSCLK < \nor = 165 MHzavddtmds\n– 600 mV— avddtmds\n– 400mVmV\nIf attached sink supports TMDSCLK > \n165 MHzavddtmds\n– 700 mV— avddtmds\n– 400 mVmV\nRTERM Differential source termination load \n(inside HDMI 3D Tx PHY)Although the HDMI 3D Tx PHY \nincludes differential source \ntermination, the user-defined value is set for each single line (for \nillustration, see the third figure \nabove).Note:  R\nTERM  can also be \nconfigured to be open and not \npresent on TMDS channels.— 50 — 200 Ω\nHot plug detect specifications\nHPDVHHot plug detect high range — 2.0 — 5.3 V\nVHPD\nVLHot plug detect low range — 0 — 0.8 V\nHPD\nZ Hot plug detect input impedance — 10 — — k Ω\nHPD\ntHot plug detect time delay — — — 100 µsTable 53. Electrical Characteristics (continued)\nSymbol Parameter Condition Min Typ Max Unit\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 87Figure 51. TMDS Cloc k Signal Definitions\nFigure 52. Eye Diagram Mask Definition for HDM I Driver Signal Specification at TP1\nFigure 53. Intra-Pair  Skew DefinitionPTMDSCLK\n50%\ntCPHtCPL\n\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n88 NXP SemiconductorsElectrical Characteristics\nFigure 54. Inter-Pair Skew Definition\nFigure 55. TMDS Output Signals Rise and Fall Time Definition\nTable 54. Switching Characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nTMDS Drivers Specifications\n— Maximum serial data rate — — — 3.4 Gbps\nF\nTMDSCLK TMDSCLK frequency On TMDSCLKP/N outputs 25 — 340 MHz\nP\nTMDSCLK TMDSCLK period RL = 50 Ω\nSee Figure 51.2.94 — 40 ns\nt\nCDC TMDSCLK duty cyclet\nCDC = t\nCPH / P\nTMDSCLK\nRL = 50 Ω\nSee Figure 51 .40 50 60 %\nt\nCPH TMDSCLK high time RL = 50 Ω\nSee Figure 51.45 6 U I\nt\nCPL TMDSCLK low time RL = 50 Ω\nSee Figure 51.45 6 U I\n— TMDSCLK jitter1RL = 50 Ω — — 0.25 UI\nt\nSK(p) Intra-pair (pulse) skew RL = 50 Ω\nSee Figure 53.— — 0.15 UI\nt\nSK(pp) Inter-pair skew RL = 50 Ω\nSee Figure 54.—— 1 U I\ntR Differential output signal rise \ntime20–80%\nRL = 50 Ω\nSee Figure 55.75 — 0.4 UI ps\n\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 894.12.9 I2C Module Timing Parameters\nThis section describes the timing parameters of the I2C module. Figure 56  depicts the timing of I2C \nmodule, and Table 55  lists the I2C module timing characteristics.\nFigure 56. I2C Bus TimingtF Differential output signal fall time 20–80%\nRL = 50 Ω\nSee Figure 55 .75 — 0.4 UI ps\n— Differential signal overshoot Referred to 2x VSWING —— 1 5 %\n— Differential signal undershoot Referred to 2x VSWING —— 2 5 %\nData and Control Interface Specifications\ntPower-up2HDMI 3D Tx PHY power-up time From power-down to \nHSI_TX_READY assertion— — 3.35 ms\n1Relative to ideal recovery clock, as specified in  the HDMI specification, ve rsion 1.4a, section 4.2.3.\n2For information about latencies and associated timings, see Section 4.12.7.1, “Latencies and Timing Information.”\nTable 55. I2C Module Timing Parameters\nID ParameterStandard Mode Fast Mode\nUnit\nMin Max Min Max\nIC1 I2Cx_SCL cycle time 10 — 2.5 — µs\nIC2 Hold time (repeated) START condition 4.0 — 0.6 — µs\nIC3 Set-up time for STOP condition 4.0 — 0.6 — µs\nIC4 Data hold time 013.452010.92µs\nIC5 HIGH Period of I2Cx_SCL Clock 4.0 — 0.6 — µs\nIC6 LOW Period of the I2Cx_SCL Clock 4.7 — 1.3 — µs\nIC7 Set-up time for a rep eated START condi tion 4.7 — 0.6 — µs\nIC8 Data set-up time 250 — 1003—n sTable 54. Switching Characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nIC10IC11 IC9\nIC2 IC8 IC4 IC7 IC3\nIC6IC10\nIC5IC11 START STOP START STARTI2Cx_SDA\nI2Cx_SCL\nIC1\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n90 NXP SemiconductorsElectrical Characteristics\n4.12.10 Image Processing Unit (IPU) Module Parameters\nThe purpose of the IPU is to provide comprehensive su pport for the flow of data from an image sensor \nand/or to a display device.  This support covers all as pects of these activities:\n\x81 Connectivity to relevant devices —cameras, displays, graphics accel erators, and TV encoders.\n\x81 Related image processing and manipulation: sensor image signa l processing, disp lay processing, \nimage conversions, and ot her related functions.\n\x81 Synchronization and control cap abilities, such as avoida nce of tearing artifacts.IC9 Bus free time between a STOP and START condition 4.7 — 1.3 — µs\nIC10 Rise time of both I2Cx_SDA and I2Cx_SCL signals — 1000 20 + 0.1Cb4300 ns\nIC11 Fall time of both I2Cx_SDA and I2Cx_SCL signals — 300 20 + 0.1Cb4300 ns\nIC12 Capacitive load for each bus line (Cb) — 400 — 400 pF\n1A device must internally provide a hold time of at least 300 ns  for I2Cx_SDA signal to bridge the undefined region of the falli ng \nedge of I2Cx_SCL.\n2The maximum hold time has only to be met if the device does not stretch the LOW period (ID no IC5) of the I2Cx_SCL signal.\n3A Fast-mode I2C-bus device can be used in a Standard-mode I2 C-bus system, but the requirement  of Set-up time (ID No IC7) \nof 250 ns must be met. This automaticall y is the case if the device does not stre tch the LOW period of the I2Cx_SCL signal. \nIf such a device does stretch the LOW period of the I2Cx_SCL si gnal, it must output the next data bit to the I2Cx_SDA line \nmax_rise_time (IC9) + data_setu p_time (IC7) = 1000 + 250 = 1250 ns (according to  the Standard-mode I2C-bus specification) \nbefore the I2Cx_SCL line is released.\n4Cb = total capacitance of one bus line in pF.Table 55. I2C Module Timing Parameters (continued)\nID ParameterStandard Mode Fast Mode\nUnit\nMin Max Min Max\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 914.12.10.1 IPU Sensor Interface Signal Mapping\nThe IPU supports a number of  sensor input formats. Table 56  defines the mapping of the Sensor Interface \nPins used for various supported interface formats.\nTable 56. Camera Input Signal Cross Re ference, Format, and Bits Per Cycle\nSignal \nName1\n1IPU2_CSIx stands for IPU2_CSI1 or IPU2_CSI2.RGB565\n8 bits\n2 cyclesRGB5652\n8 bits\n3 cyclesRGB6663\n8 bits\n3 cyclesRGB888\n8 bits\n3 cyclesYCbCr4\n8 bits\n2 cyclesRGB5655\n16 bits\n1 cycleYCbCr6\n16 bits\n1 cycleYCbCr7\n16 bits\n1 cycleYCbCr8\n20 bits\n1 cycle\nIPUx_CSIx_\nDATA00——— — — — — 0 C [ 0 ]\nIPUx_CSIx_\nDATA01——— — — — — 0 C [ 1 ]\nIPUx_CSIx_\nDATA02— — — — — — — C[0] C[2]\nIPUx_CSIx_\nDATA03— — — — — — — C[1] C[3]\nIPUx_CSIx_\nDATA04— — — — — B[0] C[0] C[2] C[4]\nIPU2_CSIx_\nDATA_05— — — — — B[1] C[1] C[3] C[5]\nIPUx_CSIx_\nDATA06— — — — — B[2] C[2] C[4] C[6]\nIPUx_CSIx_\nDATA07— — — — — B[3] C[3] C[5] C[7]\nIPUx_CSIx_\nDATA08— — — — — B[4] C[4] C[6] C[8]\nIPUx_CSIx_\nDATA09— — — — — G[0] C[5] C[7] C[9]\nIPUx_CSIx_\nDATA10— — — — — G[1] C[6] 0 Y[0]\nIPUx_CSIx_\nDATA11— — — — — G[2] C[7] 0 Y[1]\nIPUx_CSIx_\nDATA12B[0], G[3] R[2],G[4],B[2] R/G/B[4] R/G/B[0] Y/C[0] G[3] Y[0] Y[0] Y[2]\nIPUx_CSIx_\nDATA13B[1], G[4] R[3],G[5],B[3] R/G/B[5] R/G/B[1] Y/C[1] G[4] Y[1] Y[1] Y[3]\nIPUx_CSIx_\nDATA14B[2], G[5] R[4],G[0],B[4] R/G/B[0] R/G/B[2] Y/C[2] G[5] Y[2] Y[2] Y[4]\nIPUx_CSIx_\nDATA15B[3], R[0] R[0],G[1],B[0] R/G/B[1] R/G/B[3] Y/C[3] R[0] Y[3] Y[3] Y[5]\nIPUx_CSIx_\nDATA16B[4], R[1] R[1],G[2],B[1] R/G/B[2] R/G/B[4] Y/C[4] R[1] Y[4] Y[4] Y[6]\nIPUx_CSIx_\nDATA17G[0], R[2] R[2],G[3],B[2] R/G/B[3] R/G/B[5] Y/C[5] R[2] Y[5] Y[5] Y[7]\nIPUx_CSIx_\nDATA18G[1], R[3] R[3],G[4],B[3] R/G/B[4] R/G/B[6] Y/C[6] R[3] Y[6] Y[6] Y[8]\nIPUx_CSIx_\nDATA19G[2], R[4] R[4],G[5],B[4] R/G/B[5] R/G/B[7] Y/C[7] R[4] Y[7] Y[7] Y[9]\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n92 NXP SemiconductorsElectrical Characteristics\n4.12.10.2 Sensor Interface Timings\nThere are three camera timi ng modes supported by the IPU.\n4.12.10.2.1 BT.656 and BT.1120 Video Mode\nSmart camera sensors, which incl ude imaging processing, us ually support video mode transfer. They use \nan embedded timing syntax to replace the IPU 2_CSIx_VSYNC and IPU2_CSI x_HSYNC signals. The \ntiming syntax is defined by the BT.656/BT.1120 standards.\nThis operation mode follows the recommendations of ITU BT.656/ ITU BT.1120 specifications. The only \ncontrol signal used is IPU2_CSIx_P IX_CLK. Start-of-frame and active- line signals are embedded in the \ndata stream. An active line starts  with a SAV code and ends with a EAV code. In some cases, digital \nblanking is inserted in between EAV and SAV code. The CSI decodes and filters out the timing-coding \nfrom the data stream, thus re covering IPU2_CSIx_VSYNC and IPU2_C SIx_HSYNC signals for internal \nuse. On BT.656 one component per cycle is received over the IPU2_CSIx_ DATA_EN bus. On BT.1120 \ntwo components per cycle are receive d over the IPU2_CSIx_DATA_EN bus.\n4.12.10.2.2 Gated Clock Mode\nThe IPU2_CSIx_VSYNC, IPU2_CSI x_HSYNC, and IPU2_CSIx_PIX_CLK signals are used in this \nmode. See Figure 57 .\nFigure 57. Gated Clock Mode Timing Diagram\nA frame starts with a rising edge on IPU2_CSIx_VSY NC (all the timings correspond to straight polarity \nof the corresponding signals). Then IPU2_CSIx_HSYNC goes to high and hold for the entire line. Pixel \nclock is valid as long as IPU 2_CSIx_HSYNC is high. Data is latched at the rising edge of the valid pixel \nclocks. IPU2_CSIx_HSYNC goes to low at the end of line. Pixel clocks then become invalid and the CSI 2The MSB bits are duplicated on LSB bits implementing color extension.\n3The two MSB bits are duplicated on LSB bits implementing color extension.\n4YCbCr, 8 bits—Supported within the BT.656 pr otocol (sync embedded within the data stream).\n5RGB, 16 bits—Supported in two ways: (1) As a “generic data ” input—with no on-the-fly processing; (2) With on-the-fly \nprocessing, but only under some restrictions on the control protocol.\n6YCbCr, 16 bits—Supported as a “generic-d ata” input—with no on -the-fly processing.\n7YCbCr, 16 bits—Supported as a sub-case of the YCbCr, 20 bits, under the same cond itions (BT.1120 protocol).\n8YCbCr, 20 bits—Supported only within the BT.1120 prot ocol (syncs embedded within the data stream).\n*16Y@$4*Y@@1*9@$-,*16Y@$4*Y@@)4:/$*16Y@$4*Y@@74:/$4UBSU\x01PG\x01\'SBNF\nOUI\x01GSBNF\n*16Y@$4*Y@@%"5"YY JOWBMJE\n\x12TU\x01CZUF \x12TU\x01CZUFJOWBMJE"DUJWF\x01-JOFO\x0c\x12UI\x01GSBNF\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 93stops receiving data from the stream. For the next line, the IPU2_CSIx_HSYNC timing repeats. For the \nnext frame, the IPU2_CSIx_VSYNC timing repeats.\n4.12.10.2.3 Non-Gated Clock Mode\nThe timing is the same as the ga ted-clock mode (described in Section 4.12.10.2.2, “Gated Clock Mode ,”) \nexcept for the IPU2_CSIx_HSYNC si gnal, which is not used (see Figure 58 ). All incoming pixel clocks \nare valid and cause data to be latched into the i nput FIFO. The IPU2_CSIx_PIX _CLK signal is inactive \n(states low) until valid da ta is going to be tr ansmitted over the bus.\nFigure 58. Non-Gated Clock Mode Timing Diagram\nThe timing described in Figure 58  is that of a typical sensor. Some  other sensors may have a slightly \ndifferent timing. The CS I can be programmed to suppor t rising/falling-edge triggered \nIPU2_CSIx_VSYNC; active-high/low IPU2_CSIx_H SYNC; and rising/falling-edge triggered \nIPU2_CSIx_PIX_CLK.IPU2_CSIx_VSYNC\nIPU2_CSIx_PIX_CLK\nIPU2_CSIx_DATA_EN[19:0] invalid \n1st byten+1th frame\ninvalid \n1st bytenth frameStart of Frame\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n94 NXP SemiconductorsElectrical Characteristics\n4.12.10.3 Electrical Characteristics\nFigure 59  depicts the sensor interface timing. IPU2_C SIx_PIX_CLK signal described here is not \ngenerated by the IPU. Table 57  lists the sensor interface timing characteristics.\nFigure 59. Sensor Inte rface Timing Diagram\n4.12.10.4 IPU Display Interface Signal Mapping\nThe IPU supports a number of di splay output video formats. Table 58  defines the mapping of the Display \nInterface Pins used during various  supported video interface formats.Table 57. Sensor Interface Timing Characteristics\nID Parameter Symbol Min Max Unit\nIP1 Sensor output (pixel) clock frequency Fpck 0.01 180 MHz\nIP2 Data and control setup time Tsu 2 — nsIP3 Data and control holdup time Thd 1 — ns\n— Vsync to Hsync Tv-h 1/Fpck — ns— Vsync and Hsync pulse width Tpulse 1/Fpck — ns— Vsync to first data Tv-d 1/Fpck — ns\nTable 58. Video Signal Cross-Reference\ni.MX 6Dual/6Quad LCD\nComment1,2\nPort Name\n(x = 0, 1)RGB,\nSignal\nName\n(General)RGB/TV Signal Allocation (Example)\n16-bit\nRGB18-bit\nRGB24 Bit\nRGB8-bit\nYCrCb316-bit\nYCrCb20-bit\nYCrCb\nIPUx_DISPx_DAT00 DAT[0] B[0] B[0] B[0] Y/C[0] C[0] C[0] —\nIPUx_DISPx_DAT01 DAT[1] B[1] B[1] B[1] Y/C[1] C[1] C[1] —IPUx_DISPx_DAT02 DAT[2] B[2] B[2] B[2] Y/C[2] C[2] C[2] —IPUx_DISPx_DAT03 DAT[3] B[3] B[3] B[3] Y/C[3] C[3] C[3] —IPUx_DISPx_DAT04 DAT[4] B[4] B[4] B[4] Y/C[4] C[4] C[4] —IP3\nIPUx_CSIx_DATA_EN,\nIPUx_CSIx_VSYNC,IP2 1/IP1IPUx_CSIx_PIX_CLK\n(Sensor Output)\nIPUx_CSIx_HSYNC\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 95IPUx_DISPx_DAT05 DAT[5] G[0] B[5] B[5] Y/C[5] C[5] C[5] —\nIPUx_DISPx_DAT06 DAT[6] G[1] G[0] B[6] Y/C[6] C[6] C[6] —IPUx_DISPx_DAT07 DAT[7] G[2] G[1] B[7] Y/C[7] C[7] C[7] —IPUx_DISPx_DAT08 DAT[8] G[3] G[2] G[0] — Y[0] C[8] —IPUx_DISPx_DAT09 DAT[9] G[4] G[3] G[1] — Y[1] C[9] —IPUx_DISPx_DAT10 DAT[10] G[5] G[4] G[2] — Y[2] Y[0] —IPUx_DISPx_DAT11 DAT[11] R [0] G[5] G[3] — Y[3] Y[1] —\nIPUx_DISPx_DAT12 DAT[12] R [1] R[0] G[4] — Y[4] Y[2] —\nIPUx_DISPx_DAT13 DAT[13] R [2] R[1] G[5] — Y[5] Y[3] —\nIPUx_DISPx_DAT14 DAT[14] R [3] R[2] G[6] — Y[6] Y[4] —\nIPUx_DISPx_DAT15 DAT[15] R [4] R[3] G[7] — Y[7] Y[5] —\nIPUx_DISPx_DAT16 DAT[16] — R[4] R[0] — — Y[6] —IPUx_DISPx_DAT17 DAT[17] — R[5] R[1] — — Y[7] —IPUx_DISPx_DAT18 DAT[18] — — R[2] — — Y[8] —IPUx_DISPx_DAT19 DAT[19] — — R[3] — — Y[9] —IPUx_DISPx_DAT20 DAT[20] — — R[4] — — — —IPUx_DISPx_DAT21 DAT[21] — — R[5] — — — —IPUx_DISPx_DAT22 DAT[22] — — R[6] — — — —IPUx_DISPx_DAT23 DAT[23] — — R[7] — — — —\nIPUx_DIx_DISP_CLK PixCLK —\nIPUx_DIx_PIN01 — May be required for anti-tearing\nIPUx_DIx_PIN02 HSYNC —\nIPUx_DIx_PIN03 VSYNC VSYNC outTable 58. Video Signal Cross-Reference (continued)\ni.MX 6Dual/6Quad LCD\nComment1,2\nPort Name\n(x = 0, 1)RGB,\nSignal\nName\n(General)RGB/TV Signal Allocation (Example)\n16-bit\nRGB18-bit\nRGB24 Bit\nRGB8-bit\nYCrCb316-bit\nYCrCb20-bit\nYCrCb\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n96 NXP SemiconductorsElectrical Characteristics\nNOTE\nTable 58  provides information for both the DISP0 and DISP1 ports. \nHowever, DISP1 port has reduced pinout depending on IOMUXC \nconfiguration and theref ore may not support all configurations. See the \nIOMUXC table for details.\n4.12.10.5 IPU Display Interface Timing\nThe IPU Display Interface supports  two kinds of displa y accesses: synchronous and asynchronous. There \nare two groups of external inte rface pins to provide synchr onous and asynchronous controls.\n4.12.10.5.1 Synchronous Controls\nThe synchronous control changes its va lue as a function of a sy stem or of an extern al clock. This control \nhas a permanent period a nd a permanent waveform.IPUx_DIx_PIN04 — Additional frame/row synchronous \nsignals with programmable timingIPUx_DIx_PIN05 —\nIPUx_DIx_PIN06 —IPUx_DIx_PIN07 —\nIPUx_DIx_PIN08 —\nIPUx_DIx_D0_CS — —IPUx_DIx_D1_CS — Alternate mode of PWM output for \ncontrast or brightness control\nIPUx_DIx_PIN11 — —IPUx_DIx_PIN12 — —\nIPUx_DIx_PIN13 — Register select signal\nIPUx_DIx_PIN14 — Optional RS2IPUx_DIx_PIN15 DRDY/DV Data validation/blank, data enable\nIPUx_DIx_PIN16 — Additional data synchronous \nsignals with programmable features/timingIPUx_DIx_PIN17 Q\n1 Signal mapping (both data and cont rol/synchronization) is flexible . The table provides examples.\n2 Restrictions for ports IPUx _DISPx_DAT00 through IPUx_DISPx_DAT23 are as follows: \n\x81 A maximum of three continuous groups of bits can be ind ependently mapped to the external bus. Groups must not overlap.\n\x81 The bit order is expressed in each of the bit groups , for example, B[0] = least significant blue pixel bit.\n3This mode works in compliance with recomm endation ITU-R BT.656. The ti ming reference signals (frame start, frame end, line \nstart, and line end) are embedded in the 8-bi t data bus. Only video data is supported,  transmission of non-video related data \nduring blanking intervals is not supported.Table 58. Video Signal Cross-Reference (continued)\ni.MX 6Dual/6Quad LCD\nComment1,2\nPort Name\n(x = 0, 1)RGB,\nSignal\nName\n(General)RGB/TV Signal Allocation (Example)\n16-bit\nRGB18-bit\nRGB24 Bit\nRGB8-bit\nYCrCb316-bit\nYCrCb20-bit\nYCrCb\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 97There are special physical outputs to provide synchronous controls:\n\x81 The ipp_disp_clk is a dedicated base synchronous signal that is used to generate a base display \n(component, pixel) clock for a display.\n\x81 The ipp_pin_1– ipp_pin_7 are general purpose synchr onous pins, that can be used to provide \nHSYNC, VSYNC, DRDY or any else independent signal to a display.\nThe IPU has a system of intern al binding counters for internal events (such as, HSYNC/VSYNC) \ncalculation. The internal event (local  start point) is synchronized with in ternal DI_CLK. A suitable control \nstarts from the local start point with predefined UP and DOWN values to calculate control’s changing \npoints with half DI_CLK resolution. A full descript ion of the counter system can be found in the IPU \nchapter of the i.MX 6Dual/6Q uad reference manual (IMX6DQRM).\n4.12.10.5.2 Asynchronous Controls\nThe asynchronous control is a data-oriented signal that ch anges its value with an output data according to \nadditional internal flags coming with the data.\nThere are special physical outputs to pr ovide asynchronous controls, as follows:\n\x81 The ipp_d0_cs and ipp_d1_cs pins are dedicated to provide chip select signals to two displays.\n\x81 The ipp_pin_11– ipp_pin_17 are genera l purpose asynchronous pins, that  can be used to provide \nWR. RD, RS or any other data -oriented signal to display.\nNOTE\nThe IPU has independent signal ge nerators for asynchronous signals \ntoggling. When a DI decides to put a new asynchronous data on the bus, a new internal start (local start poin t) is generated. The signal generators \ncalculate predefined UP and DOWN valu es to change pins states with half \nDI_CLK resolution.\n4.12.10.6 Synchronous Interfaces to St andard Active Matrix TFT LCD Panels\n4.12.10.6.1 IPU Display Operating Signals\nThe IPU uses four control signals and data to operate a standard synchronous interface:\n\x81 IPP_DISP_CLK—Clock to display\n\x81 HSYNC—Horizontal synchronization\n\x81 VSYNC—Vertical synchronization\x81 DRDY—Active data\nAll synchronous display controls are generated on the b ase of an internally generated “local start point”. \nThe synchronous display controls can be placed on ti me axis with DI’s offset, up and down parameters. \nThe display access can be whole number of DI cloc k (Tdiclk) only. The IPP_DATA can not be moved \nrelative to the local start point. The data bus of  the synchronous interface is output direction only.\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n98 NXP SemiconductorsElectrical Characteristics\n4.12.10.6.2 LCD Interfac e Functional Description\nFigure 60  depicts the LCD interface timing for a generic active matrix color TFT panel. In this figure, \nsignals are shown with negative polarity. The sequence of events fo r active matrix interface timing is:\n\x81 DI_CLK internal DI clock is used for calculation of other controls.\n\x81 IPP_DISP_CLK latches data into the panel on its ne gative edge (when positive polarity is selected). \nIn active mode, IPP_DISP _CLK runs continuously. \n\x81 HSYNC causes the panel to start a new line. (U sually IPUx_DIx_PIN02 is used as HSYNC.)\n\x81 VSYNC causes the panel to start a new frame. It  always encompasses at least one HSYNC pulse. \n(Usually IPUx_DIx_PIN 03 is used as VSYNC.)\n\x81 DRDY acts like an output enable signal to the CR T display. This output enables the data to be \nshifted onto the display. When disabled, th e data is invalid and the trace is off. \n(DRDY can be used either synchronous or  asynchronous generic purpose pin as well.)\nFigure 60. Interface Timing Diagram for TFT (Active Matrix) Panels\n4.12.10.6.3 TFT Panel Sync Pulse Timing Diagrams\nFigure 61  depicts the horizontal timing (ti ming of one line), including bot h the horizontal sync pulse and \nthe data. All the parameters shown in the figur e are programmable. All controls are started by \ncorresponding internal events—local  start points. The timing diagrams  correspond to inverse polarity of \nthe IPP_DISP_CLK signal and active-low polarity  of the HSYNC, VSYNC, and DRDY signals. 123 m m–1HSYNCVSYNC\nHSYNCLINE 1 LINE 2 LINE 3 LINE 4 LINE n-1 LINE n\nDRDY\nIPP_DISP_CLK\nIPP_DATA\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 99Figure 61. TFT Panels Timing Di agram—Horizontal Sync Pulse\nFigure 62  depicts the vertical timing (t iming of one frame). All parame ters shown in the figure are \nprogrammable.\nFigure 62. TFT Panels Timing Diagram—Vertical Sync PulseDI clock\nVSYNC\nHSYNC\nDRDY\nD0 D1IP5oIP13o\nIP9oIP8o IP8\nIP9Dn\nIP10IP7\nIP5\nIP6local start point\nlocal start pointlocal start pointIPP_DISP_CLK\nIPP_DATA\nIP14 VSYNC\nHSYNC\nDRDYStart of frame End of frame\nIP12IP15IP13IP11 \ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n100 NXP SemiconductorsElectrical Characteristics\nTable 59  shows timing characteristics of signals presented in Figure 61  and Figure 62 .\nTable 59. Synchronous Display Interface Timing Characteristics (Pixel Level)\nID Parameter Symbol Value Description Unit\nIP5 Display interface clock period Tdicp (see1) Display interface clock IPP_DISP_CLK ns\nIP6 Display pixel clock pe riod Tdpcp DISP_CLK_PER_PIXEL\n× TdicpTime of translation of one pixel to display, \nDISP_CLK_PER_PIXEL—number of pixel \ncomponents in one pixel (1. n). \nThe DISP_CLK_PER_PIXEL is virtual parameter to define display pixel clock \nperiod.\nThe DISP_CLK_PER_PIXEL is received by DC/DI one access division to n \ncomponents.ns\nIP7 Screen width time Tsw (SCREEN_WIDTH)\n× TdicpSCREEN_WIDTH—screen width in, \ninterface clocks. ho rizontal blanking \nincluded.\nThe SCREEN_WIDTH should be built by \nsuitable DI’s counter2.ns\nIP8 HSYNC width time Thsw (HSYNC_WIDTH) HSYNC_WIDTH—Hsync width in DI_CLK \nwith 0.5 DI_CLK resolution. Defined by DI’s \ncounter. ns\nIP9 Horizontal blank interval 1 Thbi1 BGXP × Tdicp BGXP—width of a horizontal blanking \nbefore a first active data in a line (in interface clocks). The BG XP should be built \nby suitable DI’s counter.ns\nIP10 Horizontal blank interval 2 Thbi2 (SCREEN_WIDTH – \nBGXP – FW) \n× TdicpWidth a horizontal blanking after a last \nactive data in a line (in interface clocks) FW—with of active line in interface clocks. \nThe FW should be built by suitable DI’s \ncounter.ns\nIP12 Screen height Tsh (SCREEN_HEIGHT)\n× TswSCREEN_HEIGHT— screen height in lines \nwith blanking.\nThe SCREEN_HEIGHT is a distance \nbetween 2 VSYNCs.The SCREEN_HEIGHT should be built by \nsuitable DI’s counter.ns\nIP13 VSYNC width Tvsw VSYNC_WIDTH VSYNC_W IDTH—Vsync width in DI_CLK \nwith 0.5 DI_CLK resolution. Defined by DI’s counter.ns\nIP14 Vertical blank interval 1 Tvbi1 BGYP \n× Tsw BGYP—width of first Vertical\nblanking interval in line. The BGYP should \nbe built by suitable DI’s counter.ns\nIP15 Vertical blank interval 2 Tvbi2 (SCREEN_HEIGHT – \nBGYP – FH) × TswWidth of second vertical blanking interval in \nline. The FH should be built by suitable DI’s \ncounter.ns\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 101The maximum accuracy of UP/DOWN edge of controls is:\nThe maximum accuracy of UP/DOWN edge of IPP_DISP_DATA is:\nThe DISP_CLK_PERIOD, DI_C LK_PERIOD parameters are register-controlled.IP5o Offset of IPP_DISP_CLK Todicp DISP_CLK_OFFSET\n× TdiclkDISP_CLK_OFFSET—offset of \nIPP_DISP_CLK edges from local start \npoint, in DI_CLK ×2 \n(0.5 DI_CLK Resolution).\nDefined by DISP_CLK counter.ns\nIP13o Offset of VSYNC Tovs VSYNC_OFFSET\n× TdiclkVSYNC_OFFSET—offset of Vsync edges \nfrom a local start point, when a Vsync \nshould be active, in DI_CLK ×2 \n(0.5 DI_CLK Resolution). The VSYNC_OFFSET should be built by \nsuitable DI’s counter.ns\nIP8o Offset of HSYNC Tohs HSYNC_OFFSET\n× TdiclkHSYNC_OFFSET—offset of Hsync edges \nfrom a local start point, when a Hsync should be active, in DI_CLK\n×2 \n(0.5 DI_CLK Resolution). The \nHSYNC_OFFSET should be built by suitable DI’s counter.ns\nIP9o Offset of DRDY Todrdy DRDY_OFFSET\n× TdiclkDRDY_OFFSET—offset of DRDY edges \nfrom a suitable local start point, when a \ncorresponding data has been set on the bus, in DI_CLK\n×2 \n(0.5 DI_CLK Resolution).\nThe DRDY_OFFSET should be built by suitable DI’s counter.ns\n1Display interface clock period immediate value.\nDISP_CLK_PERIOD—number of DI_CLK per one  Tdicp. Resolution 1/16 of DI_CLK.\nDI_CLK_PERIOD—relation of between programing cl ock frequency and current system clock frequency\nDisplay interface clock period average value.\n2DI’s counter can define offset, period a nd UP/DOWN characteristic of output signal according to programed parameters of the \ncounter. Same of parameters in the table are not defined by DI’s registers directly (by name), but can be generated by \ncorresponding DI’s counter. The SCREEN_WIDTH is an input value for DI’s HSYNC generation counter. The distance between \nHSYNCs is a SCREEN_WIDTH.Table 59. Synchronous Display Interface Timi ng Characteristics (Pixel Level) (continued)\nID Parameter Symbol Value Description Unit\nTdicpTdiclkDISP_CLK_PERIOD\nDI_CLK_PERIOD----------------------------------------------------×                                  for integer   DISP_CLK_PERIOD\nDI_CLK_PERIOD---------------------------------------------------- ,\nTdiclkfloorDISP_CLK_PERIOD\nDI_CLK_PERIOD---------------------------------------------------- 0.5 0.5± +\uf0e8\uf0f8\uf0e6\uf0f6     for  fractional  DISP_CLK_PERIOD\nDI_CLK_PERIOD---------------------------------------------------- ,\n\uf0ee\uf0ef\uf0ef\uf0ed\uf0ef\uf0ef\uf0ec\n=\nTdicp TdiclkDISP_CLK_PERIOD\nDI_CLK_PERIOD----------------------------------------------------× =\nAccuracy 0.5 Tdiclk× () 0.62ns± =\nAccuracy Tdiclk0.62ns± =\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n102 NXP SemiconductorsElectrical Characteristics\nFigure 63  depicts the synchronous display interface ti ming for access level. The DISP_CLK_DOWN and \nDISP_CLK_UP parameters are register-controlled. Table 60  lists the synchronous display interface timing \ncharacteristics.\nFigure 63. Synchronous Display Interface Timing Diagram—Access Level\nTable 60. Synchronous Display Interface Timing Characteristics (Access Level)\nID Parameter Symbol Min Typ1\n1The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display . \nThese conditions may be chip specific.Max Unit\nIP16 Display interface clock low \ntimeTckl Tdicd-Tdicu-1.24 Tdicd2-Tdicu3\n2Display interface clock down time \n3Display interface clock up time  where CEIL(X) rounds the elements of X to  the nearest integers towards infinity.Tdicd-Tdicu+1.24 ns\nIP17 Display interface clock \nhigh timeTckh Tdicp-Tdicd+Tdicu-1.24 Tdicp-Tdicd+Tdicu Tdicp-Tdicd+Tdicu+1.2 ns\nIP18 Data setup time Tdsu Tdicd-1.24 Tdicu — ns\nIP19 Data holdup time Tdhd Tdicp-Tdicd-1.24 Tdicp-Tdicu — nsIP20o Control signals offset \ntimes (defined for each \npin)Tocsu Tocsu-1.24 Tocsu Tocsu+1.24 ns\nIP20 Control signals setup time \nto display interface clock (defined for each pin)Tcsu Tdicd-1.24-Tocsu%Tdicp Tdicu — nsIP19 IP18IP20\nVSYNC\nIP17 IP16DRDYHSYNC\nother controlsIP20o\nlocal start pointTdicd TdicuIPP_DISP_CLK\nIPP_DATA\nTdicd1\n2---Tdiclkceil×2 DISP_CLK_DOWN×\nDI_CLK_PERIOD-----------------------------------------------------------\uf0e8\uf0f8\uf0e6\uf0f6=\nTdicu1\n2---Tdiclkceil×2 DISP_CLK_UP×\nDI_CLK_PERIOD------------------------------------------------\uf0e8\uf0f8\uf0e6\uf0f6=\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1034.12.11 LVDS Display Bridge  (LDB) Module Parameters\nThe LVDS interface complies with TIA/EIA 644-A standard. For more  details, see TIA/EIA STANDARD \n644-A, “Electrical Ch aracteristics of Low Voltage Differenti al Signaling (LVDS) Interface Circuits.”\n4.12.12 MIPI D-PHY Timing Parameters\nThis section describes MIPI D-PHY electrical specifications , compliant with MIPI CSI-2 version 1.0, \nD-PHY specification Rev. 1.0 (for MI PI sensor port x4 lanes) and MI PI DSI Version 1.01, and D-PHY \nspecification Rev. 1.0 (and also DPI version 2.0, DBI version 2.0, DSC versi on 1.0a at protocol layer) (for \nMIPI display port x2 lanes).\n4.12.12.1 Electrical and Timing InformationTable 61. LVDS Display Bridge (LDB) Electrical Specification\nParameter Symbol Test Condition Min Max Units\nDifferential Voltage Output Voltage VOD 100 Ω Differential load 250 450 mV\nOutput Voltage High Voh 100 Ω differential load \n(0 V Diff—Output High Voltage static)1.25 1.6 V\nOutput Voltage Low Vol 100 Ω differential load\n(0 V Diff—Output Low Voltage static)0.9 1.25 V\nOffset Static Voltage VOS Two 49.9 Ω resistors in series between N-P \nterminal, with output in eit her Zero or One state, the \nvoltage measured between the 2 resistors.1.15 1.375 V\nVOS Differential VOSDIFF Difference in VOS between a One and a Zero state -50 50 mV\nOutput short-circuited to GND ISA ISB With the output common shorted to GND -24 24 mA\nVT Full Load Test VTLoad 100 Ω Differential load with a 3.74 k Ω load between \nGND and I/O supply voltage247 454 mV\nTable 62. Electrical and Timing Information\nSymbol Parameters Test Conditions Min Typ Max Unit\nInput DC Specifications— Apply to DSI_CLK_P/_N and DSI_DATA_P/_N Inputs\nVI Input signal voltage range Transient voltage range is limited from -300 \nmV to 1600 mV-50 — 1350 mV\nVLEAK Input leakage current VGNDSH(m in) = VI = VGNDSH(max) + \nVOH(absmax)Lane module in LP Receive Mode-10 — 10 mA\nV\nGNDSH Ground Shift — -50 — 50 mV\nVOH(absmax) Maximum transient output \nvoltage level—— — 1 . 4 5 V\ntvoh(absmax) Maximum transient time \nabove VOH(absmax)—— — 2 0 n s\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n104 NXP SemiconductorsElectrical Characteristics\nHS Line Drivers DC Specifications\n|VOD| HS Transmit Differential \noutput voltage magnitude80 Ω<= RL< = 125 Ω 140 200 270 mV\nΔ|VOD| Change in Differential output \nvoltage magnitude between logic states80 Ω<= RL< = 125 Ω —— 1 0m V\nV\nCMTX Steady-state common-mode \noutput voltage.80 Ω<= RL< = 125 Ω 150 200 250 mV\nΔVCMTX (1,0) Changes in steady-state \ncommon-mode output voltage between logic states80 Ω<= RL< = 125 Ω —— 5 m V\nV\nOHHS HS output high voltage 80 Ω<= RL< = 125 Ω ——3 6 0 m V\nZOS Single-ended output \nimpedance.— 40 50 62.5 Ω\nΔZOS Single-ended output \nimpedance mismatch.—— — 1 0 %\nLP Line Drivers DC Specifications\nVOL Output low-level SE voltage — -50 50 mV\nVOH Output high-level SE voltage — 1.1 1.2 1.3 V\nZOLP Single-ended output \nimpedance.— 110 — — Ω\nΔZOLP(01-10) Single-ended output \nimpedance mismatch driving \nopposite level—— — 2 0 %\nΔZOLP(0-11) Single-ended output \nimpedance mismatch driving same level—— — 5 %\nHS Line Receiver DC Specifications\nV\nIDTH Differential input high voltage \nthreshold—— — 7 0 m V\nVIDTL Differential input low voltage \nthreshold—- 7 0 — — m V\nVIHHS Single ended input high \nvoltage—— — 4 6 0 m V\nVILHS Single ended input low \nvoltage—- 4 0 — — m V\nVCMRXDC Input common mode voltage — 70 — 330 mV\nZID Differential input impedance — 80 — 125 ΩTable 62. Electrical and Timing Information (continued)\nSymbol Parameters Test Conditions Min Typ Max Unit\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1054.12.12.2 D-PHY Signaling Levels\nThe signal levels are different for differential HS m ode and single-ended LP mode. Figure 64  shows both \nthe HS and LP signal levels on the le ft and right sides, respectively. The HS signaling levels are below \nthe LP low-level input threshold such that LP  receiver always detects low on HS signals.\nFigure 64. D-PHY Signaling LevelsLP Line Receiver DC Specifications\nVIL Input low voltage — — — 550 mV\nVIH Input high voltage — 920 — — mV\nVHYST Input hysteresis — 25 — — mV\nContention Line Rece iver DC Specifications\nVILF Input low fault threshold — 200 — 450 mVTable 62. Electrical and Timing Information (continued)\nSymbol Parameters Test Conditions Min Typ Max Unit\nHS Vout \nRangeHS Vcm\nRangeMax V OD\nMin V ODVCMTX,MIN\nVOLHSVCMTX,MAXVOHHS\nLP V ILLP \nVOL\nLP \nVIHVOH,MAX\nVOH,MIN\nVIH\nVILLP Threshold \nRegion\nVGNDSH,MA\nX\nVGNDSH,MINGNDLP V OL\nHS Differential Signaling LP Single-ended  Signaling\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n106 NXP SemiconductorsElectrical Characteristics\n4.12.12.3 HS Line Driver Characteristics\nFigure 65. Ideal Single-ended and R esulting Differential HS Signals\n4.12.12.4 Possible ΔVCMTX and ΔVOD Distortions of the Single-ended HS Signals\nFigure 66. Possible ΔVCMTX and ΔVOD Distortions of the Single-ended HS Signals\n4.12.12.5 D-PHY Switching Characteristics\nTable 63. Electrical and Timing Information\nSymbol Parameters Test Co nditions Min Typ Max Unit\nHS Line Drivers AC Specifications\n— Maximum serial data rate (forward \ndirection)On DATAP/N outputs. \n80 Ω <= RL <= 125 Ω80 — 1000 Mbps\nFDDRCLK DDR CLK frequency On DATAP/N outputs. 40 — 500 MHz\nPDDRCLK DDR CLK period 80 Ω <= RL< = 125 Ω 2 — 25 nsVOD(1)\nVOD(1)VOD(0)\nVOD(0)\nVOD = V DP - VDNVCMTX = (V DP + VDN)/2\n0V \n(Differential)VDN\nVDPIdeal Single-Ended High Speed Signals\nIdeal Differential High Speed Signals\n VOD(0)VOD (1)VOD/2\nVOD/2VOD (SE HS Signals)\nStatic   V CMTX (SE HS Signals)\nDynamic  V CMTX (SE HS Signals)VDN\nVCM TX\nVDP\nVDN\nVCMT X\nVDP\nVDN\nVCM TX\nVDPVOD(0)Δ Δ\nΔ\nΔΔ\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 107tCDC DDR CLK duty cycle tCDC  = tCPH / PDDRCLK —5 0 —%\ntCPH DDR CLK high time — — 1 — UI\ntCPL DDR CLK low time — — 1 — UI\n— DDR CLK / DATA Jitter — — 75 — ps pk-pkt\nSKEW[PN] Intra-Pair (Pulse) skew — — 0.075 — UI\ntSKEW[TX] Data to Clock Skew — 0.350 — 0.650 UI\ntr Differential output signal rise time 20% to 80%, RL = 50 Ω 150 — 0.3UI ps\ntf Differential output signal fall time 20% to 80%, RL = 50 Ω 150 — 0.3UI ps\nΔVCMTX(HF) Common level variation above 450 MHz 80 Ω<= RL< = 125 Ω —— 1 5 m Vrms\nΔVCMTX(LF) Common level variation between 50 \nMHz and 450 MHz80 Ω<= RL< = 125 Ω —— 2 5 m Vp\nLP Line Drivers AC Specifications\ntrlp,tflp Single ended output rise/fall time 15% to 85%, CL<70 pF — — 25 ns\ntreo — 30% to 85%, CL<70 pF — — 35 ns\nδV/δtSR Signal slew rate 15% to 85%, CL<70 pF — — 120 mV/ns\nCL Load capacitance — 0 — 70 pF\nHS Line Receiver AC Specifications\ntSETUP[RX] Data to Clock Receiver Setup time — 0.15 — — UI\ntHOLD[RX] Clock to Data Receiver Hold time — 0.15 — — UI\nΔVCMRX(HF) Common mode interference beyond \n450 MHz— — — 200 mVpp\nΔVCMRX(LF) Common mode interference between \n50 MHz and 450 MHz—- 5 0 — 5 0 m V p p\nCCM Common mode termination — — — 60 pF\nLP Line Receiver AC Specifications\neSPIKE Input pulse rejection — — — 300 Vps\nTMIN Minimum pulse response — 50 — — ns\nVINT Pk-to-Pk interference voltage — — — 400 mV\nfINT Interference frequency — 450 — — MHz\nModel Parameters used for Driver Load switching performance evaluation\nCPAD Equivalent Single ended I/O PAD \ncapacitance.—— — 1 p F\nCPIN Equivalent Single ended Package + \nPCB capacitance.—— — 2 p FTable 63. Electrical and Timing Information (continued)\nSymbol Parameters Test Co nditions Min Typ Max Unit\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n108 NXP SemiconductorsElectrical Characteristics\n4.12.12.6 High-Speed Clock Timing\nFigure 67. DDR Clock Definition\n4.12.12.7 Forward High-Spee d Data Transmission Timing\nThe timing relationship of the DDR Cl ock differential signal to the Data  differential signal is shown in \nFigure 68 :\nFigure 68. Data to Clock Timing Definitions\n4.12.12.8 Reverse High-Speed Data Transmission Timing\nFigure 69. Reverse High-Speed Data Transmission Timing at Slave SideLS Equivalent wire bond series inductance — — — 1.5 nH\nRS Equivalent wire bond series resistance — — — 0.15 Ω\nRL Load Resistance — 80 100 125 ΩTable 63. Electrical and Timing Information (continued)\nSymbol Parameters Test Co nditions Min Typ Max Unit\n1 Data Bit Time = 1UI\nUIINST(1)1 Data Bit Time = 1UI\nUIINST(2)CLKp\nCLKn\n1 DDR Clock Period = UI INST(1) + UI INST(2)\n#,+P2EFERENCE\x004IME\n4#,+P43%450 4(/,$\n\x11\x005)).3443+%7\x10\x0e\x155)).34\x0b\n#,+N\nTTD\n2UI 2UICLKpCLKn\nClock to Data \nSkewNRZ Data\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1094.12.12.9 Low-Power Receiver Timing\nFigure 70. Input Glitch Rejection of Low-Power Receivers\n4.12.13 HSI Host Controller Timing Parameters\nThis section describes the timing parameters of th e HSI Host Controller which are compliant with \nHigh-Speed Synchronous Serial In terface (HSI) Physical La yer specification version 1.01.\n4.12.13.1 Synchronous Data Flow\nFigure 71. Synchronized Data Flow READY Si gnal Timing (Frame an d Stream Transmission)\n4.12.13.2 Pipelined Data Flow\nFigure 72. Pipelined Data Flow READY Si gnal Timing (Frame Transmission Mode)2*T LPX 2*T LPX\nTMIN-RX TMIN-RXeSPIKE\neSPIKEInput\nOutputVIH\nVIL\nN-bits Frame N-bits FrameFirst bit of \nframetNomBi tLast bit of \nframeFirst bit of \nframeLast bit of \nframe\nDATA\nFLAG\nREADY\nReceiver has \ndetected the start \nof the Frame Receiver has captured \nand stored a complete \nFrame \nN-bits FrameLast bit of \nframe\nDATA\nFLAG\nN-bits FrameFirst bit of \nframetNomBitLast bit of \nframeFirst bit of \nframe\nREADY\nA Ready can change B Ready shall not \nchange to zeroLast bit of \nframe\nC. Ready can changeD.  Ready shall \nmaintain zero of if \nreceiver does not \nhave free space E. \nReady \ncan \nchangeF.  Ready \nshall \nmaintain \nits valueG. Ready \ncan change\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n110 NXP SemiconductorsElectrical Characteristics\n4.12.13.3 Receiver Real-Time Data Flow\nFigure 73. Receiver Real-Time Da ta Flow READY Signal Timing\n4.12.13.4 Synchronized Data Flow Transmission with Wake\nFigure 74. Synchronized Data Flow Transmission with WAKE\n4.12.13.5 Stream Transmission Mode Frame Transfer\nFigure 75. Stream Transmission Mode Frame Transfer (Synchronized Data Flow)N-bits Frame N-bits FrameFirst bit of \nframetNomBi tLast bit of \nframeFirst bit of \nframeLast bit of \nframe\nDATA\nFLAG\nREADY\nReceiver has \ndetected the start \nof the Frame Receiver has captured a \ncomplete Frame \nDATA\nFLAG\nREADY\n1. Transmitter has \ndata to transmit3. First bit \nreceivedPHY Frame PHY FrameTX state\nRX stateWAKEA\nAB\nBC\nCD\nDA\nA2. Receiver in active \nstart state4. Received \nframe stored\n5. Transmitter \nhas no more  \ndata to \ntransmit 6. Receiver \ncan no longer \nreceive date \nA: Sleep state(non-operational)                B: Wake-up state                     C: Active state (full operational)                      D: Disable State(No communication ability)\nComplete N-bits Frame Complete N-bits FrameDATA\nFLAG\nREADYChannel \nDescription\n bitsPayload Data Bits\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1114.12.13.6 Frame Transmission M ode (Synchronized Data Flow)\nFigure 76. Frame Transmission Mode Transfer of Two Frames (Synchronized Data Flow)\n4.12.13.7 Frame Transmission Mode (Pipelined Data Flow)\nFigure 77. Frame Transmission Mode Transfer  of Two Frames (Pipelined Data Flow)\n4.12.13.8 DATA and FLAG Signal Timi ng Requirement for a 15 pF Load\nTable 64. DATA and FLAG Timing\nParameter Description 1 Mbit/s 100 Mbit/s\ntBit, nom Nominal bit time 1000 ns 10 ns\ntRise, min  and tFall, min Minimum allowed rise and fall time 2 ns 2 ns\ntTxToRxSkew, maxfq Maximum skew between transmitter and receiver package pins 50 ns 0.5 ns\ntEageSepTx, min Minimum allowed separation of signal transitions at transmitter package pins, \nincluding all timing defects, for example, jitter and skew, inside the transmitter.400 ns 4 ns\ntEageSepRx, min Minimum separation of signal transitions , measured at the receiver package pins, \nincluding all timing defects, for example, jitter and skew, inside the receiver.350 ns 3.5 nsComplete N-bits Frame Complete N-bits FrameDATA\nFLAG\nREADYChannel \nDescription\n bitsPayload Data BitsFrame \nstart bit\nComplete N-bits Frame Complete N-bits FrameDATA\nFLAG\nREADYChannel \nDescription\n bitsPayload Data BitsFrame \nstart bit\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n112 NXP SemiconductorsElectrical Characteristics\n4.12.13.9 DATA and FLAG Signal Timing \nFigure 78. DATA and FLAG Signal Timing\n4.12.14 PCIe PHY Parameters\nThe PCIe interface complies with  PCIe specification Gen2 x1 lane and supports the PCI Express 1.1/2.0 \nstandard.\n4.12.14.1 PCIE_REXT Refere nce Resistor Connection\nThe impedance calibration process requires connection of  reference resistor 200 Ω.1% precision resistor \non PCIE_REXT pads to ground. It is used  for termination imp edance calibration.\n4.12.15 Pulse Width Modulator (PWM) Timing Parameters\nThis section describes the electrical information of the PWM. The PWM can be programmed to select one \nof three clock signals as its source frequency. Th e selected clock signal is pass ed through a prescaler before \nbeing input to the counter. The output  is available at the pulse-width modulator output (P WMO) external \npin.\nFigure 79  depicts the timing of the PWM, and Table 65  lists the PWM timing parameters.\nFigure 79. PWM Timing\nTable 65. PWM Output Timing Parameters\nID Parameter Min Max Unit\n— PWM Module Clock Frequency 0 ipg_clk MHz\nP1 PWM output pulse width high 15 — nsP2 PWM output pulse width low 15 — nsDATA\n(TX)\nFLAG\n(TX)\nDATA\n(RX)\nFLAG\n(RX)50%\n50% 50%50%\n50%\n50%80% 80%\n20%20% 20% 20%80%\n80%tEdgeSepTx\ntTxToRxSkewtEdgeSepRxtBittRise\ntFall\nNote1Note1 Note2\nNote2\nPWMn_OUT\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1134.12.16 SATA PHY Parameters\nThis section describes SATA PHY electrical specifications.\n4.12.16.1 Transmitter and Receiver Characteristics\nThe SATA PHY meets or exceeds the electrical compliance requirements defined in the SATA \nspecifications.\nNOTE\nThe tables in the following sections indicate any exceptions to the SATA \nspecification or aspects of the SATA PHY that ex ceed the standard, as well \nas provide information about parame ters not defined in the standard.\nThe following subsections provide values obtaine d from a combination of simulations and silicon \ncharacterization.\n4.12.16.1.1 SATA PHY Tra nsmitter Characteristics\nTable 66  provides specifications  for SATA PHY transm itter characteristics.\n4.12.16.1.2 SATA PHY R eceiver Characteristics\nTable 67  provides specifications  for SATA PHY receiver characteristics.\n4.12.16.2 SATA_REXT Refere nce Resistor Connection\nThe impedance calibration process requires connection of reference resistor 191 Ω.1% precision resistor \non SATA_REXT pad to ground.\nResistor calibration consists of learning which state of the internal Resistor Cali bration register causes an \ninternal, digitally trimmed calibrati on resistor to best match the im pedance applied to the SATA_REXT \npin. The calibration register value is then supp lied to all Tx and Rx termination resistors.\nDuring the calibration process (for a few tens of microseconds), up to 0.3 mW can be dissipated in the \nexternal SATA_REXT resistor. At other times, no power is dissip ated by the SATA_REXT resistor.Table 66. SATA PHY Transmitter Characteristics\nParameters Symbol Min Typ Max Unit\nTransmit common mode voltage VCTM 0.4 — 0.6 V\nTransmitter pre-emphasis accuracy (measured \nchange in de-emphasized bit)—– 0 . 5 — 0 . 5 d B\nTable 67. SATA PHY Receiver Characteristics\nParameters Symbol Min Typ Max Unit\nMinimum Rx eye height (differential peak-to-peak) VMIN_RX_EYE_HEIGHT 175 — — mV\nTolerance PPM –400 — 400 ppm\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n114 NXP SemiconductorsElectrical Characteristics\n4.12.17 SCAN JTAG Controlle r (SJC) Timing Parameters\nFigure 80  depicts the SJC test clock input timing. Figure 81  depicts the SJC boundary scan timing. \nFigure 82  depicts the SJC test access port . Figure 83  depicts the JTAG_TRST_B timing.  Signal \nparameters are listed in Table 68 .\nFigure 80. Test Clock Input Timing Diagram\nFigure 81. Boundary Scan (JTAG) Timing DiagramJTAG_TCK\n(Input) VM VM VIH\nVILSJ1\nSJ2 SJ2\nSJ3 SJ3\nJTAG_TCK\n(Input)\nData\nInputs\nData\nOutputs\nData\nOutputs\nData\nOutputsVIH\nVIL\nInput Data Valid\nOutput Data Valid\nOutput Data ValidSJ4 SJ5\nSJ6\nSJ7\nSJ6\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 115Figure 82. Test Access Port Timing Diagram\nFigure 83. JTAG_TRST_B Timing Diagram\nTable 68. JTAG Timing\nID Parameter1,2All Frequencies\nUnit \nMin Max\nSJ0 JTAG_TCK frequency of operation 1/(3xTDC)10.001 22 MHz\nSJ1 JTAG_TCK cycle time in crystal mode 45 — nsSJ2 JTAG_TCK clock pulse width measured at \nVM222.5 — ns\nSJ3 JTAG_TCK rise and fall times — 3 nsSJ4 Boundary scan input data set-up time 5 — nsSJ5 Boundary scan input data hold time 24 — nsSJ6 JTAG_TCK low to output data valid — 40 nsSJ7 JTAG_TCK low to output high impedance — 40 nsSJ8 JTAG_TMS, JTAG_TDI data set-up time 5 — nsJTAG_TCK\n(Input)\nJTAG_TDI\n(Input)\nJTAG_TDO\n(Output)\nJTAG_TDO\n(Output)\nJTAG_TDO\n(Output)VIH\nVIL\nInput Data Valid\nOutput Data Valid\nOutput Data ValidJTAG_TMSSJ8 SJ9\nSJ10\nSJ11\nSJ10\nJTAG_TCK\n(Input)\n(Input)SJ13\nSJ12JTAG_TRST_B\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n116 NXP SemiconductorsElectrical Characteristics\n4.12.18 SPDIF Timing Parameters\nThe Sony/Philips Digital Interconnect Format (SPDIF) da ta is sent using the bi- phase marking code. When \nencoding, the SPDIF data signal is modulated by a clock that is twice the bit ra te of the data signal.\nTable 69  and Figure 84  and Figure 85  show SPDIF timing parameters  for the Sony/Philips Digital \nInterconnect Format (SPDIF), including the timing of the modulating Rx clock (SPDIF_SR_CLK) for \nSPDIF in Rx mode and the timing of the modulating Tx clock (SPDIF _ST_CLK) for SPDIF in Tx mode.SJ9 JTAG_TMS, JTAG_TDI data hold time 25 — ns\nSJ10 JTAG_TCK low to JT AG_TDO data valid — 44 ns\nSJ11 JTAG_TCK low to JTAG _TDO high impedance — 44 ns\nSJ12 JTAG_TRST_B assert time 100 — nsSJ13 JTAG_TRST_B set-up time to JTAG_TCK low 40 — ns\n1TDC = target frequency of SJC\n2VM = mid-point voltage\nTable 69. SPDIF Timing Parameters\nParameter SymbolTiming Parameter Range\nUnit \nMin Max\nSPDIF_IN Skew: asynchronous inputs, no specs apply — — 0.7 ns\nSPDIF_OUT output (Load = 50pf)\n \x81 Skew\n \x81 Transition rising\n \x81 Transition falling—\n—\n——\n—\n—1.5\n24.2\n31.3ns\nSPDIF_OUT output (Load = 30pf)\n \x81 Skew\n \x81 Transition rising\n \x81 Transition falling—\n—\n——\n—\n—1.5\n13.6\n18.0ns\nModulating Rx clock (SPDIF_SR_CLK) period srckp 40.0 — ns\nSPDIF_SR_CLK high period srckph 16.0 — nsSPDIF_SR_CLK low period srckpl 16.0 — nsModulating Tx clock (SPDIF_ST_CLK) period stclkp 40.0 — nsSPDIF_ST_CLK high period stclkph 16.0 — nsSPDIF_ST_CLK low period stclkpl 16.0 — nsTable 68. JTAG Timing (continued)\nID Parameter1,2All Frequencies\nUnit \nMin Max\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 117Figure 84. SPDIF_SR_CLK Timing Diagram\nFigure 85. SPDIF_ST_CLK Timing Diagram\n4.12.19 SSI Timing Parameters\nThis section describes the timing parameters of the SSI module. The connectivity of the serial \nsynchronous interfaces are summarized in Table 70 .\nNOTE\nThe terms WL and BL used in the timi ng diagrams and tables refer to Word \nLength (WL) and Bit Length (BL).Table 70. AUDMUX Port Allocation\nPort Signal Nomenclature Type and Access\nAUDMUX port 1 SSI 1 Internal\nAUDMUX port 2 SSI 2 InternalAUDMUX port 3 AUD3 External – AUD3 I/OAUDMUX port 4 AUD4 External – EIM or CSPI1 I/O through IOMUXCAUDMUX port 5 AUD5 External – EIM or SD1 I/O through IOMUXCAUDMUX port 6 AUD6 External – EIM or DISP2 through IOMUXCAUDMUX port 7 SSI 3 InternalSPDIF_SR_CLK\n(Output)VM VMsrckp\nsrckph srckpl\nSPDIF_ST_CLK\n(Input)VM VMstclkp\nstclkph stclkpl\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n118 NXP SemiconductorsElectrical Characteristics\n4.12.19.1 SSI Transmitter Timing with Internal Clock\nFigure 86  depicts the SSI transmitter internal clock timing and Table 71  lists the timing parameters for \nthe SSI transmitter internal clock.\n.\nFigure 86. SSI Transmitter Internal Clock Timing Diagram\nTable 71. SSI Transmitter Timing with Internal Clock\nID Parameter Min Max Unit\nInternal Clock Operation\nSS1 AUDx_TXC/AUDx_RXC clock period 81.4 — ns\nSS2 AUDx_TXC/AUDx_RXC clock high period 36.0 — nsSS4 AUDx_TXC/AUDx_RXC clock low period 36.0 — nsSS6 AUDx_TXC high to AUDx _TXFS (bl) high — 15.0 ns\nSS8 AUDx_TXC high to AUDx_TXFS (bl) low — 15.0 ns\nSS10 AUDx_TXC high to AUDx_TXFS (wl) high — 15.0 nsSS12 AUDx_TXC high to AUDx_TXFS (wl) low — 15.0 nsSS14 AUDx_TXC/AUDx_RXC Internal  AUDx_TXFS rise time — 6.0 ns\nSS15 AUDx_TXC/AUDx_RXC Internal  AUDx_TXFS fall time — 6.0 ns\nSS16 AUDx_TXC high to AUDx_TXD valid from high impedance — 15.0 nsSS17 AUDx_TXC high to AUDx_TXD high/low — 15.0 nsSS18 AUDx_TXC high to AUDx_TXD high impedance — 15.0 nsSS19SS1\nSS2 SS4SS3 SS5\nSS6 SS8\nSS10 SS12\nSS14\nSS18SS15\nSS17SS16\nSS43\nSS42\nNote: AUDx_RXD input in synchronous mode onlyAUDx_TXC\n(Output)\nAUDx_TXFS (wl)\n(Output)AUDx_TXFS (bl)\n(Output)\nAUDx_RXD\n(Input)AUDx_TXD\n(Output)\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 119NOTE\n\x81 All the timings for the SSI are gi ven for a non-inve rted serial clock \npolarity (TSCKP/RSCKP = 0) and a non-inverted frame sync \n(TFSI/RFSI = 0). If the pol arity of the clock and/or  the frame sync have \nbeen inverted, all the timing remains valid by inverti ng the clock signal \nAUDx_TXC/AUDx_RXC and/or the frame sync AUDx_TXFS/AUDx_RXFS shown in the tables and in the figures.\n\x81 All timings are on Audiomux Pads wh en SSI is being used for data \ntransfer.\n\x81 The terms, WL and BL, refer to Word Length(WL) and Bit Length(BL).\n\x81 For internal Frame Sync operation us ing external clock, the frame sync \ntiming is the same as that of transm it data (for example, during AC97 \nmode of operation).Synchronous Internal  Clock Operation\nSS42 AUDx_RXD setup before AUDx_TXC falling 10.0 — ns\nSS43 AUDx_RXD hold after AUDx_TXC falling 0.0 — nsTable 71. SSI Transmitter Timing with Internal Clock (continued)\nID Parameter Min Max Unit\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n120 NXP SemiconductorsElectrical Characteristics\n4.12.19.2 SSI Receiver Timing with Internal Clock\nFigure 87  depicts the SSI receiver internal clock timing and Table 72  lists the timing parameters for the \nreceiver timing with the internal clock.\nFigure 87. SSI Receiver Internal Clock Timing Diagram\nTable 72. SSI Receiver Timing with Internal Clock\nID Parameter Min Max Unit\nInternal Clock Operation\nSS1 AUDx_TXC/AUDx_RXC clock period 81.4 — nsSS2 AUDx_TXC/AUDx_RXC clock high period 36.0 — nsSS3 AUDx_TXC/AUDx_RXC clock rise time — 6.0 nsSS4 AUDx_TXC/AUDx_RXC clock low period 36.0 — nsSS5 AUDx_TXC/AUDx_RXC clock fall time — 6.0 nsSS7 AUDx_RXC high to AUDx_TXFS (bl) high — 15.0 nsSS9 AUDx_RXC high to AUDx_TXFS (bl) low — 15.0 ns\nSS11 AUDx_RXC high to AUDx_TXFS (wl) high — 15.0 nsSS13 AUDx_RXC high to AUDx_TXFS (wl) low — 15.0 nsSS20 AUDx_RXD setup time before AUDx_RXC low 10.0 — nsSS21 AUDx_RXD hold time after AUDx_RXC low 0.0 — nsSS50 SS48SS1\nSS4 SS2\nSS51SS20\nSS21\nSS49SS7 SS9\nSS11 SS13\nSS47SS3 SS5\nAUDx_TXC\n(Output)\nAUDx_TXFS (bl)\n(Output)\nAUDx_TXFS (wl)\n(Output)\nAUDx_RXD\n(Input)\nAUDx_RXC\n(Output)\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 121NOTE\n\x81 All the timings for the SSI are gi ven for a non-inve rted serial clock \npolarity (TSCKP/RSCKP = 0) and a non-inverted frame sync \n(TFSI/RFSI = 0). If the pol arity of the clock and/or  the frame sync have \nbeen inverted, all the timing remains valid by inverti ng the clock signal \nAUDx_TXC/AUDx_RXC and/or the frame sync AUDx_TXFS/AUDx_RXFS shown in the tables and in the figures.\n\x81 All timings are on Audiomux Pads wh en SSI is being used for data \ntransfer.\n\x81 AUDx_TXC and AUDx_RXC refer to the Transmit and Receive \nsections of the SSI.\n\x81 The terms, WL and BL, refer to Wo rd Length (WL) and Bit Length(BL).\n\x81 For internal Frame Sync operation us ing external clock, the frame sync \ntiming is same as that of  transmit data (for exam ple, during AC97 mode \nof operation).Oversampling Clock Operation\nSS47 Oversampling clock period 15.04 — ns\nSS48 Oversampling clock high period 6.0 — nsSS49 Oversampling clock rise time — 3.0 nsSS50 Oversampling clock low period 6.0 — nsSS51 Oversampling clock fall time — 3.0 nsTable 72. SSI Receiver Timing with Internal Clock (continued)\nID Parameter Min Max Unit\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n122 NXP SemiconductorsElectrical Characteristics\n4.12.19.3 SSI Transmitter Timing with External Clock\nFigure 88  depicts the SSI transmitte r external clock timing and Table 73  lists the timing parameters for \nthe transmitter timing wi th the external clock.\nFigure 88. SSI Transmitter External Clock Timing Diagram\nTable 73. SSI Transmitter Timing with External Clock\nID Parameter Min Max Unit\nExternal Clock Operation\nSS22 AUDx_TXC/AUDx_RXC clock period 81.4 — ns\nSS23 AUDx_TXC/AUDx_RXC clock high period 36.0 — nsSS24 AUDx_TXC/AUDx_RXC clock rise time — 6.0 nsSS25 AUDx_TXC/AUDx_RXC clock low period 36.0 — nsSS26 AUDx_TXC/AUDx_RXC clock fall time — 6.0 nsSS27 AUDx_TXC high to AUDx_TXFS (bl) high –10.0 15.0 nsSS29 AUDx_TXC high to AUDx_TXFS (bl) low 10.0 — nsSS31 AUDx_TXC high to AUDx_TXFS (wl) high –10.0 15.0 nsSS33 AUDx_TXC high to AUDx_TXFS (wl) low 10.0 — nsSS37 AUDx_TXC high to AUDx_TXD valid from high impedance — 15.0 nsSS38 AUDx_TXC high to AUDx_TXD high/low — 15.0 nsSS39 AUDx_TXC high to AUDx_TXD high impedance — 15.0 nsSS45SS33SS24 SS26SS25 SS23\nNote: AUDx_RXD Input in Synchronous mode onlySS31SS29 SS27SS22\nSS44SS39\nSS38 SS37\nSS46AUDx_TXC\n(Input)\nAUDx_TXFS (bl)\n(Input)\nAUDx_TXFS (wl)\n(Input)\nAUDx_TXD\n(Output)\nAUDx_RXD\n(Input)\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 123NOTE\n\x81 All the timings for the SSI are gi ven for a non-inve rted serial clock \npolarity (TSCKP/RSCKP = 0) and a non-inverted frame sync \n(TFSI/RFSI = 0). If the pol arity of the clock and/or  the frame sync have \nbeen inverted, all the timing remains valid by inverti ng the clock signal \nAUDx_TXC/AUDx_RXC and/or the frame sync AUDx_TXFS/AUDx_RXFS shown in the tables and in the figures.\n\x81 All timings are on Audiomux Pads wh en SSI is being used for data \ntransfer.\n\x81 AUDx_TXC and AUDx_RXC refer to the Transmit and Receive \nsections of the SSI.\n\x81 The terms WL and BL refer to Word  Length (WL) a nd Bit Length (BL).\n\x81 For internal Frame Sync operation us ing external clock, the frame sync \ntiming is same as that of  transmit data (for exam ple, during AC97 mode \nof operation).\n4.12.19.4 SSI Receiver Timing with External Clock\nFigure 89  depicts the SSI receiver external clock timing and Table 74  lists the timing parameters for the \nreceiver timing with the external clock.\nFigure 89. SSI Receiver Exte rnal Clock Timing DiagramSynchronous External  Clock Operation\nSS44 AUDx_RXD setup before AUDx_TXC falling 10.0 — ns\nSS45 AUDx_RXD hold after AUDx_TXC falling 2.0 — nsSS46 AUDx_RXD rise/fall time — 6.0 nsTable 73. SSI Transmitter Timing  with External Clock (continued)\nID Parameter Min Max Unit\nSS24\nSS34\nSS35SS30 SS28SS26\nSS25 SS23\nSS40SS22\nSS32\nSS36SS41AUDx_TXC\n(Input)\nAUDx_TXFS (bl)\n(Input)\nAUDx_TXFS (wl)\n(Input)\nAUDx_RXD\n(Input)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n124 NXP SemiconductorsElectrical Characteristics\nNOTE\n\x81 All the timings for the SSI are gi ven for a non-inve rted serial clock \npolarity (TSCKP/RSCKP = 0) and a non-inverted frame sync \n(TFSI/RFSI = 0). If the pol arity of the clock and/or  the frame sync have \nbeen inverted, all the timing remains valid by inverti ng the clock signal \nAUDx_TXC/AUDx_RXC and/or the frame sync \nAUDx_TXFS/AUDx_RXFS shown in the tables and in the figures.\n\x81 All timings are on Audiomux Pads wh en SSI is being used for data \ntransfer.\n\x81 AUDx_TXC and AUDx_RXC refer to the Transmit and Receive \nsections of the SSI.\n\x81 The terms, WL and BL, refer to Wo rd Length (WL) and Bit Length(BL).\n\x81 For internal Frame Sync operation us ing external clock, the frame sync \ntiming is same as that of  transmit data (for exam ple, during AC97 mode \nof operation).Table 74. SSI Receiver Timing with External Clock\nID Parameter Min Max Unit\nExternal Clock Operation\nSS22 AUDx_TXC/AUDx_RXC clock period 81.4 — ns\nSS23 AUDx_TXC/AUDx_RXC clock high period 36 — ns\nSS24 AUDx_TXC/AUDx_RXC clock rise time — 6.0 nsSS25 AUDx_TXC/AUDx_RXC clock low period 36 — nsSS26 AUDx_TXC/AUDx_RXC clock fall time — 6.0 nsSS28 AUDx_RXC high to AUDx_TXFS (bl) high –10 15.0 nsSS30 AUDx_RXC high to AUDx_TXFS (bl) low 10 — nsSS32 AUDx_RXC high to AUDx_TXFS (wl) high –10 15.0 nsSS34 AUDx_RXC high to AUDx_TXFS (wl) low 10 — nsSS35 AUDx_TXC/AUDx_RXC External  AUDx_TXFS rise time — 6.0 ns\nSS36 AUDx_TXC/AUDx_RXC External AUDx_TXFS fall time — 6.0 nsSS40 AUDx_RXD setup time before AUDx_RXC low 10 — nsSS41 AUDx_RXD hold time after AUDx_RXC low 2 — ns\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1254.12.20 UART I/O Configuration and Timing Parameters\n4.12.20.1 UART RS-232 I/O Config uration in Different Modes\nThe i.MX 6Dual/6Quad UART interf aces can serve both as DTE or DCE device. This can be configured \nby the DCEDTE control bit (default 0 – DCE mode). Table 75  shows the UART I/O configuration based \non the enabled mode.\nTable 75. UART I/O Configuration vs. Mode\nPortDTE Mode DCE Mode\nDirection Description Direction Description\nUARTx_RTS_B Output RTS from DTE to DCE Input RTS from DTE to DCE\nUARTx_CTS_B Input CTS from DCE to  DTE Output CTS from DCE to DTE\nUARTx_DTR_B Output DTR from DTE to  DCE Input DTR from DTE to DCE\nUARTx_DSR_B Input DSR from DCE to  DTE Output DSR from DCE to DTE\nUARTx_DCD_B Input DCD from DCE to DTE Output DCD from DCE to DTE\nUARTx_RI_B Input RING from DCE to DTE Output RING from DCE to DTE\nUARTx_TX_DATA Input Serial data from DCE to DTE Output Serial data from DCE to DTE\nUARTx_RX_DATA Output Serial data from DTE to DCE Input Serial data from DTE to DCE\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n126 NXP SemiconductorsElectrical Characteristics\n4.12.20.2 UART RS-232 Serial Mode Timing\nThe following sections describe the electrical information of the UART module in the RS-232 mode.\n4.12.20.2.1 UART Transmitter\nFigure 90  depicts the transmit timing of UART in the RS-232 serial mode, with 8 data bit/1 stop bit \nformat. Table 76  lists the UART RS-232 serial mode  transmit timi ng characteristics.\nFigure 90. UART RS-232  Serial Mode Tran smit Timing Diagram\n4.12.20.2.2 UART Receiver\nFigure 91  depicts the RS-232 serial m ode receive timing with 8 da ta bit/1 stop bit format. Table 77  lists \nserial mode receive timing characteristics.\nFigure 91. UART RS-232 Serial Mode Receive Timing DiagramTable 76.  RS-232 Serial Mode Transmit Timing Parameters\nID Parameter Symbol Min Max Unit\nUA1 Transmit Bit Time tTbit 1/Fbaud_rate1 – Tref_clk2\n1Fbaud_rate : Baud rate frequency. The maximum baud rate the UART can support is ( ipg_perclk  frequency)/16.\n2Tref_clk : The period of UART reference clock ref_clk  (ipg_perclk after RFDIV divider).1/Fbaud_rate  + Tref_clk —\nTable 77.  RS-232 Serial M ode Receive Timing Parameters\nID Parameter Symbol Min Max Unit\nUA2 Receive Bit Time1\n1The UART receiver can tolerate 1/(16 ×Fbaud_rate ) tolerance in each bit. But accumulation tolerance in one frame must not \nexceed 3/(16 ×Fbaud_rate ).tRbit 1/Fbaud_rate2 – \n1/(16 ×Fbaud_rate )\n2Fbaud_rate : Baud rate frequency. The maximum baud rate the UART can support is ( ipg_perclk  frequency)/16.1/Fbaud_rate  + \n1/(16 ×Fbaud_rate )—Bit 1 Bit 2 Bit 0 Bit 4 Bit 5 Bit 6 Bit 7UARTx_TX_DATA\n(output)Bit 3Start\nBitSTOP\nBITNEXT\nSTART\nBITPOSSIBLE\nPARITY\nBIT\nPar BitUA1\nUA1 UA1UA1\nBit 1 Bit 2 Bit 0 Bit 4 Bit 5 Bit 6 Bit 7 UARTx_RX_DATA\n(input)Bit 3Start\nBitSTOP\nBITNEXT\nSTART\nBITPOSSIBLE\nPARITY\nBIT\nPar BitUA2 UA2\nUA2 UA2\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1274.12.20.2.3 UART IrDA Mode Timing\nThe following subsections give the UART transmit and receive timings in IrDA mode.\nUART IrDA Mode Transmitter\nFigure 92  depicts the UART IrDA mode  transmit timing, with 8 data bit/1 stop bit format. Table 78  lists \nthe transmit timin g characteristics.\nFigure 92. UART IrDA Mode Transmit Timing Diagram\nUART IrDA Mode Receiver\nFigure 93  depicts the UART IrDA mode receive ti ming, with 8 data bit/1 stop bit format. Table 79  lists \nthe receive timing characteristics. \nFigure 93. UART IrDA Mode  Receive Timing DiagramTable 78. IrDA Mode Transmit Timing Parameters\nID Parameter Symbol Min Max Unit\nUA3 Transmit Bit Time in IrDA mode tTIRbit 1/Fbaud_rate1 – Tref_clk2\n1Fbaud_rate : Baud rate frequency. The maximum baud rate the UART can support is ( ipg_perclk  frequency)/16.\n2Tref_clk : The period of UART reference clock ref_clk  (ipg_perclk after RFDIV divider).1/Fbaud_rate  + Tref_clk —\nUA4 Transmit IR Pulse Duration tTIRpulse (3/16) ×(1/Fbaud_rate ) – Tref_clk (3/16) ×(1/Fbaud_rate ) + Tref_clk —\nTable 79.  IrDA Mode Receive Timing Parameters\nID Parameter Symbol Min Max Unit\nUA5 Receive Bit Time1 in IrDA mode\n1 The UART receiver can tolerate 1/(16 ×Fbaud_rate ) tolerance in each bit. But accumulation tolerance in one frame must not \nexceed 3/(16 ×Fbaud_rate ).tRIRbit 1/Fbaud_rate2 – \n1/(16 ×Fbaud_rate )\n2Fbaud_rate : Baud rate frequency. The maximum bau d rate the UART can support is ( ipg_perclk  frequency)/16.1/Fbaud_rate  + \n1/(16 ×Fbaud_rate )—\nUA6 Receive IR Pulse Duration tRIRpulse 1.41 μs (5/16) ×(1/Fbaud_rate )—Bit 1 Bit 2 Bit 0 Bit 4 Bit 5 Bit 6 Bit 7UARTx_TX_DATA\n(output)\nBit 3Start\nBitSTOP\nBITPOSSIBLE\nPARITY\nBITUA3 UA3 UA3 UA3 UA4\nBit 1 Bit 2 Bit 0 Bit 4 Bit 5 Bit 6 Bit 7 Bit 3STOP\nBITPOSSIBLE\nPARITY\nBITUA5 UA5 UA5 UA5 UA6\nStart\nBitUARTx_RX_DATA\n(input)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n128 NXP SemiconductorsElectrical Characteristics\n4.12.21 USB HSIC Timings\nThis section describes the electrical  information of the USB HSIC port.\nNOTE\nHSIC is a DDR signal. The following timing specification is for both rising \nand falling edges.\n4.12.21.1 Transmit Timing\nFigure 94. USB HSIC Transmit Waveform\n4.12.21.2 Receive Timing\nFigure 95. USB HSIC Receive WaveformTable 80. USB HSIC Transmit Parameters\nName Parameter Min Max Unit Comment\nTstrobe strobe period 4.166 4.167 ns —\nTodelay data output delay time 550 1350 ps Measured at 50% point\nTslew strobe/data rising/falling time 0. 7 2 V/ns Averaged from 30% – 70% points\nTable 81. USB HSIC Receive Parameters1\n1The timings in the table are guaranteed when:\n—AC I/O voltage is between 0.9x to 1x of the I/O supply—DDR_SEL configuration bits of the I/O are set to (10)bName Parameter Min Max Unit Comment\nTstrobe strobe period 4.166 4.167 ns —\nThold data hold time 300 — ps Measured at 50% point\nTsetup data setup time 365 — ps Measured at 50% point\nTslew strobe/data rising/falling time 0. 7 2 V/ns Averaged from 30% – 70% pointsUSB_H_STROBE\nUSB_H_DATATodelayTstrobe\nTodelay\nUSB_H_STROBE\nUSB_H_DATATholdTstrobe\nTsetup\nElectrical Characteristics\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1294.12.22 USB PHY Parameters\nThis section describes the USB-OTG PHY and the USB Host port PHY parameters.\nThe USB PHY meets the electrical compliance requireme nts defined in the Univer sal Serial Bus Revision \n2.0 OTG, USB Host with the amendments below ( On-The-Go and Embedded Host Supplement to the USB \nRevision 2.0 Specification  is not applicable to Host port).\n\x81 USB ENGINEERIN G CHANGE NOTICE\n— Title: 5V Short Circuit Withstand Requirement Change\n— Applies to: Universal Serial Bus Specification, Revision 2.0\n\x81 Errata for USB Revision 2.0 April 27, 2000 as of 12/7/2000\n\x81 USB ENGINEERIN G CHANGE NOTICE\n— Title: Pull-up/Pull-down resistors— Applies to: Universal Serial Bus Specification, Revision 2.0\n\x81 USB ENGINEERIN G CHANGE NOTICE\n— Title: Suspend Current Limit Changes— Applies to: Universal Serial Bus Specification, Revision 2.0\n\x81 USB ENGINEERIN G CHANGE NOTICE\n— Title: USB 2.0 Phase Locked SOFs— Applies to: Universal Serial Bus Specification, Revision 2.0\n\x81 On-The-Go and Embedded Host Supplement  to the USB Revision 2.0 Specification\n— Revision 2.0 plus erra ta and ecn June 4, 2010\n\x81 Battery Charging Specificati on (available from USB-IF)\n— Revision 1.2, December 7, 2010\n— Portable device only\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n130 NXP SemiconductorsBoot Mode Configuration\n5 Boot Mode Configuration\nThis section provides informa tion on boot mode configuration pins allocation and boot devices interfaces \nallocation.\n5.1 Boot Mode Configuration Pins\nTable 82  provides boot options, functionalit y, fuse values, and associated pins . Several input pins are also \nsampled at reset and can be used to override fu se values, depending on the value of BT_FUSE_SEL fuse. \nThe boot option pins are in  effect when BT_FUSE_SEL fuse is ‘0 ’ (cleared, which is the case for an \nunblown fuse). For detailed boot mode options configured by the boot mode pins, see i.MX \n6Dual/6Quadthe System Boot chapter of the i.MX 6Dual/6Quad refere nce manual (IMX6DQRM).\nTable 82. Fuses and Associated Pins Used for Boot\nPin Direction at Reset eFuse Name\nBoot Mode Selection\nBOOT_MODE1 Input Boot Mode Selection\nBOOT_MODE0 Input Boot Mode Selection\nBoot Options1\nEIM_DA0 Input BOOT_CFG1[0]\nEIM_DA1 Input BOOT_CFG1[1]EIM_DA2 Input BOOT_CFG1[2]EIM_DA3 Input BOOT_CFG1[3]EIM_DA4 Input BOOT_CFG1[4]EIM_DA5 Input BOOT_CFG1[5]EIM_DA6 Input BOOT_CFG1[6]EIM_DA7 Input BOOT_CFG1[7]EIM_DA8 Input BOOT_CFG2[0]EIM_DA9 Input BOOT_CFG2[1]\nEIM_DA10 Input BOOT_CFG2[2]EIM_DA11 Input BOOT_CFG2[3]EIM_DA12 Input BOOT_CFG2[4]EIM_DA13 Input BOOT_CFG2[5]EIM_DA14 Input BOOT_CFG2[6]EIM_DA15 Input BOOT_CFG2[7]\nEIM_A16 Input BOOT_CFG3[0]EIM_A17 Input BOOT_CFG3[1]EIM_A18 Input BOOT_CFG3[2]\nBoot Mode Configuration\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1315.2 Boot Devices Interfaces Allocation\nTable 83  lists the interfaces that can be used by th e boot process in accordance with the specific boot \nmode configuration. The table also describes the interface’s specific mod es and IOMUXC allocation, \nwhich are configured during boot when appropriate.EIM_A19 Input BOOT_CFG3[3]\nEIM_A20 Input BOOT_CFG3[4]\nEIM_A21 Input BOOT_CFG3[5]\nEIM_A22 Input BOOT_CFG3[6]EIM_A23 Input BOOT_CFG3[7]EIM_A24 Input BOOT_CFG4[0]\nEIM_WAIT Input BOOT_CFG4[1]\nEIM_LBA Input BOOT_CFG4[2]EIM_EB0 Input BOOT_CFG4[3]EIM_EB1 Input BOOT_CFG4[4]\nEIM_RW Input BOOT_CFG4[5]\nEIM_EB2 Input BOOT_CFG4[6]EIM_EB3 Input BOOT_CFG4[7]\n1Pin value overrides fuse settings for BT_FUSE_SEL = ‘0’. Signal Configuration as Fuse Override Input at Power \nUp. These are special I/O lines that control the boot up configuration during product development. In production, \nthe boot configuration can be controlled by fuses.\nTable 83. Interfaces Allocation During Boot  \nInterface IP Instance Allocate d Pads During Boot Comment\nSPI ECSPI-1 EIM_D17, EIM_D18, EIM_D16, EIM_EB2, EIM_D19, \nEIM_D24, EIM_D25—\nSPI ECSPI-2 CSI0_DAT10, CSI0_DAT 9, CSI0_DAT8, CSI0_DAT11, \nEIM_LBA, EIM_D24, EIM_D25—\nSPI ECSPI-3 DISP0_DAT2, DI SP0_DAT1, DISP0_DAT0, \nDISP0_DAT3, DISP0_DAT4, DISP0_DAT5, DISP0_DAT6—\nSPI ECSPI-4 EIM_D22, EIM_D28, EI M_D21, EIM_D20, EIM_A25, \nEIM_D24, EIM_D25—\nSPI ECSPI-5 SD1_DAT0, SD1_CMD, SD1_CLK, SD1_DAT1, \nSD1_DAT2, SD1_DAT3, SD2_DAT3—\nEIM EIM EIM_DA[15:0], EIM_D[ 31:16], CSI0_DAT[19:4], \nCSI0_DATA_EN, CSI0_VSYNCUsed for NOR, OneNAND boot\nOnly CS0 is supportedTable 82. Fuses and Associated Pins Used for Boot (continued)\nPin Direction at Reset eFuse Name\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n132 NXP SemiconductorsBoot Mode Configuration\nNAND Flash GPMI NANDF_CLE, NANDF_ALE, NANDF_WP_B, \nSD4_CMD, SD4_CLK, NANDF_RB0, SD4_DAT0, \nNANDF_CS0, NANDF_CS1, NANDF_CS2, NANDF_CS3, NANDF_D[7:0]8 bit\nOnly CS0 is supported\nSD/MMC USDHC-1 SD1_CLK, SD1_ CMD,SD1_DAT0, SD1_DAT1, \nSD1_DAT2, SD1_DAT3, NANDF_D0, NANDF_D1, NANDF_D2, NANDF_D3, KEY_COL11, 4, or 8 bit\nSD/MMC USDHC-2 SD2_CLK, SD2_ CMD, SD2_DAT0, SD2_DAT1, \nSD2_DAT2, SD2_DAT3, NANDF_D4, NANDF_D5, \nNANDF_D6, NANDF_D7, KEY_ROW11, 4, or 8 bit\nSD/MMC USDHC-3 SD3_CLK, SD3_ CMD, SD3_DAT0, SD3_DAT1, \nSD3_DAT2, SD3_DAT3, SD3_DAT4, SD3_DAT5, \nSD3_DAT6, SD3_DAT7, GPIO_181, 4, or 8 bit\nSD/MMC USDHC-4 SD4_CLK, SD4_ CMD, SD4_DAT0, SD4_DAT1, \nSD4_DAT2, SD4_DAT3, SD4_DAT4, SD4_DAT5, SD4_DAT6, SD4_DAT7, NANDF_CS11, 4, or 8 bit\nI2C I2C-1 EIM_D28, EIM_D21 —\nI2C I2C-2 EIM_D16, EIM_EB2 —I2C I2C-3 EIM_D18, EIM_D17 —\nSATA SATA_PHY SATA_TXM, SATA_ TXP, SATA_RXP, SATA_RXM, \nSATA_REXT—\nUSB USB-OTG \nPHYUSB_OTG_DP\nUSB_OTG_DNUSB_OTG_VBUS—Table 83. Interfaces Allocat ion During Boot (continued) \nInterface IP Instance Allocate d Pads During Boot Comment\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1336 Package Information and Contact Assignments\nThis section includes the contact assignment in formation and mechanical package drawing.\n6.1 Signal Naming Convention\nThe signal names of the i.MX6 series of products are standardized to align th e signal names within the \nfamily and across the documen tation. Benefits of this st andardization are as follows:\n\x81 Signal names are unique within the scope of  an SoC and within the series of products\n\x81 Searches will return all o ccurrences of the named signal\n\x81 Signal names are consistent between i.MX 6 series products  implementing the same modules\n\x81 The module instance is incorporated into the signal name\nThis standardization applies only to signal names. Th e ball names are preserved to prevent the need to \nchange schematics, BSDL mode ls, IBIS models, and so on. \nThroughout this document, the signal na mes are used except where referenc ed as a ball name (such as the \nFunctional Contact Assignments  table, Ball Map table, and so on). A master list of signal names is in the \ndocument,  IMX 6 Series Standardized Signal Name Map  (EB792). This list can be used to map the signal \nnames used in older documentation to the standardized naming conventions.\n6.2 12 x 12 mm Package on Package (PoP) Information\nThis section contains the outline dr awing, signal assignment map, ground/pow er reference ID (by ball grid \nlocation) for the 12 x 12 mm, 0.4 mm pitch PoP package.\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n134 NXP SemiconductorsPackage Information and Contact Assignments\n6.2.1 Case PoP, 0.4 mm Pitch, 12 x 12 Ball Matrix\nFigure 97  and Figure 97  show the top, bottom, and side vi ews of the 12 x 12 mm PoP package.\nFigure 96. 12 x 12 mm PoP Package Top, Bottom, and Side Views (Sheet 1 of 2)\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 135Figure 97. 12 x 12 mm PoP Package Top, Bottom, and Side Views (Sheet 2 of 2)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n136 NXP SemiconductorsPackage Information and Contact Assignments\n6.2.2 12 x 12 mm PoP Ground, Power,  Sense, and Reference Contact \nAssignments\nTable 84  shows the device connection list for ground, power, sense, and reference contact signals \nalpha-sorted by name.\nTable 84. 12 x 12 mm PoP Ground, Power, Sense, and Reference Contact Assignments\nBall NamePoP Bottom\nBall PositionPoP Top\nBall PositionRemark\nCSI_REXT H6 — —\nDNU — A1, A29, AJ1, AJ29 —\nDRAM_VREF AG10 B15, R2, U28, AH16 —\nDSI_REXT K6 — —\nFA_ANA J7 — This signal should be tied to GND.\nGND A15, A29, B4, C6, D3, F6, F7, H3, \nK13, K14, K15, L3, L6, L13, L14, \nL15, M3, M6, M13, M14, M15, N3, \nN6, N13, N14, N15, P14, R14, \nR19, R20, T14, T19, T20, U10, \nU11, U12, U13, U14, U15, U16, \nU17, U18, V10, V11, V12, V13, \nV14, V15, V16, V17, V18, W13, \nW14, W17, W18, Y13, Y14, Y17, \nY18, AG5, AG7,  AG8, AG11, \nAG13, AH11, AH12, AH13, AH14, \nAH15, AH16, AH17, AH18, AH19, \nAJ1, AJ2, AJ11, AJ12, AJ13, \nAJ14, AJ15, AJ16, AJ17, AJ18, \nAJ20, AJ29A2, A6, A9, A11, A14, A28, B1, \nB14, B21, B24, B29, E28, F1, \nH28, J1, L29, M2, P1, P2, R28, \nV2, V28, AA28, AB2, AE2, AF28, \nAH1, AH5, AH14, AH18, AH29, \nAJ2, AJ7, AJ11, AJ16, AJ22, AJ28—\nGPANAIO C10 — Analog output for NXP use only. This \noutput must remain unconnected.\nHDMI_DDCCEC R2 — Analog ground reference for the Hot \nPlug detect signal.\nHDMI_REF P6 — —\nHDMI_VP M7 — —\nHDMI_VPH N7 — —\nNC A1 — No connect\nNVCC_CSI T7 — Supply of the camera sensor interface\nNVCC_DRAM Y23, AA23, AB23, AC8, AC9, \nAC10, AC11, AC12, AC13, AC14, \nAC15, AC16, AC17, AC18, AC19, \nAC20, AC21, AC22, AC23, AD8, AD9, AD10, AD11, AD12, AD13, \nAD14, AD15, AD16, AD17, AD18, \nAD19, AD20, AD21— Supply of the DDR interface\nNVCC_EIM0 K23 — Supply of the EIM interface\nNVCC_EIM1 M23 — Supply of the EIM interface\nNVCC_EIM2 P23 — Supply of the EIM interface\nNVCC_ENET W23 — Supply of the ENET interface\nNVCC_GPIO W7 — Supply of the GPIO interface\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 137NVCC_JTAG G6 — Supply of the JTAG tap controller \ninterface\nNVCC_LCD T23 — Supply of the LCD interface\nNVCC_LVDS2P5 AA7, AG14, AG18, AG20 — Su pply of the LVDS display interface \nand DDR pre-drivers. Even if the \nLVDS interface is not  used, this supply \nmust remain powered.\nNVCC_MIPI K7 — Supply of the MIPI interface\nNVCC_NANDF G18 — Supply of the RAW NAND Flash \nMemories interface\nNVCC_PLL_OUT C8 — —\nNVCC_RGMII G23 — Supply of the ENET interface\nNVCC_SD1 G21 — Supply of the SD card interfaceNVCC_SD2 G22 — Supply of the SD card interface\nNVCC_SD3 G16 — Supply of the SD card interface\nPCIE_REXT A4 — —\nPCIE_VP H7 — —\nPCIE_VPH G7 — PCI PHY supply\nPCIE_VPTX G8 — PCI PHY supply\nPOP_VDD1__1 C3 B2, C1\nVDD1 supply to the LPDDR2 PoP \nmemory. The bottom side signals are \nconnected to the supply source on the \nboard. The supplies are passed through the i.MX6 PoP package to the \nLPDDR2 memory VDD1 supplies on \nthe top side.POP_VDD1__2 C15 A15\nPOP_VDD1__3 C27 B28, C28POP_VDD1__4 P3 N2, R1\nPOP_VDD1__5 R27 P29\nPOP_VDD1__6 AG3 AH2POP_VDD1__7 AG16 AJ15\nPOP_VDD1__8 AG26 AH28\nPOP_VDD2__1 C4 A3\nVDD2 supply to the LPDDR2 PoP \nmemory. The bottom side signals are connected to the supply source on the \nboard. The supplies are passed \nthrough the i.MX6 PoP package to the LPDDR2 memory VDD2 supplies on \nthe top side.POP_VDD2__2 C16 A16, B16\nPOP_VDD2__3 D27 C29\nPOP_VDD2__4 P27 P28POP_VDD2__5 T3 T1, T2\nPOP_VDD2__6 AG4 AH3\nPOP_VDD2__7 AG15 AH15POP_VDD2__8 AG27 AG28\nPOP_VDDCA T27, AC27, AE27, \nAG19, AG22, AG25T28, AC28, AE29, \nAH22, AJ19, AJ26VDDCA supply to the LPDDR2 PoP \nmemory. The bottom side signals are connected to the supply source on the \nboard. The supplies are passed \nthrough the i.MX6 PoP package to the \nLPDDR2 memory VDDCA supplies on \nthe top side.Table 84. 12 x 12 mm PoP Ground, Power, Sense, and Reference Contact Assignments (continued)\nBall NamePoP Bottom\nBall PositionPoP Top\nBall PositionRemark\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n138 NXP SemiconductorsPackage Information and Contact Assignments\nPOP_VDDQ C5, C7, C9, C13, C18, C22, C25, \nE3, E27, G3, J3, J27, M27, U3, Y3, \nAC3, AF3, AG 6, AG9, AG12A22, B4, B7, B9, B13, B18, B25, \nD2, D29, F29, G2, J2, J28, M28, \nU1, Y1, AC1, AF 2, AH9, AH12, \nAJ4, AJ6VDDQ supply to the LPDDR2 PoP \nmemory. The bottom side signals are connected to the supply source on the \nboard. The supplies are passed \nthrough the i.MX6 PoP package to the \nLPDDR2 memory VDDQ supplies on \nthe top side.\nPOP_ZQP0 AF27 AG29 Bottom side signal should be \nconnected to an external 240 ohm 1% \nresistor to ground.The bottom side signal is routed \nthrough the package to the top side \nsignal to connect to the memory.\nPOP_ZQP1 AG17 AJ17 Bottom side signal should be \nconnected to an external 240 ohm 1% \nresistor to ground.The bottom side signal is routed \nthrough the package to the top side \nsignal to connect to the memory.\nSATA_REXT F15 — —\nSATA_VP G15 — —\nSATA_VPH G14 — —\nUSB_H1_VBUS C11 — —\nUSB_OTG_VBUS G11 — —\nVDD_CACHE_CAP P7 — Cache supply input. This input should \nbe connected to (driven by) \nVDD_SOC_CAP. The external \ncapacitor used for VDD_SOC_CAP is sufficient for this supply.\nVDD_FA J6 — This signal must be tied to GND.\nVDD_SNVS_CAP G9 — Secondary supply for the SNVS \n(internal regulator output—requires \ncapacitor if internal regulator is used)\nVDD_SNVS_IN G12 — Primary supply for the SNVS regulatorVDDARM_CAP P15, P16, P17, P18, R15, R16, \nR17, R18, T15, T16, T17, T18— Secondary supply for the ARM0 and \nARM1 cores (internal regulator \noutput—requires capacitor if internal regulator is used)\nVDDARM_IN K16, K17, K1 8, L16, L17, L18, \nM16, M17, M18, N16, N17, N18— Primary supply for the ARM0 and \nARM1 core regulator\nVDDARM23_CAP P10, P11, P 12, P13, R10, R11, \nR12, R13, T10, T11, T12, T13— Secondary supply for the ARM2 and \nARM3 cores (internal regulator \noutput—requires capacitor if internal regulator is used)\nVDDARM23_IN K10, K11, K1 2, L10, L11, L12, \nM10, M11, M12, N10, N11, N12— Primary supply for the ARM2 and \nARM3 core regulatorTable 84. 12 x 12 mm PoP Ground, Power, Sense, and Reference Contact Assignments (continued)\nBall NamePoP Bottom\nBall PositionPoP Top\nBall PositionRemark\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1396.2.3 12 x 12 mm Functional Contact Assignments\nTable 85  displays an alpha-sorted list of the signal assignments including power  rails. The table also\nincludes out of reset pad state.VDDHIGH_CAP F10, F11 — Secondary supply for the 2.5 V \ndomain (internal regulator output—requires capacitor if internal regulator \nis used)\nVDDHIGH_IN F8, F9 — Primary supply for the 2.5 V regulator\nVDDPU_CAP N19, N20, P19, P20, U19, U20, \nV19, V20— Secondary supply for the VPU and \nGPU (internal regulator output— requires capacitor if internal regulator \nis used)\nVDDSOC_CAP K19, K20, R6, R7, W10, W11, \nW12, W15, W16, Y10, Y11, Y12, \nY15, Y16— Secondary supply for the SoC and PU \n(internal regulator output—requires \ncapacitor if internal regulator is used)\nVDDSOC_IN L19, L20, M19, M20, W19, W20, \nY19, Y20— Primary supply for the SoC and PU \nregulators\nVDDUSB_CAP G10 — Secondary su pply for the 3 V domain \n(internal regulator output—requires capacitor if internal regulator is used)\nZQPAD AJ19 — Connect ZQPAD to an external 240 Ω \n1% resistor to GND. This is a reference used during DRAM output \nbuffer driver calibration.\nTable 85. 12 x 12 mm Functional Contact Assignments\nBall NamePoP\nBottom\nBallPoP\nTopBallPower\nGroupBall\nTypeOut of Reset Condition\n1\nDefault\nModeDefault\nFunctionInput/\nOutputValue2\nBOOT_MODE0 C14 — VDD_SNVS_IN GPIO ALT0 SRC_BOOT_MODE0 Input PD (100k)\nBOOT_MODE1 G13 — VDD_SNVS_IN GPIO ALT0 SRC_BOOT_MODE1 Input PD (100k)\nCLK1_N A7 — VDD_HIGH_CAP —— CLK1_N ——\nCLK1_P B7 — VDD_HIGH_CAP —— CLK1_P ——\nCLK2_N A6 — VDD_HIGH_CAP —— CLK2_N ——\nCLK2_P B6 — VDD_HIGH_CAP —— CLK2_P ——\nCSI_CLK0M E2 — NVCC_MIPI —— CSI_CLK_N ——\nCSI_CLK0P E1 — NVCC_MIPI —— CSI_CLK_P ——\nCSI_D0M C2 — NVCC_MIPI —— CSI_DATA0_N ——\nCSI_D0P C1 — NVCC_MIPI —— CSI_DATA0_P ——\nCSI_D1M D1 — NVCC_MIPI —— CSI_DATA1_N ——\nCSI_D1P D2 — NVCC_MIPI —— CSI_DATA1_P ——\nCSI_D2M F1 — NVCC_MIPI —— CSI_DATA2_N ——\nCSI_D2P F2 — NVCC_MIPI —— CSI_DATA2_P ——Table 84. 12 x 12 mm PoP Ground, Power, Sense, and Reference Contact Assignments (continued)\nBall NamePoP Bottom\nBall PositionPoP Top\nBall PositionRemark\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n140 NXP SemiconductorsPackage Information and Contact Assignments\nCSI_D3M G2 — NVCC_MIPI —— CSI_DATA3_N ——\nCSI_D3P G1 — NVCC_MIPI —— CSI_DATA3_P ——\nCSI0_DAT4 U6 — NVCC_CSI GPIO ALT5 GPIO5_IO22 Input PU (100k)\nCSI0_DAT5 U7 — NVCC_CSI GPIO ALT5 GPIO5_IO23 Input PU (100k)\nCSI0_DAT6 Y1 — NVCC_CSI GPIO ALT5 GPIO5_IO24 Input PU (100k)\nCSI0_DAT7 Y2 — NVCC_CSI GPIO ALT5 GPIO5_IO25 Input PU (100k)\nCSI0_DAT8 W2 — NVCC_CSI GPIO ALT5 GPIO5_IO26 Input PU (100k)\nCSI0_DAT9 W1 — NVCC_CSI GPIO ALT5 GPIO5_IO27 Input PU (100k)\nCSI0_DAT10 W3 — NVCC_CSI GPIO ALT5 GPIO5_IO28 Input PU (100k)\nCSI0_DAT11 V1 — NVCC_CSI GPIO ALT5 GPIO5_IO29 Input PU (100k)\nCSI0_DAT12 V3 — NVCC_CSI GPIO ALT5 GPIO5_IO30 Input PU (100k)\nCSI0_DAT13 T6 — NVCC_CSI GPIO ALT5 GPIO5_IO31 Input PU (100k)\nCSI0_DAT14 U2 — NVCC_CSI GPIO ALT5 GPIO6_IO00 Input PU (100k)\nCSI0_DAT15 V2 — NVCC_CSI GPIO ALT5 GPIO6_IO01 Input PU (100k)\nCSI0_DAT16 T2 — NVCC_CSI GPIO ALT5 GPIO6_IO02 Input PU (100k)\nCSI0_DAT17 U1 — NVCC_CSI GPIO ALT5 GPIO6_IO03 Input PU (100k)\nCSI0_DAT18 T1 — NVCC_CSI GPIO ALT5 GPIO6_IO04 Input PU (100k)\nCSI0_DAT19 R3 — NVCC_CSI GPIO ALT5 GPIO6_IO05 Input PU (100k)\nCSI0_DATA_EN V6 — NVCC_CSI GPIO ALT5 GPIO5_IO20 Input PU (100k)\nCSI0_MCLK AA2 — NVCC_CSI GPIO ALT5 GPIO5_IO19 Input PU (100k)\nCSI0_PIXCLK AD1 — NVCC_CSI GPIO ALT5 GPIO5_IO18 Input PU (100k)\nCSI0_VSYNC AA1 — NVCC_CSI GPIO ALT5 GPIO5_IO21 Input PU (100k)\nDI0_DISP_CLK AF29 — NVCC_LCD GPIO ALT5 GPIO4_IO16 Input PU (100k)\nDI0_PIN2 AD29 — NVCC_LCD GPIO ALT5 GPIO4_IO18 Input PU (100k)\nDI0_PIN3 W24 — NVCC_LCD GPIO ALT5 GPIO4_IO19 Input PU (100k)\nDI0_PIN4 U24 — NVCC_LCD GPIO ALT5 GPIO4_IO20 Input PU (100k)\nDI0_PIN15 AD28 — NVCC_LCD GPIO ALT5 GPIO4_IO17 Input PU (100k)\nDISP0_DAT0 AH29 — NVCC_LCD GPIO ALT5 GPIO4_IO21 Input PU (100k)\nDISP0_DAT1 AD27 — NVCC_LCD GPIO ALT5 GPIO4_IO22 Input PU (100k)\nDISP0_DAT2 AB27 — NVCC_LCD GPIO ALT5 GPIO4_IO23 Input PU (100k)\nDISP0_DAT3 V23 — NVCC_LCD GPIO ALT5 GPIO4_IO24 Input PU (100k)\nDISP0_DAT4 V24 — NVCC_LCD GPIO ALT5 GPIO4_IO25 Input PU (100k)\nDISP0_DAT5 AH27 — NVCC_LCD GPIO ALT5 GPIO4_IO26 Input PU (100k)\nDISP0_DAT6 U23 — NVCC_LCD GPIO ALT5 GPIO4_IO27 Input PU (100k)\nDISP0_DAT7 AE28 — NVCC_LCD GPIO ALT5 GPIO4_IO28 Input PU (100k)\nDISP0_DAT8 AJ26 — NVCC_LCD GPIO ALT5 GPIO4_IO29 Input PU (100k)\nDISP0_DAT9 AG28 — NVCC_LCD GPIO ALT5 GPIO4_IO30 Input PU (100k)\nDISP0_DAT10 AH26 — NVCC_LCD GPIO ALT5 GPIO4_IO31 Input PU (100k)\nDISP0_DAT11 AJ27 — NVCC_LCD GPIO ALT5 GPIO5_IO05 Input PU (100k)\nDISP0_DAT12 AF28 — NVCC_LCD GPIO ALT5 GPIO5_IO06 Input PU (100k)Table 85. 12 x 12 mm Functional Contact Assignments (continued)\nBall NamePoP\nBottom\nBallPoP\nTopBallPower\nGroupBall\nTypeOut of Reset Condition\n1\nDefault\nModeDefault\nFunctionInput/\nOutputValue2\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 141DISP0_DAT13 AJ25 — NVCC_LCD GPIO ALT5 GPIO5_IO07 Input PU (100k)\nDISP0_DAT14 AJ28 — NVCC_LCD GPIO ALT5 GPIO5_IO08 Input PU (100k)\nDISP0_DAT15 AH25 — NVCC_LCD GPIO ALT5 GPIO5_IO09 Input PU (100k)\nDISP0_DAT16 AB24 — NVCC_LCD GPIO ALT5 GPIO5_IO10 Input PU (100k)\nDISP0_DAT17 AH28 — NVCC_LCD GPIO ALT5 GPIO5_IO11 Input PU (100k)\nDISP0_DAT18 AH24 — NVCC_LCD GPIO ALT5 GPIO5_IO12 Input PU (100k)\nDISP0_DAT19 AA24 — NVCC_LCD GPIO ALT5 GPIO5_IO13 Input PU (100k)\nDISP0_DAT20 AD24 — NVCC_LCD GPIO ALT5 GPIO5_IO14 Input PU (100k)\nDISP0_DAT21 AC24 — NVCC_LCD GPIO ALT5 GPIO5_IO15 Input PU (100k)\nDISP0_DAT22 Y24 — NVCC_LCD GPIO ALT5 GPIO5_IO16 Input PU (100k)\nDISP0_DAT23 AJ24 — NVCC_LCD GPIO ALT5 GPIO5_IO17 Input PU (100k)\nDRAM_CA0P0 — R29 NVCC_DRAM DDR ALT0 LPDDR2_CA0_P0 Output 0\nDRAM_CA0P1 — AJ27 NVCC_DRAM DDR ALT0 LPDDR2_CA0_P1 Output 0\nDRAM_CA1P0 — T29 NVCC_DRAM DDR ALT0 LPDDR2_CA1_P0 Output 0\nDRAM_CA1P1 — AH27 NVCC_DRAM DDR ALT0 LPDDR2_CA1_P1 Output 0\nDRAM_CA2P0 — U29 NVCC_DRAM DDR ALT0 LPDDR2_CA2_P0 Output 0\nDRAM_CA2P1 — AH26 NVCC_DRAM DDR ALT0 LPDDR2_CA2_P1 Output 0\nDRAM_CA3P0 — V29 NVCC_DRAM DDR ALT0 LPDDR2_CA3_P0 Output 0\nDRAM_CA3P1 — AH25 NVCC_DRAM DDR ALT0 LPDDR2_CA3_P1 Output 0\nDRAM_CA4P0 — W28 NVCC_DRAM DDR ALT0 LPDDR2_CA4_P0 Output 0\nDRAM_CA4P1 — AJ25 NVCC_DRAM DDR ALT0 LPDDR2_CA4_P1 Output 0\nDRAM_CA5P0 — AC29 NVCC_DRAM DDR ALT0 LPDDR2_CA5_P0 Output 0\nDRAM_CA5P1 — AJ20 NVCC_DRAM DDR ALT0 LPDDR2_CA5_P1 Output 0\nDRAM_CA6P0 — AD29 NVCC_DRAM DDR ALT0 LPDDR2_CA6_P0 Output 0\nDRAM_CA6P1 — AH20 NVCC_DRAM DDR ALT0 LPDDR2_CA6_P1 Output 0\nDRAM_CA7P0 — AD28 NVCC_DRAM DDR ALT0 LPDDR2_CA7_P0 Output 0\nDRAM_CA7P1 — AH19 NVCC_DRAM DDR ALT0 LPDDR2_CA7_P1 Output 0\nDRAM_CA8P0 — AE28 NVCC_DRAM DDR ALT0 LPDDR2_CA8_P0 Output 0\nDRAM_CA8P1 — AJ18 NVCC_DRAM DDR ALT0 LPDDR2_CA8_P1 Output 0\nDRAM_CA9P0 — AF29 NVCC_DRAM DDR ALT0 LPDDR2_CA9_P0 Output 0\nDRAM_CA9P1 — AH17 NVCC_DRAM DDR ALT0 LPDDR2_CA9_P1 Output 0\nDRAM_CKE0P0 AA29 AA29 NVCC_DRAM DDR ALT0 LPDDR2_CKE0_P0 Output Bottom side \nsignals: DRAM_CKE0P0, \nDRAM_CKE0P1, \nDRAM_CKE1P0 & DRAM_1CKE1P0 \nmust connect to \nground through a 10 kohm resistor.DRAM_CKE0P1 AH23 AH23 NVCC_DRAM DDR ALT0 LPDDR2_CKE0_P1 Output\nDRAM_CKE1P0 Y29 Y29 NVCC_DRAM DDR ALT0 LPDDR2_CKE1_P0 Output\nDRAM_CKE1P1 AJ23 AJ23 NVCC_DRAM DDR ALT0 LPDDR2_CKE1_P1 Output\nDRAM_CLKP0 — AB28 NVCC_DRAM DDRCLK ALT0 LPDDR2_CK_P0 Input Hi-Z\nDRAM_CLKP0_B — AB29 NVCC_DRAM —— LPDDR2_CK_P0_B ——\nDRAM_CLKP1 — AJ21 NVCC_DRAM DDRCLK ALT0 LPDDR2_CK_P1 Input Hi-ZTable 85. 12 x 12 mm Functional Contact Assignments (continued)\nBall NamePoP\nBottom\nBallPoP\nTopBallPower\nGroupBall\nTypeOut of Reset Condition\n1\nDefault\nModeDefault\nFunctionInput/\nOutputValue2\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n142 NXP SemiconductorsPackage Information and Contact Assignments\nDRAM_CLKP1_B — AH21 NVCC_DRAM —— LPDDR2_CK_P1_B ——\nDRAM_CS0P0 — Y28 NVCC_DRAM DDR ALT0 LPDDR2_CS_B0_P0 Output 0\nDRAM_CS1P0 — W29 NVCC_DRAM DDR ALT0 LPDDR2_CS_B1_P0 Output 0\nDRAM_CS0P1 — AH24 NVCC_DRAM DDR ALT0 LPDDR2_CS_B0_P1 Output 0\nDRAM_CS1P1 — AJ24 NVCC_DRAM DDR ALT0 LPDDR2_CS_B1_P1 Output 0\nDRAM_D0P0 — U2 NVCC_DRAM DDR ALT0 DRAM_DATA00 Input PU (100k)\nDRAM_D1P0 — N1 NVCC_DRAM DDR ALT0 DRAM_DATA01 Input PU (100k)\nDRAM_D2P0 — M1 NVCC_DRAM DDR ALT0 DRAM_DATA02 Input PU (100k)\nDRAM_D3P0 — Y2 NVCC_DRAM DDR ALT0 DRAM_DATA03 Input PU (100k)\nDRAM_D4P0 — V1 NVCC_DRAM DDR ALT0 DRAM_DATA04 Input PU (100k)\nDRAM_D5P0 — W1 NVCC_DRAM DDR ALT0 DRAM_DATA05 Input PU (100k)\nDRAM_D6P0 — W2 NVCC_DRAM DDR ALT0 DRAM_DATA06 Input PU (100k)\nDRAM_D7P0 — L2 NVCC_DRAM DDR ALT0 DRAM_DATA07 Input PU (100k)\nDRAM_D8P0 — AJ3 NVCC_DRAM DDR ALT0 DRAM_DATA08 Input PU (100k)\nDRAM_D9P0 — AH4 NVCC_DRAM DDR ALT0 DRAM_DATA09 Input PU (100k)\nDRAM_D10P0 — AG1 NVCC_DRAM DDR ALT0 DRAM_DATA10 Input PU (100k)\nDRAM_D11P0 — AH6 NVCC_DRAM DDR ALT0 DRAM_DATA11 Input PU (100k)\nDRAM_D12P0 — AE1 NVCC_DRAM DDR ALT0 DRAM_DATA12 Input PU (100k)\nDRAM_D13P0 — AG2 NVCC_DRAM DDR ALT0 DRAM_DATA13 Input PU (100k)\nDRAM_D14P0 — AF1 NVCC_DRAM DDR ALT0 DRAM_DATA14 Input PU (100k)\nDRAM_D15P0 — AJ5 NVCC_DRAM DDR ALT0 DRAM_DATA15 Input PU (100k)\nDRAM_D16P0 — H2 NVCC_DRAM DDR ALT0 DRAM_DATA16 Input PU (100k)\nDRAM_D17P0 — F2 NVCC_DRAM DDR ALT0 DRAM_DATA17 Input PU (100k)\nDRAM_D18P0 — C2 NVCC_DRAM DDR ALT0 DRAM_DATA18 Input PU (100k)\nDRAM_D19P0 — E1 NVCC_DRAM DDR ALT0 DRAM_DATA19 Input PU (100k)\nDRAM_D20P0 — H1 NVCC_DRAM DDR ALT0 DRAM_DATA20 Input PU (100k)\nDRAM_D21P0 — G1 NVCC_DRAM DDR ALT0 DRAM_DATA21 Input PU (100k)\nDRAM_D22P0 — E2 NVCC_DRAM DDR ALT0 DRAM_DATA22 Input PU (100k)\nDRAM_D23P0 — D1 NVCC_DRAM DDR ALT0 DRAM_DATA23 Input PU (100k)\nDRAM_D24P0 — AH11 NVCC_DRAM DDR ALT0 DRAM_DATA24 Input PU (100k)\nDRAM_D25P0 — AJ9 NVCC_DRAM DDR ALT0 DRAM_DATA25 Input PU (100k)\nDRAM_D26P0 — AJ14 NVCC_DRAM DDR ALT0 DRAM_DATA26 Input PU (100k)\nDRAM_D27P0 — AJ12 NVCC_DRAM DDR ALT0 DRAM_DATA27 Input PU (100k)\nDRAM_D28P0 — AH10 NVCC_DRAM DDR ALT0 DRAM_DATA28 Input PU (100k)\nDRAM_D29P0 — AJ10 NVCC_DRAM DDR ALT0 DRAM_DATA29 Input PU (100k)\nDRAM_D30P0 — AJ13 NVCC_DRAM DDR ALT0 DRAM_DATA30 Input PU (100k)\nDRAM_D31P0 — AH13 NVCC_DRAM DDR ALT0 DRAM_DATA31 Input PU (100k)\nDRAM_D0P1 — B3 NVCC_DRAM DDR ALT0 DRAM_DATA32 Input PU (100k)\nDRAM_D1P1 — A7 NVCC_DRAM DDR ALT0 DRAM_DATA33 Input PU (100k)\nDRAM_D2P1 — A4 NVCC_DRAM DDR ALT0 DRAM_DATA34 Input PU (100k)Table 85. 12 x 12 mm Functional Contact Assignments (continued)\nBall NamePoP\nBottom\nBallPoP\nTopBallPower\nGroupBall\nTypeOut of Reset Condition\n1\nDefault\nModeDefault\nFunctionInput/\nOutputValue2\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 143DRAM_D3P1 — B5 NVCC_DRAM DDR ALT0 DRAM_DATA35 Input PU (100k)\nDRAM_D4P1 — A5 NVCC_DRAM DDR ALT0 DRAM_DATA36 Input PU (100k)\nDRAM_D5P1 — A8 NVCC_DRAM DDR ALT0 DRAM_DATA37 Input PU (100k)\nDRAM_D6P1 — B8 NVCC_DRAM DDR ALT0 DRAM_DATA38 Input PU (100k)\nDRAM_D7P1 — B6 NVCC_DRAM DDR ALT0 DRAM_DATA39 Input PU (100k)\nDRAM_D8P1 — A18 NVCC_DRAM DDR ALT0 DRAM_DATA40 Input PU (100k)\nDRAM_D9P1 — A13 NVCC_DRAM DDR ALT0 DRAM_DATA41 Input PU (100k)\nDRAM_D10P1 — B19 NVCC_DRAM DDR ALT0 DRAM_DATA42 Input PU (100k)\nDRAM_D11P1 — A12 NVCC_DRAM DDR ALT0 DRAM_DATA43 Input PU (100k)\nDRAM_D12P1 — A19 NVCC_DRAM DDR ALT0 DRAM_DATA44 Input PU (100k)\nDRAM_D13P1 — A17 NVCC_DRAM DDR ALT0 DRAM_DATA45 Input PU (100k)\nDRAM_D14P1 — B12 NVCC_DRAM DDR ALT0 DRAM_DATA46 Input PU (100k)\nDRAM_D15P1 — B17 NVCC_DRAM DDR ALT0 DRAM_DATA47 Input PU (100k)\nDRAM_D16P1 — E29 NVCC_DRAM DDR ALT0 DRAM_DATA48 Input PU (100k)\nDRAM_D17P1 — A24 NVCC_DRAM DDR ALT0 DRAM_DATA49 Input PU (100k)\nDRAM_D18P1 — A27 NVCC_DRAM DDR ALT0 DRAM_DATA50 Input PU (100k)\nDRAM_D19P1 — A26 NVCC_DRAM DDR ALT0 DRAM_DATA51 Input PU (100k)\nDRAM_D20P1 — B27 NVCC_DRAM DDR ALT0 DRAM_DATA52 Input PU (100k)\nDRAM_D21P1 — D28 NVCC_DRAM DDR ALT0 DRAM_DATA53 Input PU (100k)\nDRAM_D22P1 — B26 NVCC_DRAM DDR ALT0 DRAM_DATA54 Input PU (100k)\nDRAM_D23P1 — A25 NVCC_DRAM DDR ALT0 DRAM_DATA55 Input PU (100k)\nDRAM_D24P1 — K28 NVCC_DRAM DDR ALT0 DRAM_DATA56 Input PU (100k)\nDRAM_D25P1 — N29 NVCC_DRAM DDR ALT0 DRAM_DATA57 Input PU (100k)\nDRAM_D26P1 — H29 NVCC_DRAM DDR ALT0 DRAM_DATA58 Input PU (100k)\nDRAM_D27P1 — L28 NVCC_DRAM DDR ALT0 DRAM_DATA59 Input PU (100k)\nDRAM_D28P1 — M29 NVCC_DRAM DDR ALT0 DRAM_DATA60 Input PU (100k)\nDRAM_D29P1 — N28 NVCC_DRAM DDR ALT0 DRAM_DATA61 Input PU (100k)\nDRAM_D30P1 — K29 NVCC_DRAM DDR ALT0 DRAM_DATA62 Input PU (100k)\nDRAM_D31P1 — J29 NVCC_DRAM DDR ALT0 DRAM_DATA63 Input PU (100k)\nDRAM_DM0P0 — AB1 NVCC_DRAM DDR ALT0 DRAM_DQM0 Output 0\nDRAM_DM1P0 — AC2 NVCC_DRAM DDR ALT0 DRAM_DQM1 Output 0\nDRAM_DM2P0 — L1 NVCC_DRAM DDR ALT0 DRAM_DQM2 Output 0\nDRAM_DM3P0 — AH7 NVCC_DRAM DDR ALT0 DRAM_DQM3 Output 0\nDRAM_DM0P1 — B11 NVCC_DRAM DDR ALT0 DRAM_DQM4 Output 0\nDRAM_DM1P1 — A21 NVCC_DRAM DDR ALT0 DRAM_DQM5 Output 0\nDRAM_DM2P1 — B22 NVCC_DRAM DDR ALT0 DRAM_DQM6 Output 0\nDRAM_DM3P1 — F28 NVCC_DRAM DDR ALT0 DRAM_DQM7 Output 0\nDRAM_DQS0P0 — AA1 NVCC_DRAM DDRCLK ALT0 DRAM_SDQS0_P Input Hi-Z\nDRAM_DQS0P0_B — AA2 NVCC_DRAM DDRCLK — DRAM_SDQS0_N ——\nDRAM_DQS1P0 — AD2 NVCC_DRAM DDRCLK ALT0 DRAM_SDQS1_P Input Hi-ZTable 85. 12 x 12 mm Functional Contact Assignments (continued)\nBall NamePoP\nBottom\nBallPoP\nTopBallPower\nGroupBall\nTypeOut of Reset Condition\n1\nDefault\nModeDefault\nFunctionInput/\nOutputValue2\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n144 NXP SemiconductorsPackage Information and Contact Assignments\nDRAM_DQS1P0_B — AD1 NVCC_DRAM DDRCLK — DRAM_SDQS1_N ——\nDRAM_DQS2P0 — K2 NVCC_DRAM DDRCLK ALT0 DRAM_SDQS2_P Input Hi-Z\nDRAM_DQS2P0_B — K1 NVCC_DRAM DDRCLK — DRAM_SDQS2_N ——\nDRAM_DQS3P0 — AH8 NVCC_DRAM DDRCLK ALT0 DRAM_SDQS3_P Input Hi-Z\nDRAM_DQS3P0_B — AJ8 NVCC_DRAM DDRCLK — DRAM_SDQS3_N ——\nDRAM_DQS0P1 — B10 NVCC_DRAM DDRCLK ALT0 DRAM_SDQS4_P Input Hi-Z\nDRAM_DQS0P1_B — A10 NVCC_DRAM DDRCLK — DRAM_SDQS4_N ——\nDRAM_DQS1P1 — A20 NVCC_DRAM DDRCLK ALT0 DRAM_SDQS5_P Input Hi-Z\nDRAM_DQS1P1_B — B20 NVCC_DRAM DDRCLK — DRAM_SDQS5_N ——\nDRAM_DQS2P1 — A23 NVCC_DRAM DDRCLK ALT0 DRAM_SDQS6_P Input Hi-Z\nDRAM_DQS2P1_B — B23 NVCC_DRAM DDRCLK — DRAM_SDQS6_N ——\nDRAM_DQS3P1 — G28 NVCC_DRAM DDRCLK ALT0 DRAM_SDQS7_P Input Hi-Z\nDRAM_DQS3P1_B — G29 NVCC_DRAM DDRCLK — DRAM_SDQS7_N ——\nDSI_CLK0M J1 — NVCC_MIPI —— DSI_CLK_N ——\nDSI_CLK0P J2 — NVCC_MIPI —— DSI_CLK_P ——\nDSI_D0M H2 — NVCC_MIPI —— DSI_DATA0_N ——\nDSI_D0P H1 — NVCC_MIPI —— DSI_DATA0_P ——\nDSI_D1M K2 — NVCC_MIPI —— DSI_DATA1_N ——\nDSI_D1P K1 — NVCC_MIPI —— DSI_DATA1_P ——\nEIM_A16 T29 — NVCC_EIM1 GPIO ALT0 EIM_ADDR16 Output 0\nEIM_A17 N24 — NVCC_EIM1 GPIO ALT0 EIM_ADDR17 Output 0\nEIM_A18 M24 — NVCC_EIM1 GPIO ALT0 EIM_ADDR18 Output 0\nEIM_A19 R28 — NVCC_EIM1 GPIO ALT0 EIM_ADDR19 Output 0\nEIM_A20 R29 — NVCC_EIM1 GPIO ALT0 EIM_ADDR20 Output 0\nEIM_A21 P29 — NVCC_EIM1 GPIO ALT0 EIM_ADDR21 Output 0\nEIM_A22 P28 — NVCC_EIM1 GPIO ALT0 EIM_ADDR22 Output 0\nEIM_A23 N28 — NVCC_EIM1 GPIO ALT0 EIM_ADDR23 Output 0\nEIM_A24 N27 — NVCC_EIM1 GPIO ALT0 EIM_ADDR24 Output 0\nEIM_A25 H28 — NVCC_EIM0 GPIO ALT0 EIM_ADDR25 Output 0\nEIM_BCLK AA27 — NVCC_EIM2 GPIO ALT0 EIM_BCLK Output 0\nEIM_CS0 U29 — NVCC_EIM1 GPIO ALT0 EIM_CS0_B Output 1\nEIM_CS1 U28 — NVCC_EIM1 GPIO ALT0 EIM_CS1_B Output 1\nEIM_D16 J24 — NVCC_EIM0 GPIO ALT5 GPIO3_IO16 Input PU (100k)\nEIM_D17 H29 — NVCC_EIM0 GPIO ALT5 GPIO3_IO17 Input PU (100k)\nEIM_D18 J28 — NVCC_EIM0 GPIO ALT5 GPIO3_IO18 Input PU (100k)\nEIM_D19 J29 — NVCC_EIM0 GPIO ALT5 GPIO3_IO19 Input PU (100k)\nEIM_D20 J23 — NVCC_EIM0 GPIO ALT5 GPIO3_IO20 Input PU (100k)\nEIM_D21 K29 — NVCC_EIM0 GPIO ALT5 GPIO3_IO21 Input PU (100k)\nEIM_D22 K28 — NVCC_EIM0 GPIO ALT5 GPIO3_IO22 Input PU (100k)\nEIM_D23 K24 — NVCC_EIM0 GPIO ALT5 GPIO3_IO23 Input PU (100k)Table 85. 12 x 12 mm Functional Contact Assignments (continued)\nBall NamePoP\nBottom\nBallPoP\nTopBallPower\nGroupBall\nTypeOut of Reset Condition\n1\nDefault\nModeDefault\nFunctionInput/\nOutputValue2\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 145EIM_D24 L29 — NVCC_EIM0 GPIO ALT5 GPIO3_IO24 Input PU (100k)\nEIM_D25 L28 — NVCC_EIM0 GPIO ALT5 GPIO3_IO25 Input PU (100k)\nEIM_D26 L27 — NVCC_EIM0 GPIO ALT5 GPIO3_IO26 Input PU (100k)\nEIM_D27 M28 — NVCC_EIM0 GPIO ALT5 GPIO3_IO27 Input PU (100k)\nEIM_D28 M29 — NVCC_EIM0 GPIO ALT5 GPIO3_IO28 Input PU (100k)\nEIM_D29 L24 — NVCC_EIM0 GPIO ALT5 GPIO3_IO29 Input PU (100k)\nEIM_D30 N29 — NVCC_EIM0 GPIO ALT5 GPIO3_IO30 Input PU (100k)\nEIM_D31 L23 — NVCC_EIM0 GPIO ALT5 GPIO3_IO31 Input PD (100k)\nEIM_DA0 V28 — NVCC_EIM2 GPIO ALT0 EIM_AD00 Input PU (100k)\nEIM_DA1 V27 — NVCC_EIM2 GPIO ALT0 EIM_AD01 Input PU (100k)\nEIM_DA2 W29 — NVCC_EIM2 GPIO ALT0 EIM_AD02 Input PU (100k)\nEIM_DA3 AB29 — NVCC_EIM2 GPIO ALT0 EIM_AD03 Input PU (100k)\nEIM_DA4 W27 — NVCC_EIM2 GPIO ALT0 EIM_AD04 Input PU (100k)\nEIM_DA5 W28 — NVCC_EIM2 GPIO ALT0 EIM_AD05 Input PU (100k)\nEIM_DA6 T24 — NVCC_EIM2 GPIO ALT0 EIM_AD06 Input PU (100k)\nEIM_DA7 R24 — NVCC_EIM2 GPIO ALT0 EIM_AD07 Input PU (100k)\nEIM_DA8 AB28 — NVCC_EIM2 GPIO ALT0 EIM_AD08 Input PU (100k)\nEIM_DA9 AC29 — NVCC_EIM2 GPIO ALT0 EIM_AD09 Input PU (100k)\nEIM_DA10 Y28 — NVCC_EIM2 GPIO ALT0 EIM_AD10 Input PU (100k)\nEIM_DA11 AE29 — NVCC_EIM2 GPIO ALT0 EIM_AD11 Input PU (100k)\nEIM_DA12 Y27 — NVCC_EIM2 GPIO ALT0 EIM_AD12 Input PU (100k)\nEIM_DA13 R23 — NVCC_EIM2 GPIO ALT0 EIM_AD13 Input PU (100k)\nEIM_DA14 AC28 — NVCC_EIM2 GPIO ALT0 EIM_AD14 Input PU (100k)\nEIM_DA15 AA28 — NVCC_EIM2 GPIO ALT0 EIM_AD15 Input PU (100k)\nEIM_EB0 N23 — NVCC_EIM2 GPIO ALT0 EIM_EB0_B Output 1\nEIM_EB1 P24 — NVCC_EIM2 GPIO ALT0 EIM_EB1_B Output 1\nEIM_EB2 H27 — NVCC_EIM0 GPIO ALT5 GPIO2_IO30 Input PU (100k)\nEIM_EB3 K27 — NVCC_EIM0 GPIO ALT5 GPIO2_IO31 Input PU (100k)\nEIM_LBA V29 — NVCC_EIM1 GPIO ALT0 EIM_LBA_B Output 1\nEIM_OE T28 — NVCC_EIM1 GPIO ALT0 EIM_OE Output 1\nEIM_RW U27 — NVCC_EIM1 GPIO ALT0 EIM_RW Output 1\nEIM_WAIT AG29 — NVCC_EIM2 GPIO ALT0 EIM_WAIT Input PU (100k)\nENET_CRS_DV AG23 — NVCC_ENET GPIO ALT5 GPIO1_IO25 Input PU (100k)\nENET_MDC AJ21 — NVCC_ENET GPIO ALT5 GPIO1_IO31 Input PU (100k)\nENET_MDIO AJ22 — NVCC_ENET GPIO ALT5 GPIO1_IO22 Input PU (100k)\nENET_REF_CLK3AH21 — NVCC_ENET GPIO ALT5 GPIO1_IO23 Input PU (100k)\nENET_RX_ER AD22 — NVCC_ENET GPIO ALT5 GPIO1_IO24 Input PU (100k)\nENET_RXD0 AH22 — NVCC_ENET GPIO ALT5 GPIO1_IO27 Input PU (100k)\nENET_RXD1 AH20 — NVCC_ENET GPIO ALT5 GPIO1_IO26 Input PU (100k)\nENET_TX_EN AG24 — NVCC_ENET GPIO ALT5 GPIO1_IO28 Input PU (100k)Table 85. 12 x 12 mm Functional Contact Assignments (continued)\nBall NamePoP\nBottom\nBallPoP\nTopBallPower\nGroupBall\nTypeOut of Reset Condition\n1\nDefault\nModeDefault\nFunctionInput/\nOutputValue2\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n146 NXP SemiconductorsPackage Information and Contact Assignments\nENET_TXD0 AD23 — NVCC_ENET GPIO ALT5 GPIO1_IO30 Input PU (100k)\nENET_TXD1 AG21 — NVCC_ENET GPIO ALT5 GPIO1_IO29 Input PU (100k)\nGPIO_0 AE2 — NVCC_GPIO GPIO ALT5 GPIO1_IO00 Input PD (100k)\nGPIO_1 AA6 — NVCC_GPIO GPIO ALT5 GPIO1_IO01 Input PU (100k)\nGPIO_2 W6 — NVCC_GPIO GPIO ALT5 GPIO1_IO02 Input PU (100k)\nGPIO_3 AE1 — NVCC_GPIO GPIO ALT5 GPIO1_IO03 Input PU (100k)\nGPIO_4 Y6 — NVCC_GPIO GPIO ALT5 GPIO1_IO04 Input PU (100k)\nGPIO_5 AB3 — NVCC_GPIO GPIO ALT5 GPIO1_IO05 Input PU (100k)\nGPIO_6 AC6 — NVCC_GPIO GPIO ALT5 GPIO1_IO06 Input PU (100k)\nGPIO_7 AC1 — NVCC_GPIO GPIO ALT5 GPIO1_IO07 Input PU (100k)\nGPIO_8 V7 — NVCC_GPIO GPIO ALT5 GPIO1_IO08 Input PU (100k)\nGPIO_9 AD2 — NVCC_GPIO GPIO ALT5 GPIO1_IO09 Input PU (100k)\nGPIO_16 AB2 — NVCC_GPIO GPIO ALT5 GPIO7_IO11 Input PU (100k)\nGPIO_17 AC2 — NVCC_GPIO GPIO ALT5 GPIO7_IO12 Input PU (100k)\nGPIO_18 AA3 — NVCC_GPIO GPIO ALT5 GPIO7_IO13 Input PU (100k)\nGPIO_19 AB1 — NVCC_GPIO GPIO ALT5 GPIO4_IO05 Input PU (100k)\nHDMI_CLKM L1 — HDMI_VPH —— HDMI_TX_CLK_N ——\nHDMI_CLKP L2 — HDMI_VPH —— HDMI_TX_CLK_P ——\nHDMI_D0M M1 — HDMI_VPH —— HDMI_TX_DATA0_N ——\nHDMI_D0P M2 — HDMI_VPH —— HDMI_TX_DATA0_P ——\nHDMI_D1M N1 — HDMI_VPH —— HDMI_TX_DATA1_N ——\nHDMI_D1P N2 — HDMI_VPH —— HDMI_TX_DATA1_P ——\nHDMI_D2M P1 — HDMI_VPH —— HDMI_TX_DATA2_N ——\nHDMI_D2P P2 — HDMI_VPH —— HDMI_TX_DATA2_P ——\nHDMI_HPD R1 — HDMI_VPH —— HDMI_TX_HPD ——\nJTAG_MOD F3 — NVCC_JTAG GPIO ALT0 JTAG_MODE Input PU (100k)\nJTAG_TCK B1 — NVCC_JTAG GPIO ALT0 JTAG_TCK Input PU (47k)\nJTAG_TDI L7 — NVCC_JTAG GPIO ALT0 JTAG_TDI Input PU (47k)\nJTAG_TDO B2 — NVCC_JTAG GPIO ALT0 JTAG_TDO Output Keeper\nJTAG_TMS A2 — NVCC_JTAG GPIO ALT0 JTAG_TMS Input PU (47k)\nJTAG_TRSTB K3 — NVCC_JTAG GPIO ALT0 JTAG_TRST_B Input PU (47k)\nKEY_COL0 AB6 — NVCC_GPIO GPIO ALT5 GPIO4_IO06 Input PU (100k)\nKEY_COL1 Y7 — NVCC_GPIO GPIO ALT5 GPIO4_IO08 Input PU (100k)\nKEY_COL2 AD7 — NVCC_GPIO GPIO ALT5 GPIO4_IO10 Input PU (100k)\nKEY_COL3 AD6 — NVCC_GPIO GPIO ALT5 GPIO4_IO12 Input PU (100k)\nKEY_COL4 AF1 — NVCC_GPIO GPIO ALT5 GPIO4_IO14 Input PU (100k)\nKEY_ROW0 AB7 — NVCC_GPIO GPIO ALT5 GPIO4_IO07 Input PU (100k)\nKEY_ROW1 AD3 — NVCC_GPIO GPIO ALT5 GPIO4_IO09 Input PU (100k)\nKEY_ROW2 AF2 — NVCC_GPIO GPIO ALT5 GPIO4_IO11 Input PU (100k)\nKEY_ROW3 AE3 — NVCC_GPIO GPIO ALT5 GPIO4_IO13 Input PU (100k)Table 85. 12 x 12 mm Functional Contact Assignments (continued)\nBall NamePoP\nBottom\nBallPoP\nTopBallPower\nGroupBall\nTypeOut of Reset Condition\n1\nDefault\nModeDefault\nFunctionInput/\nOutputValue2\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 147KEY_ROW4 AC7 — NVCC_GPIO GPIO ALT5 GPIO4_IO15 Input PU (100k)\nLVDS0_CLK_N AH4 — NVCC_LVDS_2P5 LVDS — LVDS0_CLK_N ——\nLVDS0_CLK_P AJ4 — NVCC_LVDS_2P5 LVDS ALT0 LVDS0_CLK_P Input Keeper\nLVDS0_TX0_N AG2 — NVCC_LVDS_2P5 LVDS — LVDS0_TX0_N ——\nLVDS0_TX0_P AG1 — NVCC_LVDS_2P5 LVDS ALT0 LVDS0_TX0_P Input Keeper\nLVDS0_TX1_N AH2 — NVCC_LVDS_2P5 LVDS — LVDS0_TX1_N ——\nLVDS0_TX1_P AH1 — NVCC_LVDS_2P5 LVDS ALT0 LVDS0_TX1_P Input Keeper\nLVDS0_TX2_N AH3 — NVCC_LVDS_2P5 LVDS — LVDS0_TX2_N ——\nLVDS0_TX2_P AJ3 — NVCC_LVDS_2P5 LVDS ALT0 LVDS0_TX2_P Input Keeper\nLVDS0_TX3_N AH5 — NVCC_LVDS_2P5 LVDS — LVDS0_TX3_N ——\nLVDS0_TX3_P AJ5 — NVCC_LVDS_2P5 LVDS ALT0 LVDS0_TX3_P Input Keeper\nLVDS1_CLK_N AJ8 — NVCC_LVDS_2P5 LVDS — LVDS1_CLK_N ——\nLVDS1_CLK_P AH8 — NVCC_LVDS_2P5 LVDS ALT0 LVDS1_CLK_P Input Keeper\nLVDS1_TX0_N AJ6 — NVCC_LVDS_2P5 LVDS — LVDS1_TX0_N ——\nLVDS1_TX0_P AH6 — NVCC_LVDS_2P5 LVDS ALT0 LVDS1_TX0_P Input Keeper\nLVDS1_TX1_N AH7 — NVCC_LVDS_2P5 LVDS — LVDS1_TX1_N ——\nLVDS1_TX1_P AJ7 — NVCC_LVDS_2P5 LVDS ALT0 LVDS1_TX1_P Input Keeper\nLVDS1_TX2_N AJ9 — NVCC_LVDS_2P5 LVDS — LVDS1_TX2_N ——\nLVDS1_TX2_P AH9 — NVCC_LVDS_2P5 LVDS ALT0 LVDS1_TX2_P Input Keeper\nLVDS1_TX3_N AJ10 — NVCC_LVDS_2P5 LVDS — LVDS1_TX3_N ——\nLVDS1_TX3_P AH10 — NVCC_LVDS_2P5 LVDS ALT0 LVDS1_TX3_P Input Keeper\nNANDF_ALE A20 — NVCC_NANDF GPIO ALT5 GPIO6_IO08 Input PU (100k)\nNANDF_CLE G17 — NVCC_NANDF GPIO ALT5 GPIO6_IO07 Input PU (100k)\nNANDF_CS0 A21 — NVCC_NANDF GPIO ALT5 GPIO6_IO11 Input PU (100k)\nNANDF_CS1 F18 — NVCC_NANDF GPIO ALT5 GPIO6_IO14 Input PU (100k)\nNANDF_CS2 C20 — NVCC_NANDF GPIO ALT5 GPIO6_IO15 Input PU (100k)\nNANDF_CS3 B21 — NVCC_NANDF GPIO ALT5 GPIO6_IO16 Input PU (100k)\nNANDF_D0 F19 — NVCC_NANDF GPIO ALT5 GPIO2_IO00 Input PU (100k)\nNANDF_D1 B22 — NVCC_NANDF GPIO ALT5 GPIO2_IO01 Input PU (100k)\nNANDF_D2 B23 — NVCC_NANDF GPIO ALT5 GPIO2_IO02 Input PU (100k)\nNANDF_D3 A23 — NVCC_NANDF GPIO ALT5 GPIO2_IO03 Input PU (100k)\nNANDF_D4 G19 — NVCC_NANDF GPIO ALT5 GPIO2_IO04 Input PU (100k)\nNANDF_D5 A24 — NVCC_NANDF GPIO ALT5 GPIO2_IO05 Input PU (100k)\nNANDF_D6 C23 — NVCC_NANDF GPIO ALT5 GPIO2_IO06 Input PU (100k)\nNANDF_D7 F20 — NVCC_NANDF GPIO ALT5 GPIO2_IO07 Input PU (100k)\nNANDF_RB0 B20 — NVCC_NANDF GPIO ALT5 GPIO6_IO10 Input PU (100k)\nNANDF_WP_B C19 — NVCC_NANDF GPIO ALT5 GPIO6_IO09 Input PU (100k)\nONOFF A13 — VDD_SNVS_IN GPIO — SRC_ONOFF Input PU (100k)\nPCIE_RXM B3 — PCIE_VPH —— PCIE_RX_N ——\nPCIE_RXP A3 — PCIE_VPH —— PCIE_RX_P ——Table 85. 12 x 12 mm Functional Contact Assignments (continued)\nBall NamePoP\nBottom\nBallPoP\nTopBallPower\nGroupBall\nTypeOut of Reset Condition\n1\nDefault\nModeDefault\nFunctionInput/\nOutputValue2\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n148 NXP SemiconductorsPackage Information and Contact Assignments\nPCIE_TXM A5 — PCIE_VPH —— PCIE_TX_N ——\nPCIE_TXP B5 — PCIE_VPH —— PCIE_TX_P ——\nPMIC_ON_REQ A12 — VDD_SNVS_IN GPIO ALT0 SNVS_PMIC_ON_REQ Output Open Drain with \nPU(100k)\nPMIC_STBY_REQ C12 — VDD_SNVS_IN GPIO ALT0 CCM_PMIC_STBY_REQ Output 0\nPOR_B F13 — VDD_SNVS_IN GPIO ALT0 SRC_POR_B Input PU (100k)\nRGMII_RD0 G27 — NVCC_RGMII DDR ALT5 GPIO6_IO25 Input PU (100k)\nRGMII_RD1 F29 — NVCC_RGMII DDR ALT5 GPIO6_IO27 Input PU (100k)\nRGMII_RD2 H23 — NVCC_RGMII DDR ALT5 GPIO6_IO28 Input PU (100k)\nRGMII_RD3 G29 — NVCC_RGMII DDR ALT5 GPIO6_IO29 Input PU (100k)\nRGMII_RX_CTL F28 — NVCC_RGMII DDR ALT5 GPIO6_IO24 Input PD (100k)\nRGMII_RXC H24 — NVCC_RGMII DDR ALT5 GPIO6_IO30 Input PD (100k)\nRGMII_TD0 C28 — NVCC_RGMII DDR ALT5 GPIO6_IO20 Input PU (100k)\nRGMII_TD1 E29 — NVCC_RGMII DDR ALT5 GPIO6_IO21 Input PU (100k)\nRGMII_TD2 G24 — NVCC_RGMII DDR ALT5 GPIO6_IO22 Input PU (100k)\nRGMII_TD3 F27 — NVCC_RGMII DDR ALT5 GPIO6_IO23 Input PU (100k)\nRGMII_TX_CTL G28 — NVCC_RGMII DDR ALT5 GPIO6_IO26 Input PD (100k)\nRGMII_TXC C29 — NVCC_RGMII DDR ALT5 GPIO6_IO19 Input PD (100k)\nRTC_XTALI B10 — VDD_SNVS_CAP —— RTC_XTALI ——\nRTC_XTALO A10 — VDD_SNVS_CAP —— RTC_XTALO ——\nSATA_RXM A16 — SATA_VPH —— SATA_PHY_RX_N ——\nSATA_RXP B16 — SATA_VPH —— SATA_PHY_RX_P ——\nSATA_TXM A14 — SATA_VPH —— SATA_PHY_TX_N ——\nSATA_TXP B14 — SATA_VPH —— SATA_PHY_TX_P ——\nSD1_CLK C26 — NVCC_SD1 GPIO ALT5 GPIO1_IO20 Input PU (100k)\nSD1_CMD D28 — NVCC_SD1 GPIO ALT5 GPIO1_IO18 Input PU (100k)\nSD1_DAT0 A27 — NVCC_SD1 GPIO ALT5 GPIO1_IO16 Input PU (100k)\nSD1_DAT1 B27 — NVCC_SD1 GPIO ALT5 GPIO1_IO17 Input PU (100k)\nSD1_DAT2 F22 — NVCC_SD1 GPIO ALT5 GPIO1_IO19 Input PU (100k)\nSD1_DAT3 A28 — NVCC_SD1 GPIO ALT5 GPIO1_IO21 Input PU (100k)\nSD2_CLK E28 — NVCC_SD2 GPIO ALT5 GPIO1_IO10 Input PU (100k)\nSD2_CMD D29 — NVCC_SD2 GPIO ALT5 GPIO1_IO11 Input PU (100k)\nSD2_DAT0 B29 — NVCC_SD2 GPIO ALT5 GPIO1_IO15 Input PU (100k)\nSD2_DAT1 F24 — NVCC_SD2 GPIO ALT5 GPIO1_IO14 Input PU (100k)\nSD2_DAT2 B28 — NVCC_SD2 GPIO ALT5 GPIO1_IO13 Input PU (100k)\nSD2_DAT3 F23 — NVCC_SD2 GPIO ALT5 GPIO1_IO12 Input PU (100k)\nSD3_CLK C17 — NVCC_SD3 GPIO ALT5 GPIO7_IO03 Input PU (100k)\nSD3_CMD F16 — NVCC_SD3 GPIO ALT5 GPIO7_IO02 Input PU (100k)\nSD3_DAT0 A18 — NVCC_SD3 GPIO ALT5 GPIO7_IO04 Input PU (100k)\nSD3_DAT1 B18 — NVCC_SD3 GPIO ALT5 GPIO7_IO05 Input PU (100k)\nSD3_DAT2 A19 — NVCC_SD3 GPIO ALT5 GPIO7_IO06 Input PU (100k)Table 85. 12 x 12 mm Functional Contact Assignments (continued)\nBall NamePoP\nBottom\nBallPoP\nTopBallPower\nGroupBall\nTypeOut of Reset Condition\n1\nDefault\nModeDefault\nFunctionInput/\nOutputValue2\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1496.2.4 Signals with Different Reset States\nFor most of the signals, the state duri ng reset is same as the state after r eset, given in Out of Reset Condition \ncolumn of Table 85, “12 x 12 mm Functi onal Contact Assignments” . However, there are few signals for \nwhich the state during reset is differ ent from the state after reset. These signals along with their state during \nreset are given in Table 86 .SD3_DAT3 F17 — NVCC_SD3 GPIO ALT5 GPIO7_IO07 Input PU (100k)\nSD3_DAT4 F14 — NVCC_SD3 GPIO ALT5 GPIO7_IO01 Input PU (100k)\nSD3_DAT5 B17 — NVCC_SD3 GPIO ALT5 GPIO7_IO00 Input PU (100k)\nSD3_DAT6 B15 — NVCC_SD3 GPIO ALT5 GPIO6_IO18 Input PU (100k)\nSD3_DAT7 A17 — NVCC_SD3 GPIO ALT5 GPIO6_IO17 Input PU (100k)\nSD3_RST B19 — NVCC_SD3 GPIO ALT5 GPIO7_IO08 Input PU (100k)\nSD4_CLK A22 — NVCC_NANDF GPIO ALT5 GPIO7_IO10 Input PU (100k)\nSD4_CMD C21 — NVCC_NANDF GPIO ALT5 GPIO7_IO09 Input PU (100k)\nSD4_DAT0 B24 — NVCC_NANDF GPIO ALT5 GPIO2_IO08 Input PU (100k)\nSD4_DAT1 A25 — NVCC_NANDF GPIO ALT5 GPIO2_IO09 Input PU (100k)\nSD4_DAT2 G20 — NVCC_NANDF GPIO ALT5 GPIO2_IO10 Input PU (100k)\nSD4_DAT3 A26 — NVCC_NANDF GPIO ALT5 GPIO2_IO11 Input PU (100k)\nSD4_DAT4 F21 — NVCC_NANDF GPIO ALT5 GPIO2_IO12 Input PU (100k)\nSD4_DAT5 C24 — NVCC_NANDF GPIO ALT5 GPIO2_IO13 Input PU (100k)\nSD4_DAT6 B26 — NVCC_NANDF GPIO ALT5 GPIO2_IO14 Input PU (100k)\nSD4_DAT7 B25 — NVCC_NANDF GPIO ALT5 GPIO2_IO15 Input PU (100k)\nTAMPER B12 — VDD_SNVS_IN GPIO ALT0 SNVS_TAMPER Input PD (100k)\nTEST_MODE B13 — VDD_SNVS_IN —— TCU_TEST_MODE Input PD (100k)\nUSB_H1_DN B11 — VDD_USB_CAP —— USB_H1_DN ——\nUSB_H1_DP A11 — VDD_USB_CAP —— USB_H1_DP ——\nUSB_OTG_CHD_B F12 — VDD_USB_CAP —— USB_OTG_CHD_B ——\nUSB_OTG_DN B9 — VDD_USB_CAP —— USB_OTG_DN ——\nUSB_OTG_DP A9 — VDD_USB_CAP —— USB_OTG_DP ——\nXTALI A8 — NVCC_PLL —— XTALI ——\nXTALO B8 — NVCC_PLL —— XTALO ——\n1The state immediately after reset and before  ROM firmware or software has executed.\n2Variance of the pull-up and pull-down strengths are shown in the tables as follows:\n\x81 Table 21, “GPIO I/O DC Parameters,” on page 38 .\n\x81 Table 24, “LVDS I/O DC Parameters,” on page 41 .\n3ENET_REF_CLK is used as a clock source for MII and RGMII mo des only. RMII mode uses eit her GPIO_16 or RGMII_TX_CTL \nas a clock source. For more information on these clocks, see the device Referenc e Manual and the Ha rdware Development \nGuide for i.MX 6Quad, 6Dual, 6DualLite, 6Solo Fam ilies of Applications Pr ocessors (IMX6DQ6SDLHDG).Table 85. 12 x 12 mm Functional Contact Assignments (continued)\nBall NamePoP\nBottom\nBallPoP\nTopBallPower\nGroupBall\nTypeOut of Reset Condition\n1\nDefault\nModeDefault\nFunctionInput/\nOutputValue2\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n150 NXP SemiconductorsPackage Information and Contact Assignments\nTable 86. Signals with Differing Before Reset and After Reset States\nBall NameBefore Reset State\nInput/Output Value\nEIM_A16 Input PD (100K)\nEIM_A17 Input PD (100K)\nEIM_A18 Input PD (100K)\nEIM_A19 Input PD (100K)EIM_A20 Input PD (100K)\nEIM_A21 Input PD (100K)\nEIM_A22 Input PD (100K)EIM_A23 Input PD (100K)\nEIM_A24 Input PD (100K)\nEIM_A25 Input PD (100K)\nEIM_DA0 Input PD (100K)\nEIM_DA1 Input PD (100K)\nEIM_DA2 Input PD (100K)EIM_DA3 Input PD (100K)\nEIM_DA4 Input PD (100K)\nEIM_DA5 Input PD (100K)EIM_DA6 Input PD (100K)\nEIM_DA7 Input PD (100K)\nEIM_DA8 Input PD (100K)EIM_DA9 Input PD (100K)\nEIM_DA10 Input PD (100K)\nEIM_DA11 Input PD (100K)EIM_DA12 Input PD (100K)\nEIM_DA13 Input PD (100K)\nEIM_DA14 Input PD (100K)EIM_DA15 Input PD (100K)\nEIM_EB0 Input PD (100K)\nEIM_EB1 Input PD (100K)EIM_EB2 Input PD (100K)\nEIM_EB3 Input PD (100K)\nEIM_LBA Input PD (100K)\nEIM_RW Input PD (100K)\nEIM_WAIT Input PD (100K)\nGPIO_17 Output Drive state unknown (x)\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1516.2.5 12 x 12 mm PoP, 0.4 mm Pitch Ball Maps\nTable 87  shows the 12 x 12 mm, 0.4 mm pitch top ball map. Table 88  shows the 12 x 12 mm, 0.4 mm pitch \nbottom ball map.\nNOTE\nOn the top of the package, the data and control signals associated with each \nbyte have been swizzled relative to the ball map of the associated LPDDR2 \nmemory. This does not affect the ope ration of the i.MX 6Dual/6Quad SoC \nwith the LPDDR2 memory.GPIO_19 Output Drive state unknown (x)\nKEY_COL0 Output Drive state unknown (x)\nTable 87. PoP 12 x 12 mm, 0.4 mm Pitch Top Ball Map1\n2345\n6\n789\n10\n11\n12131415\n16\n1718192021\n22\n23242526\n27\n2829A\nDNU\nGND\nPOP_VDD2__1\nDRAM_D2P1\nDRAM_D4P1\nGND\nDRAM_D1P1DRAM_D5P1\nGND\nDRAM_DQS0P1_B\nGND\nDRAM_D11P1\nDRAM_D9P1\nGND\nPOP_VDD1__2\nPOP_VDD2__2\nDRAM_D13P1\nDRAM_D8P1\nDRAM_D12P1\nDRAM_DQS1P1\nDRAM_DM1P1\nPOP_VDDQ\nDRAM_DQS2P1\nDRAM_D17P1\nDRAM_D23P1\nDRAM_D19P1DRAM_D18P1\nGND\nDNUB\nGND\nPOP_VDD1__1\nDRAM_D0P1\nPOP_VDDQ\nDRAM_D3P1DRAM_D7P1\nPOP_VDDQ\nDRAM_D6P1\nPOP_VDDQ\nDRAM_DQS0P1\nDRAM_DM0P1\nDRAM_D14P1\nPOP_VDDQ\nGND\nDRAM_VREF\nPOP_VDD2__2\nDRAM_D15P1\nPOP_VDDQ\nDRAM_D10P1\nDRAM_DQS1P1_B\nGND\nDRAM_DM2P1\nDRAM_DQS2P1_B\nGND\nPOP_VDDQ\nDRAM_D22P1DRAM_D20P1\nPOP_VDD1__3\nGNDC\nPOP_VDD1__1\nDRAM_D18P0\nPOP_VDD1__3\nPOP_VDD2__3D\nDRAM_D23P0\nPOP_VDDQ\nDRAM_D21P1\nPOP_VDDQTable 86. Signals with Differing Before Reset and After Reset States (continued)\nBall NameBefore Reset State\nInput/Output Value\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n152 NXP SemiconductorsPackage Information and Contact Assignments\nE\nDRAM_D19P0\nDRAM_D22P0\nGND\nDRAM_D16P1F\nGND\nDRAM_D17P0\nDRAM_DM3P1\nPOP_VDDQG\nDRAM_D21P0\nPOP_VDDQ\nDRAM_DQS3P1\nDRAM_DQS3P1_BH\nDRAM_D20P0\nDRAM_D16P0\nGND\nDRAM_D26P1J\nGND\nPOP_VDDQ\nPOP_VDDQ\nDRAM_D31P1K\nDRAM_DQS2P0_B\nDRAM_DQS2P0\nDRAM_D24P1\nDRAM_D30P1L\nDRAM_DM2P0\nDRAM_D7P0\nDRAM_D27P1\nGNDM\nDRAM_D2P0\nGND\nPOP_VDDQ\nDRAM_D28P1Table 87. PoP 12 x 12 mm, 0.4 mm Pitch Top Ball Map (continued)\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 153N\nDRAM_D1P0\nPOP_VDD1__4\nDRAM_D29P1\nDRAM_D25P1P\nGND\nGND\nPOP_VDD2__4\nPOP_VDD1__5R\nPOP_VDD1__4\nDRAM_VREF\nGND\nDRAM_CA0P0T\nPOP_VDD2__5\nPOP_VDD2__5\nPOP_VDDCA\nDRAM_CA1P0U\nPOP_VDDQ\nDRAM_D0P0\nDRAM_VREF\nDRAM_CA2P0V\nDRAM_D4P0\nGND\nGND\nDRAM_CA3P0W\nDRAM_D5P0\nDRAM_D6P0\nDRAM_CA4P0\nDRAM_CS1P0Y\nPOP_VDDQ\nDRAM_D3P0\nDRAM_CS0P0\nDRAM_CKE1P0Table 87. PoP 12 x 12 mm, 0.4 mm Pitch Top Ball Map (continued)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n154 NXP SemiconductorsPackage Information and Contact Assignments\nAA\nDRAM_DQS0P0\nDRAM_DQS0P0_B\nGND\nDRAM_CKE0P0AB\nDRAM_DM0P0\nGND\nDRAM_CLKP0\nDRAM_CLKP0_BAC\nPOP_VDDQ\nDRAM_DM1P0\nPOP_VDDCA\nDRAM_CA5P0AD\nDRAM_DQS1P0_B\nDRAM_DQS1P0\nDRAM_CA7P0\nDRAM_CA6P0AE\nDRAM_D12P0\nGND\nDRAM_CA8P0\nPOP_VDDCAAF\nDRAM_D14P0\nPOP_VDDQ\nGND\nDRAM_CA9P0AG\nDRAM_D10P0\nDRAM_D13P0\nPOP_VDD2__8\nPOP_ZQP0Table 87. PoP 12 x 12 mm, 0.4 mm Pitch Top Ball Map (continued)\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 155AH\nGND\nPOP_VDD1__6POP_VDD2__6\nDRAM_D9P0\nGND\nDRAM_D11P0\nDRAM_DM3P0\nDRAM_DQS3P0\nPOP_VDDQ\nDRAM_D28P0DRAM_D24P0\nPOP_VDDQ\nDRAM_D31P0\nGND\nPOP_VDD2__7\nDRAM_VREF\nDRAM_CA9P1\nGND\nDRAM_CA7P1\nDRAM_CA6P1\nDRAM_CLKP1_B\nPOP_VDDCA\nDRAM_CKE0P1\nDRAM_CS0P1\nDRAM_CA3P1\nDRAM_CA2P1DRAM_CA1P1\nPOP_VDD1__8\nGNDAJ\nDNU\nGND\nDRAM_D8P0\nPOP_VDDQ\nDRAM_D15P0\nPOP_VDDQ\nGND\nDRAM_DQS3P0_B\nDRAM_D25P0\nDRAM_D29P0\nGND\nDRAM_D27P0DRAM_D30P0DRAM_D26P0\nPOP_VDD1__7\nGND\nPOP_ZQP1\nDRAM_CA8P1\nPOP_VDDCA\nDRAM_CA5P1\nDRAM_CLKP1\nGND\nDRAM_CKE1P1\nDRAM_CS1P1\nDRAM_CA4P1\nPOP_VDDCA\nDRAM_CA0P1\nGND\nDNU\nTable 88. PoP 12 x 12 mm, 0.4 mm Pitch Bottom Ball Map12345\n6\n789\n10\n11\n12131415\n16\n1718192021\n22\n23242526\n27\n2829A\nNC\nJTAG_TMS\nPCIE_RXP\nPCIE_REXT\nPCIE_TXM\nCLK2_NCLK1_N\nXTALI\nUSB_OTG_DP\nRTC_XTALO\nUSB_H1_DP\nPMIC_ON_REQ\nONOFF\nSATA_TXM\nGND\nSATA_RXM\nSD3_DAT7SD3_DAT0SD3_DAT2\nNANDF_ALE\nNANDF_CS0\nSD4_CLK\nNANDF_D3NANDF_D5\nSD4_DAT1\nSD4_DAT3SD1_DAT0SD1_DAT3\nGNDB\nJTAG_TCK\nJTAG_TDO\nPCIE_RXM\nGND\nPCIE_TXP\nCLK2_PCLK1_P\nXTALO\nUSB_OTG_DN\nRTC_XTALI\nUSB_H1_DN\nTAMPER\nTEST_MODE\nSATA_TXP\nSD3_DAT6\nSATA_RXP\nSD3_DAT5SD3_DAT1\nSD3_RST\nNANDF_RB0\nNANDF_CS3\nNANDF_D1NANDF_D2\nSD4_DAT0\nSD4_DAT7\nSD4_DAT6SD1_DAT1SD2_DAT2SD2_DAT0C\nCSI_D0P\nCSI_D0M\nPOP_VDD1__1\nPOP_VDD2__1\nPOP_VDDQ\nGND\nPOP_VDDQ\nNVCC_PLL_OUT\nPOP_VDDQ\nGPANAIO\nUSB_H1_VBUS\nPMIC_STBY_REQ\nPOP_VDDQ\nBOOT_MODE0\nPOP_VDD1__2\nPOP_VDD2__2\nSD3_CLK\nPOP_VDDQ\nNANDF_WP_B\nNANDF_CS2\nSD4_CMD\nPOP_VDDQ\nNANDF_D6\nSD4_DAT5\nPOP_VDDQ\nSD1_CLK\nPOP_VDD1__3\nRGMII_TD0\nRGMII_TXCD\nCSI_D1M\nCSI_D1P\nGND\nPOP_VDD2__3\nSD1_CMDSD2_CMDE\nCSI_CLK0P\nCSI_CLK0MPOP_VDDQ\nPOP_VDDQ\nSD2_CLK\nRGMII_TD1Table 87. PoP 12 x 12 mm, 0.4 mm Pitch Top Ball Map (continued)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n156 NXP SemiconductorsPackage Information and Contact Assignments\nF\nCSI_D2M\nCSI_D2P\nJTAG_MOD\nGND\nGND\nVDDHIGH_IN\nVDDHIGH_IN\nVDDHIGH_CAPVDDHIGH_CAP\nUSB_OTG_CHD_B\nPOR_B\nSD3_DAT4\nSATA_REXT\nSD3_CMD\nSD3_DAT3\nNANDF_CS1\nNANDF_D0\nNANDF_D7\nSD4_DAT4SD1_DAT2SD2_DAT3SD2_DAT1\nRGMII_TD3\nRGMII_RX_CTL\nRGMII_RD1G\nCSI_D3P\nCSI_D3M\nPOP_VDDQ\nNVCC_JTAG\nPCIE_VPH\nPCIE_VPTX\nVDD_SNVS_CAP\nVDDUSB_CAP\nUSB_OTG_VBUS\nVDD_SNVS_INBOOT_MODE1\nSATA_VPH\nSATA_VP\nNVCC_SD3\nNANDF_CLE\nNVCC_NANDF\nNANDF_D4\nSD4_DAT2\nNVCC_SD1NVCC_SD2\nNVCC_RGMII\nRGMII_TD2\nRGMII_RD0\nRGMII_TX_CTL\nRGMII_RD3H\nDSI_D0P\nDSI_D0M\nGND\nCSI_REXT\nPCIE_VP\nRGMII_RD2\nRGMII_RXC\nEIM_EB2\nEIM_A25\nEIM_D17J\nDSI_CLK0M\nDSI_CLK0P\nPOP_VDDQ\nVDD_FA\nFA_ANA\nEIM_D20\nEIM_D16\nPOP_VDDQ\nEIM_D18EIM_D19K\nDSI_D1P\nDSI_D1M\nJTAG_TRSTB\nDSI_REXT\nNVCC_MIPI\nVDDARM23_IN\nVDDARM23_INVDDARM23_IN\nGNDGND\nGND\nVDDARM_INVDDARM_INVDDARM_IN\nVDDSOC_CAP\nVDDSOC_CAP\nNVCC_EIM0\nEIM_D23\nEIM_EB3\nEIM_D22EIM_D21L\nHDMI_CLKM\nHDMI_CLKP\nGND\nGND\nJTAG_TDI\nVDDARM23_IN\nVDDARM23_INVDDARM23_IN\nGNDGND\nGND\nVDDARM_INVDDARM_INVDDARM_IN\nVDDSOC_IN\nVDDSOC_IN\nEIM_D31\nEIM_D29\nEIM_D26\nEIM_D25\nEIM_D24M\nHDMI_D0M\nHDMI_D0P\nGND\nGND\nHDMI_VP\nVDDARM23_IN\nVDDARM23_INVDDARM23_IN\nGNDGND\nGND\nVDDARM_INVDDARM_INVDDARM_IN\nVDDSOC_IN\nVDDSOC_IN\nNVCC_EIM1\nEIM_A18\nPOP_VDDQ\nEIM_D27EIM_D28N\nHDMI_D1M\nHDMI_D1P\nGND\nGND\nHDMI_VPH\nVDDARM23_IN\nVDDARM23_INVDDARM23_IN\nGNDGND\nGND\nVDDARM_INVDDARM_INVDDARM_IN\nVDDPU_CAP\nVDDPU_CAP\nEIM_EB0\nEIM_A17\nEIM_A24\nEIM_A23\nEIM_D30Table 88. PoP 12 x 12 mm, 0.4 mm Pitch Bottom Ball Map (continued)\nPackage Information and Contact Assignments\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 157P\nHDMI_D2M\nHDMI_D2P\nPOP_VDD1__4\nHDMI_REF\nVDD_CACHE_CAP\nVDDARM23_CAP\nVDDARM23_CAPVDDARM23_CAPVDDARM23_CAP\nGND\nVDDARM_CAP\nVDDARM_CAPVDDARM_CAPVDDARM_CAP\nVDDPU_CAP\nVDDPU_CAP\nNVCC_EIM2\nEIM_EB1\nPOP_VDD2__4\nEIM_A22EIM_A21R\nHDMI_HPD\nHDMI_DDCCEC\nCSI0_DAT19\nVDDSOC_CAP\nVDDSOC_CAP\nVDDARM23_CAP\nVDDARM23_CAPVDDARM23_CAPVDDARM23_CAP\nGND\nVDDARM_CAP\nVDDARM_CAPVDDARM_CAPVDDARM_CAP\nGND\nGND\nEIM_DA13\nEIM_DA7\nPOP_VDD1__5\nEIM_A19EIM_A20T\nCSI0_DAT18\nCSI0_DAT16\nPOP_VDD2__5\nCSI0_DAT13\nNVCC_CSI\nVDDARM23_CAP\nVDDARM23_CAPVDDARM23_CAPVDDARM23_CAP\nGND\nVDDARM_CAP\nVDDARM_CAPVDDARM_CAPVDDARM_CAP\nGND\nGND\nNVCC_LCD\nEIM_DA6\nPOP_VDDCA\nEIM_OE\nEIM_A16U\nCSI0_DAT17\nCSI0_DAT14\nPOP_VDDQ\nCSI0_DAT4\nCSI0_DAT5\nGND\nGNDGNDGNDGND\nGND\nGNDGNDGND\nVDDPU_CAP\nVDDPU_CAP\nDISP0_DAT6\nDI0_PIN4\nEIM_RW\nEIM_CS1EIM_CS0V\nCSI0_DAT11\nCSI0_DAT15CSI0_DAT12\nCSI0_DATA_EN\nGPIO_8\nGND\nGNDGNDGNDGND\nGND\nGNDGNDGND\nVDDPU_CAP\nVDDPU_CAP\nDISP0_DAT3\nDISP0_DAT4\nEIM_DA1\nEIM_DA0\nEIM_LBAW\nCSI0_DAT9\nCSI0_DAT8\nCSI0_DAT10\nGPIO_2\nNVCC_GPIO\nVDDSOC_CAP\nVDDSOC_CAPVDDSOC_CAP\nGNDGND\nVDDSOC_CAP\nVDDSOC_CAP\nGNDGND\nVDDSOC_IN\nVDDSOC_IN\nNVCC_ENET\nDI0_PIN3\nEIM_DA4\nEIM_DA5\nEIM_DA2Y\nCSI0_DAT6\nCSI0_DAT7\nPOP_VDDQ\nGPIO_4\nKEY_COL1\nVDDSOC_CAP\nVDDSOC_CAPVDDSOC_CAP\nGNDGND\nVDDSOC_CAP\nVDDSOC_CAP\nGNDGND\nVDDSOC_IN\nVDDSOC_IN\nNVCC_DRAM\nDISP0_DAT22\nEIM_DA12\nEIM_DA10\nDRAM_CKE1P0AA\nCSI0_VSYNC\nCSI0_MCLK\nGPIO_18\nGPIO_1\nNVCC_LVDS2P5\nNVCC_DRAM\nDISP0_DAT19\nEIM_BCLK\nEIM_DA15\nDRAM_CKE0P0Table 88. PoP 12 x 12 mm, 0.4 mm Pitch Bottom Ball Map (continued)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n158 NXP SemiconductorsPackage Information and Contact Assignments\nAB\nGPIO_19\nGPIO_16\nGPIO_5\nKEY_COL0\nKEY_ROW0\nNVCC_DRAM\nDISP0_DAT16\nDISP0_DAT2\nEIM_DA8EIM_DA3AC\nGPIO_7\nGPIO_17\nPOP_VDDQ\nGPIO_6\nKEY_ROW4\nNVCC_DRAM\nNVCC_DRAM\nNVCC_DRAMNVCC_DRAMNVCC_DRAMNVCC_DRAMNVCC_DRAM\nNVCC_DRAM\nNVCC_DRAMNVCC_DRAMNVCC_DRAMNVCC_DRAM\nNVCC_DRAM\nNVCC_DRAMNVCC_DRAMNVCC_DRAM\nDISP0_DAT21\nPOP_VDDCA\nEIM_DA14\nEIM_DA9AD\nCSI0_PIXCLK\nGPIO_9\nKEY_ROW1\nKEY_COL3\nKEY_COL2\nNVCC_DRAM\nNVCC_DRAM\nNVCC_DRAMNVCC_DRAMNVCC_DRAMNVCC_DRAMNVCC_DRAM\nNVCC_DRAM\nNVCC_DRAMNVCC_DRAMNVCC_DRAMNVCC_DRAM\nNVCC_DRAM\nNVCC_DRAM\nENET_RX_ER\nENET_TXD0\nDISP0_DAT20\nDISP0_DAT1\nDI0_PIN15\nDI0_PIN2AE\nGPIO_3\nGPIO_0\nKEY_ROW3\nPOP_VDDCA\nDISP0_DAT7\nEIM_DA11AF\nKEY_COL4\nKEY_ROW2POP_VDDQ\nPOP_ZQP0\nDISP0_DAT12\nDI0_DISP_CLKAG\nLVDS0_TX0_P\nLVDS0_TX0_N\nPOP_VDD1__6\nPOP_VDD2__6\nGND\nPOP_VDDQ\nGNDGND\nPOP_VDDQ\nDRAM_VREF\nGND\nPOP_VDDQ\nGND\nNVCC_LVDS2P5\nPOP_VDD2__7\nPOP_VDD1__7\nPOP_ZQP1\nNVCC_LVDS2P5\nPOP_VDDCA\nNVCC_LVDS2P5\nENET_TXD1\nPOP_VDDCA\nENET_CRS_DV\nENET_TX_EN\nPOP_VDDCA\nPOP_VDD1__8POP_VDD2__8\nDISP0_DAT9\nEIM_WAITAH\nLVDS0_TX1_P\nLVDS0_TX1_NLVDS0_TX2_N\nLVDS0_CLK_N\nLVDS0_TX3_N\nLVDS1_TX0_P\nLVDS1_TX1_N\nLVDS1_CLK_P\nLVDS1_TX2_P\nLVDS1_TX3_P\nGNDGNDGNDGND\nGND\nGNDGNDGNDGND\nENET_RXD1\nENET_REF_CLK\nENET_RXD0\nDRAM_CKE0P1\nDISP0_DAT18\nDISP0_DAT15\nDISP0_DAT10\nDISP0_DAT5\nDISP0_DAT17\nDISP0_DAT0AJ\nGND\nGND\nLVDS0_TX2_P\nLVDS0_CLK_P\nLVDS0_TX3_P\nLVDS1_TX0_N\nLVDS1_TX1_P\nLVDS1_CLK_N\nLVDS1_TX2_N\nLVDS1_TX3_N\nGNDGNDGNDGND\nGND\nGNDGNDGND\nZQPAD\nGND\nENET_MDC\nENET_MDIO\nDRAM_CKE1P1\nDISP0_DAT23\nDISP0_DAT13\nDISP0_DAT8\nDISP0_DAT11DISP0_DAT14\nGNDTable 88. PoP 12 x 12 mm, 0.4 mm Pitch Bottom Ball Map (continued)\nRevision History\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\nNXP Semiconductors 1597 Revision History\nTable 89  provides a revision history for the i.MX 6Dual Pop and i.MX 6Quad Pop data sheet.\nTable 89. Data Sheet Document Revision History\nRev. \nNumberDate Substantive Change(s)\nRev. 2 10/2018 Rev. 2 changes include the following:\n \x81Table 20, “XTALI and RTC_XTALI DC Parameters,” on page 38 ,\n– Row: XTALI input leakage current at startup, IXTALI_STARTUP : Changed from “... driven 32KHz RTC \nclock @ 1.1V” to “...drive n 24 MHz clock at 1.1V.” \n \x81Table 45, “eMMC4.4/4.41 Interface Timing Specification,” on page 77 ,\n– Row: SD2, uSDHC Output Delay: Changed tOD from 2.5 ns minimum to 2.8 ns and 7.1 ns maximum \nto 6.8 ns. \n1 09/2017 Rev. 1 changes include the following:\n • Changed throughout: \n– Changed terminology from “flo ating” to “not connected”.\n \x81Section 1, “Introduction” on page 1 : Changed ARM Cortex-A9 operating speed from “up to 1 GHz” to “up \nto 800 MHz.”\n \x81Figure 1, "Part Number Nomenclature—i.MX 6Dual PoP and 6Quad PoP," on page 4 : \n– Removed from Temperature bloc k: Automotive temperature row.\n \x81Table 2, “i.MX 6Dual/6Quad Modules List,” on page 10 :\n– Added bullet to uSDHC row: “Conforms to the SD  Host Controller Standar d Specification v3.0”\n \x81Table 4, “Absolute Maximum Ratings,” on page 20 : Extensive changes:\n– Separated rows Core supply voltage by LDO enable/bypass\n— Maximum LDO enabled value change from 1.5 to 1.6 V— Maximum LDO bypass value added, 1.4 V\n– Renamed Internal supply voltages to Core supply output voltage (L DO enabled) and changed \nmaximum value from 1.3 to 1.4V. Added symbol NVCC_PLL_OUT.– Reordered VDD_HIGH_IN row and changed maximum value from 3.6 to 3.7V.\n– DDR I/O supply voltage row changes:\n— Changed Symbols from “Supplies denoted as I/O supply” to: “NVCC_DRAM”— Added footnote to maximum value regarding “The absolute maximum voltage includes an allowance \nfor 400 mV …”.\n– Change row GPIO I/O supply voltage:\n— Changed Symbols from “Supplies denoted as I/O supply” to: multiple values\n— Maximum value change from 3.6 to 3.7 V\n– Added rows: HDMI, PCIe, and SATA PHY high (VPH) and low (VP) supply voltage and values– Change row “LVDS I/O supply voltage” to “LVD S and MIPI I/O supply voltage (2.5V supply)”\n— Changed Symbols from “Supplies denoted as I/O supply” to: multiple values\n— Maximum value change from 2.8 to 2.85 V\n– Added row: PCI PHY supply voltage and values\n– Added row: RGMII I/O supply voltage and values\n– Added row: SNVS IN supply voltage and values– Added row: USB_OTG_CHD_B and values\n– Changed row: “Input voltage on USB_ OTG_DP…” to “USB I/O supply voltage”\n— Changed Symbols from “USB_DP/USB_DN” to: multiple values— Maximum value change from 3.63 to 3.73 V\n– Separated row: “Input/output vo ltage range” by non-DDR/DDR pins, and added Vin/Vout to row name\n— Maximum value added for Vin/Vout DDR  pins: OVDD + 0.4 V and added footnote\n– Separated and renamed row: “ESD damage imm unity” by HBM/CDM and changed Symbol names\n— Maximum value added for Vin/Vout DDR  pins: OVDD + 0.4 V and added footnote\n(Revision History table continues on next page.)\ni.MX 6Dual/6Quad Applicat ions Processors Consumer - PoP, Rev. 2, 11/2018\n160 NXP SemiconductorsRevision History\n1 \n(Cont. )09/2017  \x81 Section 4.1.2, “Thermal Resistance” on page 21 : Added NOTE: “Per JEDEC JESD51-2, the intent of \nthermal resistance measurements…”.\n \x81Table 6, “Operating Ranges,” on page 22 :\n– Changed row: “Junction Temperature Standard Commercial” to “Junction Temperature Industrial”\n– Changed row: Junction Temperature Industrial, maximum value from 95 °C to 105 °C\n \x81Section 4.1.5, “Maximum Measured Supply Currents” on page 25 : Added section.\n \x81Section 4.2.1, “Power-Up Sequence” on page 32 : \n– Removed content about calculating the proper  current limiting resistor for a coin cell.\n– Removed inference to internal POR.\n \x81Section 4.5.2, “OSC32K” on page 36 : Removed content about calculatin g the proper current limiting \nresistor for a coin cell.\n \x81Section 4.6.1, “XTALI and RTC_XTALI (C lock Inputs) DC Parameters” on page 38 : Added “NOTE: The \nVil and Vih specifications only apply w hen an external clock source is used…”.\n \x81Table 20, “XTALI and RTC_XTALI DC Parameters,” on page 38 : \n– Added footnote to RTC_XTALI high level DC input volt age row: “This voltage specification must not be \nexceeded and …”.\n \x81Section 4.6.4, “RGMII I/O 2.5V I/O DC Electrical Parameters” on page 39 : Added section and table.\n \x81Section 4.10, “Multi-Mode DDR Controller (MMDC)” on page 60 : Replaced section with new content. \nWas 4.9.4 DDR SDRAM Specific Parameters (LPDDR2) ” with timing diagrams and parameter tables for \nLPDDR2.\n \x81Section 4.12.4.3, “SDR50/SDR104 AC Timing” on page 78 : Adjusted dimension SD5 in Figure 39 .\n \x81Table 46, “SDR50/SDR104 Interface Timing Specification,” on page 78 : Changes to Min/Max values:\n– SD2 min from: 0.3 x tCLK; to: 0.46 x tCLK \n– SD2 max from: 0.7 x tCLK to: 0.54 x tCLK\n– SD3 min from: 0.3 x tCLK; to: 0.46 x tCLK. Also corrected ID from duplicate SD2 to SD3.– SD3 max from: 0.7 x tCLK; to: 0.54 x tCLK\n– SD5 max from: 1 ns; to: 0.74 ns\n \x81Table 56, “Camera Input Signal Cross Reference, Format, and Bits Per Cycle,” on page 91 : Changed \nRGB565, 16 bits column heading from 2 cycles to 1 cycle.\n \x81Table 84, “12 x 12 mm PoP Ground, Power, Sense,  and Reference Contact Assignments,” on page 136 : \n– Added description to ZQPAD.– Added description to GPANAIO row: “…output for NXP use only…”\n0 3/2015  \x81 Initial ReleaseTable 89. Data Sheet Document Revision History (continued)\nRev. \nNumberDate Substantive Change(s)\nInformation in this document is provided solely  to enable system and software implementers to \nuse NXP products. There are no express or im plied copyright licenses granted hereunder to \ndesign or fabricate any integrated circuits ba sed on the information in this document. NXP \nreserves the right to make changes without further notice to any products herein.\nNXP makes no warranty, representation, or guarantee regarding the suitability of its products for \nany particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically discla ims any and all liability, including without limitation \nconsequential or incidental damages. “Typical” parameters that may be provided in NXP data \nsheets and/or specifications can and do vary in  different applications, and actual performance \nmay vary over time. All operating parameters, in cluding “typicals,” must be validated for each \ncustomer application by customer’s technical experts. NXP does not convey any license under \nits patent rights nor the rights of others. NXP sells products pursuant to standard terms and \nconditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions .\nWhile NXP has implemented advanced security features, all products may be subject to \nunidentified vulnerabilities. Customers are resp onsible for the design and operation of their \napplications and products to reduce the effect of  these vulnerabilities on customer’s applications \nand products, and NXP accepts no liability for any  vulnerability that is discovered. Customers \nshould implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.\nNXP, the NXP logo, NXP SECURE CONNECTIO NS FOR A SMARTER WORLD, COOLFLUX, \nEMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MI FARE FLEX, MANTIS, MIFARE ULTRALIGHT, \nMIFARE4MOBILE, MIGLO, NT AG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, \nTRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C? 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C? Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expe rt, QorIQ, QorIQ Qonverge, Ready Play, \nSafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V.  All other product or service names are the \nproperty of their respective owners.  Arm, AMBA,  Artisan, Cortex, Jazelle, Keil, SecurCore, \nThumb, TrustZone, and µVision are registered tr ademarks of Arm Limited (or its subsidiaries) in \nthe EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or else where. All rights reserved. Oracle and Java are \nregistered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.\n© 2015-2018 NXP B.V.\nDocument Number: IMX6DQCPOPEC\nRev. 2\n11/2018\n \nHow to Reach Us:\nHome Page: \nnxp.com \nWeb Support: \nnxp.com/support\n\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n NXP:   \n\xa0 MCIMX6Q5EYM10CC\xa0 MCIMX6D5EYM10CC\xa0 MCIMX6D7CVT08AD\xa0 MCIMX6Q7CVT08AD\xa0 MCIMX6D5EZK08AD\xa0\nMCIMX6D7CZK08AD\xa0 MCIMX6Q5EZK08AD\xa0 MCIMX6D5EZK08AE\xa0 MCIMX6Q5EZK08AE\xa0 MCIMX6D7CZK08AE\xa0\nMCIMX6Q7CZK08AD\xa0 MCIMX6D7CVT08AE\xa0 MCIMX6Q7CVT08AE\xa0 MCIMX6Q7CZK08AE\xa0 MCIMX6Q5EYM12CE\xa0\nMCIMX6D5EYM10CE\xa0 MCIMX6D5EYM12CE\xa0 MCIMX6Q5EYM10CE\n'}]
!==============================================================================!
### Component Summary: MCIMX6D7CVT08AD

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Core supply input voltage (LDO enabled): 1.5V (max)
  - Core supply input voltage (LDO bypass): 1.4V (max)
  - DDR I/O supply voltage: 1.3V (max)
  - Various I/O supply voltages: up to 3.7V (max)
  
- **Current Ratings:**
  - Maximum supply currents can reach up to 3270 mA under specific conditions (Power Virus test).
  
- **Power Consumption:**
  - Power consumption varies based on application; maximum current consumption during benchmarks can reach significant levels (e.g., 3270 mA for i.MX 6Quad).
  
- **Operating Temperature Range:**
  - Extended Commercial: -20°C to +105°C
  - Industrial: -40°C to +105°C
  
- **Package Type:**
  - 12 x 12 mm, 0.4 mm pitch, FCPBGA (Package-on-Package)
  
- **Special Features:**
  - Integrated power management unit
  - Dynamic Voltage and Frequency Scaling (DVFS)
  - Multimedia processing capabilities with hardware accelerators for video and graphics
  - Advanced security features including hardware encryption and secure boot
  
- **Moisture Sensitive Level (MSL):**
  - MSL is typically classified according to JEDEC J-STD-020E standards, but specific level for this part is not detailed in the provided data.

#### Description:
The **MCIMX6D7CVT08AD** is a member of the i.MX 6Dual/6Quad processor family from NXP Semiconductors. It features a dual-core ARM Cortex-A9 architecture, optimized for multimedia applications, providing high performance while maintaining low power consumption. The processor operates at speeds up to 800 MHz and integrates various multimedia processing capabilities, including 2D and 3D graphics, video processing, and advanced power management.

#### Typical Applications:
The i.MX 6Dual/6Quad processors are designed for a wide range of applications, including:
- High-end mobile Internet devices (MIDs)
- Portable media players (PMPs) with HD video capabilities
- Gaming consoles
- Portable navigation devices (PNDs)
- Industrial automation and control systems
- Consumer electronics requiring multimedia processing capabilities

This processor is particularly suitable for applications that demand high performance in graphics and video processing while also requiring efficient power management, making it ideal for battery-operated devices.