// Seed: 346784075
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    input  uwire id_2,
    output uwire id_3,
    output tri   id_4
    , id_6
);
  assign id_4 = (id_1);
  assign id_4 = id_6;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  tri1  id_4,
    input  tri0  id_5
);
  assign id_0 = id_3;
  logic id_7 = -1, id_8, id_9;
  assign this = -1 & id_2;
  parameter id_10 = 'b0;
  logic id_11;
  ;
  always id_1 <= id_11;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_0,
      id_0
  );
endmodule
