
---------- Begin Simulation Statistics ----------
final_tick                                 3846166000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 122758                       # Simulator instruction rate (inst/s)
host_mem_usage                                 839856                       # Number of bytes of host memory used
host_op_rate                                   122770                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   164.49                       # Real time elapsed on the host
host_tick_rate                               23381913                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20192793                       # Number of instructions simulated
sim_ops                                      20194858                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003846                       # Number of seconds simulated
sim_ticks                                  3846166000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.724080                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1445413                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1647681                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 83                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               896                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2260264                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 40                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             229                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              189                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3362134                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  500719                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  69012894                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11989645                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               650                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    3358697                       # Number of branches committed
system.cpu.commit.bw_lim_events                509753                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           11331                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             20192793                       # Number of instructions committed
system.cpu.commit.committedOps               20194858                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7648502                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.640368                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.135498                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       414359      5.42%      5.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2820327     36.87%     42.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1339313     17.51%     59.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       876677     11.46%     71.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1038264     13.57%     84.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       168632      2.20%     87.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       376605      4.92%     91.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       104572      1.37%     93.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       509753      6.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7648502                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               500260                       # Number of function calls committed.
system.cpu.commit.int_insts                  18236846                       # Number of committed integer instructions.
system.cpu.commit.loads                       2802484                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16690152     82.65%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              60      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2802484     13.88%     96.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         702161      3.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20194858                       # Class of committed instruction
system.cpu.commit.refs                        3504645                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    20192793                       # Number of Instructions Simulated
system.cpu.committedOps                      20194858                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.380944                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.380944                       # CPI: Total CPI of All Threads
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        10500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        10500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        10500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        10500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.ReadReq_accesses::.cpu.data      1917769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1917769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11263.315606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11263.315606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12462.904249                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12462.904249                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1892573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1892573                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    283790500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    283790500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        25196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6272                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6272                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    235848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    235848000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18924                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18924                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       702061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       702061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48867.468738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48867.468738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82274.086801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82274.086801                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       595637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         595637                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5200671493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5200671493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.151588                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.151588                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       106424                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       106424                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        93855                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        93855                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1034102997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1034102997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017903                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017903                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12569                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12569                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.578947                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs          638                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      2619830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2619830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41668.910447                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41668.910447                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40324.865748                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40324.865748                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      2488210                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2488210                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   5484461993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5484461993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050240                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050240                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       131620                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         131620                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       100127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       100127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1269950997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1269950997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012021                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012021                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        31493                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31493                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      2619830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2619830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41668.910447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41668.910447                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40324.865748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40324.865748                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      2488210                       # number of overall hits
system.cpu.dcache.overall_hits::total         2488210                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   5484461993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5484461993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050240                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050240                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       131620                       # number of overall misses
system.cpu.dcache.overall_misses::total        131620                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       100127                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       100127                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1269950997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1269950997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012021                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012021                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31493                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31493                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  30469                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             80.009462                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          5271225                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1011.042291                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987346                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             31493                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           5271225                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1011.042291                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2519738                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            105000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        30391                       # number of writebacks
system.cpu.dcache.writebacks::total             30391                       # number of writebacks
system.cpu.decode.BlockedCycles               2216355                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   260                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1445501                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               20210512                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2152824                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2475464                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    709                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   967                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                804984                       # Number of cycles decode is unblocking
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3362134                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3005098                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4632910                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   571                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       20212327                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  240                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           309                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1926                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.437076                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3015860                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1946172                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.627594                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7650336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.642541                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.992565                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3587502     46.89%     46.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   313647      4.10%     50.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   391918      5.12%     56.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   638442      8.35%     64.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   336106      4.39%     68.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   469643      6.14%     74.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   828862     10.83%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   136018      1.78%     87.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   948198     12.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7650336                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.ReadReq_accesses::.cpu.inst      3005095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3005095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70054.811497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70054.811497                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73284.208772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73284.208772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      3004347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3004347                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52400999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52400999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          748                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           748                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41771999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41771999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          570                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          570                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          682                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      3005095                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3005095                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70054.811497                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70054.811497                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73284.208772                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73284.208772                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      3004347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3004347                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     52400999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52400999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000249                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          748                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            748                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41771999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41771999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000190                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          570                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          570                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      3005095                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3005095                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70054.811497                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70054.811497                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73284.208772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73284.208772                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      3004347                       # number of overall hits
system.cpu.icache.overall_hits::total         3004347                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     52400999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52400999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000249                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          748                       # number of overall misses
system.cpu.icache.overall_misses::total           748                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          178                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41771999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41771999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000190                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000190                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          570                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          570                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    166                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          156                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           5271.784211                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          6010760                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.425757                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.493019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.493019                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               570                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           6010760                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           252.425757                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3004917                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.icache.writebacks::total               166                       # number of writebacks
system.cpu.idleCycles                           41997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  700                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3359641                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.626075                       # Inst execution rate
system.cpu.iew.exec_refs                      3507019                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     702657                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1125                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2804884                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 40                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               132                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               703188                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20206216                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2804362                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               579                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20200646                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    45                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    709                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    44                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           886313                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2400                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1027                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             64                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          492                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            208                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  38206111                       # num instructions consuming a value
system.cpu.iew.wb_count                      20199922                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.416062                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15896119                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.625981                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20200094                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 25143940                       # number of integer regfile reads
system.cpu.int_regfile_writes                14180080                       # number of integer regfile writes
system.cpu.ipc                               2.625054                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.625054                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16693868     82.64%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   66      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2804550     13.88%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              702730      3.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20201225                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       10101                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000500                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9784     96.86%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     96.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    154      1.52%     98.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   163      1.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20211316                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48062909                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20199922                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          20217636                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20206158                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20201225                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  58                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           11357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                22                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        28890                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7650336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.640567                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.745090                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              454669      5.94%      5.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2049812     26.79%     32.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1663759     21.75%     54.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1155409     15.10%     69.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1022634     13.37%     82.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              720032      9.41%     92.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              437338      5.72%     98.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              130520      1.71%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               16163      0.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7650336                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.626151                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            822190                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              109                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2804884                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              703188                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3506622                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     69                       # number of misc regfile writes
system.cpu.numCycles                          7692333                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      3846166000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  926758                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              26164220                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                  2371350                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents               1032586                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              93495069                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20208749                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            26180723                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2887179                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 102492                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    709                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1461911                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    16502                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         26658506                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2429                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 44                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   4368205                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             43                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               16                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     27344782                       # The number of ROB reads
system.cpu.rob.rob_writes                    40414224                       # The number of ROB writes
system.cpu.timesIdled                             385                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77740.847784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77740.847784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67868.725869                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67868.725869                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40347500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40347500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.910526                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910526                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35156000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35156000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.908772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.908772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         12569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80863.299610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80863.299610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70863.299610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70863.299610                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1015077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1015077000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.998727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           12553                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12553                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    889547000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    889547000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        12553                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12553                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        18924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18924                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78667.968750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78667.968750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68941.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68941.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     10069500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10069500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8273000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8273000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          120                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          161                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          161                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          161                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              161                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        30391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        30391                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30391                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31493                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32063                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77740.847784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80841.140289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80719.242424                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67868.725869                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70845.103764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70728.223789                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   51                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18812                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18863                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     40347500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1025146500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1065494000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.910526                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.402661                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.411689                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12681                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13200                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     35156000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    897820000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    932976000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.908772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.402407                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.411409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13191                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31493                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32063                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 77740.847784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80841.140289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80719.242424                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67868.725869                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70845.103764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70728.223789                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  51                       # number of overall hits
system.l2.overall_hits::.cpu.data               18812                       # number of overall hits
system.l2.overall_hits::total                   18863                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     40347500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1025146500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1065494000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.910526                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.402661                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.411689                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               519                       # number of overall misses
system.l2.overall_misses::.cpu.data             12681                       # number of overall misses
system.l2.overall_misses::total                 13200                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     35156000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    897820000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    932976000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.908772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.402407                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.411409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13191                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12871                       # Occupied blocks per task id
system.l2.tags.avg_refs                      4.749905                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   514511                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst       248.349878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10868.697636                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.331686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.339265                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         13191                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.402557                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     13191                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    514511                       # Number of tag accesses
system.l2.tags.tagsinuse                 11117.047514                       # Cycle average of tags in use
system.l2.tags.total_refs                       62656                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     291565.01                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29642.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.cpu.inst::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10892.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       219.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    219.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      8619493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8619493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           8619493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         210878054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             219497546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          8619493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        210878054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            219497546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         2897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    290.662064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.427473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.102813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2062     71.18%     71.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           68      2.35%     73.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           32      1.10%     74.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           37      1.28%     75.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      0.86%     76.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      1.38%     78.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      0.76%     78.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           94      3.24%     82.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          517     17.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2897                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 844224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  844224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          33152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         811072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             844224                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26718.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29762.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        33152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       811072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 8619492.762402871624                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 210878053.625350564718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13840000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    377174750                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               27348                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13191                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    77.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000000681500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                   11489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     13191                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13191                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       13191                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 77.96                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    10284                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   65955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    3846034000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               391014750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    143683500                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            319405200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 10331580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            492.241227                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   3133207500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     128180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     584778500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy           1207955040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  5472390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                47059740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         303017520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1893241470                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            323235600                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 10424400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            492.452142                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   3123773250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     128180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     594212750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy           1204729440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  5521725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                47124000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         303017520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1894052685                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       844224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  844224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            17022500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           69742750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13191                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13191    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13191                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                638                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12553                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12553                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           638                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        47104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3960576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4007680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3846166000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           61906000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            855499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          47243492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            32063                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001591                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039851                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  32012     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     51      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              32063                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        30653                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        62698                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             19494                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        30391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          166                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              78                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12569                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           570                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18924                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
