-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.2
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity image_filter_Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of image_filter_Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_pp0_stg0_fsm_7 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_st16_fsm_8 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv11_7FE : STD_LOGIC_VECTOR (10 downto 0) := "11111111110";
    constant ap_const_lv14_3FFE : STD_LOGIC_VECTOR (13 downto 0) := "11111111111110";
    constant ap_const_lv14_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv13_1FFC : STD_LOGIC_VECTOR (12 downto 0) := "1111111111100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv13_1FFB : STD_LOGIC_VECTOR (12 downto 0) := "1111111111011";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1FFA : STD_LOGIC_VECTOR (12 downto 0) := "1111111111010";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_27 : BOOLEAN;
    signal p_029_0_i_reg_670 : STD_LOGIC_VECTOR (11 downto 0);
    signal rows_cast_fu_681_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal rows_cast_reg_3186 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_cast_fu_685_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal cols_cast_reg_3197 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_fu_689_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_78 : BOOLEAN;
    signal tmp_8_fu_701_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_87 : BOOLEAN;
    signal tmp_2_fu_713_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_96 : BOOLEAN;
    signal heightloop_fu_725_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal heightloop_reg_3501 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_3_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal widthloop_fu_730_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal widthloop_reg_3506 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_735_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_reg_3511 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_neg313_i_cast_fu_743_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_neg313_i_cast_reg_3518 : STD_LOGIC_VECTOR (1 downto 0);
    signal ref_fu_749_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ref_reg_3530 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_reg_3535 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_770_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_16_reg_3541 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_296_1_fu_787_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_296_1_reg_3546 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_19_fu_793_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_reg_3551 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_326_2_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_326_2_reg_3556 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_334_2_fu_813_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_334_2_reg_3565 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_21_fu_819_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_reg_3571 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_V_fu_832_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_V_reg_3579 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_134 : BOOLEAN;
    signal tmp_12_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_3584 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_3589 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_2_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_2_reg_3594 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_reg_3599 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_891_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_reg_3603 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_322_2_fu_898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_322_2_reg_3610 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_912_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_reg_3615 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i_i_2_1_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_2_1_reg_3620 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_331_2_1_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_331_2_1_reg_3626 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_demorgan_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_demorgan_reg_3631 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_983_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_reg_3636 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_fu_987_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_37_reg_3641 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_991_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_reg_3646 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_41_fu_1003_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_3651 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_322_2_2_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_322_2_2_reg_3656 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_2_2_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_2_2_reg_3661 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_331_2_2_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_331_2_2_reg_3667 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_1062_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_reg_3672 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_fu_1066_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_reg_3677 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_fu_1070_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_reg_3682 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_1086_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_reg_3687 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_187 : BOOLEAN;
    signal or_cond4_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_reg_3692 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1124_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_reg_3697 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_1131_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_reg_3702 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond5_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_reg_3707 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_1172_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_reg_3712 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_1179_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_reg_3717 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge1_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge1_reg_3722 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_0_t_fu_1188_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_0_t_reg_3726 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_210 : BOOLEAN;
    signal locy_2_1_t_fu_1197_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_1_t_reg_3733 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_t_fu_1207_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal locy_2_2_t_reg_3740 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_reg_3747 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_7 : STD_LOGIC;
    signal ap_sig_bdd_223 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i335_i_reg_3791 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_250 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal or_cond307_i_reg_3756 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_272 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_13_reg_3747_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_13_reg_3747_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1221_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_cond307_i_fu_1243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_x_fu_1248_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_x_reg_3760 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_59_fu_1254_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_59_reg_3766 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_59_reg_3766_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_tmp_59_reg_3766_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_60_fu_1258_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_60_reg_3773 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_61_fu_1262_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_reg_3778 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_reg_3783 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i335_i_fu_1281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_reg_3798 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_62_reg_3798_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_62_reg_3798_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_62_reg_3798_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_1295_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_7_reg_3815 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_27_fu_1301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_3820 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_3820_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_27_reg_3820_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_320_1_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_320_1_reg_3824 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_1_t_fu_1311_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_1_t_reg_3828 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_320_2_fu_1316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_320_2_reg_3832 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_2_t_fu_1321_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_2_t_reg_3836 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_63_fu_1334_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_63_reg_3840 : STD_LOGIC_VECTOR (10 downto 0);
    signal sel_tmp_fu_1348_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sel_tmp_reg_3845 : STD_LOGIC_VECTOR (10 downto 0);
    signal sel_tmp2_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_reg_3850 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_reg_3856 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_3862 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_3862_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge_reg_3862_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i336_i_1_cast_fu_1389_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_p2_i336_i_1_cast_reg_3866 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp18_fu_1398_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp18_reg_3871 : STD_LOGIC_VECTOR (13 downto 0);
    signal brmerge5_fu_1405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge5_reg_3876 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge5_reg_3876_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge5_reg_3876_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge6_fu_1409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge6_reg_3880 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge6_reg_3880_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_brmerge6_reg_3880_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_0_addr_reg_3884 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_addr_reg_3890 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_addr_reg_3896 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_64_fu_1432_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_64_reg_3902 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_1_fu_1442_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_1_reg_3907 : STD_LOGIC_VECTOR (13 downto 0);
    signal k_buf_0_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_4_reg_3946 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_4_reg_3955 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_reg_3964 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_17_0_t_fu_1463_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_17_0_t_reg_3973 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_1_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_4_reg_3983 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_4_reg_3992 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_reg_4001 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_reg_4010 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_17_1_t1_fu_1644_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_17_1_t1_reg_4016 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_2_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_4_reg_4023 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_4_reg_4032 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_reg_4041 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_reg_4050 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_17_2_t1_fu_1831_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_17_2_t1_reg_4056 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_2_2_lo_reg_4063 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp47_fu_2234_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp47_reg_4068 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_tmp47_reg_4068_pp0_it5 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_1_val_2_2_lo_reg_4073 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp51_fu_2463_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp51_reg_4078 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_tmp51_reg_4078_pp0_it5 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_2_val_2_2_lo_reg_4083 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp55_fu_2692_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp55_reg_4088 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_reg_ppstg_tmp55_reg_4088_pp0_it5 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_val_1_1_lo_reg_4093 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp48_fu_2773_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp48_reg_4098 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_1_val_1_1_lo_reg_4103 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp52_fu_2809_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp52_reg_4108 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_2_val_1_1_lo_reg_4113 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp56_fu_2845_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp56_reg_4118 : STD_LOGIC_VECTOR (9 downto 0);
    signal isneg_fu_2876_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_reg_4123 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_fu_2884_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_10_reg_4128 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i_fu_2898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_reg_4133 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_reg_4138 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_1_fu_2941_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_1_reg_4143 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_fu_2949_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_13_reg_4148 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i1_fu_2963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_reg_4153 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_2975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_reg_4158 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_2_fu_3006_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_2_reg_4163 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_fu_3014_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_15_reg_4168 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i2_fu_3028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_reg_4173 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_3040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_reg_4178 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce0 : STD_LOGIC;
    signal k_buf_0_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce1 : STD_LOGIC;
    signal k_buf_0_val_0_we1 : STD_LOGIC;
    signal k_buf_0_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce0 : STD_LOGIC;
    signal k_buf_0_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce1 : STD_LOGIC;
    signal k_buf_0_val_1_we1 : STD_LOGIC;
    signal k_buf_0_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce0 : STD_LOGIC;
    signal k_buf_0_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce1 : STD_LOGIC;
    signal k_buf_0_val_2_we1 : STD_LOGIC;
    signal k_buf_0_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_ce0 : STD_LOGIC;
    signal k_buf_1_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_0_ce1 : STD_LOGIC;
    signal k_buf_1_val_0_we1 : STD_LOGIC;
    signal k_buf_1_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_ce0 : STD_LOGIC;
    signal k_buf_1_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_1_ce1 : STD_LOGIC;
    signal k_buf_1_val_1_we1 : STD_LOGIC;
    signal k_buf_1_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_ce0 : STD_LOGIC;
    signal k_buf_1_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_2_ce1 : STD_LOGIC;
    signal k_buf_1_val_2_we1 : STD_LOGIC;
    signal k_buf_1_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_ce0 : STD_LOGIC;
    signal k_buf_2_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_0_ce1 : STD_LOGIC;
    signal k_buf_2_val_0_we1 : STD_LOGIC;
    signal k_buf_2_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_ce0 : STD_LOGIC;
    signal k_buf_2_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_1_ce1 : STD_LOGIC;
    signal k_buf_2_val_1_we1 : STD_LOGIC;
    signal k_buf_2_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_ce0 : STD_LOGIC;
    signal k_buf_2_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_2_ce1 : STD_LOGIC;
    signal k_buf_2_val_2_we1 : STD_LOGIC;
    signal k_buf_2_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_reg_626 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_6_fu_695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_637 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_648 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_016_0_i_reg_659 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_cseq_ST_st16_fsm_8 : STD_LOGIC;
    signal ap_sig_bdd_651 : BOOLEAN;
    signal tmp_22_fu_1425_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_312_1_fu_1448_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_355_1_fu_1664_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_buf_1_val_1_addr_1_gep_fu_568_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_355_2_fu_1851_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_buf_2_val_1_addr_1_gep_fu_608_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal right_border_buf_0_val_0_0_fu_192 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_assign_fu_1467_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal right_border_buf_0_val_0_1_fu_196 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_2_fu_200 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_0_fu_204 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_1_fu_208 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_val_0_2_fu_212 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_0_fu_216 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_1_fu_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_val_0_2_fu_224 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_fu_240 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_2030_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_2_fu_2105_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_0_0_mux_fu_2081_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_fu_244 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_2_fu_248 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_2038_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_2_fu_2116_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_0_1_mux_fu_2075_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_2_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_1_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_1_fu_2485_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_2599_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_2_2_mux_fu_2520_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_1_fu_2046_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_2_fu_2136_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_0_2_mux_fu_2069_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_2_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_2_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_1_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_2240_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_val_1_0_0_7_fu_2337_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_1_0_mux_fu_2291_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_2_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_1_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_2_fu_2477_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_fu_2573_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_2_1_mux_fu_2514_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_1_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_2_fu_2248_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_fu_2344_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_1_1_mux_fu_2285_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_2_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_2_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_1_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_1_fu_2256_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_2370_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_1_2_mux_fu_2279_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_2_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_1_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2469_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_val_2_0_0_7_fu_2566_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_load_2_0_mux_fu_2508_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_4_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_5_fu_1548_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_6_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_3_fu_1540_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_7_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_1_fu_1524_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_1_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_7_fu_1588_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_6_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_5_fu_1580_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_8_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_3_fu_1564_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_4_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_5_fu_1738_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_6_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_3_fu_1730_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_7_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_1_fu_1714_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_1_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_7_fu_1778_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_6_fu_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_5_fu_1770_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_8_fu_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_3_fu_1754_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_4_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_5_fu_1925_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_6_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_3_fu_1917_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_7_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_1_fu_1901_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_1_fu_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_7_fu_1965_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_6_fu_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_5_fu_1957_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_8_fu_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_3_fu_1941_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_740_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_18_fu_759_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_295_cast_fu_762_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_295_1_fu_776_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_295_1_cast_fu_783_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_333_2_fu_802_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_333_2_cast_fu_809_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_51_cast_fu_823_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_fu_844_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_24_fu_856_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_314_2_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_903_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_fu_907_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_3_2_fu_920_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_321_2_1_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_322_2_1_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_943_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_10_2_1_fu_951_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_p2_i_i_2_1_fu_957_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_33_fu_970_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_973_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_3_2_1_fu_997_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal rev_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1028_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_10_2_2_fu_1036_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_p2_i_i_2_2_fu_1042_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_44_fu_1055_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_1058_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp6_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp169_demorgan_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_1113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_322_2_2_not_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp178_demorgan_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_1155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1192_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_1202_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_54_cast_fu_1212_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_55_fu_1227_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp1_fu_1237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_1270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i336_i_fu_1329_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_assign_8_fu_1343_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_17_not_fu_1354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp24_demorgan_fu_1369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ImagLoc_x_cast_fu_1326_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_assign_8_1_fu_1393_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp3_fu_1413_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_fu_1419_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sel_tmp19_fu_1436_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sel_tmp16_fu_1504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_0_val_1_0_fu_1510_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_2_fu_1532_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_2_fu_1556_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_4_fu_1572_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_1641_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_1_cast_fu_1626_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_18_1_0_t_fu_1690_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp20_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp21_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_1_val_1_0_fu_1700_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_2_fu_1722_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_2_fu_1746_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_4_fu_1762_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_1828_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal col_assign_18_2_0_t_fu_1877_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp22_fu_1881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_fu_1895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_2_val_1_0_fu_1887_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_2_fu_1909_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_2_fu_1933_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_4_fu_1949_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_2030_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_2030_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_2030_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_2030_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_1_0_fu_2038_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_2038_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_2038_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_2038_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_2_0_1_fu_2046_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_1_fu_2046_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_1_fu_2046_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_1_fu_2046_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_0_0_2_fu_2105_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_2_fu_2105_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_2_fu_2105_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_2_fu_2105_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_1_0_2_fu_2116_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_2_fu_2116_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_2_fu_2116_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_2_fu_2116_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_0_val_2_0_2_fu_2136_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_2_fu_2136_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_2_fu_2136_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_2_fu_2136_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_shl_fu_2198_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_2206_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_0_1_fu_2210_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP1_V_0_2_cast_fu_2220_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_0_2_fu_2224_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_376_0_2_cast_fu_2230_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_376_0_1_cast_fu_2216_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_1_val_0_0_fu_2240_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_2240_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_2240_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_fu_2240_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_1_val_1_0_2_fu_2248_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_2_fu_2248_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_2_fu_2248_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_1_0_2_fu_2248_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_1_val_2_0_1_fu_2256_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_1_fu_2256_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_1_fu_2256_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_2_0_1_fu_2256_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_1_val_0_0_1_fu_2315_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_1_fu_2315_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_1_fu_2315_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_val_0_0_1_fu_2315_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_2326_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_2326_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_2326_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_2326_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_1_val_0_0_1_fu_2315_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_2326_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_2370_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_2370_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_2370_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_52_fu_2370_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_shl1_fu_2427_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_fu_2435_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_1_1_fu_2439_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP1_V_1_2_cast_fu_2449_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_1_2_fu_2453_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_376_1_2_cast_fu_2459_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_376_1_1_cast_fu_2445_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2469_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2469_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2469_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_fu_2469_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_1_0_2_fu_2477_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_2_fu_2477_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_2_fu_2477_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_1_0_2_fu_2477_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_2_0_1_fu_2485_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_1_fu_2485_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_1_fu_2485_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_2_0_1_fu_2485_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_0_0_1_fu_2544_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_1_fu_2544_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_1_fu_2544_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_val_0_0_1_fu_2544_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_56_fu_2555_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_2555_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_2555_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_2555_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_kernel_win_2_val_0_0_1_fu_2544_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_2555_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_2599_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_2599_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_2599_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_2599_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_shl2_fu_2656_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_2664_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_2_1_fu_2668_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal OP1_V_2_2_cast_fu_2678_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_2_2_fu_2682_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_376_2_2_cast_fu_2688_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_376_2_1_cast_fu_2674_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_376_0_0_2_cast_fu_2755_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_0_0_cast_fu_2752_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_7_0_0_2_fu_2759_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_376_0_2_2_cast_cast_fu_2769_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_7_0_0_2_cast_cast_fu_2765_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_376_1_0_2_cast_fu_2791_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_1_0_cast_fu_2788_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_7_1_0_2_fu_2795_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_376_1_2_2_cast_cast_fu_2805_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_7_1_0_2_cast_cast_fu_2801_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_376_2_0_2_cast_fu_2827_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal OP1_V_2_0_cast_fu_2824_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_7_2_0_2_fu_2831_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_376_2_2_2_cast_cast_fu_2841_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_7_2_0_2_cast_cast_fu_2837_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_0_1_2_fu_2851_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_376_0_1_cast_49_fu_2858_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp215_cast_fu_2862_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp49_fu_2865_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_9_fu_2871_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_48_fu_2888_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_i_fu_2904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_1_2_fu_2916_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_376_1_1_cast_51_fu_2923_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp220_cast_fu_2927_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp53_fu_2930_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_12_fu_2936_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_53_fu_2953_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_i1_fu_2969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_1_2_fu_2981_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_376_2_1_cast_53_fu_2988_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp225_cast_fu_2992_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp57_fu_2995_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_3001_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_58_fu_3018_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_i2_fu_3034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_50_fu_3053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_3046_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i1_52_fu_3072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i23_cast_fu_3065_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_i2_54_fu_3091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i32_cast_fu_3084_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_bdd_661 : BOOLEAN;
    signal ap_sig_bdd_2262 : BOOLEAN;
    signal ap_sig_bdd_2265 : BOOLEAN;
    signal ap_sig_bdd_2267 : BOOLEAN;
    signal ap_sig_bdd_2269 : BOOLEAN;
    signal ap_sig_bdd_803 : BOOLEAN;
    signal ap_sig_bdd_2272 : BOOLEAN;
    signal ap_sig_bdd_2274 : BOOLEAN;
    signal ap_sig_bdd_2276 : BOOLEAN;
    signal ap_sig_bdd_2278 : BOOLEAN;
    signal ap_sig_bdd_2280 : BOOLEAN;
    signal ap_sig_bdd_2282 : BOOLEAN;
    signal ap_sig_bdd_2284 : BOOLEAN;
    signal ap_sig_bdd_2286 : BOOLEAN;

    component image_filter_mux_3to1_sel2_8_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component image_filter_Filter2D_k_buf_0_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_0_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_0_address0,
        ce0 => k_buf_0_val_0_ce0,
        q0 => k_buf_0_val_0_q0,
        address1 => k_buf_0_val_0_address1,
        ce1 => k_buf_0_val_0_ce1,
        we1 => k_buf_0_val_0_we1,
        d1 => k_buf_0_val_0_d1);

    k_buf_0_val_1_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_1_address0,
        ce0 => k_buf_0_val_1_ce0,
        q0 => k_buf_0_val_1_q0,
        address1 => k_buf_0_val_1_address1,
        ce1 => k_buf_0_val_1_ce1,
        we1 => k_buf_0_val_1_we1,
        d1 => k_buf_0_val_1_d1);

    k_buf_0_val_2_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_2_address0,
        ce0 => k_buf_0_val_2_ce0,
        q0 => k_buf_0_val_2_q0,
        address1 => k_buf_0_val_2_address1,
        ce1 => k_buf_0_val_2_ce1,
        we1 => k_buf_0_val_2_we1,
        d1 => k_buf_0_val_2_d1);

    k_buf_1_val_0_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_0_address0,
        ce0 => k_buf_1_val_0_ce0,
        q0 => k_buf_1_val_0_q0,
        address1 => k_buf_1_val_0_address1,
        ce1 => k_buf_1_val_0_ce1,
        we1 => k_buf_1_val_0_we1,
        d1 => k_buf_1_val_0_d1);

    k_buf_1_val_1_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_1_address0,
        ce0 => k_buf_1_val_1_ce0,
        q0 => k_buf_1_val_1_q0,
        address1 => k_buf_1_val_1_address1,
        ce1 => k_buf_1_val_1_ce1,
        we1 => k_buf_1_val_1_we1,
        d1 => k_buf_1_val_1_d1);

    k_buf_1_val_2_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_2_address0,
        ce0 => k_buf_1_val_2_ce0,
        q0 => k_buf_1_val_2_q0,
        address1 => k_buf_1_val_2_address1,
        ce1 => k_buf_1_val_2_ce1,
        we1 => k_buf_1_val_2_we1,
        d1 => k_buf_1_val_2_d1);

    k_buf_2_val_0_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_0_address0,
        ce0 => k_buf_2_val_0_ce0,
        q0 => k_buf_2_val_0_q0,
        address1 => k_buf_2_val_0_address1,
        ce1 => k_buf_2_val_0_ce1,
        we1 => k_buf_2_val_0_we1,
        d1 => k_buf_2_val_0_d1);

    k_buf_2_val_1_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_1_address0,
        ce0 => k_buf_2_val_1_ce0,
        q0 => k_buf_2_val_1_q0,
        address1 => k_buf_2_val_1_address1,
        ce1 => k_buf_2_val_1_ce1,
        we1 => k_buf_2_val_1_we1,
        d1 => k_buf_2_val_1_d1);

    k_buf_2_val_2_U : component image_filter_Filter2D_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_2_address0,
        ce0 => k_buf_2_val_2_ce0,
        q0 => k_buf_2_val_2_q0,
        address1 => k_buf_2_val_2_address1,
        ce1 => k_buf_2_val_2_ce1,
        we1 => k_buf_2_val_2_we1,
        d1 => k_buf_2_val_2_d1);

    image_filter_mux_3to1_sel2_8_1_U19 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_0_0_fu_2030_p1,
        din2 => src_kernel_win_0_val_0_0_fu_2030_p2,
        din3 => src_kernel_win_0_val_0_0_fu_2030_p3,
        din4 => src_kernel_win_0_val_0_0_fu_2030_p4,
        dout => src_kernel_win_0_val_0_0_fu_2030_p5);

    image_filter_mux_3to1_sel2_8_1_U20 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_1_0_fu_2038_p1,
        din2 => src_kernel_win_0_val_1_0_fu_2038_p2,
        din3 => src_kernel_win_0_val_1_0_fu_2038_p3,
        din4 => src_kernel_win_0_val_1_0_fu_2038_p4,
        dout => src_kernel_win_0_val_1_0_fu_2038_p5);

    image_filter_mux_3to1_sel2_8_1_U21 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_2_0_1_fu_2046_p1,
        din2 => src_kernel_win_0_val_2_0_1_fu_2046_p2,
        din3 => src_kernel_win_0_val_2_0_1_fu_2046_p3,
        din4 => src_kernel_win_0_val_2_0_1_fu_2046_p4,
        dout => src_kernel_win_0_val_2_0_1_fu_2046_p5);

    image_filter_mux_3to1_sel2_8_1_U22 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_0_0_2_fu_2105_p1,
        din2 => src_kernel_win_0_val_0_0_2_fu_2105_p2,
        din3 => src_kernel_win_0_val_0_0_2_fu_2105_p3,
        din4 => src_kernel_win_0_val_0_0_2_fu_2105_p4,
        dout => src_kernel_win_0_val_0_0_2_fu_2105_p5);

    image_filter_mux_3to1_sel2_8_1_U23 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_1_0_2_fu_2116_p1,
        din2 => src_kernel_win_0_val_1_0_2_fu_2116_p2,
        din3 => src_kernel_win_0_val_1_0_2_fu_2116_p3,
        din4 => src_kernel_win_0_val_1_0_2_fu_2116_p4,
        dout => src_kernel_win_0_val_1_0_2_fu_2116_p5);

    image_filter_mux_3to1_sel2_8_1_U24 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_0_val_2_0_2_fu_2136_p1,
        din2 => src_kernel_win_0_val_2_0_2_fu_2136_p2,
        din3 => src_kernel_win_0_val_2_0_2_fu_2136_p3,
        din4 => src_kernel_win_0_val_2_0_2_fu_2136_p4,
        dout => src_kernel_win_0_val_2_0_2_fu_2136_p5);

    image_filter_mux_3to1_sel2_8_1_U25 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_1_val_0_0_fu_2240_p1,
        din2 => src_kernel_win_1_val_0_0_fu_2240_p2,
        din3 => src_kernel_win_1_val_0_0_fu_2240_p3,
        din4 => src_kernel_win_1_val_0_0_fu_2240_p4,
        dout => src_kernel_win_1_val_0_0_fu_2240_p5);

    image_filter_mux_3to1_sel2_8_1_U26 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_1_val_1_0_2_fu_2248_p1,
        din2 => src_kernel_win_1_val_1_0_2_fu_2248_p2,
        din3 => src_kernel_win_1_val_1_0_2_fu_2248_p3,
        din4 => src_kernel_win_1_val_1_0_2_fu_2248_p4,
        dout => src_kernel_win_1_val_1_0_2_fu_2248_p5);

    image_filter_mux_3to1_sel2_8_1_U27 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_1_val_2_0_1_fu_2256_p1,
        din2 => src_kernel_win_1_val_2_0_1_fu_2256_p2,
        din3 => src_kernel_win_1_val_2_0_1_fu_2256_p3,
        din4 => src_kernel_win_1_val_2_0_1_fu_2256_p4,
        dout => src_kernel_win_1_val_2_0_1_fu_2256_p5);

    image_filter_mux_3to1_sel2_8_1_U28 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_1_val_0_0_1_fu_2315_p1,
        din2 => src_kernel_win_1_val_0_0_1_fu_2315_p2,
        din3 => src_kernel_win_1_val_0_0_1_fu_2315_p3,
        din4 => src_kernel_win_1_val_0_0_1_fu_2315_p4,
        dout => src_kernel_win_1_val_0_0_1_fu_2315_p5);

    image_filter_mux_3to1_sel2_8_1_U29 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => tmp_51_fu_2326_p1,
        din2 => tmp_51_fu_2326_p2,
        din3 => tmp_51_fu_2326_p3,
        din4 => tmp_51_fu_2326_p4,
        dout => tmp_51_fu_2326_p5);

    image_filter_mux_3to1_sel2_8_1_U30 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => tmp_52_fu_2370_p1,
        din2 => tmp_52_fu_2370_p2,
        din3 => tmp_52_fu_2370_p3,
        din4 => tmp_52_fu_2370_p4,
        dout => tmp_52_fu_2370_p5);

    image_filter_mux_3to1_sel2_8_1_U31 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_2_val_0_0_fu_2469_p1,
        din2 => src_kernel_win_2_val_0_0_fu_2469_p2,
        din3 => src_kernel_win_2_val_0_0_fu_2469_p3,
        din4 => src_kernel_win_2_val_0_0_fu_2469_p4,
        dout => src_kernel_win_2_val_0_0_fu_2469_p5);

    image_filter_mux_3to1_sel2_8_1_U32 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_2_val_1_0_2_fu_2477_p1,
        din2 => src_kernel_win_2_val_1_0_2_fu_2477_p2,
        din3 => src_kernel_win_2_val_1_0_2_fu_2477_p3,
        din4 => src_kernel_win_2_val_1_0_2_fu_2477_p4,
        dout => src_kernel_win_2_val_1_0_2_fu_2477_p5);

    image_filter_mux_3to1_sel2_8_1_U33 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_2_val_2_0_1_fu_2485_p1,
        din2 => src_kernel_win_2_val_2_0_1_fu_2485_p2,
        din3 => src_kernel_win_2_val_2_0_1_fu_2485_p3,
        din4 => src_kernel_win_2_val_2_0_1_fu_2485_p4,
        dout => src_kernel_win_2_val_2_0_1_fu_2485_p5);

    image_filter_mux_3to1_sel2_8_1_U34 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => src_kernel_win_2_val_0_0_1_fu_2544_p1,
        din2 => src_kernel_win_2_val_0_0_1_fu_2544_p2,
        din3 => src_kernel_win_2_val_0_0_1_fu_2544_p3,
        din4 => src_kernel_win_2_val_0_0_1_fu_2544_p4,
        dout => src_kernel_win_2_val_0_0_1_fu_2544_p5);

    image_filter_mux_3to1_sel2_8_1_U35 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => tmp_56_fu_2555_p1,
        din2 => tmp_56_fu_2555_p2,
        din3 => tmp_56_fu_2555_p3,
        din4 => tmp_56_fu_2555_p4,
        dout => tmp_56_fu_2555_p5);

    image_filter_mux_3to1_sel2_8_1_U36 : component image_filter_mux_3to1_sel2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din1 => tmp_57_fu_2599_p1,
        din2 => tmp_57_fu_2599_p2,
        din3 => tmp_57_fu_2599_p3,
        din4 => tmp_57_fu_2599_p4,
        dout => tmp_57_fu_2599_p5);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = tmp_13_fu_1216_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then
                    if (not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3))) then 
                        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then 
                        ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                    ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- p_016_0_i_reg_659 assign process. --
    p_016_0_i_reg_659_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_8)) then 
                p_016_0_i_reg_659 <= i_V_reg_3579;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((tmp_3_fu_719_p2 = ap_const_lv1_0)))) then 
                p_016_0_i_reg_659 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- p_029_0_i_reg_670 assign process. --
    p_029_0_i_reg_670_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_13_fu_1216_p2)))) then 
                p_029_0_i_reg_670 <= j_V_fu_1221_p2;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                p_029_0_i_reg_670 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_0_1_fu_240 assign process. --
    src_kernel_win_0_val_0_1_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_803) then
                if (ap_sig_bdd_2269) then 
                    src_kernel_win_0_val_0_1_fu_240 <= src_kernel_win_0_val_0_0_4_reg_3946;
                elsif (ap_sig_bdd_2267) then 
                    src_kernel_win_0_val_0_1_fu_240 <= k_buf_val_load_0_0_mux_fu_2081_p3;
                elsif (ap_sig_bdd_2265) then 
                    src_kernel_win_0_val_0_1_fu_240 <= src_kernel_win_0_val_0_0_2_fu_2105_p5;
                elsif (ap_sig_bdd_2262) then 
                    src_kernel_win_0_val_0_1_fu_240 <= src_kernel_win_0_val_0_0_fu_2030_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_1_1_fu_252 assign process. --
    src_kernel_win_0_val_1_1_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_803) then
                if (ap_sig_bdd_2269) then 
                    src_kernel_win_0_val_1_1_fu_252 <= src_kernel_win_0_val_1_0_4_reg_3955;
                elsif (ap_sig_bdd_2267) then 
                    src_kernel_win_0_val_1_1_fu_252 <= k_buf_val_load_0_1_mux_fu_2075_p3;
                elsif (ap_sig_bdd_2265) then 
                    src_kernel_win_0_val_1_1_fu_252 <= src_kernel_win_0_val_1_0_2_fu_2116_p5;
                elsif (ap_sig_bdd_2262) then 
                    src_kernel_win_0_val_1_1_fu_252 <= src_kernel_win_0_val_1_0_fu_2038_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_2_1_fu_264 assign process. --
    src_kernel_win_0_val_2_1_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_803) then
                if (ap_sig_bdd_2269) then 
                    src_kernel_win_0_val_2_1_fu_264 <= src_kernel_win_0_val_2_0_reg_3964;
                elsif (ap_sig_bdd_2267) then 
                    src_kernel_win_0_val_2_1_fu_264 <= k_buf_val_load_0_2_mux_fu_2069_p3;
                elsif (ap_sig_bdd_2265) then 
                    src_kernel_win_0_val_2_1_fu_264 <= src_kernel_win_0_val_2_0_2_fu_2136_p5;
                elsif (ap_sig_bdd_2262) then 
                    src_kernel_win_0_val_2_1_fu_264 <= src_kernel_win_0_val_2_0_1_fu_2046_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_0_1_fu_276 assign process. --
    src_kernel_win_1_val_0_1_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_803) then
                if (ap_sig_bdd_2269) then 
                    src_kernel_win_1_val_0_1_fu_276 <= src_kernel_win_1_val_0_0_4_reg_3983;
                elsif (ap_sig_bdd_2274) then 
                    src_kernel_win_1_val_0_1_fu_276 <= k_buf_val_load_1_0_mux_fu_2291_p3;
                elsif (ap_sig_bdd_2272) then 
                    src_kernel_win_1_val_0_1_fu_276 <= src_kernel_win_val_1_0_0_7_fu_2337_p3;
                elsif (ap_sig_bdd_2262) then 
                    src_kernel_win_1_val_0_1_fu_276 <= src_kernel_win_1_val_0_0_fu_2240_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_1_1_fu_288 assign process. --
    src_kernel_win_1_val_1_1_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_803) then
                if (ap_sig_bdd_2269) then 
                    src_kernel_win_1_val_1_1_fu_288 <= src_kernel_win_1_val_1_0_4_reg_3992;
                elsif (ap_sig_bdd_2274) then 
                    src_kernel_win_1_val_1_1_fu_288 <= k_buf_val_load_1_1_mux_fu_2285_p3;
                elsif (ap_sig_bdd_2272) then 
                    src_kernel_win_1_val_1_1_fu_288 <= src_kernel_win_1_val_1_0_fu_2344_p3;
                elsif (ap_sig_bdd_2262) then 
                    src_kernel_win_1_val_1_1_fu_288 <= src_kernel_win_1_val_1_0_2_fu_2248_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_1_val_2_1_fu_300 assign process. --
    src_kernel_win_1_val_2_1_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_803) then
                if (ap_sig_bdd_2269) then 
                    src_kernel_win_1_val_2_1_fu_300 <= src_kernel_win_1_val_2_0_reg_4001;
                elsif (ap_sig_bdd_2274) then 
                    src_kernel_win_1_val_2_1_fu_300 <= k_buf_val_load_1_2_mux_fu_2279_p3;
                elsif (ap_sig_bdd_2278) then 
                    src_kernel_win_1_val_2_1_fu_300 <= ap_const_lv8_0;
                elsif (ap_sig_bdd_2276) then 
                    src_kernel_win_1_val_2_1_fu_300 <= tmp_52_fu_2370_p5;
                elsif (ap_sig_bdd_2262) then 
                    src_kernel_win_1_val_2_1_fu_300 <= src_kernel_win_1_val_2_0_1_fu_2256_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_0_1_fu_308 assign process. --
    src_kernel_win_2_val_0_1_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_803) then
                if (ap_sig_bdd_2269) then 
                    src_kernel_win_2_val_0_1_fu_308 <= src_kernel_win_2_val_0_0_4_reg_4023;
                elsif (ap_sig_bdd_2282) then 
                    src_kernel_win_2_val_0_1_fu_308 <= k_buf_val_load_2_0_mux_fu_2508_p3;
                elsif (ap_sig_bdd_2280) then 
                    src_kernel_win_2_val_0_1_fu_308 <= src_kernel_win_val_2_0_0_7_fu_2566_p3;
                elsif (ap_sig_bdd_2262) then 
                    src_kernel_win_2_val_0_1_fu_308 <= src_kernel_win_2_val_0_0_fu_2469_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_1_1_fu_284 assign process. --
    src_kernel_win_2_val_1_1_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_803) then
                if (ap_sig_bdd_2269) then 
                    src_kernel_win_2_val_1_1_fu_284 <= src_kernel_win_2_val_1_0_4_reg_4032;
                elsif (ap_sig_bdd_2282) then 
                    src_kernel_win_2_val_1_1_fu_284 <= k_buf_val_load_2_1_mux_fu_2514_p3;
                elsif (ap_sig_bdd_2280) then 
                    src_kernel_win_2_val_1_1_fu_284 <= src_kernel_win_2_val_1_0_fu_2573_p3;
                elsif (ap_sig_bdd_2262) then 
                    src_kernel_win_2_val_1_1_fu_284 <= src_kernel_win_2_val_1_0_2_fu_2477_p5;
                end if;
            end if; 
        end if;
    end process;

    -- src_kernel_win_2_val_2_1_fu_260 assign process. --
    src_kernel_win_2_val_2_1_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_803) then
                if (ap_sig_bdd_2269) then 
                    src_kernel_win_2_val_2_1_fu_260 <= src_kernel_win_2_val_2_0_reg_4041;
                elsif (ap_sig_bdd_2282) then 
                    src_kernel_win_2_val_2_1_fu_260 <= k_buf_val_load_2_2_mux_fu_2520_p3;
                elsif (ap_sig_bdd_2286) then 
                    src_kernel_win_2_val_2_1_fu_260 <= ap_const_lv8_0;
                elsif (ap_sig_bdd_2284) then 
                    src_kernel_win_2_val_2_1_fu_260 <= tmp_57_fu_2599_p5;
                elsif (ap_sig_bdd_2262) then 
                    src_kernel_win_2_val_2_1_fu_260 <= src_kernel_win_2_val_2_0_1_fu_2485_p5;
                end if;
            end if; 
        end if;
    end process;

    -- tmp_1_reg_648 assign process. --
    tmp_1_reg_648_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = tmp_9_fu_707_p2)))) then 
                tmp_1_reg_648 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (tmp_3_fu_719_p2 = ap_const_lv1_0))) then 
                tmp_1_reg_648 <= tmp_2_fu_713_p2;
            end if; 
        end if;
    end process;

    -- tmp_7_reg_637 assign process. --
    tmp_7_reg_637_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = tmp_6_fu_695_p2)))) then 
                tmp_7_reg_637 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = tmp_9_fu_707_p2))) then 
                tmp_7_reg_637 <= tmp_8_fu_701_p2;
            end if; 
        end if;
    end process;

    -- tmp_s_reg_626 assign process. --
    tmp_s_reg_626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                tmp_s_reg_626 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_6_fu_695_p2))) then 
                tmp_s_reg_626 <= tmp_5_fu_689_p2;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_13_fu_1216_p2)))) then
                ImagLoc_x_reg_3760 <= ImagLoc_x_fu_1248_p2;
                or_cond307_i_reg_3756 <= or_cond307_i_fu_1243_p2;
                or_cond_i335_i_reg_3791 <= or_cond_i335_i_fu_1281_p2;
                p_assign_7_reg_3815 <= p_assign_7_fu_1295_p2;
                tmp_17_reg_3783 <= tmp_17_fu_1276_p2;
                tmp_59_reg_3766 <= tmp_59_fu_1254_p1;
                tmp_60_reg_3773 <= tmp_60_fu_1258_p1;
                tmp_61_reg_3778 <= ImagLoc_x_fu_1248_p2(12 downto 12);
                tmp_62_reg_3798 <= ImagLoc_x_fu_1248_p2(12 downto 12);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then
                ap_reg_ppstg_brmerge5_reg_3876_pp0_it2 <= brmerge5_reg_3876;
                ap_reg_ppstg_brmerge5_reg_3876_pp0_it3 <= ap_reg_ppstg_brmerge5_reg_3876_pp0_it2;
                ap_reg_ppstg_brmerge6_reg_3880_pp0_it2 <= brmerge6_reg_3880;
                ap_reg_ppstg_brmerge6_reg_3880_pp0_it3 <= ap_reg_ppstg_brmerge6_reg_3880_pp0_it2;
                ap_reg_ppstg_brmerge_reg_3862_pp0_it2 <= brmerge_reg_3862;
                ap_reg_ppstg_brmerge_reg_3862_pp0_it3 <= ap_reg_ppstg_brmerge_reg_3862_pp0_it2;
                ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it2 <= ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it1;
                ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it2 <= ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it1;
                ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it2 <= ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it1;
                ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it3 <= ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it2;
                ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it4 <= ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it3;
                ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it5 <= ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it4;
                ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6 <= ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it5;
                ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2 <= ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it1;
                ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3 <= ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2;
                ap_reg_ppstg_tmp47_reg_4068_pp0_it5 <= tmp47_reg_4068;
                ap_reg_ppstg_tmp51_reg_4078_pp0_it5 <= tmp51_reg_4078;
                ap_reg_ppstg_tmp55_reg_4088_pp0_it5 <= tmp55_reg_4088;
                ap_reg_ppstg_tmp_13_reg_3747_pp0_it2 <= ap_reg_ppstg_tmp_13_reg_3747_pp0_it1;
                ap_reg_ppstg_tmp_13_reg_3747_pp0_it3 <= ap_reg_ppstg_tmp_13_reg_3747_pp0_it2;
                ap_reg_ppstg_tmp_27_reg_3820_pp0_it2 <= ap_reg_ppstg_tmp_27_reg_3820_pp0_it1;
                ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2 <= ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it1;
                ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2 <= ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it1;
                ap_reg_ppstg_tmp_59_reg_3766_pp0_it2 <= ap_reg_ppstg_tmp_59_reg_3766_pp0_it1;
                ap_reg_ppstg_tmp_62_reg_3798_pp0_it2 <= ap_reg_ppstg_tmp_62_reg_3798_pp0_it1;
                ap_reg_ppstg_tmp_62_reg_3798_pp0_it3 <= ap_reg_ppstg_tmp_62_reg_3798_pp0_it2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then
                ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it1 <= col_assign_1_t_reg_3828;
                ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it1 <= col_assign_2_t_reg_3836;
                ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it1 <= or_cond307_i_reg_3756;
                ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it1 <= or_cond_i335_i_reg_3791;
                ap_reg_ppstg_tmp_13_reg_3747_pp0_it1 <= tmp_13_reg_3747;
                ap_reg_ppstg_tmp_27_reg_3820_pp0_it1 <= tmp_27_reg_3820;
                ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it1 <= tmp_320_1_reg_3824;
                ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it1 <= tmp_320_2_reg_3832;
                ap_reg_ppstg_tmp_59_reg_3766_pp0_it1 <= tmp_59_reg_3766;
                ap_reg_ppstg_tmp_62_reg_3798_pp0_it1 <= tmp_62_reg_3798;
                tmp_13_reg_3747 <= tmp_13_fu_1216_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then
                brmerge1_reg_3722 <= brmerge1_fu_1184_p2;
                or_cond4_reg_3692 <= or_cond4_fu_1118_p2;
                or_cond5_reg_3707 <= or_cond5_fu_1166_p2;
                tmp_31_reg_3687 <= tmp_31_fu_1086_p3;
                tmp_35_reg_3697 <= tmp_35_fu_1124_p3;
                tmp_39_reg_3702 <= tmp_39_fu_1131_p3;
                tmp_43_reg_3712 <= tmp_43_fu_1172_p3;
                tmp_46_reg_3717 <= tmp_46_fu_1179_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_13_reg_3747)) and (ap_const_lv1_0 = or_cond_i335_i_reg_3791))) then
                brmerge5_reg_3876 <= brmerge5_fu_1405_p2;
                brmerge6_reg_3880 <= brmerge6_fu_1409_p2;
                brmerge_reg_3862 <= brmerge_fu_1385_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_3862_pp0_it2))) then
                col_assign_17_0_t_reg_3973 <= col_assign_17_0_t_fu_1463_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge5_reg_3876_pp0_it2))) then
                col_assign_17_1_t1_reg_4016 <= col_assign_17_1_t1_fu_1644_p2;
                tmp_69_reg_4010 <= x_1_reg_3907(13 downto 13);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge6_reg_3880_pp0_it2))) then
                col_assign_17_2_t1_reg_4056 <= col_assign_17_2_t1_fu_1831_p2;
                tmp_75_reg_4050 <= x_1_reg_3907(13 downto 13);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_13_fu_1216_p2)) and not((ap_const_lv1_0 = or_cond_i335_i_fu_1281_p2)) and (ap_const_lv1_0 = tmp_320_1_fu_1306_p2))) then
                col_assign_1_t_reg_3828 <= col_assign_1_t_fu_1311_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_13_fu_1216_p2)) and not((ap_const_lv1_0 = or_cond_i335_i_fu_1281_p2)) and (ap_const_lv1_0 = tmp_320_2_fu_1316_p2))) then
                col_assign_2_t_reg_3836 <= col_assign_2_t_fu_1321_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_3820_pp0_it2))) then
                col_buf_0_val_0_0_1_fu_324 <= col_buf_0_val_0_0_7_fu_1588_p3;
                col_buf_0_val_0_0_6_fu_328 <= col_buf_0_val_0_0_5_fu_1580_p3;
                col_buf_0_val_0_0_8_fu_332 <= col_buf_0_val_0_0_3_fu_1564_p3;
                col_buf_0_val_1_0_4_fu_312 <= col_buf_0_val_1_0_5_fu_1548_p3;
                col_buf_0_val_1_0_6_fu_316 <= col_buf_0_val_1_0_3_fu_1540_p3;
                col_buf_0_val_1_0_7_fu_320 <= col_buf_0_val_1_0_1_fu_1524_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2))) then
                col_buf_1_val_0_0_1_fu_348 <= col_buf_1_val_0_0_7_fu_1778_p3;
                col_buf_1_val_0_0_6_fu_352 <= col_buf_1_val_0_0_5_fu_1770_p3;
                col_buf_1_val_0_0_8_fu_356 <= col_buf_1_val_0_0_3_fu_1754_p3;
                col_buf_1_val_1_0_4_fu_336 <= col_buf_1_val_1_0_5_fu_1738_p3;
                col_buf_1_val_1_0_6_fu_340 <= col_buf_1_val_1_0_3_fu_1730_p3;
                col_buf_1_val_1_0_7_fu_344 <= col_buf_1_val_1_0_1_fu_1714_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2))) then
                col_buf_2_val_0_0_1_fu_372 <= col_buf_2_val_0_0_7_fu_1965_p3;
                col_buf_2_val_0_0_6_fu_376 <= col_buf_2_val_0_0_5_fu_1957_p3;
                col_buf_2_val_0_0_8_fu_380 <= col_buf_2_val_0_0_3_fu_1941_p3;
                col_buf_2_val_1_0_4_fu_360 <= col_buf_2_val_1_0_5_fu_1925_p3;
                col_buf_2_val_1_0_6_fu_364 <= col_buf_2_val_1_0_3_fu_1917_p3;
                col_buf_2_val_1_0_7_fu_368 <= col_buf_2_val_1_0_1_fu_1901_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                    cols_cast_reg_3197(11 downto 0) <= cols_cast_fu_685_p1(11 downto 0);
                    rows_cast_reg_3186(11 downto 0) <= rows_cast_fu_681_p1(11 downto 0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((tmp_3_fu_719_p2 = ap_const_lv1_0)))) then
                heightloop_reg_3501 <= heightloop_fu_725_p2;
                p_neg313_i_cast_reg_3518 <= p_neg313_i_cast_fu_743_p2;
                ref_reg_3530 <= ref_fu_749_p2;
                tmp_15_reg_3535 <= tmp_15_fu_754_p2;
                    tmp_16_reg_3541(10 downto 1) <= tmp_16_fu_770_p2(10 downto 1);
                tmp_19_reg_3551 <= tmp_19_fu_793_p1;
                    tmp_21_reg_3571(1) <= tmp_21_fu_819_p1(1);
                    tmp_296_1_reg_3546(13 downto 1) <= tmp_296_1_fu_787_p2(13 downto 1);
                tmp_326_2_reg_3556 <= tmp_326_2_fu_797_p2;
                    tmp_334_2_reg_3565(13 downto 1) <= tmp_334_2_fu_813_p2(13 downto 1);
                tmp_4_reg_3511 <= tmp_4_fu_735_p2;
                widthloop_reg_3506 <= widthloop_fu_730_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                i_V_reg_3579 <= i_V_fu_832_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it5)))) then
                isneg_1_reg_4143 <= p_Val2_12_fu_2936_p2(10 downto 10);
                isneg_2_reg_4163 <= p_Val2_s_fu_3001_p2(10 downto 10);
                isneg_reg_4123 <= p_Val2_9_fu_2871_p2(10 downto 10);
                overflow_3_reg_4158 <= overflow_3_fu_2975_p2;
                overflow_4_reg_4178 <= overflow_4_fu_3040_p2;
                overflow_reg_4138 <= overflow_fu_2910_p2;
                p_Val2_10_reg_4128 <= p_Val2_10_fu_2884_p1;
                p_Val2_13_reg_4148 <= p_Val2_13_fu_2949_p1;
                p_Val2_15_reg_4168 <= p_Val2_15_fu_3014_p1;
                tmp_i_i1_reg_4153 <= tmp_i_i1_fu_2963_p2;
                tmp_i_i2_reg_4173 <= tmp_i_i2_fu_3028_p2;
                tmp_i_i_reg_4133 <= tmp_i_i_fu_2898_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it1)))) then
                k_buf_0_val_0_addr_reg_3884 <= tmp_22_fu_1425_p1(11 - 1 downto 0);
                k_buf_0_val_1_addr_reg_3890 <= tmp_22_fu_1425_p1(11 - 1 downto 0);
                k_buf_0_val_2_addr_reg_3896 <= tmp_22_fu_1425_p1(11 - 1 downto 0);
                x_1_reg_3907 <= x_1_fu_1442_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then
                locy_2_0_t_reg_3726 <= locy_2_0_t_fu_1188_p2;
                locy_2_1_t_reg_3733 <= locy_2_1_t_fu_1197_p2;
                locy_2_2_t_reg_3740 <= locy_2_2_t_fu_1207_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_10_fu_827_p2)))) then
                or_cond6_2_reg_3594 <= or_cond6_2_fu_877_p2;
                or_cond_i_i_2_1_reg_3620 <= or_cond_i_i_2_1_fu_937_p2;
                or_cond_i_i_2_2_reg_3661 <= or_cond_i_i_2_2_fu_1022_p2;
                sel_tmp8_demorgan_reg_3631 <= sel_tmp8_demorgan_fu_977_p2;
                tmp_12_reg_3584 <= tmp_12_fu_838_p2;
                tmp_23_reg_3589 <= tmp_23_fu_850_p2;
                tmp_25_reg_3599 <= ImagLoc_y_fu_844_p2(12 downto 12);
                tmp_26_reg_3603 <= tmp_26_fu_891_p3;
                tmp_30_reg_3615 <= tmp_30_fu_912_p3;
                tmp_322_2_2_reg_3656 <= tmp_322_2_2_fu_1017_p2;
                tmp_322_2_reg_3610 <= tmp_322_2_fu_898_p2;
                tmp_331_2_1_reg_3626 <= tmp_331_2_1_fu_965_p2;
                tmp_331_2_2_reg_3667 <= tmp_331_2_2_fu_1050_p2;
                tmp_36_reg_3636 <= tmp_36_fu_983_p1;
                tmp_37_reg_3641 <= tmp_37_fu_987_p1;
                tmp_38_reg_3646 <= tmp_38_fu_991_p2;
                tmp_41_reg_3651 <= y_3_2_1_fu_997_p2(12 downto 12);
                tmp_49_reg_3672 <= tmp_49_fu_1062_p1;
                tmp_50_reg_3677 <= tmp_50_fu_1066_p1;
                tmp_54_reg_3682 <= tmp_54_fu_1070_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_13_reg_3747)))) then
                p_p2_i336_i_1_cast_reg_3866 <= p_p2_i336_i_1_cast_fu_1389_p1;
                sel_tmp18_reg_3871 <= sel_tmp18_fu_1398_p3;
                sel_tmp2_reg_3850 <= sel_tmp2_fu_1364_p2;
                sel_tmp5_reg_3856 <= sel_tmp5_fu_1379_p2;
                sel_tmp_reg_3845 <= sel_tmp_fu_1348_p3;
                tmp_63_reg_3840 <= tmp_63_fu_1334_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_3820_pp0_it2) and (ap_const_lv2_0 = col_assign_fu_1467_p2))) then
                right_border_buf_0_val_0_0_fu_192 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_3820_pp0_it2) and (col_assign_fu_1467_p2 = ap_const_lv2_1))) then
                right_border_buf_0_val_0_1_fu_196 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_3820_pp0_it2) and not((col_assign_fu_1467_p2 = ap_const_lv2_1)) and not((ap_const_lv2_0 = col_assign_fu_1467_p2)))) then
                right_border_buf_0_val_0_2_fu_200 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2) and (ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it2 = ap_const_lv2_0))) then
                right_border_buf_1_val_0_0_fu_204 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2) and (ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it2 = ap_const_lv2_1))) then
                right_border_buf_1_val_0_1_fu_208 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2) and not((ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it2 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_1_t_reg_3828_pp0_it2 = ap_const_lv2_0)))) then
                right_border_buf_1_val_0_2_fu_212 <= k_buf_1_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2) and (ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it2 = ap_const_lv2_0))) then
                right_border_buf_2_val_0_0_fu_216 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2) and (ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it2 = ap_const_lv2_1))) then
                right_border_buf_2_val_0_1_fu_220 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2) and not((ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it2 = ap_const_lv2_1)) and not((ap_reg_ppstg_col_assign_2_t_reg_3836_pp0_it2 = ap_const_lv2_0)))) then
                right_border_buf_2_val_0_2_fu_224 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then
                src_kernel_win_0_val_0_0_4_reg_3946 <= k_buf_0_val_0_q0;
                src_kernel_win_0_val_1_0_4_reg_3955 <= k_buf_0_val_1_q0;
                src_kernel_win_0_val_2_0_reg_3964 <= k_buf_0_val_2_q0;
                src_kernel_win_1_val_0_0_4_reg_3983 <= k_buf_1_val_0_q0;
                src_kernel_win_1_val_1_0_4_reg_3992 <= k_buf_1_val_1_q0;
                src_kernel_win_1_val_2_0_reg_4001 <= k_buf_1_val_2_q0;
                src_kernel_win_2_val_0_0_4_reg_4023 <= k_buf_2_val_0_q0;
                src_kernel_win_2_val_1_0_4_reg_4032 <= k_buf_2_val_1_q0;
                src_kernel_win_2_val_2_0_reg_4041 <= k_buf_2_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it3)))) then
                src_kernel_win_0_val_0_2_fu_244 <= src_kernel_win_0_val_0_1_fu_240;
                src_kernel_win_0_val_1_2_fu_256 <= src_kernel_win_0_val_1_1_fu_252;
                src_kernel_win_0_val_2_2_fu_268 <= src_kernel_win_0_val_2_1_fu_264;
                src_kernel_win_1_val_0_2_fu_280 <= src_kernel_win_1_val_0_1_fu_276;
                src_kernel_win_1_val_1_2_fu_292 <= src_kernel_win_1_val_1_1_fu_288;
                src_kernel_win_1_val_2_2_fu_304 <= src_kernel_win_1_val_2_1_fu_300;
                src_kernel_win_2_val_0_2_fu_296 <= src_kernel_win_2_val_0_1_fu_308;
                src_kernel_win_2_val_1_2_fu_272 <= src_kernel_win_2_val_1_1_fu_284;
                src_kernel_win_2_val_2_2_fu_248 <= src_kernel_win_2_val_2_1_fu_260;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it4)))) then
                src_kernel_win_0_val_1_1_lo_reg_4093 <= src_kernel_win_0_val_1_1_fu_252;
                src_kernel_win_1_val_1_1_lo_reg_4103 <= src_kernel_win_1_val_1_1_fu_288;
                src_kernel_win_2_val_1_1_lo_reg_4113 <= src_kernel_win_2_val_1_1_fu_284;
                tmp48_reg_4098 <= tmp48_fu_2773_p2;
                tmp52_reg_4108 <= tmp52_fu_2809_p2;
                tmp56_reg_4118 <= tmp56_fu_2845_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it3)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it3)))) then
                src_kernel_win_0_val_2_2_lo_reg_4063 <= src_kernel_win_0_val_2_2_fu_268;
                src_kernel_win_1_val_2_2_lo_reg_4073 <= src_kernel_win_1_val_2_2_fu_304;
                src_kernel_win_2_val_2_2_lo_reg_4083 <= src_kernel_win_2_val_2_2_fu_248;
                tmp47_reg_4068 <= tmp47_fu_2234_p2;
                tmp51_reg_4078 <= tmp51_fu_2463_p2;
                tmp55_reg_4088 <= tmp55_fu_2692_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_7) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = tmp_13_fu_1216_p2)) and not((ap_const_lv1_0 = or_cond_i335_i_fu_1281_p2)))) then
                tmp_27_reg_3820 <= tmp_27_fu_1301_p2;
                tmp_320_1_reg_3824 <= tmp_320_1_fu_1306_p2;
                tmp_320_2_reg_3832 <= tmp_320_2_fu_1316_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = brmerge1_reg_3722)) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it1)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it1) and (ap_const_lv1_0 = brmerge_reg_3862))) then
                tmp_64_reg_3902 <= tmp_64_fu_1432_p1;
            end if;
        end if;
    end process;
    rows_cast_reg_3186(12) <= '0';
    cols_cast_reg_3197(12) <= '0';
    tmp_16_reg_3541(0) <= '0';
    tmp_296_1_reg_3546(0) <= '0';
    tmp_334_2_reg_3565(0) <= '0';
    tmp_21_reg_3571(0) <= '0';

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_3_fu_719_p2, tmp_10_fu_827_p2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7, tmp_6_fu_695_p2, tmp_9_fu_707_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((ap_const_lv1_0 = tmp_6_fu_695_p2))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((ap_const_lv1_0 = tmp_9_fu_707_p2))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((tmp_3_fu_719_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st5_fsm_4 => 
                if ((ap_const_lv1_0 = tmp_10_fu_827_p2)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_7;
            when ap_ST_pp0_stg0_fsm_7 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it5)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_7;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it5))))) then
                    ap_NS_fsm <= ap_ST_st16_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_7;
                end if;
            when ap_ST_st16_fsm_8 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
        ImagLoc_x_cast_fu_1326_p1 <= std_logic_vector(resize(signed(ImagLoc_x_reg_3760),14));

    ImagLoc_x_fu_1248_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(tmp_54_cast_fu_1212_p1));
    ImagLoc_y_fu_844_p2 <= std_logic_vector(signed(ap_const_lv13_1FFC) + signed(tmp_51_cast_fu_823_p1));
    OP1_V_0_0_cast_fu_2752_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_2_lo_reg_4063),9));
    OP1_V_0_2_cast_fu_2220_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_2_fu_244),9));
    OP1_V_1_0_cast_fu_2788_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_2_lo_reg_4073),9));
    OP1_V_1_2_cast_fu_2449_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_2_fu_280),9));
    OP1_V_2_0_cast_fu_2824_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_2_lo_reg_4083),9));
    OP1_V_2_2_cast_fu_2678_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_2_fu_296),9));

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st5_fsm_4, tmp_10_fu_827_p2)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = tmp_10_fu_827_p2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, tmp_10_fu_827_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = tmp_10_fu_827_p2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_134 assign process. --
    ap_sig_bdd_134_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_134 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_187 assign process. --
    ap_sig_bdd_187_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_187 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_210 assign process. --
    ap_sig_bdd_210_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_210 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_223 assign process. --
    ap_sig_bdd_223_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_223 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    -- ap_sig_bdd_2262 assign process. --
    ap_sig_bdd_2262_assign_proc : process(tmp_25_reg_3599, brmerge1_reg_3722)
    begin
                ap_sig_bdd_2262 <= ((ap_const_lv1_0 = brmerge1_reg_3722) and (ap_const_lv1_0 = tmp_25_reg_3599));
    end process;


    -- ap_sig_bdd_2265 assign process. --
    ap_sig_bdd_2265_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3, ap_reg_ppstg_brmerge_reg_3862_pp0_it3)
    begin
                ap_sig_bdd_2265 <= (not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_3862_pp0_it3));
    end process;


    -- ap_sig_bdd_2267 assign process. --
    ap_sig_bdd_2267_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3, ap_reg_ppstg_brmerge_reg_3862_pp0_it3)
    begin
                ap_sig_bdd_2267 <= (not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge_reg_3862_pp0_it3)));
    end process;


    -- ap_sig_bdd_2269 assign process. --
    ap_sig_bdd_2269_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3)
    begin
                ap_sig_bdd_2269 <= (not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3)));
    end process;


    -- ap_sig_bdd_2272 assign process. --
    ap_sig_bdd_2272_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3, ap_reg_ppstg_brmerge5_reg_3876_pp0_it3)
    begin
                ap_sig_bdd_2272 <= (not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge5_reg_3876_pp0_it3));
    end process;


    -- ap_sig_bdd_2274 assign process. --
    ap_sig_bdd_2274_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3, ap_reg_ppstg_brmerge5_reg_3876_pp0_it3)
    begin
                ap_sig_bdd_2274 <= (not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge5_reg_3876_pp0_it3)));
    end process;


    -- ap_sig_bdd_2276 assign process. --
    ap_sig_bdd_2276_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3, ap_reg_ppstg_brmerge5_reg_3876_pp0_it3, tmp_69_reg_4010)
    begin
                ap_sig_bdd_2276 <= (not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge5_reg_3876_pp0_it3) and (ap_const_lv1_0 = tmp_69_reg_4010));
    end process;


    -- ap_sig_bdd_2278 assign process. --
    ap_sig_bdd_2278_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3, ap_reg_ppstg_brmerge5_reg_3876_pp0_it3, tmp_69_reg_4010)
    begin
                ap_sig_bdd_2278 <= (not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge5_reg_3876_pp0_it3) and not((ap_const_lv1_0 = tmp_69_reg_4010)));
    end process;


    -- ap_sig_bdd_2280 assign process. --
    ap_sig_bdd_2280_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3, ap_reg_ppstg_brmerge6_reg_3880_pp0_it3)
    begin
                ap_sig_bdd_2280 <= (not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge6_reg_3880_pp0_it3));
    end process;


    -- ap_sig_bdd_2282 assign process. --
    ap_sig_bdd_2282_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3, ap_reg_ppstg_brmerge6_reg_3880_pp0_it3)
    begin
                ap_sig_bdd_2282 <= (not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) and not((ap_const_lv1_0 = ap_reg_ppstg_brmerge6_reg_3880_pp0_it3)));
    end process;


    -- ap_sig_bdd_2284 assign process. --
    ap_sig_bdd_2284_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3, ap_reg_ppstg_brmerge6_reg_3880_pp0_it3, tmp_75_reg_4050)
    begin
                ap_sig_bdd_2284 <= (not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge6_reg_3880_pp0_it3) and (ap_const_lv1_0 = tmp_75_reg_4050));
    end process;


    -- ap_sig_bdd_2286 assign process. --
    ap_sig_bdd_2286_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3, ap_reg_ppstg_brmerge6_reg_3880_pp0_it3, tmp_75_reg_4050)
    begin
                ap_sig_bdd_2286 <= (not((ap_const_lv1_0 = brmerge1_reg_3722)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it3) and (ap_const_lv1_0 = ap_reg_ppstg_brmerge6_reg_3880_pp0_it3) and not((ap_const_lv1_0 = tmp_75_reg_4050)));
    end process;


    -- ap_sig_bdd_250 assign process. --
    ap_sig_bdd_250_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)
    begin
                ap_sig_bdd_250 <= (((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (p_src_data_stream_1_V_empty_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (p_src_data_stream_2_V_empty_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_27 assign process. --
    ap_sig_bdd_27_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_27 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_272 assign process. --
    ap_sig_bdd_272_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6)
    begin
                ap_sig_bdd_272 <= (((p_dst_data_stream_0_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6))) or (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6)) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6)) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)));
    end process;


    -- ap_sig_bdd_651 assign process. --
    ap_sig_bdd_651_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_651 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    -- ap_sig_bdd_661 assign process. --
    ap_sig_bdd_661_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_reg_ppiten_pp0_it3)
    begin
                ap_sig_bdd_661 <= (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3));
    end process;


    -- ap_sig_bdd_78 assign process. --
    ap_sig_bdd_78_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_78 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_803 assign process. --
    ap_sig_bdd_803_assign_proc : process(ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_13_reg_3747_pp0_it3)
    begin
                ap_sig_bdd_803 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it3)));
    end process;


    -- ap_sig_bdd_87 assign process. --
    ap_sig_bdd_87_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_87 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_96 assign process. --
    ap_sig_bdd_96_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_96 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_7 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_7_assign_proc : process(ap_sig_bdd_223)
    begin
        if (ap_sig_bdd_223) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st16_fsm_8 assign process. --
    ap_sig_cseq_ST_st16_fsm_8_assign_proc : process(ap_sig_bdd_651)
    begin
        if (ap_sig_bdd_651) then 
            ap_sig_cseq_ST_st16_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st16_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_27)
    begin
        if (ap_sig_bdd_27) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_78)
    begin
        if (ap_sig_bdd_78) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_87)
    begin
        if (ap_sig_bdd_87) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_3 assign process. --
    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_bdd_96)
    begin
        if (ap_sig_bdd_96) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st5_fsm_4 assign process. --
    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_bdd_134)
    begin
        if (ap_sig_bdd_134) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st6_fsm_5 assign process. --
    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_bdd_187)
    begin
        if (ap_sig_bdd_187) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st7_fsm_6 assign process. --
    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_bdd_210)
    begin
        if (ap_sig_bdd_210) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge1_fu_1184_p2 <= (tmp_23_reg_3589 or or_cond6_2_reg_3594);
    brmerge5_fu_1405_p2 <= (tmp_62_reg_3798 or tmp_17_reg_3783);
    brmerge6_fu_1409_p2 <= (tmp_62_reg_3798 or tmp_17_reg_3783);
    brmerge_fu_1385_p2 <= (tmp_62_reg_3798 or tmp_17_reg_3783);
    col_assign_17_0_t_fu_1463_p2 <= std_logic_vector(unsigned(p_neg313_i_cast_reg_3518) + unsigned(tmp_64_reg_3902));
    col_assign_17_1_t1_fu_1644_p2 <= std_logic_vector(unsigned(p_neg313_i_cast_reg_3518) + unsigned(tmp_70_fu_1641_p1));
    col_assign_17_2_t1_fu_1831_p2 <= std_logic_vector(unsigned(p_neg313_i_cast_reg_3518) + unsigned(tmp_76_fu_1828_p1));
    col_assign_18_1_0_t_fu_1690_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_59_reg_3766_pp0_it2) + unsigned(p_neg313_i_cast_reg_3518));
    col_assign_18_2_0_t_fu_1877_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_59_reg_3766_pp0_it2) + unsigned(p_neg313_i_cast_reg_3518));
    col_assign_1_t_fu_1311_p2 <= std_logic_vector(unsigned(tmp_59_fu_1254_p1) + unsigned(p_neg313_i_cast_reg_3518));
    col_assign_2_t_fu_1321_p2 <= std_logic_vector(unsigned(tmp_59_fu_1254_p1) + unsigned(p_neg313_i_cast_reg_3518));
    col_assign_fu_1467_p2 <= std_logic_vector(unsigned(ap_reg_ppstg_tmp_59_reg_3766_pp0_it2) + unsigned(p_neg313_i_cast_reg_3518));
    col_buf_0_val_0_0_2_fu_1556_p3 <= 
        col_buf_0_val_0_0_8_fu_332 when (sel_tmp16_fu_1504_p2(0) = '1') else 
        k_buf_0_val_0_q0;
    col_buf_0_val_0_0_3_fu_1564_p3 <= 
        col_buf_0_val_0_0_8_fu_332 when (sel_tmp17_fu_1518_p2(0) = '1') else 
        col_buf_0_val_0_0_2_fu_1556_p3;
    col_buf_0_val_0_0_4_fu_1572_p3 <= 
        k_buf_0_val_0_q0 when (sel_tmp16_fu_1504_p2(0) = '1') else 
        col_buf_0_val_0_0_6_fu_328;
    col_buf_0_val_0_0_5_fu_1580_p3 <= 
        col_buf_0_val_0_0_6_fu_328 when (sel_tmp17_fu_1518_p2(0) = '1') else 
        col_buf_0_val_0_0_4_fu_1572_p3;
    col_buf_0_val_0_0_7_fu_1588_p3 <= 
        k_buf_0_val_0_q0 when (sel_tmp17_fu_1518_p2(0) = '1') else 
        col_buf_0_val_0_0_1_fu_324;
    col_buf_0_val_1_0_1_fu_1524_p3 <= 
        col_buf_0_val_1_0_7_fu_320 when (sel_tmp17_fu_1518_p2(0) = '1') else 
        col_buf_0_val_1_0_fu_1510_p3;
    col_buf_0_val_1_0_2_fu_1532_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp16_fu_1504_p2(0) = '1') else 
        col_buf_0_val_1_0_6_fu_316;
    col_buf_0_val_1_0_3_fu_1540_p3 <= 
        col_buf_0_val_1_0_6_fu_316 when (sel_tmp17_fu_1518_p2(0) = '1') else 
        col_buf_0_val_1_0_2_fu_1532_p3;
    col_buf_0_val_1_0_5_fu_1548_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp17_fu_1518_p2(0) = '1') else 
        col_buf_0_val_1_0_4_fu_312;
    col_buf_0_val_1_0_fu_1510_p3 <= 
        col_buf_0_val_1_0_7_fu_320 when (sel_tmp16_fu_1504_p2(0) = '1') else 
        k_buf_0_val_1_q0;
    col_buf_1_val_0_0_2_fu_1746_p3 <= 
        col_buf_1_val_0_0_8_fu_356 when (sel_tmp20_fu_1694_p2(0) = '1') else 
        k_buf_1_val_0_q0;
    col_buf_1_val_0_0_3_fu_1754_p3 <= 
        col_buf_1_val_0_0_8_fu_356 when (sel_tmp21_fu_1708_p2(0) = '1') else 
        col_buf_1_val_0_0_2_fu_1746_p3;
    col_buf_1_val_0_0_4_fu_1762_p3 <= 
        k_buf_1_val_0_q0 when (sel_tmp20_fu_1694_p2(0) = '1') else 
        col_buf_1_val_0_0_6_fu_352;
    col_buf_1_val_0_0_5_fu_1770_p3 <= 
        col_buf_1_val_0_0_6_fu_352 when (sel_tmp21_fu_1708_p2(0) = '1') else 
        col_buf_1_val_0_0_4_fu_1762_p3;
    col_buf_1_val_0_0_7_fu_1778_p3 <= 
        k_buf_1_val_0_q0 when (sel_tmp21_fu_1708_p2(0) = '1') else 
        col_buf_1_val_0_0_1_fu_348;
    col_buf_1_val_1_0_1_fu_1714_p3 <= 
        col_buf_1_val_1_0_7_fu_344 when (sel_tmp21_fu_1708_p2(0) = '1') else 
        col_buf_1_val_1_0_fu_1700_p3;
    col_buf_1_val_1_0_2_fu_1722_p3 <= 
        k_buf_1_val_1_q0 when (sel_tmp20_fu_1694_p2(0) = '1') else 
        col_buf_1_val_1_0_6_fu_340;
    col_buf_1_val_1_0_3_fu_1730_p3 <= 
        col_buf_1_val_1_0_6_fu_340 when (sel_tmp21_fu_1708_p2(0) = '1') else 
        col_buf_1_val_1_0_2_fu_1722_p3;
    col_buf_1_val_1_0_5_fu_1738_p3 <= 
        k_buf_1_val_1_q0 when (sel_tmp21_fu_1708_p2(0) = '1') else 
        col_buf_1_val_1_0_4_fu_336;
    col_buf_1_val_1_0_fu_1700_p3 <= 
        col_buf_1_val_1_0_7_fu_344 when (sel_tmp20_fu_1694_p2(0) = '1') else 
        k_buf_1_val_1_q0;
    col_buf_2_val_0_0_2_fu_1933_p3 <= 
        col_buf_2_val_0_0_8_fu_380 when (sel_tmp22_fu_1881_p2(0) = '1') else 
        k_buf_2_val_0_q0;
    col_buf_2_val_0_0_3_fu_1941_p3 <= 
        col_buf_2_val_0_0_8_fu_380 when (sel_tmp23_fu_1895_p2(0) = '1') else 
        col_buf_2_val_0_0_2_fu_1933_p3;
    col_buf_2_val_0_0_4_fu_1949_p3 <= 
        k_buf_2_val_0_q0 when (sel_tmp22_fu_1881_p2(0) = '1') else 
        col_buf_2_val_0_0_6_fu_376;
    col_buf_2_val_0_0_5_fu_1957_p3 <= 
        col_buf_2_val_0_0_6_fu_376 when (sel_tmp23_fu_1895_p2(0) = '1') else 
        col_buf_2_val_0_0_4_fu_1949_p3;
    col_buf_2_val_0_0_7_fu_1965_p3 <= 
        k_buf_2_val_0_q0 when (sel_tmp23_fu_1895_p2(0) = '1') else 
        col_buf_2_val_0_0_1_fu_372;
    col_buf_2_val_1_0_1_fu_1901_p3 <= 
        col_buf_2_val_1_0_7_fu_368 when (sel_tmp23_fu_1895_p2(0) = '1') else 
        col_buf_2_val_1_0_fu_1887_p3;
    col_buf_2_val_1_0_2_fu_1909_p3 <= 
        k_buf_2_val_1_q0 when (sel_tmp22_fu_1881_p2(0) = '1') else 
        col_buf_2_val_1_0_6_fu_364;
    col_buf_2_val_1_0_3_fu_1917_p3 <= 
        col_buf_2_val_1_0_6_fu_364 when (sel_tmp23_fu_1895_p2(0) = '1') else 
        col_buf_2_val_1_0_2_fu_1909_p3;
    col_buf_2_val_1_0_5_fu_1925_p3 <= 
        k_buf_2_val_1_q0 when (sel_tmp23_fu_1895_p2(0) = '1') else 
        col_buf_2_val_1_0_4_fu_360;
    col_buf_2_val_1_0_fu_1887_p3 <= 
        col_buf_2_val_1_0_7_fu_368 when (sel_tmp22_fu_1881_p2(0) = '1') else 
        k_buf_2_val_1_q0;
    cols_cast_fu_685_p1 <= std_logic_vector(resize(unsigned(p_src_cols_V_read),13));
    heightloop_fu_725_p2 <= std_logic_vector(unsigned(ap_const_lv13_5) + unsigned(rows_cast_reg_3186));
    i_V_fu_832_p2 <= std_logic_vector(unsigned(p_016_0_i_reg_659) + unsigned(ap_const_lv12_1));
    icmp1_fu_1237_p2 <= "0" when (tmp_55_fu_1227_p4 = ap_const_lv11_0) else "1";
    icmp_fu_866_p2 <= "1" when (signed(tmp_24_fu_856_p4) > signed(ap_const_lv12_0)) else "0";
    isneg_1_fu_2941_p3 <= p_Val2_12_fu_2936_p2(10 downto 10);
    isneg_2_fu_3006_p3 <= p_Val2_s_fu_3001_p2(10 downto 10);
    isneg_fu_2876_p3 <= p_Val2_9_fu_2871_p2(10 downto 10);
    j_V_fu_1221_p2 <= std_logic_vector(unsigned(p_029_0_i_reg_670) + unsigned(ap_const_lv12_1));
    k_buf_0_val_0_address0 <= tmp_22_fu_1425_p1(11 - 1 downto 0);
    k_buf_0_val_0_address1 <= k_buf_0_val_0_addr_reg_3884;

    -- k_buf_0_val_0_ce0 assign process. --
    k_buf_0_val_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_0_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_0_ce1 assign process. --
    k_buf_0_val_0_ce1_assign_proc : process(ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_0_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_0_d1 <= p_src_data_stream_0_V_dout;

    -- k_buf_0_val_0_we1 assign process. --
    k_buf_0_val_0_we1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))))) then 
            k_buf_0_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_address0 <= tmp_22_fu_1425_p1(11 - 1 downto 0);
    k_buf_0_val_1_address1 <= k_buf_0_val_1_addr_reg_3890;

    -- k_buf_0_val_1_ce0 assign process. --
    k_buf_0_val_1_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_0_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_1_ce1 assign process. --
    k_buf_0_val_1_ce1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_3820_pp0_it2))))) then 
            k_buf_0_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_d1 <= k_buf_0_val_0_q0;

    -- k_buf_0_val_1_we1 assign process. --
    k_buf_0_val_1_we1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_3820_pp0_it2))))) then 
            k_buf_0_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_address0 <= tmp_22_fu_1425_p1(11 - 1 downto 0);
    k_buf_0_val_2_address1 <= k_buf_0_val_2_addr_reg_3896;

    -- k_buf_0_val_2_ce0 assign process. --
    k_buf_0_val_2_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_0_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_2_ce1 assign process. --
    k_buf_0_val_2_ce1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_3820_pp0_it2))))) then 
            k_buf_0_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_d1 <= k_buf_0_val_1_q0;

    -- k_buf_0_val_2_we1 assign process. --
    k_buf_0_val_2_we1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_3820_pp0_it2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_27_reg_3820_pp0_it2))))) then 
            k_buf_0_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_address0 <= tmp_312_1_fu_1448_p1(11 - 1 downto 0);
    k_buf_1_val_0_address1 <= tmp_355_1_fu_1664_p1(11 - 1 downto 0);

    -- k_buf_1_val_0_ce0 assign process. --
    k_buf_1_val_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_1_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_0_ce1 assign process. --
    k_buf_1_val_0_ce1_assign_proc : process(ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_1_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_0_d1 <= p_src_data_stream_1_V_dout;

    -- k_buf_1_val_0_we1 assign process. --
    k_buf_1_val_0_we1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))))) then 
            k_buf_1_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_addr_1_gep_fu_568_p3 <= tmp_355_1_fu_1664_p1(11 - 1 downto 0);
    k_buf_1_val_1_address0 <= tmp_312_1_fu_1448_p1(11 - 1 downto 0);

    -- k_buf_1_val_1_address1 assign process. --
    k_buf_1_val_1_address1_assign_proc : process(ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2, tmp_355_1_fu_1664_p1, k_buf_1_val_1_addr_1_gep_fu_568_p3, ap_sig_bdd_661)
    begin
        if (ap_sig_bdd_661) then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2))) then 
                k_buf_1_val_1_address1 <= k_buf_1_val_1_addr_1_gep_fu_568_p3;
            elsif ((ap_const_lv1_0 = ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)) then 
                k_buf_1_val_1_address1 <= tmp_355_1_fu_1664_p1(11 - 1 downto 0);
            else 
                k_buf_1_val_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            k_buf_1_val_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    -- k_buf_1_val_1_ce0 assign process. --
    k_buf_1_val_1_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_1_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_1_ce1 assign process. --
    k_buf_1_val_1_ce1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2))))) then 
            k_buf_1_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_1_d1 <= k_buf_1_val_0_q0;

    -- k_buf_1_val_1_we1 assign process. --
    k_buf_1_val_1_we1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_320_1_reg_3824_pp0_it2))))) then 
            k_buf_1_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_address0 <= tmp_312_1_fu_1448_p1(11 - 1 downto 0);
    k_buf_1_val_2_address1 <= tmp_355_1_fu_1664_p1(11 - 1 downto 0);

    -- k_buf_1_val_2_ce0 assign process. --
    k_buf_1_val_2_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_1_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_1_val_2_ce1 assign process. --
    k_buf_1_val_2_ce1_assign_proc : process(ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_1_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_2_d1 <= k_buf_1_val_1_q0;

    -- k_buf_1_val_2_we1 assign process. --
    k_buf_1_val_2_we1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))))) then 
            k_buf_1_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_address0 <= tmp_312_1_fu_1448_p1(11 - 1 downto 0);
    k_buf_2_val_0_address1 <= tmp_355_2_fu_1851_p1(11 - 1 downto 0);

    -- k_buf_2_val_0_ce0 assign process. --
    k_buf_2_val_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_2_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_0_ce1 assign process. --
    k_buf_2_val_0_ce1_assign_proc : process(ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_2_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_0_d1 <= p_src_data_stream_2_V_dout;

    -- k_buf_2_val_0_we1 assign process. --
    k_buf_2_val_0_we1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))))) then 
            k_buf_2_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_addr_1_gep_fu_608_p3 <= tmp_355_2_fu_1851_p1(11 - 1 downto 0);
    k_buf_2_val_1_address0 <= tmp_312_1_fu_1448_p1(11 - 1 downto 0);

    -- k_buf_2_val_1_address1 assign process. --
    k_buf_2_val_1_address1_assign_proc : process(ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2, tmp_355_2_fu_1851_p1, k_buf_2_val_1_addr_1_gep_fu_608_p3, ap_sig_bdd_661)
    begin
        if (ap_sig_bdd_661) then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2))) then 
                k_buf_2_val_1_address1 <= k_buf_2_val_1_addr_1_gep_fu_608_p3;
            elsif ((ap_const_lv1_0 = ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)) then 
                k_buf_2_val_1_address1 <= tmp_355_2_fu_1851_p1(11 - 1 downto 0);
            else 
                k_buf_2_val_1_address1 <= "XXXXXXXXXXX";
            end if;
        else 
            k_buf_2_val_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    -- k_buf_2_val_1_ce0 assign process. --
    k_buf_2_val_1_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_2_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_1_ce1 assign process. --
    k_buf_2_val_1_ce1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2))))) then 
            k_buf_2_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_1_d1 <= k_buf_2_val_0_q0;

    -- k_buf_2_val_1_we1 assign process. --
    k_buf_2_val_1_we1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7, ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_320_2_reg_3832_pp0_it2))))) then 
            k_buf_2_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_address0 <= tmp_312_1_fu_1448_p1(11 - 1 downto 0);
    k_buf_2_val_2_address1 <= tmp_355_2_fu_1851_p1(11 - 1 downto 0);

    -- k_buf_2_val_2_ce0 assign process. --
    k_buf_2_val_2_ce0_assign_proc : process(ap_reg_ppiten_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_2_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_2_val_2_ce1 assign process. --
    k_buf_2_val_2_ce1_assign_proc : process(ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            k_buf_2_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_2_d1 <= k_buf_2_val_1_q0;

    -- k_buf_2_val_2_we1 assign process. --
    k_buf_2_val_2_we1_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))))) then 
            k_buf_2_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_load_0_0_mux_fu_2081_p3 <= 
        src_kernel_win_0_val_0_0_4_reg_3946 when (ap_reg_ppstg_tmp_62_reg_3798_pp0_it3(0) = '1') else 
        src_kernel_win_0_val_0_1_fu_240;
    k_buf_val_load_0_1_mux_fu_2075_p3 <= 
        src_kernel_win_0_val_1_0_4_reg_3955 when (ap_reg_ppstg_tmp_62_reg_3798_pp0_it3(0) = '1') else 
        src_kernel_win_0_val_1_1_fu_252;
    k_buf_val_load_0_2_mux_fu_2069_p3 <= 
        src_kernel_win_0_val_2_0_reg_3964 when (ap_reg_ppstg_tmp_62_reg_3798_pp0_it3(0) = '1') else 
        src_kernel_win_0_val_2_1_fu_264;
    k_buf_val_load_1_0_mux_fu_2291_p3 <= 
        src_kernel_win_1_val_0_0_4_reg_3983 when (ap_reg_ppstg_tmp_62_reg_3798_pp0_it3(0) = '1') else 
        src_kernel_win_1_val_0_1_fu_276;
    k_buf_val_load_1_1_mux_fu_2285_p3 <= 
        src_kernel_win_1_val_1_0_4_reg_3992 when (ap_reg_ppstg_tmp_62_reg_3798_pp0_it3(0) = '1') else 
        src_kernel_win_1_val_1_1_fu_288;
    k_buf_val_load_1_2_mux_fu_2279_p3 <= 
        src_kernel_win_1_val_2_0_reg_4001 when (ap_reg_ppstg_tmp_62_reg_3798_pp0_it3(0) = '1') else 
        src_kernel_win_1_val_2_1_fu_300;
    k_buf_val_load_2_0_mux_fu_2508_p3 <= 
        src_kernel_win_2_val_0_0_4_reg_4023 when (ap_reg_ppstg_tmp_62_reg_3798_pp0_it3(0) = '1') else 
        src_kernel_win_2_val_0_1_fu_308;
    k_buf_val_load_2_1_mux_fu_2514_p3 <= 
        src_kernel_win_2_val_1_0_4_reg_4032 when (ap_reg_ppstg_tmp_62_reg_3798_pp0_it3(0) = '1') else 
        src_kernel_win_2_val_1_1_fu_284;
    k_buf_val_load_2_2_mux_fu_2520_p3 <= 
        src_kernel_win_2_val_2_0_reg_4041 when (ap_reg_ppstg_tmp_62_reg_3798_pp0_it3(0) = '1') else 
        src_kernel_win_2_val_2_1_fu_260;
    locy_2_0_t_fu_1188_p2 <= std_logic_vector(unsigned(tmp_26_reg_3603) - unsigned(tmp_31_reg_3687));
    locy_2_1_t_fu_1197_p2 <= std_logic_vector(unsigned(tmp_26_reg_3603) - unsigned(tmp_40_fu_1192_p3));
    locy_2_2_t_fu_1207_p2 <= std_logic_vector(unsigned(tmp_26_reg_3603) - unsigned(tmp_47_fu_1202_p3));
    not_i_i_i1_fu_2969_p2 <= "0" when (tmp_53_fu_2953_p4 = ap_const_lv3_0) else "1";
    not_i_i_i2_fu_3034_p2 <= "0" when (tmp_58_fu_3018_p4 = ap_const_lv3_0) else "1";
    not_i_i_i_fu_2904_p2 <= "0" when (tmp_48_fu_2888_p4 = ap_const_lv3_0) else "1";
    or_cond307_i_fu_1243_p2 <= (tmp_12_reg_3584 and icmp1_fu_1237_p2);
    or_cond4_fu_1118_p2 <= (sel_tmp11_fu_1113_p2 or sel_tmp9_fu_1098_p2);
    or_cond5_fu_1166_p2 <= (sel_tmp15_fu_1161_p2 or sel_tmp13_fu_1146_p2);
    or_cond6_2_fu_877_p2 <= (icmp_fu_866_p2 and tmp_314_2_fu_872_p2);
    or_cond_i335_i_fu_1281_p2 <= (tmp_17_fu_1276_p2 and rev1_fu_1270_p2);
    or_cond_i_i_2_1_fu_937_p2 <= (tmp_321_2_1_fu_926_p2 and tmp_322_2_1_fu_932_p2);
    or_cond_i_i_2_2_fu_1022_p2 <= (tmp_322_2_2_fu_1017_p2 and rev_fu_1011_p2);
    overflow_3_fu_2975_p2 <= (not_i_i_i1_fu_2969_p2 and tmp_i_i1_fu_2963_p2);
    overflow_4_fu_3040_p2 <= (not_i_i_i2_fu_3034_p2 and tmp_i_i2_fu_3028_p2);
    overflow_fu_2910_p2 <= (not_i_i_i_fu_2904_p2 and tmp_i_i_fu_2898_p2);
    p_Val2_0_1_2_fu_2851_p3 <= (src_kernel_win_0_val_1_1_lo_reg_4093 & ap_const_lv1_0);
    p_Val2_0_1_fu_2210_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl_cast_fu_2206_p1));
    p_Val2_0_2_fu_2224_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_0_2_cast_fu_2220_p1));
    p_Val2_10_fu_2884_p1 <= p_Val2_9_fu_2871_p2(8 - 1 downto 0);
    p_Val2_12_fu_2936_p2 <= std_logic_vector(signed(ap_reg_ppstg_tmp51_reg_4078_pp0_it5) + signed(tmp53_fu_2930_p2));
    p_Val2_13_fu_2949_p1 <= p_Val2_12_fu_2936_p2(8 - 1 downto 0);
    p_Val2_15_fu_3014_p1 <= p_Val2_s_fu_3001_p2(8 - 1 downto 0);
    p_Val2_1_1_2_fu_2916_p3 <= (src_kernel_win_1_val_1_1_lo_reg_4103 & ap_const_lv1_0);
    p_Val2_1_1_fu_2439_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl1_cast_fu_2435_p1));
    p_Val2_1_2_fu_2453_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_1_2_cast_fu_2449_p1));
    p_Val2_2_1_2_fu_2981_p3 <= (src_kernel_win_2_val_1_1_lo_reg_4113 & ap_const_lv1_0);
    p_Val2_2_1_fu_2668_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl2_cast_fu_2664_p1));
    p_Val2_2_2_fu_2682_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(OP1_V_2_2_cast_fu_2678_p1));
        p_Val2_7_0_0_2_cast_cast_fu_2765_p1 <= std_logic_vector(resize(signed(p_Val2_7_0_0_2_fu_2759_p2),10));

    p_Val2_7_0_0_2_fu_2759_p2 <= std_logic_vector(unsigned(tmp_376_0_0_2_cast_fu_2755_p1) - unsigned(OP1_V_0_0_cast_fu_2752_p1));
        p_Val2_7_1_0_2_cast_cast_fu_2801_p1 <= std_logic_vector(resize(signed(p_Val2_7_1_0_2_fu_2795_p2),10));

    p_Val2_7_1_0_2_fu_2795_p2 <= std_logic_vector(unsigned(tmp_376_1_0_2_cast_fu_2791_p1) - unsigned(OP1_V_1_0_cast_fu_2788_p1));
        p_Val2_7_2_0_2_cast_cast_fu_2837_p1 <= std_logic_vector(resize(signed(p_Val2_7_2_0_2_fu_2831_p2),10));

    p_Val2_7_2_0_2_fu_2831_p2 <= std_logic_vector(unsigned(tmp_376_2_0_2_cast_fu_2827_p1) - unsigned(OP1_V_2_0_cast_fu_2824_p1));
    p_Val2_9_fu_2871_p2 <= std_logic_vector(signed(ap_reg_ppstg_tmp47_reg_4068_pp0_it5) + signed(tmp49_fu_2865_p2));
    p_Val2_s_fu_3001_p2 <= std_logic_vector(signed(ap_reg_ppstg_tmp55_reg_4088_pp0_it5) + signed(tmp57_fu_2995_p2));
    p_assign_10_2_1_fu_951_p2 <= std_logic_vector(unsigned(ap_const_lv13_5) - unsigned(tmp_51_cast_fu_823_p1));
    p_assign_10_2_2_fu_1036_p2 <= std_logic_vector(unsigned(ap_const_lv13_6) - unsigned(tmp_51_cast_fu_823_p1));
    p_assign_7_fu_1295_p2 <= std_logic_vector(unsigned(ap_const_lv13_1) - unsigned(tmp_54_cast_fu_1212_p1));
    p_assign_8_1_fu_1393_p2 <= std_logic_vector(signed(tmp_296_1_reg_3546) - signed(p_p2_i336_i_1_cast_fu_1389_p1));
    p_assign_8_fu_1343_p2 <= std_logic_vector(signed(tmp_16_reg_3541) - signed(tmp_63_fu_1334_p1));
    p_dst_data_stream_0_V_din <= 
        p_mux_i_i_cast_fu_3046_p3 when (tmp_i_i_50_fu_3053_p2(0) = '1') else 
        p_Val2_10_reg_4128;

    -- p_dst_data_stream_0_V_write assign process. --
    p_dst_data_stream_0_V_write_assign_proc : process(ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_mux_i_i23_cast_fu_3065_p3 when (tmp_i_i1_52_fu_3072_p2(0) = '1') else 
        p_Val2_13_reg_4148;

    -- p_dst_data_stream_1_V_write assign process. --
    p_dst_data_stream_1_V_write_assign_proc : process(ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_mux_i_i32_cast_fu_3084_p3 when (tmp_i_i2_54_fu_3091_p2(0) = '1') else 
        p_Val2_15_reg_4168;

    -- p_dst_data_stream_2_V_write assign process. --
    p_dst_data_stream_2_V_write_assign_proc : process(ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond307_i_reg_3756_pp0_it6)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i23_cast_fu_3065_p3 <= 
        ap_const_lv8_FF when (tmp_i_i1_reg_4153(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i32_cast_fu_3084_p3 <= 
        ap_const_lv8_FF when (tmp_i_i2_reg_4173(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i_cast_fu_3046_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_reg_4133(0) = '1') else 
        ap_const_lv8_0;
    p_neg313_i_cast_fu_743_p2 <= (tmp_fu_740_p1 xor ap_const_lv2_3);
        p_p2_i336_i_1_cast_fu_1389_p1 <= std_logic_vector(resize(signed(p_p2_i336_i_fu_1329_p3),14));

    p_p2_i336_i_fu_1329_p3 <= 
        p_assign_7_reg_3815 when (tmp_62_reg_3798(0) = '1') else 
        ImagLoc_x_reg_3760;
    p_p2_i_i_2_1_fu_957_p3 <= 
        p_assign_10_2_1_fu_951_p2 when (tmp_32_fu_943_p3(0) = '1') else 
        y_3_2_fu_920_p2;
    p_p2_i_i_2_2_fu_1042_p3 <= 
        p_assign_10_2_2_fu_1036_p2 when (tmp_42_fu_1028_p3(0) = '1') else 
        y_3_2_1_fu_997_p2;
    p_shl1_cast_fu_2435_p1 <= std_logic_vector(resize(unsigned(p_shl1_fu_2427_p3),10));
    p_shl1_fu_2427_p3 <= (src_kernel_win_1_val_1_2_fu_292 & ap_const_lv1_0);
    p_shl2_cast_fu_2664_p1 <= std_logic_vector(resize(unsigned(p_shl2_fu_2656_p3),10));
    p_shl2_fu_2656_p3 <= (src_kernel_win_2_val_1_2_fu_272 & ap_const_lv1_0);
    p_shl_cast_fu_2206_p1 <= std_logic_vector(resize(unsigned(p_shl_fu_2198_p3),10));
    p_shl_fu_2198_p3 <= (src_kernel_win_0_val_1_2_fu_256 & ap_const_lv1_0);

    -- p_src_data_stream_0_V_read assign process. --
    p_src_data_stream_0_V_read_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_1_V_read assign process. --
    p_src_data_stream_1_V_read_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    -- p_src_data_stream_2_V_read assign process. --
    p_src_data_stream_2_V_read_assign_proc : process(brmerge1_reg_3722, ap_reg_ppstg_tmp_13_reg_3747_pp0_it2, ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2, ap_sig_bdd_250, ap_reg_ppiten_pp0_it3, ap_sig_bdd_272, ap_reg_ppiten_pp0_it7)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_13_reg_3747_pp0_it2)) and not((ap_const_lv1_0 = brmerge1_reg_3722)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond_i335_i_reg_3791_pp0_it2)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_250 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) or (ap_sig_bdd_272 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7)))))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ref_fu_749_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(rows_cast_reg_3186));
    rev1_fu_1270_p2 <= (tmp_61_fu_1262_p3 xor ap_const_lv1_1);
    rev_fu_1011_p2 <= (tmp_41_fu_1003_p3 xor ap_const_lv1_1);
    rows_cast_fu_681_p1 <= std_logic_vector(resize(unsigned(p_src_rows_V_read),13));
    sel_tmp10_fu_1107_p2 <= (sel_tmp169_demorgan_fu_1103_p2 xor ap_const_lv1_1);
    sel_tmp11_fu_1113_p2 <= (tmp_331_2_1_reg_3626 and sel_tmp10_fu_1107_p2);
    sel_tmp12_fu_1141_p2 <= (tmp_41_reg_3651 or tmp_322_2_2_not_fu_1136_p2);
    sel_tmp13_fu_1146_p2 <= (tmp_326_2_reg_3556 and sel_tmp12_fu_1141_p2);
    sel_tmp14_fu_1155_p2 <= (sel_tmp178_demorgan_fu_1151_p2 xor ap_const_lv1_1);
    sel_tmp15_fu_1161_p2 <= (tmp_331_2_2_reg_3667 and sel_tmp14_fu_1155_p2);
    sel_tmp169_demorgan_fu_1103_p2 <= (or_cond_i_i_2_1_reg_3620 or tmp_326_2_reg_3556);
    sel_tmp16_fu_1504_p2 <= "1" when (col_assign_fu_1467_p2 = ap_const_lv2_1) else "0";
    sel_tmp178_demorgan_fu_1151_p2 <= (or_cond_i_i_2_2_reg_3661 or tmp_326_2_reg_3556);
    sel_tmp17_fu_1518_p2 <= "1" when (col_assign_fu_1467_p2 = ap_const_lv2_0) else "0";
    sel_tmp18_fu_1398_p3 <= 
        ImagLoc_x_cast_fu_1326_p1 when (or_cond_i335_i_reg_3791(0) = '1') else 
        p_assign_8_1_fu_1393_p2;
    sel_tmp19_fu_1436_p3 <= 
        ap_const_lv14_0 when (sel_tmp2_reg_3850(0) = '1') else 
        sel_tmp18_reg_3871;
    sel_tmp1_fu_1359_p2 <= (tmp_61_reg_3778 or tmp_17_not_fu_1354_p2);
    sel_tmp20_fu_1694_p2 <= "1" when (col_assign_18_1_0_t_fu_1690_p2 = ap_const_lv2_1) else "0";
    sel_tmp21_fu_1708_p2 <= "1" when (col_assign_18_1_0_t_fu_1690_p2 = ap_const_lv2_0) else "0";
    sel_tmp22_fu_1881_p2 <= "1" when (col_assign_18_2_0_t_fu_1877_p2 = ap_const_lv2_1) else "0";
    sel_tmp23_fu_1895_p2 <= "1" when (col_assign_18_2_0_t_fu_1877_p2 = ap_const_lv2_0) else "0";
    sel_tmp24_demorgan_fu_1369_p2 <= (or_cond_i335_i_reg_3791 or tmp_15_reg_3535);
    sel_tmp2_fu_1364_p2 <= (tmp_15_reg_3535 and sel_tmp1_fu_1359_p2);
    sel_tmp3_fu_1413_p3 <= 
        ap_const_lv11_0 when (sel_tmp2_reg_3850(0) = '1') else 
        sel_tmp_reg_3845;
    sel_tmp4_fu_1373_p2 <= (sel_tmp24_demorgan_fu_1369_p2 xor ap_const_lv1_1);
    sel_tmp5_fu_1379_p2 <= (tmp_20_fu_1338_p2 and sel_tmp4_fu_1373_p2);
    sel_tmp6_fu_1076_p2 <= (tmp_322_2_reg_3610 xor ap_const_lv1_1);
    sel_tmp7_fu_1081_p2 <= (tmp_326_2_reg_3556 and sel_tmp6_fu_1076_p2);
    sel_tmp8_demorgan_fu_977_p2 <= (tmp_321_2_1_fu_926_p2 and tmp_322_2_1_fu_932_p2);
    sel_tmp8_fu_1093_p2 <= (sel_tmp8_demorgan_reg_3631 xor ap_const_lv1_1);
    sel_tmp9_fu_1098_p2 <= (tmp_326_2_reg_3556 and sel_tmp8_fu_1093_p2);
    sel_tmp_fu_1348_p3 <= 
        tmp_60_reg_3773 when (or_cond_i335_i_reg_3791(0) = '1') else 
        p_assign_8_fu_1343_p2;
    src_kernel_win_0_val_0_0_2_fu_2105_p1 <= col_buf_0_val_0_0_1_fu_324;
    src_kernel_win_0_val_0_0_2_fu_2105_p2 <= col_buf_0_val_0_0_6_fu_328;
    src_kernel_win_0_val_0_0_2_fu_2105_p3 <= col_buf_0_val_0_0_8_fu_332;
    src_kernel_win_0_val_0_0_2_fu_2105_p4 <= col_assign_17_0_t_reg_3973;
    src_kernel_win_0_val_0_0_fu_2030_p1 <= src_kernel_win_0_val_0_0_4_reg_3946;
    src_kernel_win_0_val_0_0_fu_2030_p2 <= src_kernel_win_0_val_1_0_4_reg_3955;
    src_kernel_win_0_val_0_0_fu_2030_p3 <= src_kernel_win_0_val_2_0_reg_3964;
    src_kernel_win_0_val_0_0_fu_2030_p4 <= locy_2_0_t_reg_3726;
    src_kernel_win_0_val_1_0_2_fu_2116_p1 <= col_buf_0_val_1_0_4_fu_312;
    src_kernel_win_0_val_1_0_2_fu_2116_p2 <= col_buf_0_val_1_0_6_fu_316;
    src_kernel_win_0_val_1_0_2_fu_2116_p3 <= col_buf_0_val_1_0_7_fu_320;
    src_kernel_win_0_val_1_0_2_fu_2116_p4 <= col_assign_17_0_t_reg_3973;
    src_kernel_win_0_val_1_0_fu_2038_p1 <= src_kernel_win_0_val_0_0_4_reg_3946;
    src_kernel_win_0_val_1_0_fu_2038_p2 <= src_kernel_win_0_val_1_0_4_reg_3955;
    src_kernel_win_0_val_1_0_fu_2038_p3 <= src_kernel_win_0_val_2_0_reg_3964;
    src_kernel_win_0_val_1_0_fu_2038_p4 <= locy_2_1_t_reg_3733;
    src_kernel_win_0_val_2_0_1_fu_2046_p1 <= src_kernel_win_0_val_0_0_4_reg_3946;
    src_kernel_win_0_val_2_0_1_fu_2046_p2 <= src_kernel_win_0_val_1_0_4_reg_3955;
    src_kernel_win_0_val_2_0_1_fu_2046_p3 <= src_kernel_win_0_val_2_0_reg_3964;
    src_kernel_win_0_val_2_0_1_fu_2046_p4 <= locy_2_2_t_reg_3740;
    src_kernel_win_0_val_2_0_2_fu_2136_p1 <= right_border_buf_0_val_0_0_fu_192;
    src_kernel_win_0_val_2_0_2_fu_2136_p2 <= right_border_buf_0_val_0_1_fu_196;
    src_kernel_win_0_val_2_0_2_fu_2136_p3 <= right_border_buf_0_val_0_2_fu_200;
    src_kernel_win_0_val_2_0_2_fu_2136_p4 <= col_assign_17_0_t_reg_3973;
    src_kernel_win_1_val_0_0_1_fu_2315_p1 <= col_buf_1_val_0_0_1_fu_348;
    src_kernel_win_1_val_0_0_1_fu_2315_p2 <= col_buf_1_val_0_0_6_fu_352;
    src_kernel_win_1_val_0_0_1_fu_2315_p3 <= col_buf_1_val_0_0_8_fu_356;
    src_kernel_win_1_val_0_0_1_fu_2315_p4 <= col_assign_17_1_t1_reg_4016;
    src_kernel_win_1_val_0_0_fu_2240_p1 <= src_kernel_win_1_val_0_0_4_reg_3983;
    src_kernel_win_1_val_0_0_fu_2240_p2 <= src_kernel_win_1_val_1_0_4_reg_3992;
    src_kernel_win_1_val_0_0_fu_2240_p3 <= src_kernel_win_1_val_2_0_reg_4001;
    src_kernel_win_1_val_0_0_fu_2240_p4 <= locy_2_0_t_reg_3726;
    src_kernel_win_1_val_1_0_2_fu_2248_p1 <= src_kernel_win_1_val_0_0_4_reg_3983;
    src_kernel_win_1_val_1_0_2_fu_2248_p2 <= src_kernel_win_1_val_1_0_4_reg_3992;
    src_kernel_win_1_val_1_0_2_fu_2248_p3 <= src_kernel_win_1_val_2_0_reg_4001;
    src_kernel_win_1_val_1_0_2_fu_2248_p4 <= locy_2_1_t_reg_3733;
    src_kernel_win_1_val_1_0_fu_2344_p3 <= 
        ap_const_lv8_0 when (tmp_69_reg_4010(0) = '1') else 
        tmp_51_fu_2326_p5;
    src_kernel_win_1_val_2_0_1_fu_2256_p1 <= src_kernel_win_1_val_0_0_4_reg_3983;
    src_kernel_win_1_val_2_0_1_fu_2256_p2 <= src_kernel_win_1_val_1_0_4_reg_3992;
    src_kernel_win_1_val_2_0_1_fu_2256_p3 <= src_kernel_win_1_val_2_0_reg_4001;
    src_kernel_win_1_val_2_0_1_fu_2256_p4 <= locy_2_2_t_reg_3740;
    src_kernel_win_2_val_0_0_1_fu_2544_p1 <= col_buf_2_val_0_0_1_fu_372;
    src_kernel_win_2_val_0_0_1_fu_2544_p2 <= col_buf_2_val_0_0_6_fu_376;
    src_kernel_win_2_val_0_0_1_fu_2544_p3 <= col_buf_2_val_0_0_8_fu_380;
    src_kernel_win_2_val_0_0_1_fu_2544_p4 <= col_assign_17_2_t1_reg_4056;
    src_kernel_win_2_val_0_0_fu_2469_p1 <= src_kernel_win_2_val_0_0_4_reg_4023;
    src_kernel_win_2_val_0_0_fu_2469_p2 <= src_kernel_win_2_val_1_0_4_reg_4032;
    src_kernel_win_2_val_0_0_fu_2469_p3 <= src_kernel_win_2_val_2_0_reg_4041;
    src_kernel_win_2_val_0_0_fu_2469_p4 <= locy_2_0_t_reg_3726;
    src_kernel_win_2_val_1_0_2_fu_2477_p1 <= src_kernel_win_2_val_0_0_4_reg_4023;
    src_kernel_win_2_val_1_0_2_fu_2477_p2 <= src_kernel_win_2_val_1_0_4_reg_4032;
    src_kernel_win_2_val_1_0_2_fu_2477_p3 <= src_kernel_win_2_val_2_0_reg_4041;
    src_kernel_win_2_val_1_0_2_fu_2477_p4 <= locy_2_1_t_reg_3733;
    src_kernel_win_2_val_1_0_fu_2573_p3 <= 
        ap_const_lv8_0 when (tmp_75_reg_4050(0) = '1') else 
        tmp_56_fu_2555_p5;
    src_kernel_win_2_val_2_0_1_fu_2485_p1 <= src_kernel_win_2_val_0_0_4_reg_4023;
    src_kernel_win_2_val_2_0_1_fu_2485_p2 <= src_kernel_win_2_val_1_0_4_reg_4032;
    src_kernel_win_2_val_2_0_1_fu_2485_p3 <= src_kernel_win_2_val_2_0_reg_4041;
    src_kernel_win_2_val_2_0_1_fu_2485_p4 <= locy_2_2_t_reg_3740;
    src_kernel_win_val_1_0_0_7_fu_2337_p3 <= 
        ap_const_lv8_0 when (tmp_69_reg_4010(0) = '1') else 
        src_kernel_win_1_val_0_0_1_fu_2315_p5;
    src_kernel_win_val_2_0_0_7_fu_2566_p3 <= 
        ap_const_lv8_0 when (tmp_75_reg_4050(0) = '1') else 
        src_kernel_win_2_val_0_0_1_fu_2544_p5;
        tmp215_cast_fu_2862_p1 <= std_logic_vector(resize(signed(tmp48_reg_4098),11));

        tmp220_cast_fu_2927_p1 <= std_logic_vector(resize(signed(tmp52_reg_4108),11));

        tmp225_cast_fu_2992_p1 <= std_logic_vector(resize(signed(tmp56_reg_4118),11));

    tmp47_fu_2234_p2 <= std_logic_vector(signed(tmp_376_0_2_cast_fu_2230_p1) + signed(tmp_376_0_1_cast_fu_2216_p1));
    tmp48_fu_2773_p2 <= std_logic_vector(unsigned(tmp_376_0_2_2_cast_cast_fu_2769_p1) + unsigned(p_Val2_7_0_0_2_cast_cast_fu_2765_p1));
    tmp49_fu_2865_p2 <= std_logic_vector(unsigned(tmp_376_0_1_cast_49_fu_2858_p1) + unsigned(tmp215_cast_fu_2862_p1));
    tmp51_fu_2463_p2 <= std_logic_vector(signed(tmp_376_1_2_cast_fu_2459_p1) + signed(tmp_376_1_1_cast_fu_2445_p1));
    tmp52_fu_2809_p2 <= std_logic_vector(unsigned(tmp_376_1_2_2_cast_cast_fu_2805_p1) + unsigned(p_Val2_7_1_0_2_cast_cast_fu_2801_p1));
    tmp53_fu_2930_p2 <= std_logic_vector(unsigned(tmp_376_1_1_cast_51_fu_2923_p1) + unsigned(tmp220_cast_fu_2927_p1));
    tmp55_fu_2692_p2 <= std_logic_vector(signed(tmp_376_2_2_cast_fu_2688_p1) + signed(tmp_376_2_1_cast_fu_2674_p1));
    tmp56_fu_2845_p2 <= std_logic_vector(unsigned(tmp_376_2_2_2_cast_cast_fu_2841_p1) + unsigned(p_Val2_7_2_0_2_cast_cast_fu_2837_p1));
    tmp57_fu_2995_p2 <= std_logic_vector(unsigned(tmp_376_2_1_cast_53_fu_2988_p1) + unsigned(tmp225_cast_fu_2992_p1));
    tmp_10_fu_827_p2 <= "1" when (unsigned(tmp_51_cast_fu_823_p1) < unsigned(heightloop_reg_3501)) else "0";
    tmp_12_fu_838_p2 <= "1" when (unsigned(p_016_0_i_reg_659) > unsigned(ap_const_lv12_4)) else "0";
    tmp_13_fu_1216_p2 <= "1" when (unsigned(tmp_54_cast_fu_1212_p1) < unsigned(widthloop_reg_3506)) else "0";
    tmp_15_fu_754_p2 <= "1" when (p_src_cols_V_read = ap_const_lv12_1) else "0";
    tmp_16_fu_770_p2 <= std_logic_vector(signed(ap_const_lv11_7FE) + signed(tmp_295_cast_fu_762_p3));
    tmp_17_fu_1276_p2 <= "1" when (signed(ImagLoc_x_fu_1248_p2) < signed(cols_cast_reg_3197)) else "0";
    tmp_17_not_fu_1354_p2 <= (tmp_17_reg_3783 xor ap_const_lv1_1);
    tmp_18_fu_759_p1 <= p_src_cols_V_read(10 - 1 downto 0);
    tmp_19_fu_793_p1 <= ref_fu_749_p2(2 - 1 downto 0);
    tmp_20_fu_1338_p2 <= "1" when (signed(p_p2_i336_i_fu_1329_p3) < signed(cols_cast_reg_3197)) else "0";
    tmp_21_fu_819_p1 <= tmp_334_2_fu_813_p2(2 - 1 downto 0);
    tmp_22_fu_1425_p1 <= std_logic_vector(resize(unsigned(x_fu_1419_p3),64));
    tmp_23_fu_850_p2 <= "1" when (signed(ImagLoc_y_fu_844_p2) < signed(ap_const_lv13_1FFF)) else "0";
    tmp_24_fu_856_p4 <= ImagLoc_y_fu_844_p2(12 downto 1);
    tmp_26_fu_891_p3 <= 
        ap_const_lv2_2 when (tmp_314_2_fu_872_p2(0) = '1') else 
        tmp_19_reg_3551;
    tmp_27_fu_1301_p2 <= "1" when (signed(ImagLoc_x_fu_1248_p2) < signed(tmp_4_reg_3511)) else "0";
    tmp_28_fu_903_p1 <= ImagLoc_y_fu_844_p2(2 - 1 downto 0);
    tmp_295_1_cast_fu_783_p1 <= std_logic_vector(resize(unsigned(tmp_295_1_fu_776_p3),14));
    tmp_295_1_fu_776_p3 <= (p_src_cols_V_read & ap_const_lv1_0);
    tmp_295_cast_fu_762_p3 <= (tmp_18_fu_759_p1 & ap_const_lv1_0);
    tmp_296_1_fu_787_p2 <= std_logic_vector(signed(ap_const_lv14_3FFE) + signed(tmp_295_1_cast_fu_783_p1));
    tmp_29_fu_907_p2 <= std_logic_vector(unsigned(tmp_21_reg_3571) - unsigned(tmp_28_fu_903_p1));
    tmp_2_fu_713_p2 <= std_logic_vector(unsigned(tmp_1_reg_648) + unsigned(ap_const_lv2_1));
    tmp_30_fu_912_p3 <= 
        tmp_28_fu_903_p1 when (tmp_322_2_fu_898_p2(0) = '1') else 
        tmp_29_fu_907_p2;
        tmp_312_1_fu_1448_p1 <= std_logic_vector(resize(signed(x_1_fu_1442_p3),64));

    tmp_314_2_fu_872_p2 <= "1" when (signed(ImagLoc_y_fu_844_p2) < signed(ref_reg_3530)) else "0";
    tmp_31_fu_1086_p3 <= 
        ap_const_lv2_0 when (sel_tmp7_fu_1081_p2(0) = '1') else 
        tmp_30_reg_3615;
    tmp_320_1_fu_1306_p2 <= "1" when (signed(ImagLoc_x_fu_1248_p2) < signed(tmp_4_reg_3511)) else "0";
    tmp_320_2_fu_1316_p2 <= "1" when (signed(ImagLoc_x_fu_1248_p2) < signed(tmp_4_reg_3511)) else "0";
    tmp_321_2_1_fu_926_p2 <= "1" when (signed(ImagLoc_y_fu_844_p2) > signed(ap_const_lv13_0)) else "0";
    tmp_322_2_1_fu_932_p2 <= "1" when (signed(y_3_2_fu_920_p2) < signed(rows_cast_reg_3186)) else "0";
    tmp_322_2_2_fu_1017_p2 <= "1" when (signed(y_3_2_1_fu_997_p2) < signed(rows_cast_reg_3186)) else "0";
    tmp_322_2_2_not_fu_1136_p2 <= (tmp_322_2_2_reg_3656 xor ap_const_lv1_1);
    tmp_322_2_fu_898_p2 <= "1" when (signed(ImagLoc_y_fu_844_p2) < signed(rows_cast_reg_3186)) else "0";
    tmp_326_2_fu_797_p2 <= "1" when (p_src_rows_V_read = ap_const_lv12_1) else "0";
    tmp_32_fu_943_p3 <= y_3_2_fu_920_p2(12 downto 12);
    tmp_331_2_1_fu_965_p2 <= "1" when (signed(p_p2_i_i_2_1_fu_957_p3) < signed(rows_cast_reg_3186)) else "0";
    tmp_331_2_2_fu_1050_p2 <= "1" when (signed(p_p2_i_i_2_2_fu_1042_p3) < signed(rows_cast_reg_3186)) else "0";
    tmp_333_2_cast_fu_809_p1 <= std_logic_vector(resize(unsigned(tmp_333_2_fu_802_p3),14));
    tmp_333_2_fu_802_p3 <= (p_src_rows_V_read & ap_const_lv1_0);
    tmp_334_2_fu_813_p2 <= std_logic_vector(unsigned(ap_const_lv14_2) + unsigned(tmp_333_2_cast_fu_809_p1));
    tmp_33_fu_970_p1 <= tmp_334_2_reg_3565(2 - 1 downto 0);
    tmp_34_fu_973_p1 <= p_p2_i_i_2_1_fu_957_p3(2 - 1 downto 0);
    tmp_355_1_fu_1664_p1 <= std_logic_vector(resize(unsigned(x_1_cast_fu_1626_p1),64));
    tmp_355_2_fu_1851_p1 <= std_logic_vector(resize(unsigned(x_1_cast_fu_1626_p1),64));
    tmp_35_fu_1124_p3 <= 
        tmp_36_reg_3636 when (sel_tmp11_fu_1113_p2(0) = '1') else 
        ap_const_lv2_0;
    tmp_36_fu_983_p1 <= p_p2_i_i_2_1_fu_957_p3(2 - 1 downto 0);
    tmp_376_0_0_2_cast_fu_2755_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_1_fu_264),9));
    tmp_376_0_1_cast_49_fu_2858_p1 <= std_logic_vector(resize(unsigned(p_Val2_0_1_2_fu_2851_p3),11));
        tmp_376_0_1_cast_fu_2216_p1 <= std_logic_vector(resize(signed(p_Val2_0_1_fu_2210_p2),11));

    tmp_376_0_2_2_cast_cast_fu_2769_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_1_fu_240),10));
        tmp_376_0_2_cast_fu_2230_p1 <= std_logic_vector(resize(signed(p_Val2_0_2_fu_2224_p2),11));

    tmp_376_1_0_2_cast_fu_2791_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_2_1_fu_300),9));
    tmp_376_1_1_cast_51_fu_2923_p1 <= std_logic_vector(resize(unsigned(p_Val2_1_1_2_fu_2916_p3),11));
        tmp_376_1_1_cast_fu_2445_p1 <= std_logic_vector(resize(signed(p_Val2_1_1_fu_2439_p2),11));

    tmp_376_1_2_2_cast_cast_fu_2805_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_1_val_0_1_fu_276),10));
        tmp_376_1_2_cast_fu_2459_p1 <= std_logic_vector(resize(signed(p_Val2_1_2_fu_2453_p2),11));

    tmp_376_2_0_2_cast_fu_2827_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_2_1_fu_260),9));
    tmp_376_2_1_cast_53_fu_2988_p1 <= std_logic_vector(resize(unsigned(p_Val2_2_1_2_fu_2981_p3),11));
        tmp_376_2_1_cast_fu_2674_p1 <= std_logic_vector(resize(signed(p_Val2_2_1_fu_2668_p2),11));

    tmp_376_2_2_2_cast_cast_fu_2841_p1 <= std_logic_vector(resize(unsigned(src_kernel_win_2_val_0_1_fu_308),10));
        tmp_376_2_2_cast_fu_2688_p1 <= std_logic_vector(resize(signed(p_Val2_2_2_fu_2682_p2),11));

    tmp_37_fu_987_p1 <= y_3_2_fu_920_p2(2 - 1 downto 0);
    tmp_38_fu_991_p2 <= std_logic_vector(unsigned(tmp_33_fu_970_p1) - unsigned(tmp_34_fu_973_p1));
    tmp_39_fu_1131_p3 <= 
        tmp_37_reg_3641 when (or_cond_i_i_2_1_reg_3620(0) = '1') else 
        tmp_38_reg_3646;
    tmp_3_fu_719_p2 <= "1" when (tmp_1_reg_648 = ap_const_lv2_2) else "0";
    tmp_40_fu_1192_p3 <= 
        tmp_35_reg_3697 when (or_cond4_reg_3692(0) = '1') else 
        tmp_39_reg_3702;
    tmp_41_fu_1003_p3 <= y_3_2_1_fu_997_p2(12 downto 12);
    tmp_42_fu_1028_p3 <= y_3_2_1_fu_997_p2(12 downto 12);
    tmp_43_fu_1172_p3 <= 
        tmp_49_reg_3672 when (sel_tmp15_fu_1161_p2(0) = '1') else 
        ap_const_lv2_0;
    tmp_44_fu_1055_p1 <= tmp_334_2_reg_3565(2 - 1 downto 0);
    tmp_45_fu_1058_p1 <= p_p2_i_i_2_2_fu_1042_p3(2 - 1 downto 0);
    tmp_46_fu_1179_p3 <= 
        tmp_50_reg_3677 when (or_cond_i_i_2_2_reg_3661(0) = '1') else 
        tmp_54_reg_3682;
    tmp_47_fu_1202_p3 <= 
        tmp_43_reg_3712 when (or_cond5_reg_3707(0) = '1') else 
        tmp_46_reg_3717;
    tmp_48_fu_2888_p4 <= p_Val2_9_fu_2871_p2(10 downto 8);
    tmp_49_fu_1062_p1 <= p_p2_i_i_2_2_fu_1042_p3(2 - 1 downto 0);
    tmp_4_fu_735_p2 <= std_logic_vector(signed(ap_const_lv13_1FFD) + signed(cols_cast_reg_3197));
    tmp_50_fu_1066_p1 <= y_3_2_1_fu_997_p2(2 - 1 downto 0);
    tmp_51_cast_fu_823_p1 <= std_logic_vector(resize(unsigned(p_016_0_i_reg_659),13));
    tmp_51_fu_2326_p1 <= col_buf_1_val_1_0_4_fu_336;
    tmp_51_fu_2326_p2 <= col_buf_1_val_1_0_6_fu_340;
    tmp_51_fu_2326_p3 <= col_buf_1_val_1_0_7_fu_344;
    tmp_51_fu_2326_p4 <= col_assign_17_1_t1_reg_4016;
    tmp_52_fu_2370_p1 <= right_border_buf_1_val_0_0_fu_204;
    tmp_52_fu_2370_p2 <= right_border_buf_1_val_0_1_fu_208;
    tmp_52_fu_2370_p3 <= right_border_buf_1_val_0_2_fu_212;
    tmp_52_fu_2370_p4 <= col_assign_17_1_t1_reg_4016;
    tmp_53_fu_2953_p4 <= p_Val2_12_fu_2936_p2(10 downto 8);
    tmp_54_cast_fu_1212_p1 <= std_logic_vector(resize(unsigned(p_029_0_i_reg_670),13));
    tmp_54_fu_1070_p2 <= std_logic_vector(unsigned(tmp_44_fu_1055_p1) - unsigned(tmp_45_fu_1058_p1));
    tmp_55_fu_1227_p4 <= p_029_0_i_reg_670(11 downto 1);
    tmp_56_fu_2555_p1 <= col_buf_2_val_1_0_4_fu_360;
    tmp_56_fu_2555_p2 <= col_buf_2_val_1_0_6_fu_364;
    tmp_56_fu_2555_p3 <= col_buf_2_val_1_0_7_fu_368;
    tmp_56_fu_2555_p4 <= col_assign_17_2_t1_reg_4056;
    tmp_57_fu_2599_p1 <= right_border_buf_2_val_0_0_fu_216;
    tmp_57_fu_2599_p2 <= right_border_buf_2_val_0_1_fu_220;
    tmp_57_fu_2599_p3 <= right_border_buf_2_val_0_2_fu_224;
    tmp_57_fu_2599_p4 <= col_assign_17_2_t1_reg_4056;
    tmp_58_fu_3018_p4 <= p_Val2_s_fu_3001_p2(10 downto 8);
    tmp_59_fu_1254_p1 <= ImagLoc_x_fu_1248_p2(2 - 1 downto 0);
    tmp_5_fu_689_p2 <= std_logic_vector(unsigned(tmp_s_reg_626) + unsigned(ap_const_lv2_1));
    tmp_60_fu_1258_p1 <= ImagLoc_x_fu_1248_p2(11 - 1 downto 0);
    tmp_61_fu_1262_p3 <= ImagLoc_x_fu_1248_p2(12 downto 12);
    tmp_63_fu_1334_p1 <= p_p2_i336_i_fu_1329_p3(11 - 1 downto 0);
    tmp_64_fu_1432_p1 <= x_fu_1419_p3(2 - 1 downto 0);
    tmp_6_fu_695_p2 <= "1" when (tmp_s_reg_626 = ap_const_lv2_2) else "0";
    tmp_70_fu_1641_p1 <= x_1_reg_3907(2 - 1 downto 0);
    tmp_76_fu_1828_p1 <= x_1_reg_3907(2 - 1 downto 0);
    tmp_8_fu_701_p2 <= std_logic_vector(unsigned(tmp_7_reg_637) + unsigned(ap_const_lv2_1));
    tmp_9_fu_707_p2 <= "1" when (tmp_7_reg_637 = ap_const_lv2_2) else "0";
    tmp_fu_740_p1 <= p_src_cols_V_read(2 - 1 downto 0);
    tmp_i_i1_52_fu_3072_p2 <= (isneg_1_reg_4143 or overflow_3_reg_4158);
    tmp_i_i1_fu_2963_p2 <= (isneg_1_fu_2941_p3 xor ap_const_lv1_1);
    tmp_i_i2_54_fu_3091_p2 <= (isneg_2_reg_4163 or overflow_4_reg_4178);
    tmp_i_i2_fu_3028_p2 <= (isneg_2_fu_3006_p3 xor ap_const_lv1_1);
    tmp_i_i_50_fu_3053_p2 <= (isneg_reg_4123 or overflow_reg_4138);
    tmp_i_i_fu_2898_p2 <= (isneg_fu_2876_p3 xor ap_const_lv1_1);
    widthloop_fu_730_p2 <= std_logic_vector(unsigned(ap_const_lv13_2) + unsigned(cols_cast_reg_3197));
        x_1_cast_fu_1626_p1 <= std_logic_vector(resize(signed(x_1_reg_3907),32));

    x_1_fu_1442_p3 <= 
        p_p2_i336_i_1_cast_reg_3866 when (sel_tmp5_reg_3856(0) = '1') else 
        sel_tmp19_fu_1436_p3;
    x_fu_1419_p3 <= 
        tmp_63_reg_3840 when (sel_tmp5_reg_3856(0) = '1') else 
        sel_tmp3_fu_1413_p3;
    y_3_2_1_fu_997_p2 <= std_logic_vector(signed(ap_const_lv13_1FFA) + signed(tmp_51_cast_fu_823_p1));
    y_3_2_fu_920_p2 <= std_logic_vector(signed(ap_const_lv13_1FFB) + signed(tmp_51_cast_fu_823_p1));
end behav;
