Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 24 16:23:08 2018
| Host         : fu-Win10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DDFS_WRAPPER_timing_summary_routed.rpt -rpx DDFS_WRAPPER_timing_summary_routed.rpx
| Design       : DDFS_WRAPPER
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.950        0.000                      0                   12        0.274        0.000                      0                   12        3.500        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
PL_clk_125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PL_clk_125          4.950        0.000                      0                   12        0.274        0.000                      0                   12        3.500        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PL_clk_125
  To Clock:  PL_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        4.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clk_125 rise@8.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.704ns (23.302%)  route 2.317ns (76.698%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.738     5.406    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/Q
                         net (fo=75, routed)          1.833     7.695    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg_3
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.819 r  i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_i_2/O
                         net (fo=5, routed)           0.485     8.303    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/c_7
    SLICE_X43Y58         LUT2 (Prop_lut2_I0_O)        0.124     8.427 r  i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_i_1__4/O
                         net (fo=1, routed)           0.000     8.427    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg_1[0]
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.562    12.953    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X43Y58         FDCE (Setup_fdce_C_D)        0.031    13.378    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         13.378    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  4.950    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clk_125 rise@8.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 0.700ns (23.200%)  route 2.317ns (76.800%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.738     5.406    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/Q
                         net (fo=75, routed)          1.833     7.695    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg_3
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.819 r  i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_i_2/O
                         net (fo=5, routed)           0.485     8.303    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/c_7
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.120     8.423 r  i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_i_1__3/O
                         net (fo=1, routed)           0.000     8.423    i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_reg_1[0]
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.562    12.953    i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_reg/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X43Y58         FDCE (Setup_fdce_C_D)        0.075    13.422    i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         13.422    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clk_125 rise@8.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.704ns (24.174%)  route 2.208ns (75.826%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.738     5.406    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/Q
                         net (fo=75, routed)          1.833     7.695    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg_3
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.819 r  i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_i_2/O
                         net (fo=5, routed)           0.376     8.194    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/c_7
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.124     8.318 r  i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_i_1__2/O
                         net (fo=1, routed)           0.000     8.318    i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/kfw_next[0]
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.562    12.953    i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X43Y58         FDCE (Setup_fdce_C_D)        0.032    13.379    i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clk_125 rise@8.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.580ns (21.174%)  route 2.159ns (78.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.739     5.407    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/Q
                         net (fo=32, routed)          2.159     8.022    i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_reg_2
    SLICE_X42Y58         LUT5 (Prop_lut5_I2_O)        0.124     8.146 r  i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_i_1__1/O
                         net (fo=1, routed)           0.000     8.146    i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/kfw_next[0]
    SLICE_X42Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.562    12.953    i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/C
                         clock pessimism              0.432    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X42Y58         FDCE (Setup_fdce_C_D)        0.077    13.427    i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.291ns  (required time - arrival time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clk_125 rise@8.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.704ns (25.781%)  route 2.027ns (74.219%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.738     5.406    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/Q
                         net (fo=75, routed)          1.833     7.695    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg_3
    SLICE_X42Y58         LUT6 (Prop_lut6_I1_O)        0.124     7.819 r  i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_i_2/O
                         net (fo=5, routed)           0.194     8.013    i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/c_7
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.137 r  i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_i_1__0/O
                         net (fo=1, routed)           0.000     8.137    i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/kfw_next[0]
    SLICE_X42Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.562    12.953    i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/q_dff_reg/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X42Y58         FDCE (Setup_fdce_C_D)        0.081    13.428    i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         13.428    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  5.291    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clk_125 rise@8.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.580ns (22.274%)  route 2.024ns (77.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.739     5.407    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/Q
                         net (fo=41, routed)          2.024     7.887    i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg_1
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.011 r  i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_i_1__10/O
                         net (fo=1, routed)           0.000     8.011    i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/kfw_next[1]
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.562    12.953    i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X43Y58         FDCE (Setup_fdce_C_D)        0.029    13.376    i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clk_125 rise@8.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.580ns (24.381%)  route 1.799ns (75.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.739     5.407    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/Q
                         net (fo=41, routed)          1.799     7.662    i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_reg_3
    SLICE_X43Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.786 r  i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_i_1__9/O
                         net (fo=1, routed)           0.000     7.786    i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/kfw_next[2]
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.562    12.953    i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_reg/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X43Y58         FDCE (Setup_fdce_C_D)        0.031    13.378    i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         13.378    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clk_125 rise@8.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.704ns (36.854%)  route 1.206ns (63.146%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.739     5.407    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/Q
                         net (fo=41, routed)          0.521     6.385    i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_reg_3
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.509 r  i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_i_2__0/O
                         net (fo=5, routed)           0.685     7.194    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/c_3
    SLICE_X42Y57         LUT6 (Prop_lut6_I2_O)        0.124     7.318 r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_i_1__5/O
                         net (fo=1, routed)           0.000     7.318    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/kfw_next[0]
    SLICE_X42Y57         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.562    12.953    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg/C
                         clock pessimism              0.432    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X42Y57         FDCE (Setup_fdce_C_D)        0.077    13.427    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         13.427    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clk_125 rise@8.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.704ns (38.413%)  route 1.129ns (61.587%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.739     5.407    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/Q
                         net (fo=41, routed)          0.521     6.385    i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_reg_3
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.509 r  i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_i_2__0/O
                         net (fo=5, routed)           0.607     7.116    i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/c_3
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.124     7.240 r  i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_i_1__7/O
                         net (fo=1, routed)           0.000     7.240    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg_1[0]
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.561    12.952    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
                         clock pessimism              0.429    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X43Y59         FDCE (Setup_fdce_C_D)        0.029    13.375    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clk_125 rise@8.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.704ns (42.290%)  route 0.961ns (57.710%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.739     5.407    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.863 r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/Q
                         net (fo=41, routed)          0.521     6.385    i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_reg_3
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.509 r  i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_i_2__0/O
                         net (fo=5, routed)           0.439     6.948    i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/c_3
    SLICE_X43Y59         LUT3 (Prop_lut3_I2_O)        0.124     7.072 r  i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_i_1__8/O
                         net (fo=1, routed)           0.000     7.072    i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/kfw_next[3]
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          1.561    12.952    i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_reg/C
                         clock pessimism              0.429    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X43Y59         FDCE (Setup_fdce_C_D)        0.031    13.377    i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -7.072    
  -------------------------------------------------------------------
                         slack                                  6.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clk_125 rise@0.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.499    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/Q
                         net (fo=41, routed)          0.179     1.819    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg_0
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.864 r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_i_1/O
                         net (fo=1, routed)           0.000     1.864    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/kfw_next[0]
    SLICE_X43Y57         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.857     2.016    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.091     1.590    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clk_125 rise@0.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.499    i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/Q
                         net (fo=11, routed)          0.186     1.849    i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg_3[0]
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.894 r  i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_i_1__0/O
                         net (fo=1, routed)           0.000     1.894    i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/kfw_next[0]
    SLICE_X42Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.857     2.016    i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/q_dff_reg/C
                         clock pessimism             -0.517     1.499    
    SLICE_X42Y58         FDCE (Hold_fdce_C_D)         0.121     1.620    i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clk_125 rise@0.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.499    i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/Q
                         net (fo=11, routed)          0.186     1.849    i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q[1]
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.045     1.894 r  i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_i_1__1/O
                         net (fo=1, routed)           0.000     1.894    i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/kfw_next[0]
    SLICE_X42Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.857     2.016    i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/clk_IBUF_BUFG
    SLICE_X42Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/C
                         clock pessimism             -0.517     1.499    
    SLICE_X42Y58         FDCE (Hold_fdce_C_D)         0.120     1.619    i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clk_125 rise@0.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.797%)  route 0.229ns (55.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.499    i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_reg/Q
                         net (fo=71, routed)          0.229     1.869    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg_2
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.914 r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_i_1__5/O
                         net (fo=1, routed)           0.000     1.914    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/kfw_next[0]
    SLICE_X42Y57         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.857     2.016    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/clk_IBUF_BUFG
    SLICE_X42Y57         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y57         FDCE (Hold_fdce_C_D)         0.120     1.635    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clk_125 rise@0.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.499    i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg/Q
                         net (fo=9, routed)           0.193     1.832    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q[0]
    SLICE_X43Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.877 r  i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_i_1__2/O
                         net (fo=1, routed)           0.000     1.877    i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/kfw_next[0]
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.857     2.016    i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y58         FDCE (Hold_fdce_C_D)         0.092     1.591    i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clk_125 rise@0.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.172%)  route 0.217ns (53.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.499    i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg/Q
                         net (fo=64, routed)          0.217     1.857    i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I1_O)        0.045     1.902 r  i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_i_1__10/O
                         net (fo=1, routed)           0.000     1.902    i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/kfw_next[1]
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.857     2.016    i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y58         FDCE (Hold_fdce_C_D)         0.091     1.590    i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[5].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clk_125 rise@0.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.184ns (43.394%)  route 0.240ns (56.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.499    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/Q
                         net (fo=75, routed)          0.240     1.880    i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_reg_2
    SLICE_X43Y59         LUT5 (Prop_lut5_I3_O)        0.043     1.923 r  i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_i_1__6/O
                         net (fo=1, routed)           0.000     1.923    i_DDFS/i_PA/i_reg/reg_gen[5].i_dff/q_dff_reg_1[0]
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[5].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.857     2.016    i_DDFS/i_PA/i_reg/reg_gen[5].i_dff/clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[5].i_dff/q_dff_reg/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.107     1.606    i_DDFS/i_PA/i_reg/reg_gen[5].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clk_125 rise@0.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.184ns (43.057%)  route 0.243ns (56.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.499    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/Q
                         net (fo=32, routed)          0.243     1.883    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg_1
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.043     1.926 r  i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_i_1__3/O
                         net (fo=1, routed)           0.000     1.926    i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_reg_1[0]
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.857     2.016    i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_reg/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y58         FDCE (Hold_fdce_C_D)         0.107     1.606    i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clk_125 rise@0.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.866%)  route 0.238ns (56.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.499    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/Q
                         net (fo=75, routed)          0.238     1.878    i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_reg_2
    SLICE_X43Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.923 r  i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_i_1__7/O
                         net (fo=1, routed)           0.000     1.923    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg_1[0]
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.857     2.016    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/clk_IBUF_BUFG
    SLICE_X43Y59         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y59         FDCE (Hold_fdce_C_D)         0.091     1.590    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/C
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/D
                            (rising edge-triggered cell FDCE clocked by PL_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clk_125 rise@0.000ns - PL_clk_125 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.322%)  route 0.243ns (56.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.587     1.499    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/Q
                         net (fo=32, routed)          0.243     1.883    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg_1
    SLICE_X43Y58         LUT2 (Prop_lut2_I1_O)        0.045     1.928 r  i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_i_1__4/O
                         net (fo=1, routed)           0.000     1.928    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg_1[0]
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clk_125 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=12, routed)          0.857     2.016    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y58         FDCE (Hold_fdce_C_D)         0.092     1.591    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PL_clk_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y57    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y58    i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y58    i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/q_dff_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y59    i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y59    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y59    i_DDFS/i_PA/i_reg/reg_gen[5].i_dff/q_dff_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y57    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/q_dff_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    i_DDFS/i_PA/i_reg/reg_gen[8].i_dff/q_dff_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    i_DDFS/i_PA/i_reg/reg_gen[9].i_dff/q_dff_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    i_DDFS/i_PA/i_reg/reg_gen[0].i_dff/q_dff_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    i_DDFS/i_PA/i_reg/reg_gen[10].i_dff/q_dff_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y58    i_DDFS/i_PA/i_reg/reg_gen[11].i_dff/q_dff_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    i_DDFS/i_PA/i_reg/reg_gen[1].i_dff/q_dff_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    i_DDFS/i_PA/i_reg/reg_gen[2].i_dff/q_dff_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    i_DDFS/i_PA/i_reg/reg_gen[3].i_dff/q_dff_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    i_DDFS/i_PA/i_reg/reg_gen[4].i_dff/q_dff_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    i_DDFS/i_PA/i_reg/reg_gen[5].i_dff/q_dff_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57    i_DDFS/i_PA/i_reg/reg_gen[6].i_dff/q_dff_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    i_DDFS/i_PA/i_reg/reg_gen[7].i_dff/q_dff_reg/C



