
---------- Begin Simulation Statistics ----------
final_tick                                58864700500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205969                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434628                       # Number of bytes of host memory used
host_op_rate                                   328838                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    72.87                       # Real time elapsed on the host
host_tick_rate                              807748853                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15009986                       # Number of instructions simulated
sim_ops                                      23964033                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058865                       # Number of seconds simulated
sim_ticks                                 58864700500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    5009985                       # Number of instructions committed
system.cpu0.committedOps                      9454665                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             23.498934                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3125844                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     790535                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2019                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4789868                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        18269                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      101944496                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.042555                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1977536                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          196                       # TLB misses on write requests
system.cpu0.numCycles                       117729309                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4457456     47.15%     47.17% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     47.17% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     47.19% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     47.19% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     47.19% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     47.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     47.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     47.19% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     47.19% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     47.19% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     47.19% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     47.20% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     47.21% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     47.21% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     47.22% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     47.23% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     47.23% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     47.23% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.11%     49.35% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.41%     50.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     50.78% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4653845     49.22%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9454665                       # Class of committed instruction
system.cpu0.tickCycles                       15784813                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 1                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.772939                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920417                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871000                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365554                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295810                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28448                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       97758235                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.084941                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313268                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu1.numCycles                       117729401                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19971166                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1503378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3007816                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1544441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1139                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3088948                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1139                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              11476                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1492163                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11215                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1492962                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1492961                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11476                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4512253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4512253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4512253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191782400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    191782400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191782400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1504438                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1504438    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1504438                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9550225000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7855591250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1968604                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1968604                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1968604                       # number of overall hits
system.cpu0.icache.overall_hits::total        1968604                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8889                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8889                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8889                       # number of overall misses
system.cpu0.icache.overall_misses::total         8889                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    228721000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    228721000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    228721000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    228721000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1977493                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1977493                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1977493                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1977493                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004495                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004495                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004495                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004495                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25730.790865                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25730.790865                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25730.790865                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25730.790865                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8873                       # number of writebacks
system.cpu0.icache.writebacks::total             8873                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8889                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8889                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8889                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    219832000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    219832000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    219832000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    219832000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004495                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004495                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004495                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004495                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24730.790865                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24730.790865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24730.790865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24730.790865                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8873                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1968604                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1968604                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8889                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8889                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    228721000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    228721000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1977493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1977493                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004495                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004495                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25730.790865                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25730.790865                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8889                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    219832000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    219832000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004495                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004495                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24730.790865                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24730.790865                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999768                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1977493                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8889                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           222.465182                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999768                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15828833                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15828833                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4374667                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4374667                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4374667                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4374667                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1191500                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1191500                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1191500                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1191500                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 105932341500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 105932341500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 105932341500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 105932341500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5566167                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5566167                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5566167                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5566167                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.214061                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.214061                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.214061                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.214061                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88906.707092                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88906.707092                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88906.707092                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88906.707092                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       591505                       # number of writebacks
system.cpu0.dcache.writebacks::total           591505                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       586524                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       586524                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       586524                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       586524                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       604976                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       604976                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       604976                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       604976                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  52558579500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  52558579500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  52558579500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  52558579500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.108688                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108688                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.108688                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108688                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86877.131490                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86877.131490                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86877.131490                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86877.131490                       # average overall mshr miss latency
system.cpu0.dcache.replacements                604959                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       771592                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         771592                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16405                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16405                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    423002000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    423002000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       787997                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       787997                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.020819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25784.943615                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25784.943615                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16102                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16102                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    393636000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    393636000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.020434                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020434                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24446.404173                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24446.404173                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3603075                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3603075                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1175095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1175095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 105509339500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 105509339500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4778170                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4778170                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.245930                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.245930                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 89787.923104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89787.923104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       586221                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       586221                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       588874                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       588874                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  52164943500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  52164943500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.123243                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123243                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88584.219205                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88584.219205                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999783                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4979642                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           604975                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.231153                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999783                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         45134311                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        45134311                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302142                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302142                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302142                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302142                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11059                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11059                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11059                       # number of overall misses
system.cpu1.icache.overall_misses::total        11059                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    366166000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    366166000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    366166000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    366166000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313201                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313201                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313201                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313201                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004781                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004781                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004781                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004781                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33110.226964                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33110.226964                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33110.226964                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33110.226964                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11043                       # number of writebacks
system.cpu1.icache.writebacks::total            11043                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11059                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11059                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11059                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11059                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    355107000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    355107000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    355107000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    355107000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004781                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004781                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004781                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004781                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32110.226964                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32110.226964                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32110.226964                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32110.226964                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11043                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302142                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302142                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11059                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11059                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    366166000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    366166000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313201                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313201                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004781                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004781                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33110.226964                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33110.226964                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11059                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11059                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    355107000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    355107000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004781                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004781                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32110.226964                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32110.226964                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999758                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313201                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11059                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           209.169093                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999758                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18516667                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18516667                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320239                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320239                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320239                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320239                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465608                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465608                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465608                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465608                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 101180713500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 101180713500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 101180713500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 101180713500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785847                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785847                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785847                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785847                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166815                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166815                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166815                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166815                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69036.682046                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69036.682046                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69036.682046                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69036.682046                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       912865                       # number of writebacks
system.cpu1.dcache.writebacks::total           912865                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       546025                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       546025                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       546025                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       546025                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919583                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919583                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919583                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919583                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  80651106500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  80651106500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  80651106500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  80651106500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87703.998986                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87703.998986                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87703.998986                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87703.998986                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919566                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9379                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    451071000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    451071000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505015                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505015                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006232                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 48093.720013                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48093.720013                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          336                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          336                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    425532500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    425532500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006009                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006009                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 47056.563087                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47056.563087                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824603                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824603                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456229                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456229                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 100729642500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 100729642500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200009                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200009                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69171.567453                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69171.567453                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545689                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545689                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  80225574000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  80225574000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88107.687746                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88107.687746                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999773                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239821                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919582                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960398                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999773                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206358                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206358                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18660                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                6009                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40068                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7391                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18660                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8008                       # number of overall hits
system.l2.overall_hits::.cpu1.data               6009                       # number of overall hits
system.l2.overall_hits::total                   40068                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1498                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            586316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3051                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            913574                       # number of demand (read+write) misses
system.l2.demand_misses::total                1504439                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1498                       # number of overall misses
system.l2.overall_misses::.cpu0.data           586316                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3051                       # number of overall misses
system.l2.overall_misses::.cpu1.data           913574                       # number of overall misses
system.l2.overall_misses::total               1504439                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    124853500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  51383211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    247830000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  79197532500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     130953427000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    124853500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  51383211000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    247830000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  79197532500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    130953427000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8889                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          604976                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11059                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919583                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1544507                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8889                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         604976                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11059                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919583                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1544507                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.168523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.969156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.275884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.993466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.974058                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.168523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.969156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.275884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.993466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.974058                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83346.795728                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87637.402015                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81229.105211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86689.783750                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87044.690413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83346.795728                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87637.402015                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81229.105211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86689.783750                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87044.690413                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1492163                       # number of writebacks
system.l2.writebacks::total                   1492163                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1498                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       586316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       913574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1504439                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1498                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       586316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       913574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1504439                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    109873500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  45520061000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    217320000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  70061802500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 115909057000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    109873500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  45520061000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    217320000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  70061802500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 115909057000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.168523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.969156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.275884                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.993466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.974058                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.168523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.969156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.275884                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.993466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.974058                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73346.795728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77637.419071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71229.105211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76689.794696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77044.703707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73346.795728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77637.419071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71229.105211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76689.794696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77044.703707                       # average overall mshr miss latency
system.l2.replacements                        1503985                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1504370                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1504370                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1504370                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1504370                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19916                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19916                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19916                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19916                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          532                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           532                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1295                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6451                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         583718                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909245                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1492963                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  51156449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  78836592000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  129993041000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       588874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1499414                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.991244                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998578                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87638.978068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86705.554608                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87070.504092                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       583718                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909245                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1492963                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  45319279000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69744152000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115063431000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.991244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998578                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77638.995200                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76705.565607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77070.517488                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15399                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3051                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4549                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    124853500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    247830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    372683500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8889                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11059                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.168523                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.275884                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.228043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83346.795728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81229.105211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81926.467355                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3051                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4549                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    109873500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    217320000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    327193500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.168523                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.275884                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.228043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73346.795728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71229.105211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71926.467355                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         4714                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    226762000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    360940500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    587702500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.161346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.478713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.275482                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87283.294842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83377.338877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84842.283817                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2598                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6927                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    200782000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    317650500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    518432500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.161346                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.478713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.275482                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77283.294842                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73377.338877                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74842.283817                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.467916                       # Cycle average of tags in use
system.l2.tags.total_refs                     3088414                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1505009                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.052090                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.776323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.001671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      889.706033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.649519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      127.334370                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.868854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999480                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          801                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26216593                       # Number of tag accesses
system.l2.tags.data_accesses                 26216593                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst         95872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      37524224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        195264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58468672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           96284032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        95872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       195264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        291136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95498432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95498432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         586316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         913573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1504438                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1492163                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1492163                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1628684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        637465640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          3317166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        993272224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1635683715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1628684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      3317166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4945850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1622337856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1622337856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1622337856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1628684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       637465640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         3317166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       993272224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3258021571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1492126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    586312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    913437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000135772500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        93036                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        93036                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4160398                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1401887                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1504438                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1492163                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1504438                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1492163                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    140                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    37                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             94260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             94175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             94278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             94191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             94320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            94272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            94010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            94072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             93245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             93175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             93268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             93129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            93284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            93249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93171                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25392912500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7521490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             53598500000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16880.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35630.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1378377                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1394096                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1504438                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1492163                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  777407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  579124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  147608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 105268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 105461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 104151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       223919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    856.418544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   745.685021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.109310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7316      3.27%      3.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10329      4.61%      7.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8167      3.65%     11.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10287      4.59%     16.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8215      3.67%     19.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8819      3.94%     23.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6308      2.82%     26.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6595      2.95%     29.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       157883     70.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       223919                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        93036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.168838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.067200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.118255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          92893     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            64      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            44      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           13      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         93036                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        93036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.037824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.033854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.385722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            92036     98.93%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              113      0.12%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               89      0.10%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      0.19%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              426      0.46%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              165      0.18%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               26      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         93036                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               96275072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95494080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                96284032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95498432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1635.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1622.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1635.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1622.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58864662000                       # Total gap between requests
system.mem_ctrls.avgGap                      19643.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        95872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     37523968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       195264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58459968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95494080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1628684.070175469620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 637461291.423711538315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 3317166.287119731307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 993124359.819005608559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1622263923.690565586090                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       586316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       913573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1492163                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     48358250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  21130976750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     92084000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32327081000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1492107499250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32281.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36040.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30181.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35385.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    999962.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            798958860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            424656705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5371550520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3895012620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4646678400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19135975020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6489540000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40762372125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        692.475657                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16569190750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1965600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40329909750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            799829940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            425115900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5369137200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3893723280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4646678400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19205617620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6430893600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40770995940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        692.622159                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16414133000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1965600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40484967500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2996533                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19916                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           31977                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1499414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1499412                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19948                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25145                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1814910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4633453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1136768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     76574720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1414528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117276608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              196402624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1503985                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95498432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3048492                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000374                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019326                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3047353     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1139      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3048492                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3068760000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1379430884                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16648877                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         907487446                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13339488                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58864700500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
