#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-217-g17461e02d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x560381d66400 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v0x560381d8bf70_0 .var "clk", 0 0;
v0x560381d8c010_0 .var "reset", 0 0;
S_0x560381c97970 .scope module, "processor" "RISC_V_Processor" 2 7, 3 896 0, S_0x560381d66400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x560381d874d0_0 .net "ALUOp", 1 0, v0x560381d7a7c0_0;  1 drivers
v0x560381d87600_0 .net "ALUSrc", 0 0, v0x560381d7a8c0_0;  1 drivers
v0x560381d87710_0 .net "Branch", 0 0, v0x560381d7a980_0;  1 drivers
v0x560381d87800_0 .net "EXMEM_Branch", 0 0, v0x560381d7cdf0_0;  1 drivers
v0x560381d878f0_0 .net "EXMEM_MemRead", 0 0, v0x560381d7ced0_0;  1 drivers
v0x560381d87a30_0 .net "EXMEM_MemWrite", 0 0, v0x560381d7cf90_0;  1 drivers
v0x560381d87b20_0 .net "EXMEM_MemtoReg", 0 0, v0x560381d7d090_0;  1 drivers
v0x560381d87c10_0 .net "EXMEM_ReadData2", 63 0, v0x560381d7d130_0;  1 drivers
v0x560381d87d00_0 .net "EXMEM_RegWrite", 0 0, v0x560381d7d220_0;  1 drivers
v0x560381d87e30_0 .net "EXMEM_Result", 63 0, v0x560381d7d2c0_0;  1 drivers
v0x560381d87ed0_0 .net "EXMEM_ZERO", 0 0, v0x560381d7d390_0;  1 drivers
v0x560381d87fc0_0 .net "EXMEM_inst2", 4 0, v0x560381d7d430_0;  1 drivers
v0x560381d880d0_0 .net "EXMEM_out", 63 0, v0x560381d7d4f0_0;  1 drivers
o0x7ff9e6a6ee18 .functor BUFZ 1, C4<z>; HiZ drive
v0x560381d881e0_0 .net "FU_EXMEM_ReadData2", 0 0, o0x7ff9e6a6ee18;  0 drivers
o0x7ff9e6a6ee48 .functor BUFZ 1, C4<z>; HiZ drive
v0x560381d88280_0 .net "FU_EXMEM_Regwrite", 0 0, o0x7ff9e6a6ee48;  0 drivers
o0x7ff9e6a6ef38 .functor BUFZ 1, C4<z>; HiZ drive
v0x560381d88320_0 .net "FU_IDEX_inst1", 0 0, o0x7ff9e6a6ef38;  0 drivers
o0x7ff9e6a6ef68 .functor BUFZ 1, C4<z>; HiZ drive
v0x560381d883c0_0 .net "FU_IDEX_inst2", 0 0, o0x7ff9e6a6ef68;  0 drivers
o0x7ff9e6a6ee78 .functor BUFZ 1, C4<z>; HiZ drive
v0x560381d88570_0 .net "FU_MEMWB_RegWrite", 0 0, o0x7ff9e6a6ee78;  0 drivers
o0x7ff9e6a6eea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560381d88610_0 .net "FU_MEMWB_read_data", 0 0, o0x7ff9e6a6eea8;  0 drivers
v0x560381d886b0_0 .net "FU_fwdA", 1 0, v0x560381d7e800_0;  1 drivers
v0x560381d887a0_0 .net "FU_fwdB", 1 0, v0x560381d7e930_0;  1 drivers
v0x560381d88890_0 .net "Funct", 3 0, L_0x560381d9c220;  1 drivers
v0x560381d88930_0 .net "IDEX_ALUOp", 1 0, v0x560381d7f3d0_0;  1 drivers
v0x560381d88a20_0 .net "IDEX_ALUSrc", 0 0, v0x560381d7f4a0_0;  1 drivers
v0x560381d88b10_0 .net "IDEX_Branch", 0 0, v0x560381d7f590_0;  1 drivers
v0x560381d88c00_0 .net "IDEX_MemRead", 0 0, v0x560381d7f630_0;  1 drivers
v0x560381d88cf0_0 .net "IDEX_MemWrite", 0 0, v0x560381d7f700_0;  1 drivers
v0x560381d88de0_0 .net "IDEX_MemtoReg", 0 0, v0x560381d7f7d0_0;  1 drivers
v0x560381d88ed0_0 .net "IDEX_PC_Out", 63 0, v0x560381d7f8a0_0;  1 drivers
v0x560381d88fc0_0 .net "IDEX_ReadData1", 63 0, v0x560381d7f970_0;  1 drivers
v0x560381d89080_0 .net "IDEX_ReadData2", 63 0, v0x560381d7fa10_0;  1 drivers
v0x560381d89140_0 .net "IDEX_Regwrite", 0 0, v0x560381d7fae0_0;  1 drivers
v0x560381d891e0_0 .net "IDEX_imm_data", 63 0, v0x560381d7fbb0_0;  1 drivers
v0x560381d892f0_0 .net "IDEX_inst1", 3 0, v0x560381d7fc50_0;  1 drivers
v0x560381d89400_0 .net "IDEX_inst2", 4 0, v0x560381d7fd20_0;  1 drivers
v0x560381d89510_0 .net "IFID_PC_Out", 63 0, v0x560381d80cc0_0;  1 drivers
v0x560381d89620_0 .net "IFID_instruction", 31 0, v0x560381d80dd0_0;  1 drivers
v0x560381d896e0_0 .net "Instruction", 31 0, v0x560381d816d0_0;  1 drivers
v0x560381d897f0_0 .net "MEMWB_MemtoReg", 0 0, v0x560381d82700_0;  1 drivers
v0x560381d898e0_0 .net "MEMWB_RegWrite", 0 0, v0x560381d827a0_0;  1 drivers
v0x560381d899d0_0 .net "MEMWB_Result", 63 0, v0x560381d82890_0;  1 drivers
v0x560381d89ae0_0 .net "MEMWB_inst2", 4 0, v0x560381d82950_0;  1 drivers
v0x560381d89bf0_0 .net "MEMWB_read_data", 63 0, v0x560381d82a30_0;  1 drivers
v0x560381d89d00_0 .net "MemRead", 0 0, v0x560381d7aa20_0;  1 drivers
v0x560381d89df0_0 .net "MemWrite", 0 0, v0x560381d7aae0_0;  1 drivers
v0x560381d89ee0_0 .net "MemtoReg", 0 0, v0x560381d7abf0_0;  1 drivers
v0x560381d89fd0_0 .net "Operation", 3 0, v0x560381d7a3b0_0;  1 drivers
v0x560381d8a0e0_0 .net "PC_In_from_mux", 63 0, L_0x560381d9cda0;  1 drivers
v0x560381d8a1f0_0 .net "PC_Out", 63 0, v0x560381d85540_0;  1 drivers
v0x560381d8a340_0 .net "PC_src", 0 0, v0x560381d87360_0;  1 drivers
v0x560381d8a3e0_0 .net "ReadData1", 63 0, v0x560381d86040_0;  1 drivers
v0x560381d8a4f0_0 .net "ReadData2", 63 0, v0x560381d86110_0;  1 drivers
v0x560381d8a600_0 .net "RegWrite", 0 0, v0x560381d7ad90_0;  1 drivers
v0x560381d8a6f0_0 .net "Resa", 63 0, v0x560381d84490_0;  1 drivers
v0x560381d8a800_0 .net "Resb", 63 0, v0x560381d84ca0_0;  1 drivers
v0x560381d8a910_0 .net "Result_from_alu", 63 0, v0x560381d79b10_0;  1 drivers
v0x560381d8aa20_0 .net *"_ivl_10", 62 0, L_0x560381d9c2c0;  1 drivers
L_0x7ff9e67b7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560381d8ab00_0 .net *"_ivl_12", 0 0, L_0x7ff9e67b7060;  1 drivers
v0x560381d8abe0_0 .net *"_ivl_15", 0 0, L_0x560381d9c4f0;  1 drivers
v0x560381d8acc0_0 .net *"_ivl_17", 2 0, L_0x560381d9c660;  1 drivers
v0x560381d8ada0_0 .net *"_ivl_3", 0 0, L_0x560381d9c0e0;  1 drivers
v0x560381d8ae80_0 .net *"_ivl_5", 2 0, L_0x560381d9c180;  1 drivers
v0x560381d8af60_0 .net "a1_out", 63 0, v0x560381d38ed0_0;  1 drivers
v0x560381d8b070_0 .net "a2_out", 63 0, v0x560381d34530_0;  1 drivers
v0x560381d8b180_0 .net "b_adder2", 63 0, L_0x560381d9c360;  1 drivers
L_0x7ff9e67b7018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560381d8b240_0 .net "b_in", 63 0, L_0x7ff9e67b7018;  1 drivers
v0x560381d8b2e0_0 .net "clk", 0 0, v0x560381d8bf70_0;  1 drivers
v0x560381d8b380_0 .net "funct3", 2 0, L_0x560381d9c980;  1 drivers
v0x560381d8b470_0 .net "funct7", 6 0, L_0x560381d9cc70;  1 drivers
v0x560381d8b530_0 .net "imm_data", 63 0, v0x560381d7b210_0;  1 drivers
v0x560381d8b620_0 .net "opcode", 6 0, L_0x560381d9c840;  1 drivers
v0x560381d8b730_0 .net "out_from_DM", 63 0, v0x560381d7c6f0_0;  1 drivers
v0x560381d8b840_0 .net "out_from_mux2", 63 0, L_0x560381d9ce40;  1 drivers
v0x560381d8b950_0 .net "out_from_mux3", 63 0, L_0x560381d9cee0;  1 drivers
v0x560381d8baa0_0 .net "rd", 4 0, L_0x560381d9c8e0;  1 drivers
v0x560381d8bb60_0 .net "reset", 0 0, v0x560381d8c010_0;  1 drivers
v0x560381d8bc00_0 .net "rs1", 4 0, L_0x560381d9cb30;  1 drivers
v0x560381d8bd10_0 .net "rs2", 4 0, L_0x560381d9cbd0;  1 drivers
v0x560381d8be20_0 .net "zero_output", 0 0, v0x560381d79bf0_0;  1 drivers
E_0x560381ca5660 .event posedge, v0x560381d7ba90_0;
L_0x560381d9c0e0 .part v0x560381d816d0_0, 30, 1;
L_0x560381d9c180 .part v0x560381d816d0_0, 12, 3;
L_0x560381d9c220 .concat [ 3 1 0 0], L_0x560381d9c180, L_0x560381d9c0e0;
L_0x560381d9c2c0 .part v0x560381d7fbb0_0, 0, 63;
L_0x560381d9c360 .concat [ 1 63 0 0], L_0x7ff9e67b7060, L_0x560381d9c2c0;
L_0x560381d9c4f0 .part v0x560381d80dd0_0, 30, 1;
L_0x560381d9c660 .part v0x560381d80dd0_0, 12, 3;
L_0x560381d9c700 .concat [ 3 1 0 0], L_0x560381d9c660, L_0x560381d9c4f0;
S_0x560381d3a850 .scope module, "a1" "Adder" 3 1073, 3 2 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "out";
v0x560381d45aa0_0 .net "a", 63 0, v0x560381d85540_0;  alias, 1 drivers
v0x560381d38dd0_0 .net "b", 63 0, L_0x7ff9e67b7018;  alias, 1 drivers
v0x560381d38ed0_0 .var "out", 63 0;
E_0x560381ca5b10 .event anyedge, v0x560381d45aa0_0, v0x560381d38dd0_0;
S_0x560381d79490 .scope module, "a2" "Adder" 3 1078, 3 2 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "out";
v0x560381d32190_0 .net "a", 63 0, v0x560381d7f8a0_0;  alias, 1 drivers
v0x560381d32290_0 .net "b", 63 0, L_0x560381d9c360;  alias, 1 drivers
v0x560381d34530_0 .var "out", 63 0;
E_0x560381ca5f80 .event anyedge, v0x560381d32190_0, v0x560381d32290_0;
S_0x560381d79840 .scope module, "alu" "alu_64" 3 1135, 3 11 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 1 "ZERO";
    .port_info 4 /OUTPUT 64 "Result";
v0x560381d34630_0 .net "ALUOp", 3 0, v0x560381d7a3b0_0;  alias, 1 drivers
v0x560381d79b10_0 .var "Result", 63 0;
v0x560381d79bf0_0 .var "ZERO", 0 0;
v0x560381d79c90_0 .net "a", 63 0, v0x560381d84490_0;  alias, 1 drivers
v0x560381d79d70_0 .net "b", 63 0, v0x560381d84ca0_0;  alias, 1 drivers
E_0x560381c8af80 .event anyedge, v0x560381d34630_0, v0x560381d79c90_0, v0x560381d79d70_0, v0x560381d79b10_0;
S_0x560381d79f40 .scope module, "aluc" "ALU_Control" 3 1126, 3 57 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Operation";
v0x560381d7a1d0_0 .net "ALUOp", 1 0, v0x560381d7f3d0_0;  alias, 1 drivers
v0x560381d7a2d0_0 .net "Funct", 3 0, v0x560381d7fc50_0;  alias, 1 drivers
v0x560381d7a3b0_0 .var "Operation", 3 0;
E_0x560381d66f80 .event anyedge, v0x560381d7a1d0_0, v0x560381d7a2d0_0;
S_0x560381d7a4e0 .scope module, "cu" "Control_Unit" 3 1116, 3 111 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "Regwrite";
v0x560381d7a7c0_0 .var "ALUOp", 1 0;
v0x560381d7a8c0_0 .var "ALUSrc", 0 0;
v0x560381d7a980_0 .var "Branch", 0 0;
v0x560381d7aa20_0 .var "MemRead", 0 0;
v0x560381d7aae0_0 .var "MemWrite", 0 0;
v0x560381d7abf0_0 .var "MemtoReg", 0 0;
v0x560381d7acb0_0 .net "Opcode", 6 0, L_0x560381d9c840;  alias, 1 drivers
v0x560381d7ad90_0 .var "Regwrite", 0 0;
E_0x560381d7a760 .event anyedge, v0x560381d7acb0_0;
S_0x560381d7afa0 .scope module, "dg" "data_generator" 3 1131, 3 260 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "imm_data";
v0x560381d7b210_0 .var "imm_data", 63 0;
v0x560381d7b310_0 .net "instruction", 31 0, v0x560381d80dd0_0;  alias, 1 drivers
v0x560381d7b3f0_0 .net "opcode", 6 0, L_0x560381d9cf80;  1 drivers
E_0x560381d7b190 .event anyedge, v0x560381d7b3f0_0, v0x560381d7b310_0;
L_0x560381d9cf80 .part v0x560381d80dd0_0, 0, 7;
S_0x560381d7b510 .scope module, "dm" "Data_Memory" 3 1151, 3 283 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "mem_addr";
    .port_info 1 /INPUT 64 "write_data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 64 "read_data";
v0x560381d7ba90_0 .net "clk", 0 0, v0x560381d8bf70_0;  alias, 1 drivers
v0x560381d7bb70 .array "data_mem", 0 63, 0 7;
v0x560381d7c430_0 .net "mem_addr", 63 0, v0x560381d7d2c0_0;  alias, 1 drivers
v0x560381d7c520_0 .net "mem_read", 0 0, v0x560381d7ced0_0;  alias, 1 drivers
v0x560381d7c5e0_0 .net "mem_write", 0 0, v0x560381d7cf90_0;  alias, 1 drivers
v0x560381d7c6f0_0 .var "read_data", 63 0;
v0x560381d7c7d0_0 .net "write_data", 63 0, v0x560381d7d130_0;  alias, 1 drivers
v0x560381d7bb70_0 .array/port v0x560381d7bb70, 0;
v0x560381d7bb70_1 .array/port v0x560381d7bb70, 1;
E_0x560381d7b7d0/0 .event anyedge, v0x560381d7c520_0, v0x560381d7c430_0, v0x560381d7bb70_0, v0x560381d7bb70_1;
v0x560381d7bb70_2 .array/port v0x560381d7bb70, 2;
v0x560381d7bb70_3 .array/port v0x560381d7bb70, 3;
v0x560381d7bb70_4 .array/port v0x560381d7bb70, 4;
v0x560381d7bb70_5 .array/port v0x560381d7bb70, 5;
E_0x560381d7b7d0/1 .event anyedge, v0x560381d7bb70_2, v0x560381d7bb70_3, v0x560381d7bb70_4, v0x560381d7bb70_5;
v0x560381d7bb70_6 .array/port v0x560381d7bb70, 6;
v0x560381d7bb70_7 .array/port v0x560381d7bb70, 7;
v0x560381d7bb70_8 .array/port v0x560381d7bb70, 8;
v0x560381d7bb70_9 .array/port v0x560381d7bb70, 9;
E_0x560381d7b7d0/2 .event anyedge, v0x560381d7bb70_6, v0x560381d7bb70_7, v0x560381d7bb70_8, v0x560381d7bb70_9;
v0x560381d7bb70_10 .array/port v0x560381d7bb70, 10;
v0x560381d7bb70_11 .array/port v0x560381d7bb70, 11;
v0x560381d7bb70_12 .array/port v0x560381d7bb70, 12;
v0x560381d7bb70_13 .array/port v0x560381d7bb70, 13;
E_0x560381d7b7d0/3 .event anyedge, v0x560381d7bb70_10, v0x560381d7bb70_11, v0x560381d7bb70_12, v0x560381d7bb70_13;
v0x560381d7bb70_14 .array/port v0x560381d7bb70, 14;
v0x560381d7bb70_15 .array/port v0x560381d7bb70, 15;
v0x560381d7bb70_16 .array/port v0x560381d7bb70, 16;
v0x560381d7bb70_17 .array/port v0x560381d7bb70, 17;
E_0x560381d7b7d0/4 .event anyedge, v0x560381d7bb70_14, v0x560381d7bb70_15, v0x560381d7bb70_16, v0x560381d7bb70_17;
v0x560381d7bb70_18 .array/port v0x560381d7bb70, 18;
v0x560381d7bb70_19 .array/port v0x560381d7bb70, 19;
v0x560381d7bb70_20 .array/port v0x560381d7bb70, 20;
v0x560381d7bb70_21 .array/port v0x560381d7bb70, 21;
E_0x560381d7b7d0/5 .event anyedge, v0x560381d7bb70_18, v0x560381d7bb70_19, v0x560381d7bb70_20, v0x560381d7bb70_21;
v0x560381d7bb70_22 .array/port v0x560381d7bb70, 22;
v0x560381d7bb70_23 .array/port v0x560381d7bb70, 23;
v0x560381d7bb70_24 .array/port v0x560381d7bb70, 24;
v0x560381d7bb70_25 .array/port v0x560381d7bb70, 25;
E_0x560381d7b7d0/6 .event anyedge, v0x560381d7bb70_22, v0x560381d7bb70_23, v0x560381d7bb70_24, v0x560381d7bb70_25;
v0x560381d7bb70_26 .array/port v0x560381d7bb70, 26;
v0x560381d7bb70_27 .array/port v0x560381d7bb70, 27;
v0x560381d7bb70_28 .array/port v0x560381d7bb70, 28;
v0x560381d7bb70_29 .array/port v0x560381d7bb70, 29;
E_0x560381d7b7d0/7 .event anyedge, v0x560381d7bb70_26, v0x560381d7bb70_27, v0x560381d7bb70_28, v0x560381d7bb70_29;
v0x560381d7bb70_30 .array/port v0x560381d7bb70, 30;
v0x560381d7bb70_31 .array/port v0x560381d7bb70, 31;
v0x560381d7bb70_32 .array/port v0x560381d7bb70, 32;
v0x560381d7bb70_33 .array/port v0x560381d7bb70, 33;
E_0x560381d7b7d0/8 .event anyedge, v0x560381d7bb70_30, v0x560381d7bb70_31, v0x560381d7bb70_32, v0x560381d7bb70_33;
v0x560381d7bb70_34 .array/port v0x560381d7bb70, 34;
v0x560381d7bb70_35 .array/port v0x560381d7bb70, 35;
v0x560381d7bb70_36 .array/port v0x560381d7bb70, 36;
v0x560381d7bb70_37 .array/port v0x560381d7bb70, 37;
E_0x560381d7b7d0/9 .event anyedge, v0x560381d7bb70_34, v0x560381d7bb70_35, v0x560381d7bb70_36, v0x560381d7bb70_37;
v0x560381d7bb70_38 .array/port v0x560381d7bb70, 38;
v0x560381d7bb70_39 .array/port v0x560381d7bb70, 39;
v0x560381d7bb70_40 .array/port v0x560381d7bb70, 40;
v0x560381d7bb70_41 .array/port v0x560381d7bb70, 41;
E_0x560381d7b7d0/10 .event anyedge, v0x560381d7bb70_38, v0x560381d7bb70_39, v0x560381d7bb70_40, v0x560381d7bb70_41;
v0x560381d7bb70_42 .array/port v0x560381d7bb70, 42;
v0x560381d7bb70_43 .array/port v0x560381d7bb70, 43;
v0x560381d7bb70_44 .array/port v0x560381d7bb70, 44;
v0x560381d7bb70_45 .array/port v0x560381d7bb70, 45;
E_0x560381d7b7d0/11 .event anyedge, v0x560381d7bb70_42, v0x560381d7bb70_43, v0x560381d7bb70_44, v0x560381d7bb70_45;
v0x560381d7bb70_46 .array/port v0x560381d7bb70, 46;
v0x560381d7bb70_47 .array/port v0x560381d7bb70, 47;
v0x560381d7bb70_48 .array/port v0x560381d7bb70, 48;
v0x560381d7bb70_49 .array/port v0x560381d7bb70, 49;
E_0x560381d7b7d0/12 .event anyedge, v0x560381d7bb70_46, v0x560381d7bb70_47, v0x560381d7bb70_48, v0x560381d7bb70_49;
v0x560381d7bb70_50 .array/port v0x560381d7bb70, 50;
v0x560381d7bb70_51 .array/port v0x560381d7bb70, 51;
v0x560381d7bb70_52 .array/port v0x560381d7bb70, 52;
v0x560381d7bb70_53 .array/port v0x560381d7bb70, 53;
E_0x560381d7b7d0/13 .event anyedge, v0x560381d7bb70_50, v0x560381d7bb70_51, v0x560381d7bb70_52, v0x560381d7bb70_53;
v0x560381d7bb70_54 .array/port v0x560381d7bb70, 54;
v0x560381d7bb70_55 .array/port v0x560381d7bb70, 55;
v0x560381d7bb70_56 .array/port v0x560381d7bb70, 56;
v0x560381d7bb70_57 .array/port v0x560381d7bb70, 57;
E_0x560381d7b7d0/14 .event anyedge, v0x560381d7bb70_54, v0x560381d7bb70_55, v0x560381d7bb70_56, v0x560381d7bb70_57;
v0x560381d7bb70_58 .array/port v0x560381d7bb70, 58;
v0x560381d7bb70_59 .array/port v0x560381d7bb70, 59;
v0x560381d7bb70_60 .array/port v0x560381d7bb70, 60;
v0x560381d7bb70_61 .array/port v0x560381d7bb70, 61;
E_0x560381d7b7d0/15 .event anyedge, v0x560381d7bb70_58, v0x560381d7bb70_59, v0x560381d7bb70_60, v0x560381d7bb70_61;
v0x560381d7bb70_62 .array/port v0x560381d7bb70, 62;
v0x560381d7bb70_63 .array/port v0x560381d7bb70, 63;
E_0x560381d7b7d0/16 .event anyedge, v0x560381d7bb70_62, v0x560381d7bb70_63;
E_0x560381d7b7d0 .event/or E_0x560381d7b7d0/0, E_0x560381d7b7d0/1, E_0x560381d7b7d0/2, E_0x560381d7b7d0/3, E_0x560381d7b7d0/4, E_0x560381d7b7d0/5, E_0x560381d7b7d0/6, E_0x560381d7b7d0/7, E_0x560381d7b7d0/8, E_0x560381d7b7d0/9, E_0x560381d7b7d0/10, E_0x560381d7b7d0/11, E_0x560381d7b7d0/12, E_0x560381d7b7d0/13, E_0x560381d7b7d0/14, E_0x560381d7b7d0/15, E_0x560381d7b7d0/16;
E_0x560381d7ba30 .event negedge, v0x560381d7ba90_0;
S_0x560381d7c9b0 .scope module, "exmem" "EX_MEM" 3 1019, 3 382 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ZERO";
    .port_info 3 /INPUT 64 "out";
    .port_info 4 /INPUT 64 "Result";
    .port_info 5 /INPUT 64 "IDEX_ReadData2";
    .port_info 6 /INPUT 5 "IDEX_inst2";
    .port_info 7 /INPUT 1 "IDEX_Branch";
    .port_info 8 /INPUT 1 "IDEX_MemRead";
    .port_info 9 /INPUT 1 "IDEX_MemtoReg";
    .port_info 10 /INPUT 1 "IDEX_MemWrite";
    .port_info 11 /INPUT 1 "IDEX_Regwrite";
    .port_info 12 /OUTPUT 1 "EXMEM_ZERO";
    .port_info 13 /OUTPUT 5 "EXMEM_inst2";
    .port_info 14 /OUTPUT 64 "EXMEM_out";
    .port_info 15 /OUTPUT 64 "EXMEM_Result";
    .port_info 16 /OUTPUT 64 "EXMEM_ReadData2";
    .port_info 17 /OUTPUT 1 "EXMEM_Branch";
    .port_info 18 /OUTPUT 1 "EXMEM_MemRead";
    .port_info 19 /OUTPUT 1 "EXMEM_MemtoReg";
    .port_info 20 /OUTPUT 1 "EXMEM_MemWrite";
    .port_info 21 /OUTPUT 1 "EXMEM_Regwrite";
v0x560381d7cdf0_0 .var "EXMEM_Branch", 0 0;
v0x560381d7ced0_0 .var "EXMEM_MemRead", 0 0;
v0x560381d7cf90_0 .var "EXMEM_MemWrite", 0 0;
v0x560381d7d090_0 .var "EXMEM_MemtoReg", 0 0;
v0x560381d7d130_0 .var "EXMEM_ReadData2", 63 0;
v0x560381d7d220_0 .var "EXMEM_Regwrite", 0 0;
v0x560381d7d2c0_0 .var "EXMEM_Result", 63 0;
v0x560381d7d390_0 .var "EXMEM_ZERO", 0 0;
v0x560381d7d430_0 .var "EXMEM_inst2", 4 0;
v0x560381d7d4f0_0 .var "EXMEM_out", 63 0;
v0x560381d7d5d0_0 .net "IDEX_Branch", 0 0, v0x560381d7f590_0;  alias, 1 drivers
v0x560381d7d690_0 .net "IDEX_MemRead", 0 0, v0x560381d7f630_0;  alias, 1 drivers
v0x560381d7d750_0 .net "IDEX_MemWrite", 0 0, v0x560381d7f700_0;  alias, 1 drivers
v0x560381d7d810_0 .net "IDEX_MemtoReg", 0 0, v0x560381d7f7d0_0;  alias, 1 drivers
v0x560381d7d8d0_0 .net "IDEX_ReadData2", 63 0, v0x560381d7fa10_0;  alias, 1 drivers
v0x560381d7d9b0_0 .net "IDEX_Regwrite", 0 0, v0x560381d7fae0_0;  alias, 1 drivers
v0x560381d7da70_0 .net "IDEX_inst2", 4 0, v0x560381d7fd20_0;  alias, 1 drivers
v0x560381d7db50_0 .net "Result", 63 0, v0x560381d79b10_0;  alias, 1 drivers
v0x560381d7dc40_0 .net "ZERO", 0 0, v0x560381d79bf0_0;  alias, 1 drivers
v0x560381d7dd10_0 .net "clk", 0 0, v0x560381d8bf70_0;  alias, 1 drivers
v0x560381d7dde0_0 .net "out", 63 0, v0x560381d34530_0;  alias, 1 drivers
v0x560381d7deb0_0 .net "reset", 0 0, v0x560381d8c010_0;  alias, 1 drivers
E_0x560381d7b6f0/0 .event anyedge, v0x560381d7deb0_0;
E_0x560381d7b6f0/1 .event posedge, v0x560381d7ba90_0;
E_0x560381d7b6f0 .event/or E_0x560381d7b6f0/0, E_0x560381d7b6f0/1;
S_0x560381d7e1d0 .scope module, "fu" "Forwarding_Unit" 3 1159, 3 183 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXMEM_ReadData2";
    .port_info 1 /INPUT 1 "MEMWB_read_data";
    .port_info 2 /INPUT 1 "rs1";
    .port_info 3 /INPUT 1 "rs2";
    .port_info 4 /INPUT 1 "EXMEM_Regwrite";
    .port_info 5 /INPUT 1 "MEMWB_RegWrite";
    .port_info 6 /OUTPUT 2 "fwd_A";
    .port_info 7 /OUTPUT 2 "fwd_B";
v0x560381d7e4d0_0 .net "EXMEM_ReadData2", 0 0, o0x7ff9e6a6ee18;  alias, 0 drivers
v0x560381d7e5b0_0 .net "EXMEM_Regwrite", 0 0, o0x7ff9e6a6ee48;  alias, 0 drivers
v0x560381d7e670_0 .net "MEMWB_RegWrite", 0 0, o0x7ff9e6a6ee78;  alias, 0 drivers
v0x560381d7e740_0 .net "MEMWB_read_data", 0 0, o0x7ff9e6a6eea8;  alias, 0 drivers
v0x560381d7e800_0 .var "fwd_A", 1 0;
v0x560381d7e930_0 .var "fwd_B", 1 0;
v0x560381d7ea10_0 .net "rs1", 0 0, o0x7ff9e6a6ef38;  alias, 0 drivers
v0x560381d7ead0_0 .net "rs2", 0 0, o0x7ff9e6a6ef68;  alias, 0 drivers
E_0x560381d7e430/0 .event anyedge, v0x560381d7e4d0_0, v0x560381d7ea10_0, v0x560381d7e5b0_0, v0x560381d7e740_0;
E_0x560381d7e430/1 .event anyedge, v0x560381d7e670_0, v0x560381d7ead0_0;
E_0x560381d7e430 .event/or E_0x560381d7e430/0, E_0x560381d7e430/1;
S_0x560381d7ece0 .scope module, "idex" "ID_EX" 3 986, 3 428 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "inst1";
    .port_info 3 /INPUT 5 "inst2";
    .port_info 4 /INPUT 64 "ReadData1";
    .port_info 5 /INPUT 64 "ReadData2";
    .port_info 6 /INPUT 64 "PC_Out";
    .port_info 7 /INPUT 64 "imm_data";
    .port_info 8 /INPUT 2 "ALUOp";
    .port_info 9 /INPUT 1 "Branch";
    .port_info 10 /INPUT 1 "MemRead";
    .port_info 11 /INPUT 1 "MemtoReg";
    .port_info 12 /INPUT 1 "MemWrite";
    .port_info 13 /INPUT 1 "ALUSrc";
    .port_info 14 /INPUT 1 "RegWrite";
    .port_info 15 /OUTPUT 4 "IDEX_inst1";
    .port_info 16 /OUTPUT 5 "IDEX_inst2";
    .port_info 17 /OUTPUT 64 "IDEX_PC_Out";
    .port_info 18 /OUTPUT 64 "IDEX_ReadData1";
    .port_info 19 /OUTPUT 64 "IDEX_ReadData2";
    .port_info 20 /OUTPUT 64 "IDEX_imm_data";
    .port_info 21 /OUTPUT 2 "IDEX_ALUOp";
    .port_info 22 /OUTPUT 1 "IDEX_Branch";
    .port_info 23 /OUTPUT 1 "IDEX_MemRead";
    .port_info 24 /OUTPUT 1 "IDEX_MemtoReg";
    .port_info 25 /OUTPUT 1 "IDEX_MemWrite";
    .port_info 26 /OUTPUT 1 "IDEX_ALUSrc";
    .port_info 27 /OUTPUT 1 "IDEX_Regwrite";
v0x560381d7f120_0 .net "ALUOp", 1 0, v0x560381d7a7c0_0;  alias, 1 drivers
v0x560381d7f200_0 .net "ALUSrc", 0 0, v0x560381d7a8c0_0;  alias, 1 drivers
v0x560381d7f2d0_0 .net "Branch", 0 0, v0x560381d7a980_0;  alias, 1 drivers
v0x560381d7f3d0_0 .var "IDEX_ALUOp", 1 0;
v0x560381d7f4a0_0 .var "IDEX_ALUSrc", 0 0;
v0x560381d7f590_0 .var "IDEX_Branch", 0 0;
v0x560381d7f630_0 .var "IDEX_MemRead", 0 0;
v0x560381d7f700_0 .var "IDEX_MemWrite", 0 0;
v0x560381d7f7d0_0 .var "IDEX_MemtoReg", 0 0;
v0x560381d7f8a0_0 .var "IDEX_PC_Out", 63 0;
v0x560381d7f970_0 .var "IDEX_ReadData1", 63 0;
v0x560381d7fa10_0 .var "IDEX_ReadData2", 63 0;
v0x560381d7fae0_0 .var "IDEX_Regwrite", 0 0;
v0x560381d7fbb0_0 .var "IDEX_imm_data", 63 0;
v0x560381d7fc50_0 .var "IDEX_inst1", 3 0;
v0x560381d7fd20_0 .var "IDEX_inst2", 4 0;
v0x560381d7fdf0_0 .net "MemRead", 0 0, v0x560381d7aa20_0;  alias, 1 drivers
v0x560381d7fec0_0 .net "MemWrite", 0 0, v0x560381d7aae0_0;  alias, 1 drivers
v0x560381d7ff90_0 .net "MemtoReg", 0 0, v0x560381d7abf0_0;  alias, 1 drivers
v0x560381d80060_0 .net "PC_Out", 63 0, v0x560381d80cc0_0;  alias, 1 drivers
v0x560381d80100_0 .net "ReadData1", 63 0, v0x560381d86040_0;  alias, 1 drivers
v0x560381d801a0_0 .net "ReadData2", 63 0, v0x560381d86110_0;  alias, 1 drivers
v0x560381d80240_0 .net "RegWrite", 0 0, v0x560381d7ad90_0;  alias, 1 drivers
v0x560381d80310_0 .net "clk", 0 0, v0x560381d8bf70_0;  alias, 1 drivers
v0x560381d803b0_0 .net "imm_data", 63 0, v0x560381d7b210_0;  alias, 1 drivers
v0x560381d80450_0 .net "inst1", 3 0, L_0x560381d9c700;  1 drivers
v0x560381d804f0_0 .net "inst2", 4 0, L_0x560381d9c8e0;  alias, 1 drivers
v0x560381d805d0_0 .net "reset", 0 0, v0x560381d8c010_0;  alias, 1 drivers
S_0x560381d80a00 .scope module, "ifid" "IF_ID" 3 978, 3 483 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 64 "PC_Out";
    .port_info 4 /OUTPUT 32 "IFID_instruction";
    .port_info 5 /OUTPUT 64 "IFID_PC_Out";
v0x560381d80cc0_0 .var "IFID_PC_Out", 63 0;
v0x560381d80dd0_0 .var "IFID_instruction", 31 0;
v0x560381d80ea0_0 .net "PC_Out", 63 0, v0x560381d85540_0;  alias, 1 drivers
v0x560381d80fa0_0 .net "clk", 0 0, v0x560381d8bf70_0;  alias, 1 drivers
v0x560381d81040_0 .net "instruction", 31 0, v0x560381d816d0_0;  alias, 1 drivers
v0x560381d81130_0 .net "reset", 0 0, v0x560381d8c010_0;  alias, 1 drivers
S_0x560381d81320 .scope module, "im" "Instruction_Memory" 3 1101, 3 510 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Inst_Address";
    .port_info 1 /OUTPUT 32 "Instruction";
v0x560381d815a0_0 .net "Inst_Address", 63 0, v0x560381d85540_0;  alias, 1 drivers
v0x560381d816d0_0 .var "Instruction", 31 0;
v0x560381d81790 .array "inst_memory", 0 131, 7 0;
E_0x560381d81520 .event anyedge, v0x560381d45aa0_0;
S_0x560381d81870 .scope module, "ip" "Instruction_Parser" 3 1058, 3 701 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 7 "funct7";
    .port_info 3 /OUTPUT 5 "rd";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 3 "funct3";
v0x560381d81b40_0 .net "funct3", 2 0, L_0x560381d9c980;  alias, 1 drivers
v0x560381d81c20_0 .net "funct7", 6 0, L_0x560381d9cc70;  alias, 1 drivers
v0x560381d81d00_0 .net "instruction", 31 0, v0x560381d80dd0_0;  alias, 1 drivers
v0x560381d81df0_0 .net "opcode", 6 0, L_0x560381d9c840;  alias, 1 drivers
v0x560381d81eb0_0 .net "rd", 4 0, L_0x560381d9c8e0;  alias, 1 drivers
v0x560381d81fa0_0 .net "rs1", 4 0, L_0x560381d9cb30;  alias, 1 drivers
v0x560381d82060_0 .net "rs2", 4 0, L_0x560381d9cbd0;  alias, 1 drivers
L_0x560381d9c840 .part v0x560381d80dd0_0, 0, 7;
L_0x560381d9c8e0 .part v0x560381d80dd0_0, 7, 5;
L_0x560381d9c980 .part v0x560381d80dd0_0, 12, 3;
L_0x560381d9cb30 .part v0x560381d80dd0_0, 15, 5;
L_0x560381d9cbd0 .part v0x560381d80dd0_0, 20, 5;
L_0x560381d9cc70 .part v0x560381d80dd0_0, 25, 7;
S_0x560381d82260 .scope module, "memwb" "MEM_WB" 3 1044, 3 721 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "read_data";
    .port_info 3 /INPUT 64 "Result";
    .port_info 4 /INPUT 1 "EXMEM_MemtoReg";
    .port_info 5 /INPUT 1 "EXMEM_RegWrite";
    .port_info 6 /INPUT 5 "EXMEM_inst2";
    .port_info 7 /OUTPUT 64 "MEMWB_read_data";
    .port_info 8 /OUTPUT 64 "MEMWB_Result";
    .port_info 9 /OUTPUT 1 "MEMWB_MemtoReg";
    .port_info 10 /OUTPUT 1 "MEMWB_RegWrite";
    .port_info 11 /OUTPUT 5 "MEMWB_inst2";
v0x560381d82440_0 .net "EXMEM_MemtoReg", 0 0, v0x560381d7d090_0;  alias, 1 drivers
v0x560381d82530_0 .net "EXMEM_RegWrite", 0 0, v0x560381d7d220_0;  alias, 1 drivers
v0x560381d82600_0 .net "EXMEM_inst2", 4 0, v0x560381d7d430_0;  alias, 1 drivers
v0x560381d82700_0 .var "MEMWB_MemtoReg", 0 0;
v0x560381d827a0_0 .var "MEMWB_RegWrite", 0 0;
v0x560381d82890_0 .var "MEMWB_Result", 63 0;
v0x560381d82950_0 .var "MEMWB_inst2", 4 0;
v0x560381d82a30_0 .var "MEMWB_read_data", 63 0;
v0x560381d82b10_0 .net "Result", 63 0, v0x560381d7d2c0_0;  alias, 1 drivers
v0x560381d82bd0_0 .net "clk", 0 0, v0x560381d8bf70_0;  alias, 1 drivers
v0x560381d82c70_0 .net "read_data", 63 0, v0x560381d7c6f0_0;  alias, 1 drivers
v0x560381d82d30_0 .net "reset", 0 0, v0x560381d8c010_0;  alias, 1 drivers
S_0x560381d82f30 .scope module, "mux1" "mux2x1" 3 1083, 3 753 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 64 "data_out";
v0x560381d830c0_0 .net "a", 63 0, v0x560381d38ed0_0;  alias, 1 drivers
v0x560381d831d0_0 .net "b", 63 0, v0x560381d7d4f0_0;  alias, 1 drivers
v0x560381d832a0_0 .net "data_out", 63 0, L_0x560381d9cda0;  alias, 1 drivers
v0x560381d83370_0 .net "s", 0 0, v0x560381d87360_0;  alias, 1 drivers
L_0x560381d9cda0 .functor MUXZ 64, v0x560381d38ed0_0, v0x560381d7d4f0_0, v0x560381d87360_0, C4<>;
S_0x560381d834e0 .scope module, "mux2" "mux2x1" 3 1089, 3 753 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 64 "data_out";
v0x560381d836c0_0 .net "a", 63 0, v0x560381d7fa10_0;  alias, 1 drivers
v0x560381d837f0_0 .net "b", 63 0, v0x560381d7fbb0_0;  alias, 1 drivers
v0x560381d838b0_0 .net "data_out", 63 0, L_0x560381d9ce40;  alias, 1 drivers
v0x560381d83980_0 .net "s", 0 0, v0x560381d7f4a0_0;  alias, 1 drivers
L_0x560381d9ce40 .functor MUXZ 64, v0x560381d7fa10_0, v0x560381d7fbb0_0, v0x560381d7f4a0_0, C4<>;
S_0x560381d83ae0 .scope module, "mux3" "mux2x1" 3 1095, 3 753 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 64 "data_out";
v0x560381d83dd0_0 .net "a", 63 0, v0x560381d82890_0;  alias, 1 drivers
v0x560381d83ee0_0 .net "b", 63 0, v0x560381d82a30_0;  alias, 1 drivers
v0x560381d83fb0_0 .net "data_out", 63 0, L_0x560381d9cee0;  alias, 1 drivers
v0x560381d84080_0 .net "s", 0 0, v0x560381d82700_0;  alias, 1 drivers
L_0x560381d9cee0 .functor MUXZ 64, v0x560381d82890_0, v0x560381d82a30_0, v0x560381d82700_0, C4<>;
S_0x560381d841e0 .scope module, "mux_for_a" "MUX_Triple" 3 1170, 3 237 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 64 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 64 "Res";
v0x560381d84490_0 .var "Res", 63 0;
v0x560381d845a0_0 .net "a", 63 0, v0x560381d7f970_0;  alias, 1 drivers
v0x560381d84670_0 .net "b", 63 0, L_0x560381d9cee0;  alias, 1 drivers
v0x560381d84770_0 .net "c", 63 0, v0x560381d7d2c0_0;  alias, 1 drivers
v0x560381d84810_0 .net "sel", 1 0, v0x560381d7e800_0;  alias, 1 drivers
E_0x560381d81a50 .event anyedge, v0x560381d7e800_0, v0x560381d7f970_0, v0x560381d83fb0_0, v0x560381d7c430_0;
S_0x560381d849b0 .scope module, "mux_for_b" "MUX_Triple" 3 1179, 3 237 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /INPUT 64 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 64 "Res";
v0x560381d84ca0_0 .var "Res", 63 0;
v0x560381d84db0_0 .net "a", 63 0, v0x560381d7fa10_0;  alias, 1 drivers
v0x560381d84e50_0 .net "b", 63 0, L_0x560381d9cee0;  alias, 1 drivers
v0x560381d84f70_0 .net "c", 63 0, v0x560381d7d2c0_0;  alias, 1 drivers
v0x560381d85030_0 .net "sel", 1 0, v0x560381d7e930_0;  alias, 1 drivers
E_0x560381d84c10 .event anyedge, v0x560381d7e930_0, v0x560381d7d8d0_0, v0x560381d83fb0_0, v0x560381d7c430_0;
S_0x560381d85170 .scope module, "pc" "Program_Counter" 3 1067, 3 765 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "PC_In";
    .port_info 3 /OUTPUT 64 "PC_Out";
v0x560381d85430_0 .net "PC_In", 63 0, L_0x560381d9cda0;  alias, 1 drivers
v0x560381d85540_0 .var "PC_Out", 63 0;
v0x560381d855e0_0 .net "clk", 0 0, v0x560381d8bf70_0;  alias, 1 drivers
v0x560381d856b0_0 .net "reset", 0 0, v0x560381d8c010_0;  alias, 1 drivers
v0x560381d857e0_0 .var "reset_force", 0 0;
E_0x560381d85350 .event negedge, v0x560381d7deb0_0;
E_0x560381d853d0 .event posedge, v0x560381d7deb0_0, v0x560381d7ba90_0;
S_0x560381d85900 .scope module, "rf" "registerFile" 3 1105, 3 798 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "WriteData";
    .port_info 1 /INPUT 5 "RS1";
    .port_info 2 /INPUT 5 "RS2";
    .port_info 3 /INPUT 5 "RD";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 64 "ReadData1";
    .port_info 8 /OUTPUT 64 "ReadData2";
v0x560381d85d90_0 .net "RD", 4 0, v0x560381d82950_0;  alias, 1 drivers
v0x560381d85e70_0 .net "RS1", 4 0, L_0x560381d9cb30;  alias, 1 drivers
v0x560381d85f40_0 .net "RS2", 4 0, L_0x560381d9cbd0;  alias, 1 drivers
v0x560381d86040_0 .var "ReadData1", 63 0;
v0x560381d86110_0 .var "ReadData2", 63 0;
v0x560381d86200_0 .net "RegWrite", 0 0, v0x560381d827a0_0;  alias, 1 drivers
v0x560381d862d0 .array "Registers", 0 31, 63 0;
v0x560381d86840_0 .net "WriteData", 63 0, L_0x560381d9cee0;  alias, 1 drivers
v0x560381d86900_0 .net "clk", 0 0, v0x560381d8bf70_0;  alias, 1 drivers
v0x560381d86a30_0 .net "reset", 0 0, v0x560381d8c010_0;  alias, 1 drivers
v0x560381d862d0_0 .array/port v0x560381d862d0, 0;
v0x560381d862d0_1 .array/port v0x560381d862d0, 1;
E_0x560381d85c10/0 .event anyedge, v0x560381d7deb0_0, v0x560381d81fa0_0, v0x560381d862d0_0, v0x560381d862d0_1;
v0x560381d862d0_2 .array/port v0x560381d862d0, 2;
v0x560381d862d0_3 .array/port v0x560381d862d0, 3;
v0x560381d862d0_4 .array/port v0x560381d862d0, 4;
v0x560381d862d0_5 .array/port v0x560381d862d0, 5;
E_0x560381d85c10/1 .event anyedge, v0x560381d862d0_2, v0x560381d862d0_3, v0x560381d862d0_4, v0x560381d862d0_5;
v0x560381d862d0_6 .array/port v0x560381d862d0, 6;
v0x560381d862d0_7 .array/port v0x560381d862d0, 7;
v0x560381d862d0_8 .array/port v0x560381d862d0, 8;
v0x560381d862d0_9 .array/port v0x560381d862d0, 9;
E_0x560381d85c10/2 .event anyedge, v0x560381d862d0_6, v0x560381d862d0_7, v0x560381d862d0_8, v0x560381d862d0_9;
v0x560381d862d0_10 .array/port v0x560381d862d0, 10;
v0x560381d862d0_11 .array/port v0x560381d862d0, 11;
v0x560381d862d0_12 .array/port v0x560381d862d0, 12;
v0x560381d862d0_13 .array/port v0x560381d862d0, 13;
E_0x560381d85c10/3 .event anyedge, v0x560381d862d0_10, v0x560381d862d0_11, v0x560381d862d0_12, v0x560381d862d0_13;
v0x560381d862d0_14 .array/port v0x560381d862d0, 14;
v0x560381d862d0_15 .array/port v0x560381d862d0, 15;
v0x560381d862d0_16 .array/port v0x560381d862d0, 16;
v0x560381d862d0_17 .array/port v0x560381d862d0, 17;
E_0x560381d85c10/4 .event anyedge, v0x560381d862d0_14, v0x560381d862d0_15, v0x560381d862d0_16, v0x560381d862d0_17;
v0x560381d862d0_18 .array/port v0x560381d862d0, 18;
v0x560381d862d0_19 .array/port v0x560381d862d0, 19;
v0x560381d862d0_20 .array/port v0x560381d862d0, 20;
v0x560381d862d0_21 .array/port v0x560381d862d0, 21;
E_0x560381d85c10/5 .event anyedge, v0x560381d862d0_18, v0x560381d862d0_19, v0x560381d862d0_20, v0x560381d862d0_21;
v0x560381d862d0_22 .array/port v0x560381d862d0, 22;
v0x560381d862d0_23 .array/port v0x560381d862d0, 23;
v0x560381d862d0_24 .array/port v0x560381d862d0, 24;
v0x560381d862d0_25 .array/port v0x560381d862d0, 25;
E_0x560381d85c10/6 .event anyedge, v0x560381d862d0_22, v0x560381d862d0_23, v0x560381d862d0_24, v0x560381d862d0_25;
v0x560381d862d0_26 .array/port v0x560381d862d0, 26;
v0x560381d862d0_27 .array/port v0x560381d862d0, 27;
v0x560381d862d0_28 .array/port v0x560381d862d0, 28;
v0x560381d862d0_29 .array/port v0x560381d862d0, 29;
E_0x560381d85c10/7 .event anyedge, v0x560381d862d0_26, v0x560381d862d0_27, v0x560381d862d0_28, v0x560381d862d0_29;
v0x560381d862d0_30 .array/port v0x560381d862d0, 30;
v0x560381d862d0_31 .array/port v0x560381d862d0, 31;
E_0x560381d85c10/8 .event anyedge, v0x560381d862d0_30, v0x560381d862d0_31, v0x560381d82060_0;
E_0x560381d85c10 .event/or E_0x560381d85c10/0, E_0x560381d85c10/1, E_0x560381d85c10/2, E_0x560381d85c10/3, E_0x560381d85c10/4, E_0x560381d85c10/5, E_0x560381d85c10/6, E_0x560381d85c10/7, E_0x560381d85c10/8;
S_0x560381d86bf0 .scope module, "s" "selector" 3 1142, 3 861 0, S_0x560381c97970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "ZERO";
    .port_info 2 /INPUT 64 "a";
    .port_info 3 /INPUT 64 "b";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /OUTPUT 1 "sel";
v0x560381d86ef0_0 .net "ZERO", 0 0, v0x560381d7d390_0;  alias, 1 drivers
v0x560381d86fe0_0 .net "a", 63 0, v0x560381d7f970_0;  alias, 1 drivers
v0x560381d870d0_0 .net "b", 63 0, L_0x560381d9ce40;  alias, 1 drivers
v0x560381d871a0_0 .net "branch", 0 0, v0x560381d7cdf0_0;  alias, 1 drivers
v0x560381d87270_0 .net "funct3", 2 0, L_0x560381d9c980;  alias, 1 drivers
v0x560381d87360_0 .var "sel", 0 0;
E_0x560381d86e60/0 .event anyedge, v0x560381d7cdf0_0, v0x560381d81b40_0, v0x560381d7d390_0, v0x560381d7f970_0;
E_0x560381d86e60/1 .event anyedge, v0x560381d838b0_0;
E_0x560381d86e60 .event/or E_0x560381d86e60/0, E_0x560381d86e60/1;
    .scope S_0x560381d80a00;
T_0 ;
    %wait E_0x560381d7b6f0;
    %load/vec4 v0x560381d80fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x560381d81040_0;
    %store/vec4 v0x560381d80dd0_0, 0, 32;
    %load/vec4 v0x560381d80ea0_0;
    %store/vec4 v0x560381d80cc0_0, 0, 64;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560381d80dd0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d80cc0_0, 0, 64;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560381d7ece0;
T_1 ;
    %wait E_0x560381d7b6f0;
    %load/vec4 v0x560381d80310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x560381d80060_0;
    %store/vec4 v0x560381d7f8a0_0, 0, 64;
    %load/vec4 v0x560381d80100_0;
    %store/vec4 v0x560381d7f970_0, 0, 64;
    %load/vec4 v0x560381d801a0_0;
    %store/vec4 v0x560381d7fa10_0, 0, 64;
    %load/vec4 v0x560381d803b0_0;
    %store/vec4 v0x560381d7fbb0_0, 0, 64;
    %load/vec4 v0x560381d80450_0;
    %store/vec4 v0x560381d7fc50_0, 0, 4;
    %load/vec4 v0x560381d804f0_0;
    %store/vec4 v0x560381d7fd20_0, 0, 5;
    %load/vec4 v0x560381d7f2d0_0;
    %store/vec4 v0x560381d7f590_0, 0, 1;
    %load/vec4 v0x560381d7fdf0_0;
    %store/vec4 v0x560381d7f630_0, 0, 1;
    %load/vec4 v0x560381d7fec0_0;
    %store/vec4 v0x560381d7f700_0, 0, 1;
    %load/vec4 v0x560381d7f200_0;
    %store/vec4 v0x560381d7f4a0_0, 0, 1;
    %load/vec4 v0x560381d80240_0;
    %store/vec4 v0x560381d7fae0_0, 0, 1;
    %load/vec4 v0x560381d7f120_0;
    %store/vec4 v0x560381d7f3d0_0, 0, 2;
    %load/vec4 v0x560381d7ff90_0;
    %store/vec4 v0x560381d7f7d0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d7f8a0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d7f970_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d7fa10_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d7fbb0_0, 0, 64;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560381d7fc50_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560381d7fd20_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7f590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7f630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7f700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7f4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7fae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560381d7f3d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7f7d0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560381d7c9b0;
T_2 ;
    %wait E_0x560381d7b6f0;
    %load/vec4 v0x560381d7dd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x560381d7dde0_0;
    %store/vec4 v0x560381d7d4f0_0, 0, 64;
    %load/vec4 v0x560381d7dc40_0;
    %store/vec4 v0x560381d7d390_0, 0, 1;
    %load/vec4 v0x560381d7db50_0;
    %store/vec4 v0x560381d7d2c0_0, 0, 64;
    %load/vec4 v0x560381d7d8d0_0;
    %store/vec4 v0x560381d7d130_0, 0, 64;
    %load/vec4 v0x560381d7da70_0;
    %store/vec4 v0x560381d7d430_0, 0, 5;
    %load/vec4 v0x560381d7d5d0_0;
    %store/vec4 v0x560381d7cdf0_0, 0, 1;
    %load/vec4 v0x560381d7d690_0;
    %store/vec4 v0x560381d7ced0_0, 0, 1;
    %load/vec4 v0x560381d7d810_0;
    %store/vec4 v0x560381d7d090_0, 0, 1;
    %load/vec4 v0x560381d7d750_0;
    %store/vec4 v0x560381d7cf90_0, 0, 1;
    %load/vec4 v0x560381d7d9b0_0;
    %store/vec4 v0x560381d7d220_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d7d4f0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7d390_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d7d2c0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d7d130_0, 0, 64;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560381d7d430_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7cdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7ced0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7d090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7cf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7d220_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560381d82260;
T_3 ;
    %wait E_0x560381d7b6f0;
    %load/vec4 v0x560381d82bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x560381d82c70_0;
    %store/vec4 v0x560381d82a30_0, 0, 64;
    %load/vec4 v0x560381d82b10_0;
    %store/vec4 v0x560381d82890_0, 0, 64;
    %load/vec4 v0x560381d82440_0;
    %store/vec4 v0x560381d82700_0, 0, 1;
    %load/vec4 v0x560381d82530_0;
    %store/vec4 v0x560381d827a0_0, 0, 1;
    %load/vec4 v0x560381d82600_0;
    %store/vec4 v0x560381d82950_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d82a30_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d82890_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d82700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d827a0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560381d82950_0, 0, 5;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560381d85170;
T_4 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x560381d85540_0, 0;
    %end;
    .thread T_4;
    .scope S_0x560381d85170;
T_5 ;
    %wait E_0x560381d853d0;
    %load/vec4 v0x560381d856b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v0x560381d857e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d85540_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560381d857e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560381d85430_0;
    %store/vec4 v0x560381d85540_0, 0, 64;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560381d85170;
T_6 ;
    %wait E_0x560381d85350;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560381d857e0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x560381d3a850;
T_7 ;
    %wait E_0x560381ca5b10;
    %load/vec4 v0x560381d45aa0_0;
    %load/vec4 v0x560381d38dd0_0;
    %add;
    %store/vec4 v0x560381d38ed0_0, 0, 64;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560381d79490;
T_8 ;
    %wait E_0x560381ca5f80;
    %load/vec4 v0x560381d32190_0;
    %load/vec4 v0x560381d32290_0;
    %add;
    %store/vec4 v0x560381d34530_0, 0, 64;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560381d81320;
T_9 ;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d81790, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d81790, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d81790, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d81790, 4, 0;
    %pushi/vec4 5539091, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d81790, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d81790, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d81790, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d81790, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x560381d81320;
T_10 ;
    %wait E_0x560381d81520;
    %load/vec4 v0x560381d815a0_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x560381d81790, 4;
    %load/vec4 v0x560381d815a0_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x560381d81790, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560381d815a0_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x560381d81790, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x560381d815a0_0;
    %load/vec4a v0x560381d81790, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560381d816d0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x560381d85900;
T_11 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d862d0, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x560381d85900;
T_12 ;
    %wait E_0x560381d7ba30;
    %load/vec4 v0x560381d86200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x560381d86840_0;
    %load/vec4 v0x560381d85d90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x560381d862d0, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560381d85900;
T_13 ;
    %wait E_0x560381d85c10;
    %load/vec4 v0x560381d86a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d86040_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d86110_0, 0, 64;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x560381d85e70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560381d862d0, 4;
    %store/vec4 v0x560381d86040_0, 0, 64;
    %load/vec4 v0x560381d85f40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560381d862d0, 4;
    %store/vec4 v0x560381d86110_0, 0, 64;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x560381d7a4e0;
T_14 ;
    %wait E_0x560381d7a760;
    %load/vec4 v0x560381d7acb0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7a8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7aa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7aae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7a980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560381d7a7c0_0, 0, 2;
    %jmp T_14.6;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7a8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7abf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d7ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7aa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7aae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7a980_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560381d7a7c0_0, 0, 2;
    %jmp T_14.6;
T_14.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d7a8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d7abf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d7ad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d7aa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7aae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7a980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560381d7a7c0_0, 0, 2;
    %jmp T_14.6;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d7a8c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x560381d7abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7aa20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d7aae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7a980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560381d7a7c0_0, 0, 2;
    %jmp T_14.6;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d7a8c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7abf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d7ad90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d7aa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7aae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7a980_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560381d7a7c0_0, 0, 2;
    %jmp T_14.6;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7a8c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x560381d7abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7aa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d7aae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d7a980_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560381d7a7c0_0, 0, 2;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x560381d79f40;
T_15 ;
    %wait E_0x560381d66f80;
    %load/vec4 v0x560381d7a1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x560381d7a2d0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %jmp T_15.6;
T_15.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560381d7a3b0_0, 0, 4;
    %jmp T_15.6;
T_15.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x560381d7a3b0_0, 0, 4;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15.3;
T_15.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560381d7a3b0_0, 0, 4;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x560381d7a2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %jmp T_15.11;
T_15.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x560381d7a3b0_0, 0, 4;
    %jmp T_15.11;
T_15.8 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x560381d7a3b0_0, 0, 4;
    %jmp T_15.11;
T_15.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560381d7a3b0_0, 0, 4;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x560381d7a3b0_0, 0, 4;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x560381d7afa0;
T_16 ;
    %wait E_0x560381d7b190;
    %load/vec4 v0x560381d7b3f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d7b210_0, 0, 64;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v0x560381d7b310_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x560381d7b310_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560381d7b210_0, 0, 64;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v0x560381d7b310_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x560381d7b310_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560381d7b310_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560381d7b210_0, 0, 64;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v0x560381d7b310_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x560381d7b310_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560381d7b310_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560381d7b310_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560381d7b310_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560381d7b210_0, 0, 64;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v0x560381d7b310_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x560381d7b310_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560381d7b210_0, 0, 64;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x560381d79840;
T_17 ;
    %wait E_0x560381c8af80;
    %load/vec4 v0x560381d34630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x560381d79b10_0, 0, 64;
    %jmp T_17.7;
T_17.0 ;
    %load/vec4 v0x560381d79c90_0;
    %load/vec4 v0x560381d79d70_0;
    %and;
    %store/vec4 v0x560381d79b10_0, 0, 64;
    %jmp T_17.7;
T_17.1 ;
    %load/vec4 v0x560381d79c90_0;
    %load/vec4 v0x560381d79d70_0;
    %or;
    %store/vec4 v0x560381d79b10_0, 0, 64;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v0x560381d79c90_0;
    %load/vec4 v0x560381d79d70_0;
    %add;
    %store/vec4 v0x560381d79b10_0, 0, 64;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v0x560381d79c90_0;
    %load/vec4 v0x560381d79d70_0;
    %sub;
    %store/vec4 v0x560381d79b10_0, 0, 64;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v0x560381d79c90_0;
    %load/vec4 v0x560381d79d70_0;
    %or;
    %inv;
    %store/vec4 v0x560381d79b10_0, 0, 64;
    %jmp T_17.7;
T_17.5 ;
    %load/vec4 v0x560381d79c90_0;
    %ix/getv 4, v0x560381d79d70_0;
    %shiftl 4;
    %store/vec4 v0x560381d79b10_0, 0, 64;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
    %load/vec4 v0x560381d79b10_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d79bf0_0, 0, 1;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d79bf0_0, 0, 1;
T_17.9 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x560381d86bf0;
T_18 ;
    %wait E_0x560381d86e60;
    %load/vec4 v0x560381d871a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x560381d87270_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v0x560381d871a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560381d86ef0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d87360_0, 0, 1;
T_18.6 ;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0x560381d871a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560381d86ef0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d87360_0, 0, 1;
T_18.8 ;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x560381d870d0_0;
    %load/vec4 v0x560381d86fe0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_18.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d87360_0, 0, 1;
T_18.10 ;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560381d87360_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x560381d7b510;
T_19 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %end;
    .thread T_19;
    .scope S_0x560381d7b510;
T_20 ;
    %wait E_0x560381d7ba30;
    %load/vec4 v0x560381d7c5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x560381d7c7d0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x560381d7c430_0;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %load/vec4 v0x560381d7c7d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x560381d7c430_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %load/vec4 v0x560381d7c7d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x560381d7c430_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %load/vec4 v0x560381d7c7d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x560381d7c430_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %load/vec4 v0x560381d7c7d0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x560381d7c430_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %load/vec4 v0x560381d7c7d0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x560381d7c430_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %load/vec4 v0x560381d7c7d0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x560381d7c430_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x560381d7bb70, 4, 0;
    %load/vec4 v0x560381d7c7d0_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0x560381d7c430_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %store/vec4a v0x560381d7bb70, 4, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x560381d7b510;
T_21 ;
    %wait E_0x560381d7b7d0;
    %load/vec4 v0x560381d7c520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x560381d7c430_0;
    %addi 7, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x560381d7bb70, 4;
    %load/vec4 v0x560381d7c430_0;
    %addi 6, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x560381d7bb70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560381d7c430_0;
    %addi 5, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x560381d7bb70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560381d7c430_0;
    %addi 4, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x560381d7bb70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560381d7c430_0;
    %addi 3, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x560381d7bb70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560381d7c430_0;
    %addi 2, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x560381d7bb70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560381d7c430_0;
    %addi 1, 0, 64;
    %ix/vec4 4;
    %load/vec4a v0x560381d7bb70, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x560381d7c430_0;
    %load/vec4a v0x560381d7bb70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560381d7c6f0_0, 0, 64;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x560381d7e1d0;
T_22 ;
    %wait E_0x560381d7e430;
    %load/vec4 v0x560381d7e4d0_0;
    %load/vec4 v0x560381d7ea10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_22.3, 4;
    %load/vec4 v0x560381d7e5b0_0;
    %and;
T_22.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0x560381d7e4d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560381d7e800_0, 0, 2;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x560381d7e740_0;
    %load/vec4 v0x560381d7ea10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_22.8, 4;
    %load/vec4 v0x560381d7e670_0;
    %and;
T_22.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.7, 10;
    %load/vec4 v0x560381d7e740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.6, 9;
    %load/vec4 v0x560381d7e5b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.10, 10;
    %load/vec4 v0x560381d7e4d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.9, 9;
    %load/vec4 v0x560381d7e4d0_0;
    %load/vec4 v0x560381d7ea10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.9;
    %nor/r;
    %and;
T_22.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560381d7e800_0, 0, 2;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560381d7e800_0, 0, 2;
T_22.5 ;
T_22.1 ;
    %load/vec4 v0x560381d7e4d0_0;
    %load/vec4 v0x560381d7ead0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_22.14, 4;
    %load/vec4 v0x560381d7e5b0_0;
    %and;
T_22.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.13, 9;
    %load/vec4 v0x560381d7e4d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x560381d7e930_0, 0, 2;
    %jmp T_22.12;
T_22.11 ;
    %load/vec4 v0x560381d7e740_0;
    %load/vec4 v0x560381d7ead0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_22.19, 4;
    %load/vec4 v0x560381d7e670_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.19;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.18, 10;
    %load/vec4 v0x560381d7e740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.17, 9;
    %load/vec4 v0x560381d7e5b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_22.21, 10;
    %load/vec4 v0x560381d7e4d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.20, 9;
    %load/vec4 v0x560381d7e4d0_0;
    %load/vec4 v0x560381d7ead0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_22.20;
    %nor/r;
    %and;
T_22.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.15, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x560381d7e930_0, 0, 2;
    %jmp T_22.16;
T_22.15 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560381d7e930_0, 0, 2;
T_22.16 ;
T_22.12 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x560381d841e0;
T_23 ;
    %wait E_0x560381d81a50;
    %load/vec4 v0x560381d84810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %pushi/vec4 3, 3, 64;
    %store/vec4 v0x560381d84490_0, 0, 64;
    %jmp T_23.4;
T_23.0 ;
    %load/vec4 v0x560381d845a0_0;
    %store/vec4 v0x560381d84490_0, 0, 64;
    %jmp T_23.4;
T_23.1 ;
    %load/vec4 v0x560381d84670_0;
    %store/vec4 v0x560381d84490_0, 0, 64;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v0x560381d84770_0;
    %store/vec4 v0x560381d84490_0, 0, 64;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x560381d849b0;
T_24 ;
    %wait E_0x560381d84c10;
    %load/vec4 v0x560381d85030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %pushi/vec4 3, 3, 64;
    %store/vec4 v0x560381d84ca0_0, 0, 64;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x560381d84db0_0;
    %store/vec4 v0x560381d84ca0_0, 0, 64;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x560381d84e50_0;
    %store/vec4 v0x560381d84ca0_0, 0, 64;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x560381d84f70_0;
    %store/vec4 v0x560381d84ca0_0, 0, 64;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x560381c97970;
T_25 ;
    %wait E_0x560381ca5660;
    %vpi_call 3 1192 "$monitor", "PC_In = ", v0x560381d8a0e0_0, ", PC_Out = ", v0x560381d8a1f0_0, ", Instruction = %b", v0x560381d896e0_0, ", Opcode = %b", v0x560381d8b620_0, ", Funct3 = %b", v0x560381d8b380_0, ", rs1 = %d", v0x560381d8bc00_0, ", rs2 = %d", v0x560381d8bd10_0, ", rd = %d", v0x560381d8baa0_0, ", funct7 = %b", &PV<v0x560381d89620_0, 25, 7>, ", ALUOp = %b", v0x560381d88930_0, ", imm_data = %d", v0x560381d8b530_0, ", Operation = %b", v0x560381d89fd0_0 {0 0 0};
    %jmp T_25;
    .thread T_25;
    .scope S_0x560381d66400;
T_26 ;
    %vpi_call 2 11 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d8bf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560381d8c010_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560381d8c010_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x560381d66400;
T_27 ;
    %delay 5, 0;
    %load/vec4 v0x560381d8bf70_0;
    %inv;
    %store/vec4 v0x560381d8bf70_0, 0, 1;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RiscVProcessor_tb.v";
    "RiscVProcessor.v";
